Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jan 10 20:38:43 2022
| Host         : niklasPC running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_top_timing_summary_routed.rpt -pb board_top_timing_summary_routed.pb -rpx board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : board_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                 1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                        319         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                          1           
LUTAR-1    Warning           LUT drives async reset alert                                       2           
TIMING-18  Warning           Missing input or output delay                                      3           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (719)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2289)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (719)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U63/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U68/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U70/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port15_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port16_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port17_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port18_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port19_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port20_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port21_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_U71/port22_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: r_clkEEPROMDiv_reg[1]/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: r_clkRamDiv_reg[1]/Q (HIGH)

 There are 149 register/latch pins with no clock driven by root clock pin: r_oszClkDiv_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2289)
---------------------------------------------------
 There are 2289 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.884        0.000                      0                   92        0.163        0.000                      0                   92        3.000        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk100                   {0.000 5.000}        10.000          100.000         
inst_clk5Mhz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk5_clk_wiz_5Mhz        {0.000 62.500}       125.000         8.000           
  clkEEPROM_clk_wiz_5Mhz   {43.945 106.445}     125.000         8.000           
  clkRam_clk_wiz_5Mhz      {31.055 93.555}      125.000         8.000           
  clkfbout_clk_wiz_5Mhz    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk100                         4.884        0.000                      0                   78        0.163        0.000                      0                   78        4.500        0.000                       0                    63  
inst_clk5Mhz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk5_clk_wiz_5Mhz            122.718        0.000                      0                   10        0.417        0.000                      0                   10       62.000        0.000                       0                    13  
  clkEEPROM_clk_wiz_5Mhz       121.075        0.000                      0                    2        0.468        0.000                      0                    2       62.000        0.000                       0                     4  
  clkRam_clk_wiz_5Mhz          121.086        0.000                      0                    2        0.232        0.000                      0                    2       62.000        0.000                       0                     4  
  clkfbout_clk_wiz_5Mhz                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             i_clk100                              
(none)             i_clk100           clk5_clk_wiz_5Mhz  
(none)                                i_clk100           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk5_clk_wiz_5Mhz                             
(none)                 clkfbout_clk_wiz_5Mhz                         
(none)                 i_clk100                                      
(none)                                        clk5_clk_wiz_5Mhz      
(none)                                        i_clk100               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk100
  To Clock:  i_clk100

Setup :            0  Failing Endpoints,  Worst Slack        4.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.565ns (30.776%)  route 3.520ns (69.224%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.419     5.655 f  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.819     6.473    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.624     7.396    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I1_O)        0.124     7.520 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.956    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X69Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.080 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.621     8.701    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X67Y92         LUT2 (Prop_lut2_I1_O)        0.120     8.821 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.354     9.175    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.327     9.502 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.667    10.169    uart/inst_rx/r_dataCount
    SLICE_X69Y92         LUT3 (Prop_lut3_I1_O)        0.152    10.321 r  uart/inst_rx/r_dataCount[0]_i_1/O
                         net (fo=1, routed)           0.000    10.321    uart/inst_rx/r_dataCount[0]_i_1_n_0
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511    14.934    uart/inst_rx/i_clk100
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[0]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)        0.047    15.204    uart/inst_rx/r_dataCount_reg[0]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/o_serialOut_reg/CE
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.463ns  (logic 1.047ns (23.462%)  route 3.416ns (76.538%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.478     5.703 f  uart/inst_tx/r_clkCount_reg[3]/Q
                         net (fo=6, routed)           1.277     6.980    uart/inst_tx/r_clkCount_reg_n_0_[3]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.295     7.275 r  uart/inst_tx/FSM_sequential_r_state[1]_i_5/O
                         net (fo=1, routed)           0.640     7.915    uart/inst_tx/FSM_sequential_r_state[1]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.039 r  uart/inst_tx/FSM_sequential_r_state[1]_i_3/O
                         net (fo=7, routed)           1.157     9.196    uart/inst_tx/FSM_sequential_r_state[1]_i_3_n_0
    SLICE_X63Y87         LUT3 (Prop_lut3_I0_O)        0.150     9.346 r  uart/inst_tx/o_serialOut_i_1/O
                         net (fo=1, routed)           0.342     9.687    uart/inst_tx/o_serialOut_i_1_n_0
    SLICE_X65Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508    14.931    uart/inst_tx/i_clk100
    SLICE_X65Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
                         clock pessimism              0.259    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X65Y87         FDPE (Setup_fdpe_C_CE)      -0.407    14.747    uart/inst_tx/o_serialOut_reg
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  5.060    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.537ns (31.654%)  route 3.319ns (68.346%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.419     5.655 f  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.819     6.473    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.624     7.396    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I1_O)        0.124     7.520 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.956    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X69Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.080 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.621     8.701    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X67Y92         LUT2 (Prop_lut2_I1_O)        0.120     8.821 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.354     9.175    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.327     9.502 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.465     9.967    uart/inst_rx/r_dataCount
    SLICE_X69Y92         LUT4 (Prop_lut4_I2_O)        0.124    10.091 r  uart/inst_rx/r_dataCount[1]_i_1/O
                         net (fo=1, routed)           0.000    10.091    uart/inst_rx/r_dataCount[1]_i_1_n_0
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511    14.934    uart/inst_rx/i_clk100
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)        0.031    15.188    uart/inst_rx/r_dataCount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.146ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_dataCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 1.532ns (31.584%)  route 3.319ns (68.416%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.419     5.655 f  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.819     6.473    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.772 f  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.624     7.396    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I1_O)        0.124     7.520 f  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.956    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X69Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.080 r  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.621     8.701    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X67Y92         LUT2 (Prop_lut2_I1_O)        0.120     8.821 f  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.354     9.175    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.327     9.502 r  uart/inst_rx/r_dataCount[2]_i_2/O
                         net (fo=3, routed)           0.465     9.967    uart/inst_rx/r_dataCount
    SLICE_X69Y92         LUT5 (Prop_lut5_I3_O)        0.119    10.086 r  uart/inst_rx/r_dataCount[2]_i_1/O
                         net (fo=1, routed)           0.000    10.086    uart/inst_rx/r_dataCount[2]_i_1_n_0
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511    14.934    uart/inst_rx/i_clk100
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[2]/C
                         clock pessimism              0.259    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X69Y92         FDRE (Setup_fdre_C_D)        0.075    15.232    uart/inst_rx/r_dataCount_reg[2]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.146    

Slack (MET) :             5.353ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.413ns (30.603%)  route 3.204ns (69.397%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.819     6.473    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.772 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.624     7.396    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I1_O)        0.124     7.520 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.956    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X69Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.621     8.701    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X67Y92         LUT2 (Prop_lut2_I1_O)        0.120     8.821 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.705     9.526    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I1_O)        0.327     9.853 r  uart/inst_rx/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000     9.853    uart/inst_rx/o_data[0]_i_1_n_0
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511    14.934    uart/inst_rx/i_clk100
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)        0.032    15.206    uart/inst_rx/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.853    
  -------------------------------------------------------------------
                         slack                                  5.353    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.413ns (30.623%)  route 3.201ns (69.377%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.819     6.473    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.772 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.624     7.396    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I1_O)        0.124     7.520 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.956    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X69Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.621     8.701    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X67Y92         LUT2 (Prop_lut2_I1_O)        0.120     8.821 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.702     9.523    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X67Y91         LUT6 (Prop_lut6_I1_O)        0.327     9.850 r  uart/inst_rx/o_data[6]_i_1/O
                         net (fo=1, routed)           0.000     9.850    uart/inst_rx/o_data[6]_i_1_n_0
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511    14.934    uart/inst_rx/i_clk100
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[6]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X67Y91         FDRE (Setup_fdre_C_D)        0.031    15.205    uart/inst_rx/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.487ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.250ns (27.594%)  route 3.280ns (72.406%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.518     5.743 f  uart/inst_tx/r_clkCount_reg[2]/Q
                         net (fo=7, routed)           0.852     6.595    uart/inst_tx/r_clkCount_reg_n_0_[2]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.451     7.170    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.294 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           0.956     8.250    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y87         LUT4 (Prop_lut4_I3_O)        0.153     8.403 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.021     9.424    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.331     9.755 r  uart/inst_tx/r_clkCount[1]_i_1/O
                         net (fo=1, routed)           0.000     9.755    uart/inst_tx/r_clkCount[1]_i_1_n_0
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.924    uart/inst_tx/i_clk100
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X58Y82         FDCE (Setup_fdce_C_D)        0.077    15.241    uart/inst_tx/r_clkCount_reg[1]
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  5.487    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 uart/inst_tx/r_clkCount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.554ns  (logic 1.274ns (27.976%)  route 3.280ns (72.024%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.225ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.622     5.225    uart/inst_tx/i_clk100
    SLICE_X58Y83         FDCE                                         r  uart/inst_tx/r_clkCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDCE (Prop_fdce_C_Q)         0.518     5.743 f  uart/inst_tx/r_clkCount_reg[2]/Q
                         net (fo=7, routed)           0.852     6.595    uart/inst_tx/r_clkCount_reg_n_0_[2]
    SLICE_X58Y82         LUT6 (Prop_lut6_I3_O)        0.124     6.719 r  uart/inst_tx/r_clkCount[10]_i_5/O
                         net (fo=1, routed)           0.451     7.170    uart/inst_tx/r_clkCount[10]_i_5_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.124     7.294 r  uart/inst_tx/r_clkCount[10]_i_4/O
                         net (fo=1, routed)           0.956     8.250    uart/inst_tx/r_clkCount[10]_i_4_n_0
    SLICE_X62Y87         LUT4 (Prop_lut4_I3_O)        0.153     8.403 r  uart/inst_tx/r_clkCount[10]_i_2/O
                         net (fo=11, routed)          1.021     9.424    uart/inst_tx/r_clkCount[10]_i_2_n_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.355     9.779 r  uart/inst_tx/r_clkCount[5]_i_1/O
                         net (fo=1, routed)           0.000     9.779    uart/inst_tx/r_clkCount[5]_i_1_n_0
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.501    14.924    uart/inst_tx/i_clk100
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[5]/C
                         clock pessimism              0.276    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X58Y82         FDCE (Setup_fdce_C_D)        0.118    15.282    uart/inst_tx/r_clkCount_reg[5]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.413ns (31.531%)  route 3.068ns (68.469%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.819     6.473    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.772 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.624     7.396    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I1_O)        0.124     7.520 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.956    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X69Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.621     8.701    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X67Y92         LUT2 (Prop_lut2_I1_O)        0.120     8.821 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.569     9.390    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X66Y92         LUT6 (Prop_lut6_I4_O)        0.327     9.717 r  uart/inst_rx/o_data[7]_i_1/O
                         net (fo=1, routed)           0.000     9.717    uart/inst_rx/o_data[7]_i_1_n_0
    SLICE_X66Y92         FDRE                                         r  uart/inst_rx/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511    14.934    uart/inst_rx/i_clk100
    SLICE_X66Y92         FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X66Y92         FDRE (Setup_fdre_C_D)        0.077    15.251    uart/inst_rx/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 uart/inst_rx/r_clkCount_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk100 rise@10.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        4.476ns  (logic 1.413ns (31.568%)  route 3.063ns (68.432%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.633     5.236    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.419     5.655 r  uart/inst_rx/r_clkCount_reg[14]/Q
                         net (fo=2, routed)           0.819     6.473    uart/inst_rx/r_clkCount_reg_n_0_[14]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.299     6.772 r  uart/inst_rx/FSM_sequential_state[1]_i_7/O
                         net (fo=2, routed)           0.624     7.396    uart/inst_rx/FSM_sequential_state[1]_i_7_n_0
    SLICE_X66Y93         LUT5 (Prop_lut5_I1_O)        0.124     7.520 r  uart/inst_rx/FSM_sequential_state[1]_i_4/O
                         net (fo=2, routed)           0.436     7.956    uart/inst_rx/FSM_sequential_state[1]_i_4_n_0
    SLICE_X69Y92         LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  uart/inst_rx/FSM_sequential_state[1]_i_3/O
                         net (fo=4, routed)           0.621     8.701    uart/inst_rx/FSM_sequential_state[1]_i_3_n_0
    SLICE_X67Y92         LUT2 (Prop_lut2_I1_O)        0.120     8.821 r  uart/inst_rx/o_data[7]_i_2/O
                         net (fo=9, routed)           0.564     9.385    uart/inst_rx/o_data[7]_i_2_n_0
    SLICE_X66Y90         LUT6 (Prop_lut6_I1_O)        0.327     9.712 r  uart/inst_rx/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000     9.712    uart/inst_rx/o_data[1]_i_1_n_0
    SLICE_X66Y90         FDRE                                         r  uart/inst_rx/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000    10.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.510    14.933    uart/inst_rx/i_clk100
    SLICE_X66Y90         FDRE                                         r  uart/inst_rx/o_data_reg[1]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X66Y90         FDRE (Setup_fdre_C_D)        0.077    15.250    uart/inst_rx/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                  5.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_clkCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.560     1.479    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart/inst_tx/r_clkCount_reg[0]/Q
                         net (fo=9, routed)           0.110     1.731    uart/inst_tx/r_clkCount_reg_n_0_[0]
    SLICE_X58Y82         LUT3 (Prop_lut3_I2_O)        0.045     1.776 r  uart/inst_tx/r_clkCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart/inst_tx/r_clkCount[1]_i_1_n_0
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.994    uart/inst_tx/i_clk100
    SLICE_X58Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[1]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X58Y82         FDCE (Hold_fdce_C_D)         0.120     1.612    uart/inst_tx/r_clkCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.233%)  route 0.151ns (44.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.567     1.486    uart/inst_rx/i_clk100
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart/inst_rx/r_dataCount_reg[1]/Q
                         net (fo=12, routed)          0.151     1.778    uart/inst_rx/r_dataCount_reg_n_0_[1]
    SLICE_X66Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  uart/inst_rx/o_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.823    uart/inst_rx/o_data[7]_i_1_n_0
    SLICE_X66Y92         FDRE                                         r  uart/inst_rx/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_rx/i_clk100
    SLICE_X66Y92         FDRE                                         r  uart/inst_rx/o_data_reg[7]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X66Y92         FDRE (Hold_fdre_C_D)         0.120     1.644    uart/inst_rx/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.938%)  route 0.424ns (75.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.567     1.486    uart/inst_rx/i_clk100
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart/inst_rx/o_data_reg[4]/Q
                         net (fo=2, routed)           0.424     2.052    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[4]
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.880     2.045    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.566    
    RAMB18_X1Y36         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296     1.862    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_stopCount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_stopCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.484    uart/inst_tx/i_clk100
    SLICE_X66Y87         FDCE                                         r  uart/inst_tx/r_stopCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y87         FDCE (Prop_fdce_C_Q)         0.148     1.632 r  uart/inst_tx/r_stopCount_reg[1]/Q
                         net (fo=3, routed)           0.071     1.704    uart/inst_tx/r_stopCount_reg_n_0_[1]
    SLICE_X66Y87         LUT6 (Prop_lut6_I0_O)        0.098     1.802 r  uart/inst_tx/r_stopCount[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart/inst_tx/r_stopCount[2]_i_1_n_0
    SLICE_X66Y87         FDCE                                         r  uart/inst_tx/r_stopCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.836     2.001    uart/inst_tx/i_clk100
    SLICE_X66Y87         FDCE                                         r  uart/inst_tx/r_stopCount_reg[2]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X66Y87         FDCE (Hold_fdce_C_D)         0.121     1.605    uart/inst_tx/r_stopCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart/inst_rx/o_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.222%)  route 0.225ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.567     1.486    uart/inst_rx/i_clk100
    SLICE_X67Y92         FDCE                                         r  uart/inst_rx/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDCE (Prop_fdce_C_Q)         0.128     1.614 r  uart/inst_rx/o_valid_reg/Q
                         net (fo=2, routed)           0.225     1.840    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.880     2.045    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
                         clock pessimism             -0.479     1.566    
    RAMB18_X1Y36         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.053     1.619    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uart/inst_tx/r_clkCount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_tx/r_clkCount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.560     1.479    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y82         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  uart/inst_tx/r_clkCount_reg[9]/Q
                         net (fo=4, routed)           0.144     1.765    uart/inst_tx/r_clkCount_reg_n_0_[9]
    SLICE_X59Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  uart/inst_tx/r_clkCount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.810    uart/inst_tx/r_clkCount[9]_i_1_n_0
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.829     1.994    uart/inst_tx/i_clk100
    SLICE_X59Y82         FDCE                                         r  uart/inst_tx/r_clkCount_reg[9]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X59Y82         FDCE (Hold_fdce_C_D)         0.092     1.571    uart/inst_tx/r_clkCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.326%)  route 0.184ns (49.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.567     1.486    uart/inst_rx/i_clk100
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart/inst_rx/r_dataCount_reg[1]/Q
                         net (fo=12, routed)          0.184     1.811    uart/inst_rx/r_dataCount_reg_n_0_[1]
    SLICE_X67Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.856 r  uart/inst_rx/o_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.856    uart/inst_rx/o_data[6]_i_1_n_0
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_rx/i_clk100
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[6]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.092     1.616    uart/inst_rx/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_dataCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/o_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.920%)  route 0.187ns (50.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.567     1.486    uart/inst_rx/i_clk100
    SLICE_X69Y92         FDRE                                         r  uart/inst_rx/r_dataCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  uart/inst_rx/r_dataCount_reg[1]/Q
                         net (fo=12, routed)          0.187     1.814    uart/inst_rx/r_dataCount_reg_n_0_[1]
    SLICE_X67Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.859 r  uart/inst_rx/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    uart/inst_rx/o_data[0]_i_1_n_0
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_rx/i_clk100
    SLICE_X67Y91         FDRE                                         r  uart/inst_rx/o_data_reg[0]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X67Y91         FDRE (Hold_fdre_C_D)         0.092     1.616    uart/inst_rx/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_serialIn_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/rr_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X68Y94         FDCE                                         r  uart/inst_rx/r_serialIn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  uart/inst_rx/r_serialIn_reg/Q
                         net (fo=1, routed)           0.174     1.802    uart/inst_rx/r_serialIn
    SLICE_X68Y94         FDCE                                         r  uart/inst_rx/rr_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X68Y94         FDCE                                         r  uart/inst_rx/rr_serialIn_reg/C
                         clock pessimism             -0.517     1.487    
    SLICE_X68Y94         FDCE (Hold_fdce_C_D)         0.066     1.553    uart/inst_rx/rr_serialIn_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart/inst_rx/r_clkCount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/inst_rx/r_clkCount_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk100 rise@0.000ns - i_clk100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.568     1.487    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  uart/inst_rx/r_clkCount_reg[0]/Q
                         net (fo=18, routed)          0.156     1.784    uart/inst_rx/r_clkCount_reg_n_0_[0]
    SLICE_X65Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  uart/inst_rx/r_clkCount[15]_i_1/O
                         net (fo=1, routed)           0.000     1.829    uart/inst_rx/r_clkCount[15]
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[15]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X65Y94         FDCE (Hold_fdce_C_D)         0.092     1.579    uart/inst_rx/r_clkCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk100 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y34    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         10.000      9.000      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X67Y91    uart/inst_rx/o_data_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X66Y90    uart/inst_rx/o_data_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X66Y90    uart/inst_rx/o_data_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X66Y90    uart/inst_rx/o_data_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X67Y91    uart/inst_rx/o_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X67Y91    uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X67Y91    uart/inst_rx/o_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C          n/a            0.500         5.000       4.500      SLICE_X67Y92    uart/inst_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X67Y91    uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X67Y91    uart/inst_rx/o_data_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X66Y90    uart/inst_rx/o_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  inst_clk5Mhz/inst/clk_in1
  To Clock:  inst_clk5Mhz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_clk5Mhz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_clk5Mhz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  clk5_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      122.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             122.718ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.762ns  (logic 0.583ns (33.082%)  route 1.179ns (66.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 189.006 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.681    65.890    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.503   189.006    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.102    
                         clock uncertainty           -0.293   188.809    
    SLICE_X59Y88         FDCE (Setup_fdce_C_CE)      -0.202   188.607    r_breakpoint_reg[0]
  -------------------------------------------------------------------
                         required time                        188.607    
                         arrival time                         -65.890    
  -------------------------------------------------------------------
                         slack                                122.718    

Slack (MET) :             122.718ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.762ns  (logic 0.583ns (33.082%)  route 1.179ns (66.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 189.006 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.681    65.890    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.503   189.006    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.102    
                         clock uncertainty           -0.293   188.809    
    SLICE_X59Y88         FDCE (Setup_fdce_C_CE)      -0.202   188.607    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        188.607    
                         arrival time                         -65.890    
  -------------------------------------------------------------------
                         slack                                122.718    

Slack (MET) :             122.903ns  (required time - arrival time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz rise@125.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.580ns (31.651%)  route 1.252ns (68.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 126.504 - 125.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.625    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     2.081 f  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           1.252     3.334    r_oszClkDiv__0[0]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.124     3.458 r  r_oszClkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     3.458    p_0_in[0]
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    125.000   125.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   125.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   126.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   122.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   124.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   125.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.501   126.504    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
                         clock pessimism              0.121   126.625    
                         clock uncertainty           -0.293   126.332    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.029   126.361    r_oszClkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        126.361    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                122.903    

Slack (MET) :             122.921ns  (required time - arrival time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz rise@125.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.608ns (32.680%)  route 1.252ns (67.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 126.504 - 125.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809     1.809    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.623     1.625    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           1.252     3.334    r_oszClkDiv__0[0]
    SLICE_X52Y95         LUT2 (Prop_lut2_I0_O)        0.152     3.486 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     3.486    p_0_in[1]
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                    125.000   125.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   125.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   126.683    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   122.989 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   124.912    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   125.003 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.501   126.504    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism              0.121   126.625    
                         clock uncertainty           -0.293   126.332    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.075   126.407    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        126.407    
                         arrival time                          -3.486    
  -------------------------------------------------------------------
                         slack                                122.921    

Slack (MET) :             123.047ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.432ns  (logic 0.583ns (40.703%)  route 0.849ns (59.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 189.005 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.351    65.560    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502   189.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.101    
                         clock uncertainty           -0.293   188.808    
    SLICE_X59Y87         FDCE (Setup_fdce_C_CE)      -0.202   188.606    r_breakpoint_reg[4]
  -------------------------------------------------------------------
                         required time                        188.606    
                         arrival time                         -65.560    
  -------------------------------------------------------------------
                         slack                                123.047    

Slack (MET) :             123.047ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.432ns  (logic 0.583ns (40.703%)  route 0.849ns (59.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 189.005 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.351    65.560    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502   189.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.101    
                         clock uncertainty           -0.293   188.808    
    SLICE_X59Y87         FDCE (Setup_fdce_C_CE)      -0.202   188.606    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        188.606    
                         arrival time                         -65.560    
  -------------------------------------------------------------------
                         slack                                123.047    

Slack (MET) :             123.047ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.432ns  (logic 0.583ns (40.703%)  route 0.849ns (59.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 189.005 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.351    65.560    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502   189.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.101    
                         clock uncertainty           -0.293   188.808    
    SLICE_X59Y87         FDCE (Setup_fdce_C_CE)      -0.202   188.606    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        188.606    
                         arrival time                         -65.560    
  -------------------------------------------------------------------
                         slack                                123.047    

Slack (MET) :             123.047ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.432ns  (logic 0.583ns (40.703%)  route 0.849ns (59.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 189.005 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.351    65.560    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502   189.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.101    
                         clock uncertainty           -0.293   188.808    
    SLICE_X59Y87         FDCE (Setup_fdce_C_CE)      -0.202   188.606    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        188.606    
                         arrival time                         -65.560    
  -------------------------------------------------------------------
                         slack                                123.047    

Slack (MET) :             123.085ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.432ns  (logic 0.583ns (40.703%)  route 0.849ns (59.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 189.005 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.351    65.560    r_breakpoint[7]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502   189.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.101    
                         clock uncertainty           -0.293   188.808    
    SLICE_X58Y87         FDCE (Setup_fdce_C_CE)      -0.164   188.644    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        188.644    
                         arrival time                         -65.560    
  -------------------------------------------------------------------
                         slack                                123.085    

Slack (MET) :             123.085ns  (required time - arrival time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk5_clk_wiz_5Mhz fall@187.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        1.432ns  (logic 0.583ns (40.703%)  route 0.849ns (59.297%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 189.005 - 187.500 ) 
    Source Clock Delay      (SCD):    1.627ns = ( 64.127 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.625    64.127    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.459    64.586 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.498    65.085    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.124    65.209 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.351    65.560    r_breakpoint[7]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                    187.500   187.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000   187.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   189.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   185.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   187.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   187.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502   189.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.096   189.101    
                         clock uncertainty           -0.293   188.808    
    SLICE_X58Y87         FDCE (Setup_fdce_C_CE)      -0.164   188.644    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        188.644    
                         arrival time                         -65.560    
  -------------------------------------------------------------------
                         slack                                123.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.093%)  route 0.298ns (56.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562     0.564    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.128     0.692 r  r_oszClkDiv_reg[1]/Q
                         net (fo=2, routed)           0.298     0.990    r_oszClkDiv[1]
    SLICE_X52Y95         LUT2 (Prop_lut2_I1_O)        0.098     1.088 r  r_oszClkDiv[1]_i_1/O
                         net (fo=1, routed)           0.000     1.088    p_0_in[1]
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.832     0.834    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[1]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.107     0.671    r_oszClkDiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.467ns  (logic 0.191ns (40.872%)  route 0.276ns (59.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.118    63.531    r_breakpoint[7]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X58Y87         FDCE (Hold_fdce_C_CE)       -0.012    63.066    r_breakpoint_reg[2]
  -------------------------------------------------------------------
                         required time                        -63.066    
                         arrival time                          63.531    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.467ns  (logic 0.191ns (40.872%)  route 0.276ns (59.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.118    63.531    r_breakpoint[7]_i_1_n_0
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X58Y87         FDCE (Hold_fdce_C_CE)       -0.012    63.066    r_breakpoint_reg[3]
  -------------------------------------------------------------------
                         required time                        -63.066    
                         arrival time                          63.531    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.467ns  (logic 0.191ns (40.872%)  route 0.276ns (59.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.118    63.531    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X59Y87         FDCE (Hold_fdce_C_CE)       -0.032    63.046    r_breakpoint_reg[4]
  -------------------------------------------------------------------
                         required time                        -63.046    
                         arrival time                          63.531    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.467ns  (logic 0.191ns (40.872%)  route 0.276ns (59.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.118    63.531    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X59Y87         FDCE (Hold_fdce_C_CE)       -0.032    63.046    r_breakpoint_reg[5]
  -------------------------------------------------------------------
                         required time                        -63.046    
                         arrival time                          63.531    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.467ns  (logic 0.191ns (40.872%)  route 0.276ns (59.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.118    63.531    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X59Y87         FDCE (Hold_fdce_C_CE)       -0.032    63.046    r_breakpoint_reg[6]
  -------------------------------------------------------------------
                         required time                        -63.046    
                         arrival time                          63.531    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.467ns  (logic 0.191ns (40.872%)  route 0.276ns (59.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.118    63.531    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.078    
    SLICE_X59Y87         FDCE (Hold_fdce_C_CE)       -0.032    63.046    r_breakpoint_reg[7]
  -------------------------------------------------------------------
                         required time                        -63.046    
                         arrival time                          63.531    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 r_oszClkDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_oszClkDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz rise@0.000ns - clk5_clk_wiz_5Mhz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.041%)  route 0.454ns (70.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562     0.564    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     0.705 f  r_oszClkDiv_reg[0]/Q
                         net (fo=2, routed)           0.454     1.159    r_oszClkDiv__0[0]
    SLICE_X52Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.204 r  r_oszClkDiv[0]_i_1/O
                         net (fo=1, routed)           0.000     1.204    p_0_in[0]
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898     0.898    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.832     0.834    s_oszClk
    SLICE_X52Y95         FDRE                                         r  r_oszClkDiv_reg[0]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.091     0.655    r_oszClkDiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.603ns  (logic 0.191ns (31.659%)  route 0.412ns (68.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.254    63.667    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.080    
    SLICE_X59Y88         FDCE (Hold_fdce_C_CE)       -0.032    63.048    r_breakpoint_reg[0]
  -------------------------------------------------------------------
                         required time                        -63.048    
                         arrival time                          63.667    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 r_breakpointSet_reg/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            r_breakpoint_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk5_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk5_clk_wiz_5Mhz fall@62.500ns - clk5_clk_wiz_5Mhz fall@62.500ns)
  Data Path Delay:        0.603ns  (logic 0.191ns (31.659%)  route 0.412ns (68.341%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 63.064 - 62.500 ) 
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 f  r_breakpointSet_reg/Q
                         net (fo=1, routed)           0.158    63.368    r_breakpointSet
    SLICE_X61Y88         LUT1 (Prop_lut1_I0_O)        0.045    63.413 r  r_breakpoint[7]_i_1/O
                         net (fo=8, routed)           0.254    63.667    r_breakpoint[7]_i_1_n_0
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.255    63.080    
    SLICE_X59Y88         FDCE (Hold_fdce_C_CE)       -0.032    63.048    r_breakpoint_reg[1]
  -------------------------------------------------------------------
                         required time                        -63.048    
                         arrival time                          63.667    
  -------------------------------------------------------------------
                         slack                                  0.619    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk5_clk_wiz_5Mhz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y3    inst_clk5Mhz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X61Y88     r_breakpointSet_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X59Y88     r_breakpoint_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X59Y88     r_breakpoint_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X58Y87     r_breakpoint_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X58Y87     r_breakpoint_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X59Y87     r_breakpoint_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X59Y87     r_breakpoint_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X59Y87     r_breakpoint_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X61Y88     r_breakpointSet_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X61Y88     r_breakpointSet_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X61Y88     r_breakpointSet_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X61Y88     r_breakpointSet_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X59Y88     r_breakpoint_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X58Y87     r_breakpoint_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkEEPROM_clk_wiz_5Mhz
  To Clock:  clkEEPROM_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      121.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.075ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        3.707ns  (logic 0.842ns (22.716%)  route 2.865ns (77.284%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 170.450 - 168.945 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 45.571 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.623    45.571    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.419    45.990 r  r_clkEEPROMDiv_reg[1]/Q
                         net (fo=1, routed)           0.570    46.560    r_clkEEPROMDiv[1]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.271    46.831 r  r_clkEEPROMDiv[1]_BUFG_inst/O
                         net (fo=95, routed)          2.294    49.125    r_clkEEPROMDiv_BUFG[1]
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.152    49.277 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    49.277    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.501   170.450    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism              0.121   170.571    
                         clock uncertainty           -0.293   170.277    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075   170.352    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        170.352    
                         arrival time                         -49.277    
  -------------------------------------------------------------------
                         slack                                121.075    

Slack (MET) :             123.059ns  (required time - arrival time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkEEPROM_clk_wiz_5Mhz rise@168.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        1.677ns  (logic 0.580ns (34.577%)  route 1.097ns (65.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 170.450 - 168.945 ) 
    Source Clock Delay      (SCD):    1.625ns = ( 45.571 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    45.755    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    41.833 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    43.851    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.623    45.571    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456    46.027 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           1.097    47.124    r_clkEEPROMDiv__0[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    47.248 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    47.248    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                    168.945   168.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   168.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   170.628    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694   166.934 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923   168.857    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   168.948 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           1.501   170.450    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism              0.121   170.571    
                         clock uncertainty           -0.293   170.277    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029   170.306    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        170.306    
                         arrival time                         -47.248    
  -------------------------------------------------------------------
                         slack                                123.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.575ns  (logic 0.183ns (31.804%)  route 0.392ns (68.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 44.779 - 43.945 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 44.509 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.562    44.509    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    44.650 r  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.392    45.042    r_clkEEPROMDiv__0[0]
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.042    45.084 r  r_clkEEPROMDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    45.084    r_clkEEPROMDiv[1]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.832    44.779    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[1]/C
                         clock pessimism             -0.270    44.509    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107    44.616    r_clkEEPROMDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -44.616    
                         arrival time                          45.084    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 r_clkEEPROMDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Destination:            r_clkEEPROMDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkEEPROM_clk_wiz_5Mhz  {rise@43.945ns fall@106.445ns period=125.000ns})
  Path Group:             clkEEPROM_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkEEPROM_clk_wiz_5Mhz rise@43.945ns - clkEEPROM_clk_wiz_5Mhz rise@43.945ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.158%)  route 0.392ns (67.843%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 44.779 - 43.945 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 44.509 - 43.945 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    44.569    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296    43.273 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648    43.921    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.562    44.509    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141    44.650 f  r_clkEEPROMDiv_reg[0]/Q
                         net (fo=2, routed)           0.392    45.042    r_clkEEPROMDiv__0[0]
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    45.087 r  r_clkEEPROMDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    45.087    r_clkEEPROMDiv[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkEEPROM_clk_wiz_5Mhz rise edge)
                                                     43.945    43.945 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    43.945 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    44.843    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625    43.218 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700    43.918    inst_clk5Mhz/inst/clkEEPROM_clk_wiz_5Mhz
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    43.947 r  inst_clk5Mhz/inst/clkout3_buf/O
                         net (fo=2, routed)           0.832    44.779    s_clkEEPROM
    SLICE_X52Y96         FDRE                                         r  r_clkEEPROMDiv_reg[0]/C
                         clock pessimism             -0.270    44.509    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091    44.600    r_clkEEPROMDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -44.600    
                         arrival time                          45.087    
  -------------------------------------------------------------------
                         slack                                  0.487    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkEEPROM_clk_wiz_5Mhz
Waveform(ns):       { 43.945 106.445 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y5    inst_clk5Mhz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X52Y96     r_clkEEPROMDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkRam_clk_wiz_5Mhz
  To Clock:  clkRam_clk_wiz_5Mhz

Setup :            0  Failing Endpoints,  Worst Slack      121.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.086ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        3.696ns  (logic 0.842ns (22.783%)  route 2.854ns (77.217%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 157.566 - 156.055 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 32.687 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.630    32.687    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.419    33.106 r  r_clkRamDiv_reg[1]/Q
                         net (fo=1, routed)           0.562    33.668    r_clkRamDiv[1]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.271    33.939 r  r_clkRamDiv[1]_BUFG_inst/O
                         net (fo=177, routed)         2.292    36.231    r_clkRamDiv_BUFG[1]
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.152    36.383 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    36.383    r_clkRamDiv[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.508   157.566    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism              0.121   157.687    
                         clock uncertainty           -0.293   157.394    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.075   157.469    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        157.469    
                         arrival time                         -36.383    
  -------------------------------------------------------------------
                         slack                                121.086    

Slack (MET) :             123.663ns  (required time - arrival time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clkRam_clk_wiz_5Mhz rise@156.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        1.073ns  (logic 0.580ns (54.049%)  route 0.493ns (45.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 157.566 - 156.055 ) 
    Source Clock Delay      (SCD):    1.632ns = ( 32.687 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.293ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    32.864    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    28.942 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    30.961    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.630    32.687    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456    33.143 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.493    33.636    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124    33.760 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    33.760    r_clkRamDiv[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                    156.055   156.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   156.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683   157.738    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   154.044 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   155.967    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   156.058 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           1.508   157.566    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism              0.121   157.687    
                         clock uncertainty           -0.293   157.394    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029   157.423    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        157.423    
                         arrival time                         -33.760    
  -------------------------------------------------------------------
                         slack                                123.663    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    31.760 r  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.156    31.917    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.042    31.959 r  r_clkRamDiv[1]_i_1/O
                         net (fo=1, routed)           0.000    31.959    r_clkRamDiv[1]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[1]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.107    31.726    r_clkRamDiv_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.726    
                         arrival time                          31.959    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 r_clkRamDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Destination:            r_clkRamDiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkRam_clk_wiz_5Mhz  {rise@31.055ns fall@93.555ns period=125.000ns})
  Path Group:             clkRam_clk_wiz_5Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkRam_clk_wiz_5Mhz rise@31.055ns - clkRam_clk_wiz_5Mhz rise@31.055ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.370%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 31.889 - 31.055 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 31.619 - 31.055 ) 
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    31.679    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    30.383 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    31.031    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.563    31.619    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    31.760 f  r_clkRamDiv_reg[0]/Q
                         net (fo=2, routed)           0.156    31.917    r_clkRamDiv__0[0]
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.045    31.962 r  r_clkRamDiv[0]_i_1/O
                         net (fo=1, routed)           0.000    31.962    r_clkRamDiv[0]_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkRam_clk_wiz_5Mhz rise edge)
                                                     31.055    31.055 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    31.055 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    31.952    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    30.328 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    31.028    inst_clk5Mhz/inst/clkRam_clk_wiz_5Mhz
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    31.057 r  inst_clk5Mhz/inst/clkout2_buf/O
                         net (fo=2, routed)           0.833    31.889    s_clkRam
    SLICE_X51Y96         FDRE                                         r  r_clkRamDiv_reg[0]/C
                         clock pessimism             -0.270    31.619    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    31.710    r_clkRamDiv_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.710    
                         arrival time                          31.962    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkRam_clk_wiz_5Mhz
Waveform(ns):       { 31.055 93.555 }
Period(ns):         125.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y4    inst_clk5Mhz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         125.000     123.751    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         125.000     124.000    SLICE_X51Y96     r_clkRamDiv_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       125.000     88.360     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         62.500      62.000     SLICE_X51Y96     r_clkRamDiv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  clkfbout_clk_wiz_5Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_5Mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y6    inst_clk5Mhz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 1.657ns (18.010%)  route 7.544ns (81.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.417     9.201    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X68Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.201ns  (logic 1.657ns (18.010%)  route 7.544ns (81.990%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.417     9.201    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X68Y88         FDPE                                         f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 1.657ns (18.702%)  route 7.203ns (81.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.076     8.860    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X68Y91         FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.860ns  (logic 1.657ns (18.702%)  route 7.203ns (81.298%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.076     8.860    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rst
    SLICE_X68Y91         FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.268ns  (logic 0.419ns (33.054%)  route 0.849ns (66.946%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/C
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/Q
                         net (fo=1, routed)           0.849     1.268    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[1]
    SLICE_X68Y93         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
    SLICE_X68Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.522     0.978    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X68Y92         LUT2 (Prop_lut2_I0_O)        0.124     1.102 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.102    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_i_1_n_0
    SLICE_X68Y92         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.096ns  (logic 0.580ns (52.900%)  route 0.516ns (47.100%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X69Y88         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.516     0.972    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X69Y88         LUT2 (Prop_lut2_I0_O)        0.124     1.096 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.096    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_i_1_n_0
    SLICE_X69Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.953ns  (logic 0.456ns (47.831%)  route 0.497ns (52.169%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X69Y88         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.497     0.953    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X70Y88         SRL16E                                       r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.925ns  (logic 0.419ns (45.320%)  route 0.506ns (54.680%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.506     0.925    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X69Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.815ns  (logic 0.456ns (55.951%)  route 0.359ns (44.049%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
    SLICE_X68Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.359     0.815    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X70Y93         SRL16E                                       r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/C
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/Q
                         net (fo=1, routed)           0.054     0.182    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[1]
    SLICE_X69Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/C
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/Q
                         net (fo=1, routed)           0.056     0.197    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[3]
    SLICE_X69Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/C
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[5]/Q
                         net (fo=1, routed)           0.056     0.197    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[5]
    SLICE_X69Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/C
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/Q
                         net (fo=1, routed)           0.058     0.199    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[3]
    SLICE_X68Y93         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/C
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[5]/Q
                         net (fo=1, routed)           0.059     0.200    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[5]
    SLICE_X68Y93         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.128ns (54.338%)  route 0.108ns (45.662%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/C
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4]/Q
                         net (fo=1, routed)           0.108     0.236    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[4]
    SLICE_X69Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.446%)  route 0.121ns (48.554%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/C
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[4]/Q
                         net (fo=1, routed)           0.121     0.249    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[4]
    SLICE_X68Y93         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.360%)  route 0.126ns (49.640%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/C
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[2]/Q
                         net (fo=1, routed)           0.126     0.254    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[2]
    SLICE_X68Y93         FDRE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.209%)  route 0.124ns (46.791%))
  Logic Levels:           1  (FDPE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
    SLICE_X68Y92         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.124     0.265    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X70Y93         SRL16E                                       r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.128ns (41.620%)  route 0.180ns (58.380%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/C
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2]/Q
                         net (fo=1, routed)           0.180     0.308    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[2]
    SLICE_X69Y89         FDRE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  

Max Delay            99 Endpoints
Min Delay            99 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.116ns  (logic 2.234ns (20.096%)  route 8.882ns (79.904%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R13                                               0.000     2.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     3.508 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           2.861     6.369    inst_generated/inst_U70/i_switches[7]
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.493 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.527     7.019    inst_generated/inst_U70/port19_i_3_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.143 r  inst_generated/inst_U70/port19_i_2__0/O
                         net (fo=1, routed)           0.680     7.823    inst_generated/inst_U70/port19_i_2__0_n_0
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.150     7.973 r  inst_generated/inst_U70/port19_i_1__1/O
                         net (fo=11, routed)          1.163     9.136    inst_generated/inst_U70/port15_reg_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.328     9.464 r  inst_generated/inst_U70/inst_mem_i_20/O
                         net (fo=4, routed)           3.652    13.116    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y30         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.110ns  (logic 1.973ns (17.760%)  route 9.137ns (82.240%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.408     6.885    inst_generated/inst_U70/i_switches[3]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  inst_generated/inst_U70/port9_i_3/O
                         net (fo=1, routed)           0.808     7.817    inst_generated/inst_U70/port9_i_3_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.941 r  inst_generated/inst_U70/port9_i_2/O
                         net (fo=2, routed)           0.413     8.354    inst_generated/inst_U70/port19_reg_2
    SLICE_X59Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.478 r  inst_generated/inst_U70/port9_i_1/O
                         net (fo=11, routed)          0.658     9.136    inst_generated/inst_U70/port19_reg_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.260 r  inst_generated/inst_U70/inst_mem_i_24/O
                         net (fo=4, routed)           3.850    13.110    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y3          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.085ns  (logic 2.218ns (20.010%)  route 8.867ns (79.990%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           3.679     7.173    inst_generated/inst_U70/i_switches[6]
    SLICE_X60Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.297 r  inst_generated/inst_U70/port16_i_3__0/O
                         net (fo=1, routed)           0.600     7.897    inst_generated/inst_U70/port16_i_3__0_n_0
    SLICE_X58Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.021 r  inst_generated/inst_U70/port16_i_2/O
                         net (fo=1, routed)           0.726     8.747    inst_generated/inst_U70/port16_i_2_n_0
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.150     8.897 r  inst_generated/inst_U70/port16_i_1__0/O
                         net (fo=11, routed)          2.080    10.977    inst_generated/inst_U70/port16_reg_0
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  inst_generated/inst_U70/inst_mem_i_21/O
                         net (fo=4, routed)           1.782    13.085    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y15         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.911ns  (logic 1.973ns (18.084%)  route 8.938ns (81.916%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.408     6.885    inst_generated/inst_U70/i_switches[3]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  inst_generated/inst_U70/port9_i_3/O
                         net (fo=1, routed)           0.808     7.817    inst_generated/inst_U70/port9_i_3_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.941 r  inst_generated/inst_U70/port9_i_2/O
                         net (fo=2, routed)           0.413     8.354    inst_generated/inst_U70/port19_reg_2
    SLICE_X59Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.478 r  inst_generated/inst_U70/port9_i_1/O
                         net (fo=11, routed)          0.658     9.136    inst_generated/inst_U70/port19_reg_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.260 r  inst_generated/inst_U70/inst_mem_i_24/O
                         net (fo=4, routed)           3.651    12.911    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y4          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port21_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.881ns  (logic 2.346ns (21.556%)  route 8.536ns (78.444%))
  Logic Levels:           8  (IBUF=1 LUT3=2 LUT5=1 LUT6=4)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    J15                                               0.000     2.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           2.799     6.277    inst_generated/inst_U70/i_switches[0]
    SLICE_X59Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.401 f  inst_generated/inst_U70/inst_mem_i_38/O
                         net (fo=1, routed)           0.844     7.244    inst_generated/inst_U70/inst_mem_i_38_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I2_O)        0.124     7.368 r  inst_generated/inst_U70/inst_mem_i_32/O
                         net (fo=22, routed)          1.401     8.769    inst_generated/inst_U41/port20_reg_4
    SLICE_X55Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.893 f  inst_generated/inst_U41/port18_i_6/O
                         net (fo=2, routed)           1.075     9.968    inst_generated/inst_U41/port20_reg_2
    SLICE_X56Y89         LUT5 (Prop_lut5_I4_O)        0.124    10.092 f  inst_generated/inst_U41/port19_i_2/O
                         net (fo=1, routed)           0.958    11.050    inst_generated/inst_U41/port19_i_2_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.124    11.174 f  inst_generated/inst_U41/port19_i_1/O
                         net (fo=2, routed)           1.003    12.178    inst_generated/inst_U84/port90_2
    SLICE_X58Y90         LUT6 (Prop_lut6_I4_O)        0.124    12.302 r  inst_generated/inst_U84/port21_i_2/O
                         net (fo=1, routed)           0.456    12.757    inst_generated/inst_U41/port21_reg_6
    SLICE_X57Y91         LUT3 (Prop_lut3_I1_O)        0.124    12.881 r  inst_generated/inst_U41/port21_i_1/O
                         net (fo=1, routed)           0.000    12.881    inst_generated/inst_U97/port21_reg_0
    SLICE_X57Y91         FDCE                                         r  inst_generated/inst_U97/port21_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.830ns  (logic 2.218ns (20.481%)  route 8.612ns (79.519%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           3.679     7.173    inst_generated/inst_U70/i_switches[6]
    SLICE_X60Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.297 r  inst_generated/inst_U70/port16_i_3__0/O
                         net (fo=1, routed)           0.600     7.897    inst_generated/inst_U70/port16_i_3__0_n_0
    SLICE_X58Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.021 r  inst_generated/inst_U70/port16_i_2/O
                         net (fo=1, routed)           0.726     8.747    inst_generated/inst_U70/port16_i_2_n_0
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.150     8.897 r  inst_generated/inst_U70/port16_i_1__0/O
                         net (fo=11, routed)          2.080    10.977    inst_generated/inst_U70/port16_reg_0
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  inst_generated/inst_U70/inst_mem_i_21/O
                         net (fo=4, routed)           1.528    12.830    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y13         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.746ns  (logic 2.218ns (20.642%)  route 8.528ns (79.358%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           3.679     7.173    inst_generated/inst_U70/i_switches[6]
    SLICE_X60Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.297 r  inst_generated/inst_U70/port16_i_3__0/O
                         net (fo=1, routed)           0.600     7.897    inst_generated/inst_U70/port16_i_3__0_n_0
    SLICE_X58Y89         LUT5 (Prop_lut5_I0_O)        0.124     8.021 r  inst_generated/inst_U70/port16_i_2/O
                         net (fo=1, routed)           0.726     8.747    inst_generated/inst_U70/port16_i_2_n_0
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.150     8.897 r  inst_generated/inst_U70/port16_i_1__0/O
                         net (fo=11, routed)          2.080    10.977    inst_generated/inst_U70/port16_reg_0
    SLICE_X65Y86         LUT4 (Prop_lut4_I0_O)        0.326    11.303 r  inst_generated/inst_U70/inst_mem_i_21/O
                         net (fo=4, routed)           1.443    12.746    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X3Y14         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.682ns  (logic 2.345ns (21.955%)  route 8.336ns (78.045%))
  Logic Levels:           8  (IBUF=1 LUT5=2 LUT6=5)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.408     6.885    inst_generated/inst_U70/i_switches[3]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  inst_generated/inst_U70/port9_i_3/O
                         net (fo=1, routed)           0.808     7.817    inst_generated/inst_U70/port9_i_3_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.941 r  inst_generated/inst_U70/port9_i_2/O
                         net (fo=2, routed)           0.413     8.354    inst_generated/inst_U70/port19_reg_2
    SLICE_X59Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.478 r  inst_generated/inst_U70/port9_i_1/O
                         net (fo=11, routed)          1.634    10.112    inst_generated/inst_U41/port19_reg_1
    SLICE_X59Y89         LUT6 (Prop_lut6_I2_O)        0.124    10.236 r  inst_generated/inst_U41/port17_i_3/O
                         net (fo=2, routed)           0.802    11.038    inst_generated/inst_U41/port17_i_3_n_0
    SLICE_X56Y90         LUT6 (Prop_lut6_I0_O)        0.124    11.162 f  inst_generated/inst_U41/port15_i_6/O
                         net (fo=3, routed)           0.838    12.001    inst_generated/inst_U41/port15_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.125 f  inst_generated/inst_U41/port20_i_4/O
                         net (fo=1, routed)           0.433    12.558    inst_generated/inst_U41/port20_i_4_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.682 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=1, routed)           0.000    12.682    inst_generated/inst_U97/port20_reg_1
    SLICE_X55Y90         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.681ns  (logic 2.234ns (20.916%)  route 8.447ns (79.084%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R13                                               0.000     2.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     3.508 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           2.861     6.369    inst_generated/inst_U70/i_switches[7]
    SLICE_X59Y91         LUT5 (Prop_lut5_I1_O)        0.124     6.493 r  inst_generated/inst_U70/port19_i_3/O
                         net (fo=1, routed)           0.527     7.019    inst_generated/inst_U70/port19_i_3_n_0
    SLICE_X58Y90         LUT5 (Prop_lut5_I0_O)        0.124     7.143 r  inst_generated/inst_U70/port19_i_2__0/O
                         net (fo=1, routed)           0.680     7.823    inst_generated/inst_U70/port19_i_2__0_n_0
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.150     7.973 r  inst_generated/inst_U70/port19_i_1__1/O
                         net (fo=11, routed)          1.163     9.136    inst_generated/inst_U70/port15_reg_0
    SLICE_X65Y91         LUT4 (Prop_lut4_I0_O)        0.328     9.464 r  inst_generated/inst_U70/inst_mem_i_20/O
                         net (fo=4, routed)           3.217    12.681    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y29         RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.431ns  (logic 1.973ns (18.916%)  route 8.458ns (81.084%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           3.408     6.885    inst_generated/inst_U70/i_switches[3]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     7.009 r  inst_generated/inst_U70/port9_i_3/O
                         net (fo=1, routed)           0.808     7.817    inst_generated/inst_U70/port9_i_3_n_0
    SLICE_X59Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.941 r  inst_generated/inst_U70/port9_i_2/O
                         net (fo=2, routed)           0.413     8.354    inst_generated/inst_U70/port19_reg_2
    SLICE_X59Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.478 r  inst_generated/inst_U70/port9_i_1/O
                         net (fo=11, routed)          0.658     9.136    inst_generated/inst_U70/port19_reg_0
    SLICE_X64Y86         LUT4 (Prop_lut4_I0_O)        0.124     9.260 r  inst_generated/inst_U70/inst_mem_i_24/O
                         net (fo=4, routed)           3.171    12.431    inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y5          RAMB36E1                                     r  inst_generated/inst_U77/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U40/port20_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 0.343ns (17.256%)  route 1.644ns (82.744%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.237     1.490    inst_generated/inst_U70/i_switches[2]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  inst_generated/inst_U70/port6_i_5/O
                         net (fo=1, routed)           0.204     1.739    inst_generated/inst_U70/port6_i_5_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  inst_generated/inst_U70/port6_i_1/O
                         net (fo=22, routed)          0.204     1.987    inst_generated/inst_U40/port20_reg_2
    SLICE_X58Y93         FDCE                                         r  inst_generated/inst_U40/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U41/port20_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 0.343ns (17.155%)  route 1.656ns (82.845%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.237     1.490    inst_generated/inst_U70/i_switches[2]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  inst_generated/inst_U70/port6_i_5/O
                         net (fo=1, routed)           0.204     1.739    inst_generated/inst_U70/port6_i_5_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  inst_generated/inst_U70/port6_i_1/O
                         net (fo=22, routed)          0.215     1.999    inst_generated/inst_U41/port20_reg_3
    SLICE_X58Y89         FDCE                                         r  inst_generated/inst_U41/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U40/port22_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 0.335ns (16.329%)  route 1.719ns (83.671%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           1.211     1.457    inst_generated/inst_U70/i_switches[0]
    SLICE_X59Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.502 f  inst_generated/inst_U70/inst_mem_i_38/O
                         net (fo=1, routed)           0.281     1.782    inst_generated/inst_U70/inst_mem_i_38_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  inst_generated/inst_U70/inst_mem_i_32/O
                         net (fo=22, routed)          0.227     2.054    inst_generated/inst_U40/port22_reg_2
    SLICE_X58Y90         FDCE                                         r  inst_generated/inst_U40/port22_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U92/port5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.098ns  (logic 0.398ns (18.989%)  route 1.700ns (81.011%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.254     1.501    inst_generated/inst_U70/i_switches[1]
    SLICE_X59Y92         LUT3 (Prop_lut3_I0_O)        0.044     1.545 f  inst_generated/inst_U70/port5_i_6/O
                         net (fo=1, routed)           0.224     1.769    inst_generated/inst_U70/port5_i_6_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.107     1.876 r  inst_generated/inst_U70/port5_i_1/O
                         net (fo=23, routed)          0.222     2.098    inst_generated/inst_U92/port5_reg_1
    SLICE_X55Y91         FDCE                                         r  inst_generated/inst_U92/port5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 0.388ns (18.319%)  route 1.730ns (81.681%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.237     1.490    inst_generated/inst_U70/i_switches[2]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  inst_generated/inst_U70/port6_i_5/O
                         net (fo=1, routed)           0.204     1.739    inst_generated/inst_U70/port6_i_5_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  inst_generated/inst_U70/port6_i_1/O
                         net (fo=22, routed)          0.289     2.073    inst_generated/inst_U70/port20_reg_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I4_O)        0.045     2.118 r  inst_generated/inst_U70/r_data[2]_i_1/O
                         net (fo=1, routed)           0.000     2.118    inst_generated/inst_U54/D[2]
    SLICE_X60Y93         FDCE                                         r  inst_generated/inst_U54/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U92/port6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 0.343ns (16.126%)  route 1.784ns (83.874%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.237     1.490    inst_generated/inst_U70/i_switches[2]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  inst_generated/inst_U70/port6_i_5/O
                         net (fo=1, routed)           0.204     1.739    inst_generated/inst_U70/port6_i_5_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  inst_generated/inst_U70/port6_i_1/O
                         net (fo=22, routed)          0.343     2.127    inst_generated/inst_U92/port6_reg_1
    SLICE_X55Y91         FDCE                                         r  inst_generated/inst_U92/port6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U40/port18_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 0.395ns (18.486%)  route 1.743ns (81.514%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.247     1.507    inst_generated/inst_U70/i_switches[4]
    SLICE_X61Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.552 r  inst_generated/inst_U70/port12_i_3/O
                         net (fo=1, routed)           0.254     1.806    inst_generated/inst_U70/port12_i_3_n_0
    SLICE_X60Y90         LUT5 (Prop_lut5_I1_O)        0.045     1.851 r  inst_generated/inst_U70/port12_i_2/O
                         net (fo=2, routed)           0.100     1.951    inst_generated/inst_U70/port18_reg_1
    SLICE_X60Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.996 r  inst_generated/inst_U70/port12_i_1/O
                         net (fo=10, routed)          0.142     2.138    inst_generated/inst_U40/port18_reg_1
    SLICE_X58Y90         FDCE                                         r  inst_generated/inst_U40/port18_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U97/port20_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 0.388ns (17.976%)  route 1.770ns (82.024%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.237     1.490    inst_generated/inst_U70/i_switches[2]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.535 r  inst_generated/inst_U70/port6_i_5/O
                         net (fo=1, routed)           0.204     1.739    inst_generated/inst_U70/port6_i_5_n_0
    SLICE_X59Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.784 r  inst_generated/inst_U70/port6_i_1/O
                         net (fo=22, routed)          0.330     2.113    inst_generated/inst_U41/port20_reg_3
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.045     2.158 r  inst_generated/inst_U41/port20_i_1/O
                         net (fo=1, routed)           0.000     2.158    inst_generated/inst_U97/port20_reg_1
    SLICE_X55Y90         FDCE                                         r  inst_generated/inst_U97/port20_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U54/r_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 0.380ns (17.276%)  route 1.822ns (82.724%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           1.211     1.457    inst_generated/inst_U70/i_switches[0]
    SLICE_X59Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.502 f  inst_generated/inst_U70/inst_mem_i_38/O
                         net (fo=1, routed)           0.281     1.782    inst_generated/inst_U70/inst_mem_i_38_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  inst_generated/inst_U70/inst_mem_i_32/O
                         net (fo=22, routed)          0.330     2.157    inst_generated/inst_U70/inst_mem_i_32_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.045     2.202 r  inst_generated/inst_U70/r_data[0]_i_1/O
                         net (fo=1, routed)           0.000     2.202    inst_generated/inst_U54/D[0]
    SLICE_X58Y92         FDCE                                         r  inst_generated/inst_U54/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_generated/inst_U63/port21_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 0.398ns (17.936%)  route 1.823ns (82.064%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.254     1.501    inst_generated/inst_U70/i_switches[1]
    SLICE_X59Y92         LUT3 (Prop_lut3_I0_O)        0.044     1.545 f  inst_generated/inst_U70/port5_i_6/O
                         net (fo=1, routed)           0.224     1.769    inst_generated/inst_U70/port5_i_6_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I4_O)        0.107     1.876 r  inst_generated/inst_U70/port5_i_1/O
                         net (fo=23, routed)          0.345     2.221    inst_generated/inst_U63/port21_reg_1
    SLICE_X63Y93         FDCE                                         r  inst_generated/inst_U63/port21_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.494ns (32.426%)  route 3.114ns (67.574%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    U18                                               0.000     2.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     3.494 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           3.114     6.608    i_switches_IBUF[6]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.461ns  (logic 1.477ns (33.114%)  route 2.984ns (66.886%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R15                                               0.000     2.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     3.477 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           2.984     6.461    i_switches_IBUF[3]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.405ns  (logic 1.478ns (33.545%)  route 2.927ns (66.455%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 64.006 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    J15                                               0.000     2.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     3.478 r  i_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           2.927     6.405    i_switches_IBUF[0]
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.503    64.006    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.493ns (35.108%)  route 2.759ns (64.892%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R17                                               0.000     2.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         1.493     3.493 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           2.759     6.251    i_switches_IBUF[4]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.196ns  (logic 1.480ns (35.260%)  route 2.717ns (64.740%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 64.006 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    L16                                               0.000     2.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     3.480 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           2.717     6.196    i_switches_IBUF[1]
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.503    64.006    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.497ns (37.483%)  route 2.497ns (62.517%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    T18                                               0.000     2.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     3.497 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           2.497     5.995    i_switches_IBUF[5]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.981ns  (logic 1.508ns (37.880%)  route 2.473ns (62.120%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    R13                                               0.000     2.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     3.508 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           2.473     5.981    i_switches_IBUF[7]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.824ns  (logic 1.485ns (38.839%)  route 2.339ns (61.161%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M13                                               0.000     2.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     2.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     3.485 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           2.339     5.824    i_switches_IBUF[2]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_switches[2]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.306ns  (logic 0.253ns (19.372%)  route 1.053ns (80.628%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    M13                                               0.000     0.000 r  i_switches[2] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_switches_IBUF[2]_inst/O
                         net (fo=2, routed)           1.053     1.306    i_switches_IBUF[2]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[5]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.361ns  (logic 0.265ns (19.481%)  route 1.095ns (80.519%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    T18                                               0.000     0.000 r  i_switches[5] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_switches_IBUF[5]_inst/O
                         net (fo=2, routed)           1.095     1.361    i_switches_IBUF[5]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[7]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.275ns (20.193%)  route 1.089ns (79.807%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R13                                               0.000     0.000 r  i_switches[7] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_switches_IBUF[7]_inst/O
                         net (fo=2, routed)           1.089     1.364    i_switches_IBUF[7]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[1]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.247ns (16.934%)  route 1.214ns (83.066%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    L16                                               0.000     0.000 r  i_switches[1] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_switches_IBUF[1]_inst/O
                         net (fo=2, routed)           1.214     1.461    i_switches_IBUF[1]
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[4]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.471ns  (logic 0.260ns (17.693%)  route 1.211ns (82.307%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R17                                               0.000     0.000 r  i_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_switches_IBUF[4]_inst/O
                         net (fo=2, routed)           1.211     1.471    i_switches_IBUF[4]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[0]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.517ns  (logic 0.245ns (16.183%)  route 1.271ns (83.817%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    J15                                               0.000     0.000 r  i_switches[0] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[0]_inst/O
                         net (fo=3, routed)           1.271     1.517    i_switches_IBUF[0]
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[3]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.245ns (15.670%)  route 1.319ns (84.330%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    R15                                               0.000     0.000 r  i_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_switches_IBUF[3]_inst/O
                         net (fo=2, routed)           1.319     1.564    i_switches_IBUF[3]
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_switches[6]
                            (input port clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_breakpoint_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.651ns  (logic 0.262ns (15.854%)  route 1.390ns (84.146%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.640ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    U18                                               0.000     0.000 r  i_switches[6] (IN)
                         net (fo=0)                   0.000     0.000    i_switches[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_switches_IBUF[6]_inst/O
                         net (fo=2, routed)           1.390     1.651    i_switches_IBUF[6]
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_clk100

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.000ns  (logic 0.580ns (28.996%)  route 1.420ns (71.004%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
    SLICE_X68Y92         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/Q
                         net (fo=3, routed)           0.746     1.202    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg
    SLICE_X68Y93         LUT2 (Prop_lut2_I0_O)        0.124     1.326 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.674     2.000    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y36         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.553     4.975    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.703ns  (logic 0.580ns (34.065%)  route 1.123ns (65.935%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
    SLICE_X69Y88         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/Q
                         net (fo=3, routed)           0.521     0.977    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg
    SLICE_X69Y88         LUT2 (Prop_lut2_I0_O)        0.124     1.101 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.601     1.703    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y34         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.546     4.968    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.898%)  route 0.379ns (67.102%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDRE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/C
    SLICE_X69Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0]/Q
                         net (fo=1, routed)           0.137     0.278    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_wr_rst[0]
    SLICE_X69Y88         LUT2 (Prop_lut2_I1_O)        0.045     0.323 f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.242     0.565    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y34         FIFO18E1                                     f  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.879     2.044    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/rd_clk
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.186ns (29.724%)  route 0.440ns (70.276%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y93         FDRE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/C
    SLICE_X68Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_rd_rst_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/power_on_rd_rst[0]
    SLICE_X68Y93         LUT2 (Prop_lut2_I1_O)        0.045     0.359 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1/O
                         net (fo=1, routed)           0.267     0.626    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/RST
    RAMB18_X1Y36         FIFO18E1                                     f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.880     2.045    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB18_X1Y36         FIFO18E1                                     r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/WRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2311 Endpoints
Min Delay          2311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.992ns  (logic 3.611ns (14.448%)  route 21.381ns (85.552%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.933    23.548    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.150    23.698 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_16/O
                         net (fo=1, routed)           1.295    24.992    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_9
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.695ns  (logic 3.611ns (14.622%)  route 21.084ns (85.378%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.636    23.251    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.150    23.401 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           1.294    24.695    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X0Y4          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.049ns  (logic 3.461ns (14.392%)  route 20.588ns (85.608%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 r  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         14.434    24.049    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y2          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.014ns  (logic 3.585ns (14.929%)  route 20.429ns (85.071%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.933    23.548    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.124    23.672 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_10/O
                         net (fo=1, routed)           0.343    24.014    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.908ns  (logic 3.461ns (14.477%)  route 20.447ns (85.523%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 r  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         14.293    23.908    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y3          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.718ns  (logic 3.585ns (15.115%)  route 20.133ns (84.885%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.636    23.251    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.124    23.375 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.343    23.718    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_14
    RAMB36_X0Y8          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.551ns  (logic 3.461ns (14.695%)  route 20.090ns (85.305%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 r  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.937    23.551    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y4          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.443ns  (logic 3.461ns (14.764%)  route 19.982ns (85.236%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 r  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.828    23.443    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y6          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.367ns  (logic 3.461ns (14.811%)  route 19.906ns (85.189%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 r  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 r  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 r  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 r  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.753    23.367    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y5          RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.196ns  (logic 3.585ns (15.455%)  route 19.611ns (84.545%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=3 MUXF7=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1                     0.000     0.000 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     2.454 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.802     4.256    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_3[0]
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124     4.380 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.380    inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0_i_2_n_0
    SLICE_X8Y96          MUXF7 (Prop_muxf7_I1_O)      0.214     4.594 r  inst_generated/inst_microCodeRom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[14]_INST_0/O
                         net (fo=34, routed)          2.948     7.543    inst_generated/inst_U68/douta[1]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.297     7.840 f  inst_generated/inst_U68/inst_mem_i_33/O
                         net (fo=3, routed)           0.311     8.151    inst_generated/inst_U68/inst_mem_i_33_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.275 f  inst_generated/inst_U68/inst_mem_i_29/O
                         net (fo=1, routed)           0.433     8.708    inst_generated/inst_U68/inst_mem_i_29_n_0
    SLICE_X63Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.832 f  inst_generated/inst_U68/inst_mem_i_3/O
                         net (fo=14, routed)          0.658     9.491    inst_generated/inst_U68/addra[8]
    SLICE_X64Y90         LUT5 (Prop_lut5_I3_O)        0.124     9.615 f  inst_generated/inst_U68/inst_mem_i_4/O
                         net (fo=96, routed)         13.115    22.730    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.124    22.854 r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           0.343    23.196    inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y10         RAMB36E1                                     r  inst_generated/inst_U100/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/C
    SLICE_X68Y91         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/Q
                         net (fo=1, routed)           0.065     0.206    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg1
    SLICE_X68Y91         FDPE                                         r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDPE                         0.000     0.000 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/C
    SLICE_X68Y88         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/Q
                         net (fo=1, routed)           0.065     0.206    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg1
    SLICE_X68Y88         FDPE                                         r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port22_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y107        FDCE                         0.000     0.000 r  inst_generated/inst_U64/port22_reg/C
    SLICE_X73Y107        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port22_reg/Q
                         net (fo=1, routed)           0.110     0.251    inst_generated/inst_U84/INSTR0_U64
    SLICE_X72Y107        FDRE                                         r  inst_generated/inst_U84/port2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91         FDPE                         0.000     0.000 r  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
    SLICE_X68Y91         FDPE (Prop_fdpe_C_Q)         0.128     0.128 f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.124     0.252    uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X68Y92         FDPE                                         f  uart/inst_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port15_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y106        FDCE                         0.000     0.000 r  inst_generated/inst_U64/port15_reg/C
    SLICE_X72Y106        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port15_reg/Q
                         net (fo=1, routed)           0.113     0.254    inst_generated/inst_U84/INSTR7_U64
    SLICE_X72Y107        FDRE                                         r  inst_generated/inst_U84/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U35/port2_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U35/port5_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  inst_generated/inst_U35/port2_reg/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U35/port2_reg/Q
                         net (fo=1, routed)           0.114     0.255    inst_generated/inst_U35/port2_reg_n_0
    SLICE_X40Y88         FDCE                                         r  inst_generated/inst_U35/port5_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port18_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port12_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.991%)  route 0.115ns (45.009%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDCE                         0.000     0.000 r  inst_generated/inst_U64/port18_reg/C
    SLICE_X72Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port18_reg/Q
                         net (fo=1, routed)           0.115     0.256    inst_generated/inst_U84/INSTR4_U64
    SLICE_X72Y107        FDRE                                         r  inst_generated/inst_U84/port12_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U64/port20_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U84/port6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDCE                         0.000     0.000 r  inst_generated/inst_U64/port20_reg/C
    SLICE_X72Y108        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U64/port20_reg/Q
                         net (fo=1, routed)           0.119     0.260    inst_generated/inst_U84/INSTR2_U64
    SLICE_X72Y107        FDRE                                         r  inst_generated/inst_U84/port6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_generated/inst_U35/port16_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_generated/inst_U35/port19_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDCE                         0.000     0.000 r  inst_generated/inst_U35/port16_reg/C
    SLICE_X40Y87         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_generated/inst_U35/port16_reg/Q
                         net (fo=1, routed)           0.121     0.262    inst_generated/inst_U35/port16
    SLICE_X40Y88         FDCE                                         r  inst_generated/inst_U35/port19_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/r_fifoTxData_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE                         0.000     0.000 r  uart/r_fifoTxData_reg[6]/C
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/r_fifoTxData_reg[6]/Q
                         net (fo=1, routed)           0.107     0.271    uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/din[6]
    RAMB18_X1Y34         FIFO18E1                                     r  uart/inst_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/DI[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk5_clk_wiz_5Mhz
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 1.079ns (14.294%)  route 6.469ns (85.706%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.854    70.142    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    70.266 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.409    71.675    inst_generated/inst_U55/E[0]
    SLICE_X62Y88         FDCE                                         r  inst_generated/inst_U55/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.529ns  (logic 1.079ns (14.331%)  route 6.450ns (85.669%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.854    70.142    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    70.266 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.390    71.656    inst_generated/inst_U55/E[0]
    SLICE_X65Y88         FDCE                                         r  inst_generated/inst_U55/r_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 1.079ns (14.602%)  route 6.310ns (85.398%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.854    70.142    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    70.266 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.250    71.516    inst_generated/inst_U55/E[0]
    SLICE_X65Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 1.079ns (14.602%)  route 6.310ns (85.398%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.854    70.142    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    70.266 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.250    71.516    inst_generated/inst_U55/E[0]
    SLICE_X64Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.389ns  (logic 1.079ns (14.602%)  route 6.310ns (85.398%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.854    70.142    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    70.266 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           1.250    71.516    inst_generated/inst_U55/E[0]
    SLICE_X64Y89         FDCE                                         r  inst_generated/inst_U55/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U55/r_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.069ns  (logic 1.079ns (15.264%)  route 5.990ns (84.737%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.854    70.142    inst_generated/inst_U54/r_data_reg[7]_1
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.124    70.266 r  inst_generated/inst_U54/r_data[7]_i_1/O
                         net (fo=8, routed)           0.930    71.196    inst_generated/inst_U55/E[0]
    SLICE_X62Y91         FDCE                                         r  inst_generated/inst_U55/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 1.079ns (15.292%)  route 5.977ns (84.709%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.729    70.017    inst_generated/inst_U35/port9_reg_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124    70.141 r  inst_generated/inst_U35/r_data[7]_i_1__1/O
                         net (fo=8, routed)           1.042    71.183    inst_generated/inst_U56/E[0]
    SLICE_X62Y92         FDCE                                         r  inst_generated/inst_U56/r_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 1.079ns (15.292%)  route 5.977ns (84.709%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.729    70.017    inst_generated/inst_U35/port9_reg_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124    70.141 r  inst_generated/inst_U35/r_data[7]_i_1__1/O
                         net (fo=8, routed)           1.042    71.183    inst_generated/inst_U56/E[0]
    SLICE_X62Y92         FDCE                                         r  inst_generated/inst_U56/r_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 1.079ns (15.292%)  route 5.977ns (84.709%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.729    70.017    inst_generated/inst_U35/port9_reg_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124    70.141 r  inst_generated/inst_U35/r_data[7]_i_1__1/O
                         net (fo=8, routed)           1.042    71.183    inst_generated/inst_U56/E[0]
    SLICE_X62Y92         FDCE                                         r  inst_generated/inst_U56/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U56/r_data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.056ns  (logic 1.079ns (15.292%)  route 5.977ns (84.709%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    64.309    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    60.388 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    62.406    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.624    64.126    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDCE (Prop_fdce_C_Q)         0.459    64.585 r  r_breakpoint_reg[5]/Q
                         net (fo=1, routed)           0.656    65.242    inst_generated/inst_U54/r_breakpoint[5]
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.124    65.366 r  inst_generated/inst_U54/port15_i_6__0/O
                         net (fo=1, routed)           0.812    66.178    inst_generated/inst_U54/port15_i_6__0_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.124    66.302 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.599    66.901    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.124    67.025 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           1.139    68.164    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    68.288 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          1.729    70.017    inst_generated/inst_U35/port9_reg_0
    SLICE_X59Y93         LUT2 (Prop_lut2_I0_O)        0.124    70.141 r  inst_generated/inst_U35/r_data[7]_i_1__1/O
                         net (fo=8, routed)           1.042    71.183    inst_generated/inst_U56/E[0]
    SLICE_X62Y92         FDCE                                         r  inst_generated/inst_U56/r_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port15_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.292ns  (logic 0.281ns (21.741%)  route 1.011ns (78.259%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.237    64.356    inst_generated/inst_U83/port22_reg_0
    SLICE_X38Y93         FDCE                                         r  inst_generated/inst_U83/port15_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port16_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.292ns  (logic 0.281ns (21.741%)  route 1.011ns (78.259%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.237    64.356    inst_generated/inst_U83/port22_reg_0
    SLICE_X38Y93         FDCE                                         r  inst_generated/inst_U83/port16_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port17_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.351ns  (logic 0.281ns (20.803%)  route 1.070ns (79.197%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.295    64.414    inst_generated/inst_U83/port22_reg_0
    SLICE_X38Y94         FDCE                                         r  inst_generated/inst_U83/port17_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port19_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.281ns (19.274%)  route 1.177ns (80.726%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.403    64.522    inst_generated/inst_U83/port22_reg_0
    SLICE_X57Y94         FDCE                                         r  inst_generated/inst_U83/port19_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port21_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.281ns (19.274%)  route 1.177ns (80.726%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.403    64.522    inst_generated/inst_U83/port22_reg_0
    SLICE_X57Y94         FDCE                                         r  inst_generated/inst_U83/port21_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_U83/port20_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 0.281ns (18.890%)  route 1.207ns (81.110%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.432    64.551    inst_generated/inst_U83/port22_reg_0
    SLICE_X54Y93         FDCE                                         r  inst_generated/inst_U83/port20_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[0]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.326ns (20.107%)  route 1.295ns (79.893%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.327    64.446    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.045    64.491 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.194    64.685    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X28Y89         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[0]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[1]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.326ns (20.107%)  route 1.295ns (79.893%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.327    64.446    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.045    64.491 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.194    64.685    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X28Y89         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[1]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[4]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.326ns (20.107%)  route 1.295ns (79.893%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.327    64.446    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.045    64.491 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.194    64.685    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X28Y89         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[4]_inv/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_breakpoint_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            inst_generated/inst_7seg/cathodesAH_reg[5]_inv/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.621ns  (logic 0.326ns (20.107%)  route 1.295ns (79.893%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.639ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.582ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624    63.124    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    61.828 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    62.476    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.562    63.064    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDCE (Prop_fdce_C_Q)         0.146    63.210 r  r_breakpoint_reg[0]/Q
                         net (fo=1, routed)           0.191    63.401    inst_generated/inst_U54/r_breakpoint[0]
    SLICE_X59Y88         LUT6 (Prop_lut6_I5_O)        0.045    63.446 r  inst_generated/inst_U54/port15_i_4__0/O
                         net (fo=1, routed)           0.167    63.613    inst_generated/inst_U55/port22_reg
    SLICE_X60Y88         LUT5 (Prop_lut5_I0_O)        0.045    63.658 r  inst_generated/inst_U55/port15_i_3__1/O
                         net (fo=1, routed)           0.416    64.074    inst_generated/inst_U35/port22_reg
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.045    64.119 r  inst_generated/inst_U35/port15_i_1__0/O
                         net (fo=12, routed)          0.327    64.446    inst_generated/inst_7seg/cathodesAH_reg[6]_inv_0
    SLICE_X28Y91         LUT3 (Prop_lut3_I1_O)        0.045    64.491 r  inst_generated/inst_7seg/cathodesAH[0]_inv_i_1/O
                         net (fo=7, routed)           0.194    64.685    inst_generated/inst_7seg/cathodesAH[0]_inv_i_1_n_0
    SLICE_X28Y89         FDSE                                         r  inst_generated/inst_7seg/cathodesAH_reg[5]_inv/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_5Mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz fall edge)
                                                     25.000    25.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    25.000 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.809    26.809    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922    22.888 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018    24.906    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    25.002 f  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           1.807    26.809    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_5Mhz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_5Mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.624     0.624    inst_clk5Mhz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    inst_clk5Mhz/inst/clkfbout_clk_wiz_5Mhz
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.002 r  inst_clk5Mhz/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    inst_clk5Mhz/inst/clkfbout_buf_clk_wiz_5Mhz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  inst_clk5Mhz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  i_clk100
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 4.011ns (52.226%)  route 3.669ns (47.774%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.629     5.232    uart/inst_tx/i_clk100
    SLICE_X65Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDPE (Prop_fdpe_C_Q)         0.456     5.688 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           3.669     9.357    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.912 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000    12.912    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/inst_tx/o_serialOut_reg/C
                            (rising edge-triggered cell FDPE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_serialOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.708ns  (logic 1.397ns (51.580%)  route 1.311ns (48.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.565     1.484    uart/inst_tx/i_clk100
    SLICE_X65Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.625 r  uart/inst_tx/o_serialOut_reg/Q
                         net (fo=1, routed)           1.311     2.937    o_serialOut_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.193 r  o_serialOut_OBUF_inst/O
                         net (fo=0)                   0.000     4.193    o_serialOut
    D4                                                                r  o_serialOut (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk5_clk_wiz_5Mhz

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.657ns (16.499%)  route 8.386ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         4.259    10.043    inst_generated_n_8
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.657ns (16.499%)  route 8.386ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         4.259    10.043    inst_generated_n_8
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[4]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.657ns (16.499%)  route 8.386ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         4.259    10.043    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.657ns (16.499%)  route 8.386ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         4.259    10.043    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.657ns (16.499%)  route 8.386ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         4.259    10.043    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.043ns  (logic 1.657ns (16.499%)  route 8.386ns (83.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 64.005 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         4.259    10.043    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.502    64.005    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.746ns  (logic 1.657ns (17.001%)  route 8.089ns (82.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 64.006 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.962     9.746    inst_generated_n_8
    SLICE_X59Y88         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.503    64.006    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.746ns  (logic 1.657ns (17.001%)  route 8.089ns (82.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 64.006 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.962     9.746    inst_generated_n_8
    SLICE_X59Y88         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.503    64.006    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpointSet_reg/CLR
                            (recovery check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.067ns  (logic 1.657ns (20.542%)  route 6.410ns (79.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 64.006 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         2.283     8.067    inst_generated_n_8
    SLICE_X61Y88         FDCE                                         f  r_breakpointSet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.683    64.183    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    60.489 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    62.412    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    62.503 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          1.503    64.006    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpointSet_reg/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.135ns  (logic 0.318ns (10.130%)  route 2.818ns (89.870%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.030     3.135    inst_generated_n_8
    SLICE_X61Y88         FDCE                                         f  r_breakpointSet_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X61Y88         FDCE                                         r  r_breakpointSet_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[0]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.863ns  (logic 0.318ns (8.221%)  route 3.545ns (91.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.757     3.863    inst_generated_n_8
    SLICE_X59Y88         FDCE                                         f  r_breakpoint_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[1]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.863ns  (logic 0.318ns (8.221%)  route 3.545ns (91.779%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns = ( 63.335 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.757     3.863    inst_generated_n_8
    SLICE_X59Y88         FDCE                                         f  r_breakpoint_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.833    63.335    s_oszClk
    SLICE_X59Y88         FDCE                                         r  r_breakpoint_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[2]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.993ns  (logic 0.318ns (7.954%)  route 3.675ns (92.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.887     3.993    inst_generated_n_8
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[3]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.993ns  (logic 0.318ns (7.954%)  route 3.675ns (92.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.887     3.993    inst_generated_n_8
    SLICE_X58Y87         FDCE                                         f  r_breakpoint_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X58Y87         FDCE                                         r  r_breakpoint_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[4]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.993ns  (logic 0.318ns (7.954%)  route 3.675ns (92.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.887     3.993    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[5]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.993ns  (logic 0.318ns (7.954%)  route 3.675ns (92.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.887     3.993    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[6]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.993ns  (logic 0.318ns (7.954%)  route 3.675ns (92.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.887     3.993    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            r_breakpoint_reg[7]/CLR
                            (removal check against rising-edge clock clk5_clk_wiz_5Mhz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.993ns  (logic 0.318ns (7.954%)  route 3.675ns (92.046%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 63.333 - 62.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.887     3.993    inst_generated_n_8
    SLICE_X59Y87         FDCE                                         f  r_breakpoint_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk5_clk_wiz_5Mhz fall edge)
                                                     62.500    62.500 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    62.500 f  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.898    63.398    inst_clk5Mhz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    61.773 f  inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    62.473    inst_clk5Mhz/inst/clk5_clk_wiz_5Mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    62.502 f  inst_clk5Mhz/inst/clkout1_buf/O
                         net (fo=11, routed)          0.831    63.333    s_oszClk
    SLICE_X59Y87         FDCE                                         r  r_breakpoint_reg[7]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  i_clk100

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_stopCount_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.657ns (18.345%)  route 7.375ns (81.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.248     9.032    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X66Y87         FDCE                                         f  uart/inst_tx/r_stopCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508     4.931    uart/inst_tx/i_clk100
    SLICE_X66Y87         FDCE                                         r  uart/inst_tx/r_stopCount_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_stopCount_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.657ns (18.345%)  route 7.375ns (81.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.248     9.032    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X66Y87         FDCE                                         f  uart/inst_tx/r_stopCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508     4.931    uart/inst_tx/i_clk100
    SLICE_X66Y87         FDCE                                         r  uart/inst_tx/r_stopCount_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/r_stopCount_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.032ns  (logic 1.657ns (18.345%)  route 7.375ns (81.655%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.248     9.032    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X66Y87         FDCE                                         f  uart/inst_tx/r_stopCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508     4.931    uart/inst_tx/i_clk100
    SLICE_X66Y87         FDCE                                         r  uart/inst_tx/r_stopCount_reg[2]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[2]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.991ns  (logic 1.657ns (18.430%)  route 7.334ns (81.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.207     8.991    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y91         FDCE                                         f  uart/inst_rx/r_clkCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511     4.934    uart/inst_rx/i_clk100
    SLICE_X65Y91         FDCE                                         r  uart/inst_rx/r_clkCount_reg[2]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.991ns  (logic 1.657ns (18.430%)  route 7.334ns (81.570%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.207     8.991    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y91         FDCE                                         f  uart/inst_rx/r_clkCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511     4.934    uart/inst_rx/i_clk100
    SLICE_X65Y91         FDCE                                         r  uart/inst_rx/r_clkCount_reg[3]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/o_serialOut_reg/PRE
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.903ns  (logic 1.657ns (18.611%)  route 7.246ns (81.389%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.119     8.903    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X65Y87         FDPE                                         f  uart/inst_tx/o_serialOut_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.508     4.931    uart/inst_tx/i_clk100
    SLICE_X65Y87         FDPE                                         r  uart/inst_tx/o_serialOut_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.834ns  (logic 1.657ns (18.756%)  route 7.177ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.051     8.834    uart/inst_rx/o_valid_reg_0
    SLICE_X66Y91         FDCE                                         f  uart/inst_rx/r_clkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511     4.934    uart/inst_rx/i_clk100
    SLICE_X66Y91         FDCE                                         r  uart/inst_rx/r_clkCount_reg[1]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.834ns  (logic 1.657ns (18.756%)  route 7.177ns (81.244%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.051     8.834    uart/inst_rx/o_valid_reg_0
    SLICE_X66Y91         FDCE                                         f  uart/inst_rx/r_clkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.511     4.934    uart/inst_rx/i_clk100
    SLICE_X66Y91         FDCE                                         r  uart/inst_rx/r_clkCount_reg[4]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/FSM_sequential_r_state_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.788ns  (logic 1.657ns (18.856%)  route 7.131ns (81.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.004     8.788    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X62Y87         FDCE                                         f  uart/inst_tx/FSM_sequential_r_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507     4.930    uart/inst_tx/i_clk100
    SLICE_X62Y87         FDCE                                         r  uart/inst_tx/FSM_sequential_r_state_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_tx/FSM_sequential_r_state_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.788ns  (logic 1.657ns (18.856%)  route 7.131ns (81.144%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          4.127     5.634    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.150     5.784 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         3.004     8.788    uart/inst_tx/r_stopCount_reg[0]_0
    SLICE_X62Y87         FDCE                                         f  uart/inst_tx/FSM_sequential_r_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.507     4.930    uart/inst_tx/i_clk100
    SLICE_X62Y87         FDCE                                         r  uart/inst_tx/FSM_sequential_r_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_serialIn
                            (input port)
  Destination:            uart/inst_rx/r_serialIn_reg/D
                            (rising edge-triggered cell FDCE clocked by i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.257ns (17.082%)  route 1.250ns (82.918%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  i_serialIn (IN)
                         net (fo=0)                   0.000     0.000    i_serialIn
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_serialIn_IBUF_inst/O
                         net (fo=1, routed)           1.250     1.507    uart/inst_rx/i_serialIn_IBUF
    SLICE_X68Y94         FDCE                                         r  uart/inst_rx/r_serialIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X68Y94         FDCE                                         r  uart/inst_rx/r_serialIn_reg/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[5]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.033ns  (logic 0.318ns (10.471%)  route 2.715ns (89.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         0.928     3.033    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y92         FDCE                                         f  uart/inst_rx/r_clkCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_rx/i_clk100
    SLICE_X65Y92         FDCE                                         r  uart/inst_rx/r_clkCount_reg[5]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[6]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.033ns  (logic 0.318ns (10.471%)  route 2.715ns (89.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         0.928     3.033    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y92         FDCE                                         f  uart/inst_rx/r_clkCount_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_rx/i_clk100
    SLICE_X65Y92         FDCE                                         r  uart/inst_rx/r_clkCount_reg[6]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[8]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.033ns  (logic 0.318ns (10.471%)  route 2.715ns (89.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         0.928     3.033    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y92         FDCE                                         f  uart/inst_rx/r_clkCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_rx/i_clk100
    SLICE_X65Y92         FDCE                                         r  uart/inst_rx/r_clkCount_reg[8]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[9]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.033ns  (logic 0.318ns (10.471%)  route 2.715ns (89.529%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         0.928     3.033    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y92         FDCE                                         f  uart/inst_rx/r_clkCount_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.839     2.004    uart/inst_rx/i_clk100
    SLICE_X65Y92         FDCE                                         r  uart/inst_rx/r_clkCount_reg[9]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[10]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.105ns  (logic 0.318ns (10.228%)  route 2.787ns (89.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.000     3.105    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y93         FDCE                                         f  uart/inst_rx/r_clkCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y93         FDCE                                         r  uart/inst_rx/r_clkCount_reg[10]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[11]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.105ns  (logic 0.318ns (10.228%)  route 2.787ns (89.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.000     3.105    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y93         FDCE                                         f  uart/inst_rx/r_clkCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y93         FDCE                                         r  uart/inst_rx/r_clkCount_reg[11]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[12]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.105ns  (logic 0.318ns (10.228%)  route 2.787ns (89.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.000     3.105    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y93         FDCE                                         f  uart/inst_rx/r_clkCount_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y93         FDCE                                         r  uart/inst_rx/r_clkCount_reg[12]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[0]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.168ns  (logic 0.318ns (10.024%)  route 2.851ns (89.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.063     3.168    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y94         FDCE                                         f  uart/inst_rx/r_clkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[0]/C

Slack:                    inf
  Source:                 i_btnReset
                            (input port)
  Destination:            uart/inst_rx/r_clkCount_reg[13]/CLR
                            (removal check against rising-edge clock i_clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.168ns  (logic 0.318ns (10.024%)  route 2.851ns (89.976%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  i_btnReset (IN)
                         net (fo=0)                   0.000     0.000    i_btnReset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_btnReset_IBUF_inst/O
                         net (fo=32, routed)          1.788     2.062    inst_generated/inst_7seg/i_btnReset_IBUF
    SLICE_X58Y93         LUT1 (Prop_lut1_I0_O)        0.043     2.105 f  inst_generated/inst_7seg/r_data[7]_i_3__0/O
                         net (fo=186, routed)         1.063     3.168    uart/inst_rx/o_valid_reg_0
    SLICE_X65Y94         FDCE                                         f  uart/inst_rx/r_clkCount_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk100 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk100 (IN)
                         net (fo=0)                   0.000     0.000    i_clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk100_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.840     2.005    uart/inst_rx/i_clk100
    SLICE_X65Y94         FDCE                                         r  uart/inst_rx/r_clkCount_reg[13]/C





