[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TE0841-02-040-1I production of TRENZ ELECTRONIC from the text:Страницы /…/ TE0841\nСоздал(а) Jan Kumann , редактиров ал(а) John Hartfiel  10 12, 2019TE0841 TRM\nDownload PDF version of this document. \nTable of Contents\nOverview\nKey Features\nBlock Diagram\nMain Components\nInitial Delivery State\nBoot Process\nSignals, Interfaces and Pins\nBoard to Board (B2B) I/Os\nMGT Lanes\nJTAG Interface\nSystem Controller CPLD I/O Pins\nQuad SPI Interface\nI2C Interface\nOn-board Peripherals\nSystem Controller CPLD\nDDR Memory\nQuad SPI Flash Memory\nProgrammable Clock Generator\nOscillators\nOn-board LEDs\nPower and Power-On Sequence\nPower Consumption\nPower Distribution Dependencies\nPower-On Sequence\nPower Rails\nBank V oltages\nBoard to Board Connector\nConnector Mating height\nConnector Speed Ratings\nCurrent Rating\nConnector Mechanical Ratings\nManufacturer Documentation\nVariants Currently In Production\nTechnical Specifications\nAbsolute Maximum Ratings\nRecommended Operating Conditions\nPhysical Dimensions\nRevision History\nHardware Revision History\nDocument Change History\nDisclaimer\nData Privacy\nDocument W arranty\nLimitation of Liability\nCopyright Notice\nTechnology Licenses\nEnvironmental Protection\nREACH, RoHS and WEEE\nOverview\nThe Trenz Electronic TE0841-02 is an industrial-grade 4 x 5 cm SoM integrating Xilinx Kintex UltraScale FPGA, 2 GByte\nof DDR4 SDRAM, 64 MByte QSPI Flash for configuration and operation and powerful switch-mode power supplies for all\non-board voltages. Numerous configurable I/Os are provided via rugged high-speed strips. All this on a tiny footprint,\nsmaller than a credit card size at very competitive price. All Trenz Electronic 4 x 5 cm SoMs are mechanically compatible.\nKey Features\nXilinx Kintex UltraScale FPGA (XCKU035 or XCKU040)\n2 banks of 1024 MByte DDR4 SDRAM, 32bit wide memory interface(each DDR 16bit separate)\n512 Mbit (64 MByte) QSPI Flash\n3 x Samtec Razor Beam LSHM B2B, 260 terminals total \n- 60 x HR I/Os \n- 84 x HP I/Os \n- 8 x GTH transceiver lanes (TX/RX) \n- 2 x MGT external clock inputs\nClocking \n- Si5338 - 4 output PLLs, GT and PL clocks \n- 200 MHz LVDS oscillator\nAll power supplies on-board, single power source operation\nEvenly spread supply pins for optimized signal integrity\nSize: 40 x 50 mm\n3 mm mounting holes for skyline heat spreader\nRugged for industrial applications\nAdditional assembly options are available for cost or performance optimization upon request.\nBlock Diagram\nTE0841-02\nXilinx Kintex\nUltraScale  \nJM2System\nController\nCPLD  25.000000 MHz\nOscillator  \nQuad\nClock\nGenerator  DDR4\nSDRAM\nGreen LED D1GTH\nUnit\nJM1\nJM3Quad SPI\nFlash200.0000 MHz\nOscillator  \nBank 66\nBank 67\nBank 68\nBank 67Bank 65\nBank 65\nBank 0\nBank 0Bank 65Bank 0Bank 224Bank 45\nBank 225\nBank 224\nBank 224Bank 225\nBank 224\nBank 225Bank 0Bank 45Bank 65\nMGT_CLK1\nMGT_CLK3\nMGT_CLK0\nMGT_CLK2\n4x MGT Lanes\n1x MGT LaneBank 64Bank 44, 46CLK200M\n32bit memory interfaceJTAGMODE48x HR I/O\'s, 24x L VDS pairs\nSC0 ... 4QSPI\n3x MGT Lanes8x HR I/O\'sI²C\nDONE, INIT_BJTAG\nPROG_B, PUDC_B\nJTAG\nNRST_SC048x HP I/O\'s, 24x L VDS pairs\n18x HP I/O\'s, 9x L VDS pairs\n2x HP I/O\'sI²C\nCLK0, CLK1\n16x HP I/O\'s, 8x L VDS pairs\n4x HR I/O\'s\nFigure 1: TE0841-02 block diagram\nMain Component s\nFigure 2: TE0841-02 main components\n1. Xilinx Kintex UltraScale FPGA, U1\n2. Ultra performance oscillator @25.000000 MHz, U3\n3. 12A PowerSoC DC-DC converter (0.95V), U14\n4. 12A PowerSoC DC-DC converter (0.95V), U7\n5. Low-jitter precision LVDS oscillator @200.0000 MHz, U11\n6. Low-dropout (LDO) linear regulator (MGTAVTT 1.20V), U8\n7. Low-dropout (LDO) linear regulator (MGTAVCC 1.02V), U12\n8. Samtec Razor Beam™ LSHM-150 B2B connector, JM1\n9. Samtec Razor Beam™ LSHM-150 B2B connector, JM2\n10. Samtec Razor Beam™ LSHM-130 B2B connector, JM3\n11. Programmable quad clock generator, U2\n12. 64 MByte QSPI Flash, U6\n13. 8 Gbit DDR4 SDRAM, U4\n14. 8 Gbit DDR4 SDRAM, U5\n15. System Controller CPLD, U18Programmable Clock Generator\n16. Low-dropout (LDO) linear regulator (MGTAUX), U9\n17. Ultra-low power low-dropout (LDO) regulator (VBATT), U19\nInitial Delivery State\nTable 1: TE0841-02 module initial delivery state of programmable on-board devices\nBoot Process\nBy default the configuration mode pins M[2:0] of the FPGA are set to QSPI mode (Master SPI), hence the FPGA is\nconfigured from serial NOR flash at system start-up. The JTAG interface of the module is provided for storing the initial\nFPGA configuration data to the QSPI flash memory.\n453\n62\n718\n91213\n1417\n10\n11 1516\nStorage device name Content Notes\nSystem Controller CPLD Default firmware -\nOTP Flash area Empty Not programmed\nQuad clock generator OTP area programmed on PCB REV02 and newer\nSignals, Interfaces and Pins\nBoard to Board (B2B) I/Os\nI/O signals connected to the SoCs I/O bank and B2B connector:\nTable 2: General overview of FPGA\'s PL I/O signals connected to the B2B connectors \nFor detailed information about the pin out, please refer to the Pin-out Tables.\nMGT Lanes \nMGT (Multi Gigabit Transceiver) lane consists of one transmit and one receive (TX/RX) differential pairs, two signals each\nor four signals total per one MGT lane. Following table lists lane number, MGT bank number, transceiver type, signal\nschematic name, board-to-board pin connection and FPGA pins connection:FPGA\nBankType B2B\nConnectorI/O Signal Count Bank VCCO\nVoltageNotes\n64 HR JM1 48 IO\'s, 24 LVDS\npairsB64_VCCO Supplied by the carrier\nboard\n65 HR JM1 8 IO\'s 3.3V On-module power supply\n65 HR JM3 4 IO\'s 3.3V On-module power supply\n66 HP JM3 16 IO\'s, 8 LVDS\npairsB66_VCCO Supplied by the carrier\nboard\n67 HP JM2 48 IO\'s, 24 LVDS\npairsB67_VCCO Supplied by the carrier\nboard\n67 HP JM2 2 IO\'s B67_VCCO Supplied by the carrier\nboard\n68 HP JM2 18 IO\'s, 9 LVDS\npairsB68_VCCO Supplied by the carrier\nboard\nLane Bank Type Signal Name B2B Pin FPGA Pin\n0 225 GTH MGT_RX0_P\nMGT_RX0_N\nMGT_TX0_P\nMGT_TX0_NJM3-8\nJM3-10\nJM3-7\nJM3-9MGTHRXP0_225, Y2\nMGTHRXN0_225, Y1\nMGTHTXP0_225, AA4\nMGTHTXN0_225, AA3\n1 225 GTH MGT_RX1_P\nMGT_RX1_N\nMGT_TX1_P\nMGT_TX1_NJM3-14\nJM3-16\nJM3-13\nJM3-15MGTHRXP1_225, V2\nMGTHRXN1_225, V1\nMGTHTXP1_225, W4\nMGTHTXN1_225, W3\n2 225 GTH MGT_RX2_P\nMGT_RX2_N\nMGT_TX2_P\nMGT_TX2_NJM3-20\nJM3-22\nJM3-19\nJM3-21MGTHRXP2_225, T2\nMGTHRXN2_225, T1\nMGTHTXP2_225, U4\nMGTHTXN2_225, U3\n3 225 GTH MGT_RX3_P\nMGT_RX3_N\nMGT_TX3_P\nMGT_TX3_NJM3-26\nJM3-28\nJM3-25\nJM3-27MGTHRXP3_225, P2\nMGTHRXN3_225, P1\nMGTHTXP3_225, R4\nMGTHTXN3_225, R3\nTable 3: FPGA to B2B connectors routed MGT lanes overview \nBelow are listed MGT banks reference clock sources:\nTable 4: MGT reference clock sources\nJTAG Interface\nJTAG access to the Xilinx Kintex UltraScale FPGA is available through B2B connector JM2.\nTable 5: JTAG interface signalsLane Bank Type Signal Name B2B Pin FPGA Pin\n4 224 GTH MGT_RX4_P\nMGT_RX4_N\nMGT_TX4_P\nMGT_TX4_NJM1-12\nJM1-10\nJM1-6\nJM1-4MGTHRXP0_224, AH2\nMGTHRXN0_224, AH1\nMGTHTXP0_224, AG4\nMGTHTXN0_224, AG3\n5 224 GTH MGT_RX5_P\nMGT_RX5_N\nMGT_TX5_P\nMGT_TX5_NJM1-24\nJM1-22\nJM1-18\nJM1-16MGTHRXP1_224, AF2\nMGTHRXN1_224, AF1\nMGTHTXP1_224, AF6\nMGTHTXN1_224, AF5\n6 224 GTH MGT_RX6_P\nMGT_RX6_N\nMGT_TX6_P\nMGT_TX6_NJM1-27\nJM1-25\nJM1-19\nJM1-17MGTHRXP2_224, AD2\nMGTHRXN2_224, AD1\nMGTHTXP2_224, AE4\nMGTHTXN2_224, AE3\n7 224 GTH MGT_RX7_P\nMGT_RX7_N\nMGT_TX7_P\nMGT_TX7_NJM3-2\nJM3-4\nJM3-1\nJM3-3MGTHRXP3_224, AB2\nMGTHRXN3_224, AB1\nMGTHTXP3_224, AC4\nMGTHTXN3_224, AC3\nClock signal Bank Source FPGA Pin Notes\nMGT_CLK0_P 225 B2B, JM3-33 MGTREFCLK0P_225, Y6 Supplied by the carrier board.\nMGT_CLK0_N B2B, JM3-31 MGTREFCLK0N_225, Y5\nMGT_CLK1_P 225 U2, CLK1B MGTREFCLK1P_225, V6 On-board Si5338A.\nMGT_CLK1_N U2, CLK1A MGTREFCLK1N_225, V5\nMGT_CLK2_P 224 B2B, JM3-34 MGTREFCLK2P_224, AD6 Supplied by the carrier board.\nMGT_CLK2_N B2B, JM3-32 MGTREFCLK2N_224, AD5\nMGT_CLK3_P 224 U2, CLK2B MGTREFCLK3P_224, AB6 On-board Si5338A.\nMGT_CLK3_N U2, CLK2B MGTREFCLK3N_224, AB5\nJTAG Signal B2B Connector Pin\nTMS JM2-93\nTDI JM2-95\nTDO JM2-97\nTCK JM2-99\nSystem Controller CPLD I/O Pins\nSpecial purpose pins are connected to the System Controller CPLD and have following default configuration:\nTable 6: System Controller CPLD I/O pins \nFor detailed function of the pins and signals, the internal signal assignment and the implemented logic, look to the Wiki\nreference page of the module\'s SC CPLD or into its bitstream file.\nQuad SPI InterfaceJTAGMODE pin 89 in B2B connector JM1 should be set low or grounded for normal operation. Set this pin high\nfor SC CPLD update via JTAG interface.\uf1b3\nPin Name SC CPLD\nDirectionFunction Default Configuration\nJTAGMODE Input JTAG select Low for normal operation.\nnRST_SC0 Input Reset Low active board reset input\nSC1 - - not currently used (\'BOOTMODE\' in default B2B\npin out\')\nSC2 Input / Output - Power good signal (\'PGOOD\' in default B2B pin\nout)\nSC3 Input - Power enable pin (\'EN1\' in default B2B pin out)\nSC4 - - not currently used (\'NOSEQ\' in default B2B pin\nout\')\nF_TCK Output JTAG signals between \nSC CPLD and FPGAB2B JTAG signals are forwarded to the FPGA\nthrough SC CPLD.\nF_TMS Output\nF_TDI Output\nF_TDO Input\nTCK Input JTAG signals between \nSC CPLD and B2B\nconnectorProgram FPGA or SC CPLD depending on pin\nJTAGMODE.\nTMS Input\nTDI Input\nTDO Output\nPROG_B Output FPGA configuration PL configuration reset signal.\nDONE Input FPGA configuration done PL configuration completed.\nPUDC_B Output Pull up during configuration PL I/O\'s are 3-stated until configuration of the\nFPGA completes.\nINIT_B Input Initialization done Low active FPGA initialization pin or configuration\nerror signal.\nEN_PL Input Enable PL Power DC-DC\nconvertersSet to contant logical high.\nCPLD_IO Output user I/O Connected to FPGA Bank 45, pin P28.\nQuad SPI interface is connected to the FPGA configuration bank 0.\nTable 7: Quad SPI interface signals and connections\nI2C Interface\nOn-module I²C interface is routed  from PL bank 65 I/O pins (PLL_SCL and PLL_SDA) to the I²C interface of Si5338 PLL\nquad clock generator U2, also two further pins of bank 65 can be used as external I²C interface of the modue:\nTable 8: I2C slave device addresses\nOn-board Peripherals\nSystem Controller CPLD\nThe System Controller CPLD (U2) is provided by Lattice Semiconductor LCMXO2-256HC (MachXO2 Product Family).\nThe  SC-CPLD is the central system management unit where essential control signals are logically linked by the\nimplemented logic in CPLD firmware, which generates output signals to control the system, the on-board peripherals and\nthe interfaces. Interfaces like JTAG and I2C between the on-board peripherals and to the FPGA module are by-passed,\nforwarded and controlled by the System Controller CPLD.\nOther tasks of the System Controller CPLD are the monitoring of the power-on sequence and to display the programming\nstate of the FPGA module.\nFor detailed information, refer to the reference page of the SC CPLD firmware of this module.\nDDR Memory\nBy default TE0841 module has two K4A8G165WB-BIRC DDR4 SDRAM chips arranged into 32-bit wide memory bus\nproviding total of 2 GBytes of on-module RAM. Different memory sizes are available optionally.\nQuad SPI Flash Memory\nOn-module QSPI flash memory (U6) on the TE0841-01 is provided by Micron Serial NOR Flash Memory\nN25Q512A11G1240E with 512-Mbit (64 MByte) storage capacity. This non volatile memory is used to store initial FPGA\nconfiguration. Besides FPGA configuration, remaining free flash memory can be used for user application and data\nstorage. All four SPI data lines are connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate\ndepends on the selected bus width and clock frequency used.Signal Name QSPI Flash Memory U6 Pin FPGA Pin\nSPI_CS C2 RDWR_FCS_B_0, AH7\nSPI_D0 D3 D00_MOSI_0, AA7\nSPI_D1 D2 D01_DIN_0, Y7\nSPI_D2 C4 D02_0, U7\nSPI_D3 D4 D03_0, V7\nSPI_CLK B2 CCLK_0, V11\nI²C Interface Schematic net names Connected to I²C Address Notes\nPL bank 65 I/O \'PLL_SCL\', pin AB20\n\'PLL_SDA\' pin AB19Si5338 U2, pin 12\nSi5338 U2, pin 190x70 default address\nPL bank 65 I/O \'B65_SCL\', pin Y19\n\'B65_SDA\', pin AA19B2B JM1, pin 95\nB2B JM1, pin 93-\nProgrammable Clock Generator\nThere is a Silicon Labs I2C programmable quad PLL clock generator on-board (Si5338A, U2) to generate various\nreference clocks for the module.\n Table 9: Programmable quad PLL clock generator inputs and outputs, *PCB REV01 is not programmed\nOscillators\nThe FPGA module has following reference clocking signals provided by external baseboard sources and on-board\noscillators:\nTable 10: Reference clock signalsSPI Flash QE (Quad Enable) bit must be set to high or FPGA is unable to load its configuration from flash during\npower-on. By default this bit is set to high at the manufacturing plant.\uf1b3\nSi5338A\nPin Signal Name /\nDescription Connected\ntoDirection Note\nIN1 - not\nconnectedInput not used\nIN2 - GND Input not used\nIN3 Reference input clock U3, pin 3 Input 25.000000 MHz oscillator, Si8208AI\nIN4 - GND Input I2C slave device address LSB.\nIN5 - not\nconnectedInput not used\nIN6 - GND Input not used\nCLK0A CLK1_P U1, R23 Output FPGA bank 45, default 100MHz*\nCLK0B CLK1_N U1, P23\nCLK1A MGT_CLK1_N U1, V5 Output FPGA MGT bank 225 reference clock, default\n125MHz*\nCLK1B MGT_CLK1_P U1, V6\nCLK2A MGT_CLK3_N U1, AB5 Output FPGA MGT bank 224 reference clock, default\n156,25MHz*\nCLK2B MGT_CLK3_P U1, AB6\nCLK3A CLK0_P U1, pin T24 Output FPGA bank 45, default 156,25MHz*\nCLK3B CLK0_N U1, pin T25\nClock Source Frequency Signal\nNameClock Destination Notes\nU3, SiT8208AI 25.000000\nMHzCLK Si5338A PLL U2, pin 3\n(IN3)-\nU11,\nDSC1123DL5200.0000\nMHzCLK200M_P FPGA bank 45, pin R25 Enable by FPGA bank 65, pin\nAF24\nSignal: \'ENOSC\'CLK200M_N FPGA bank 45, pin R26\nOn-board LEDs\nTable 11: On-board LEDs\nPower and Power-On Sequence\nPower Consumption\nThe maximum power consumption of a module mainly depends on the design running on the FPGA.\nXilinx provide a power estimator excel sheets to calculate power consumption. It\'s also possible to evaluate the power\nconsumption of the developed design with Vivado. See also Trenz Electronic Wiki FAQ.\nTable 12: Typical power consumption\n * TBD - To Be Determined soon with reference design setup.\nSingle 3.3V power supply with minimum current capability of 4A for system startup is recommended.\nFor the lowest power consumption and highest efficiency of the on-board DC-DC regulators it is recommended to power\nthe module from one single 3.3V supply. All input power supplies should have a nominal value of 3.3V. Although the input\npower supplies can be powered up in any order, it is recommended to power them up simultaneously.\nPower Distribution DependenciesLED Color Connected to Description and Notes\nD1 Green System Controller CPLD, bank 3 Exact function is defined by SC CPLD firmware.\nPower Input Typical Current\nVIN TBD*\n3.3VIN TBD*\nTo avoid any damage to the module, check for stabilized on-board voltages should be carried out (i.e. power\ngood and enable signals) before powering up any FPGA\'s I/O bank voltages VCCO_x. All I/Os should be tri-\nstated during power-on sequence.\uf15a\nFigure 3: TE0841-02 Power Distribution Diagram\nSee also Xilinx datasheet DS892 for additional information. User should also check related base board documentation\nwhen intending base board design for TE0841 module.\nPower-On Sequence\nThe TE0841 SoM meets the recommended criteria to power up the Xilinx FPGA properly by keeping a specific sequence\nof enabling the on-board DC-DC converters dedicated to the particular functional units of the FPGA chip and powering up\nthe on-board voltages.Load Switch Q1  \nTPS27082L,  \n3.3V, 3A max.LDO U8  \nTPS74401R,  \n1.20V , 3A max.\nLDO U9\nTPS72018D,  \n1.8V, 0.35A max.B2B Connector\nJM1, JM2  \nDCDC U13\nTPS82085SIL,  \n1.35V , 3.0A max.DCDC U14\nEN63A0QI,  \n0.95V , 12A max.\nDCDC U7\nEN63A0QI,  \n0.95V , 12A max.\nDCDC U10\nTPS82085SIL,  \n1.05V , 3.0A max.LDO U73  \nTPS74401R,  \n1.02V , 3A max.\nDCDC U17  \nTPS82085SIL,  \n1.2V, 3.0A max.DCDC U15  \nTPS82085SIL,  \n2.5V, 3.0A max.DCDC U16  \nTPS82085SIL,  \n1.8V, 3.0A max.\nB2B Connector\nJM1B2B Connector\nJM1 \nLD0 U19  \nTPS78018,  \n1.8V, 0.15A max.0.95V\nPL_GT_1V35VIN\nPL_GT_1V05\nPL_1V8\nDDR_2V5\nDDR_1V2\n3.3VIN\nMGTAUX\n3.3VVBATTVBAT_INMGTAVCCMGTAVTT\nFollowing diagram clarifies the sequence of enabling the particular on-board voltages, which will power-up in descending\norder as listed in the blocks of the diagram:\nFigure 4: TE0841-02 Power-On Sequence Diagram\nPower Rails\nTable 13: Module power railsSC \nCPLD  \nU27 0.95V , U14\n0.95, U7  \n3.3V, Q1\nDDR_2V5, U15  \nDDR_1V2, U17PL_1V8, U16\nPL_GT_1V35, U13  \nPL_GT_1V05, U10  \nMGT AVCC, U12  \nMGT AUX, U9  \nMGT AVTT, U8 FPGA\nBank 65  3.3VIN\n\'EN_PL\'\n\'EN_DDR\'\'EN_GT_PWR\'\n\'PG_DDR\'3.3V\n\'PG_GT\'\'PG_1V0\'\nVCCOVCC/\nVCCIO\n\'PG_1V8\'\nPower Rail Name B2B JM1 Pins B2B JM2 Pins Input/Output Notes\nVIN 1, 3, 5 2, 4, 6, 8 Input Supply voltage.\n3.3VIN 13, 15 - Input Supply voltage.\nB64_VCO 9, 11 - Input HR (High Range) bank voltage.\nB66_VCO - 1, 3 Input HP (High Performance) bank voltage.\nB67_VCO - 7, 9 Input HP (High Performance) bank voltage.\nB68_VCO - 5 Input HP (High Performance) bank voltage.\nVBAT_IN 79 - Input RTC battery supply voltage.\n3.3V - 10, 12, 91 Output Module on-board 3.3V voltage level.\nBank Voltages\nTable 14: Module PL I/O bank voltages\nBoard to Board Connector\n4 x 5 modules use two or three Samtec Razor Beam LSHM connectors on the bottom side.\n2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)\n1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on\nmodule)\nConnector Mating height\nWhen using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using\nconnectors with a different height\nConnectors.Current rating of  Samtec Razor Beam™ LSHM B2B connectors is 2.0A per pin (2 adjacent pins powered).\uf1b3\nBank Schematic Name Voltage Voltage Range\n0 (config) PL_1.8V 1.8V -\n44 HP DDR_1V2 1.2V HP: 1.2V to 1.8V\n45 HP PL_1.8V 1.8V HP: 1.2V to 1.8V\n46 HP DDR_1V2 1.2V HP: 1.2V to 1.8V\n64 HR B64_VCO user HR: 1.2V to 3.3V\n65 HR 3.3V 3.3V HR: 1.2V to 3.3V\n66 HP B66_VCO user HP: 1.2V to 1.8V\n67 HP B67_VCO user HP: 1.2V to 1.8V\n68 HP B68_VCO user HP: 1.2V to 1.8V\nThese connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on\nthe baseboard and vice versa.\uf15a\nOrder number Connector on baseboard compatible to Mating height\n23836 REF-189016-01 LSHM-150-02.5-L-DV-A-S-K-TR 6.5 mm\nLSHM-150-03.0-L-DV-A-S-K-TR LSHM-150-03.0-L-DV-A-S-K-TR 7.0 mm\n23838 REF-189016-02 LSHM-150-04.0-L-DV-A-S-K-TR 8.0 mm\nLSHM-150-06.0-L-DV-A-S-K-TR LSHM-150-06.0-L-DV-A-S-K-TR 10.0mm\n26125 REF-189017-01 LSHM-130-02.5-L-DV-A-S-K-TR 6.5 mm\nLSHM-130-03.0-L-DV-A-S-K-TR LSHM-130-03.0-L-DV-A-S-K-TR 7.0 mm\n24903 REF-189017-02 LSHM-130-04.0-L-DV-A-S-K-TR 8.0 mm\nLSHM-130-06.0-L-DV-A-S-K-TR LSHM-130-06.0-L-DV-A-S-K-TR 10.0mm\nThe module can be manufactured using other connectors upon request.\nConnector Speed Ratings\nThe LSHM connector speed rating depends on the stacking height; please see the following table:\nSpeed rating.\nCurrent Rating\nCurrent rating of  Samtec Razor Beam™ LSHM B2B connectors is 2.0A per pin (2 adjacent pins powered).\nConnector Mechanical Ratings\nShock: 100G, 6 ms Sine\nVibration: 7.5G random, 2 hours per axis, 3 axes total\nManufacturer Documentation\nСкачать ВсеStacking height Speed rating\n12 mm, Single-Ended 7.5 GHz / 15 Gbps\n12 mm, Differential 6.5 GHz / 13 Gbps\n5 mm, Single-Ended 11.5 GHz / 23 Gbps\n5 mm, Differential 7.0 GHz / 14 Gbps\n Файл Изменено\n hsc-report_lshm-lshm-05mm_web.pdf\nHigh speed test report07 04, 2016 by Thorsten\nTrenz\n lshm_dv.pdf\nLSHM catalog page07 04, 2016 by Thorsten\nTrenz\n LSHM-1XX-XX.X-X-DV-A-X-X-TR-FOOTPRINT(1).pdf\nRecommended layout and stencil drawing07 04, 2016 by Thorsten\nTrenz\n LSHM-1XX-XX.X-XX-DV-A-X-X-TR-MKT.pdf\nTechnical drawing07 04, 2016 by Thorsten\nTrenz\n REF-189016-01.pdf\nTechnical Drawing07 04, 2016 by Thorsten\nTrenz\n REF-189016-02.pdf\nTechnical Drawing07 04, 2016 by Thorsten\nTrenz\n REF-189017-01.pdf\nTechnical Drawing07 04, 2016 by Thorsten\nTrenz\n REF-189017-02.pdf\nTechnical Drawing07 04, 2016 by Thorsten\nTrenz\n TC0923--2523_report_Rev_2_qua.pdf\nDesign qualification test report07 04, 2016 by Thorsten\nTrenz\n tc0929--2611_qua(1).pdf\nShock and vibration report07 04, 2016 by Thorsten\nTrenz\nVariants Currently In Production\nSee also the current available variants on the Trenz Electronic shop page\nTechnical Specifications\nAbsolute Maximum Ratings\nTable 16: Module absolute maximum ratingsTrenz shop TE0841 overview page\nEnglish page German page\nParameter Min Max Units Reference\nDocument\nVIN supply voltage -0.3 6.0 V EN63A0QI,\nTPS74401RGW\ndatasheets\n3.3VIN supply voltage -0.1 3.4 V Xilinx datasheet\nDS892 (HR Bank\nVCCO)\nVBAT_IN -0.3 6.0 V TPS780xx\ndatasheet\nSupply voltage for HR I/O banks (VCCO) -0.500 3.400 V Xilinx datasheet\nDS892\nSupply voltage for HP I/O banks (VCCO) -0.500 2.000 V Xilinx datasheet\nDS892\nI/O input voltage for HR I/O banks -0.400 VCCO\n+ 0.550V Xilinx datasheet\nDS892\nI/O input voltage for HP I/O banks -0.550 VCCO\n+ 0.550V Xilinx datasheet\nDS892\nI/O input voltage for SC CPLD U18 -0.5 3.75 V LCMXO2-256HC\ndatasheet\nGTH and GTY transceiver reference clocks absolute input\nvoltage (MGT_CLK0, MGT_CLK2)-0.500 1.320 V Xilinx datasheet\nDS892\nGTH and GTY transceiver receiver (RXP/RXN) and\ntransmitter (TXP/TXN) absolute input voltage-0.500 1.260 V Xilinx datasheet\nDS892\nStorage temperature -40 +100 °C SML-P11 LED\ndatasheet\nAssembly variants for higher storage temperature range are available on request.\uf1b3\nRecommended Operating Conditions\nTable 17: Module recommended operating conditions\nModule operating temperature range depends also on customer design and cooling solution. Please contact us for\noptions.\nPhysical Dimensions\nModule size: 50 mm × 40 mm. Please download the assembly diagram for exact numbers.\nMating height with standard connectors: 8 mm.\nPCB thickness: 1.65 mm.\nHighest part on PCB: approximately 3 mm. Please download the step model for exact numbers.\nAll dimensions are given in millimeters.Parameter Min Max Units Reference Document\nVIN supply voltage 3.3 5.5 V TPS82085SIL, TPS74401RGW\ndatasheet\n3.3VIN supply voltage 3.3 3.4 V Xilinx datasheet DS892 (HR Bank\nVCCO)\nVBAT_IN 2.2 5.5 V TPS780xx datasheet\nSupply voltage for HR I/O banks (VCCO) 1.140 3.400 V Xilinx datasheet DS892\nSupply voltage for HP I/O banks (VCCO) 0.950 1.890 V Xilinx datasheet DS892\nI/O input voltage for HR I/O banks –\n0.200VCCO +\n0.20V Xilinx datasheet DS892\nI/O input voltage for HP I/O banks –\n0.200VCCO +\n0.20V Xilinx datasheet DS892\nI/O input voltage for SC CPLD U18 -0.3 3.6 V LCMXO2-256HC datasheet\nIndustrial Module Operating Temperature\nRange-40 85 °C Xilinx datasheet DS892\nCommercial Module Operating\nTemperature Range0 85 °C Xilinx DS892, Silicon Labs Si5338\ndatasheet\nPlease check also Xilinx datasheet DS892 for complete list of absolute maximum and recommended operating\nratings.\uf1b3\n             \nFigure 5: Module physical dimensions drawing\nRevision History\nHardware Revision History\nDate Revision Notes PCN Documentation Link\n2018-05-11 02 current available board revision PCN-20180511 TE0841-02\n2015-12-09 01 First production release - TE0841-01\nTable 18: Module hardware revision history\nHardware revision number can be found on the PCB board together with the module model number separated by the\ndash.\nFigure 6: Module hardware revision number\nDocument Change History \nTable 18: Document change history \nDisclaimer\nData Privacy\nPlease also note our data protection declaration at https://www.trenz-electronic.de/en/Data-protection-Privacy\nDocument Warranty\nThe material contained in this document is provided “as is” and is subject to being changed at any time without notice.\nTrenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the\nmaximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with\nregard to this document and any information contained herein, including but not limited to the implied warranties of\nmerchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be\nliable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this\ndocument or of any information contained herein.\nDate Revision Contributors Description\n2019-12-10 v.71 John Hartfiel correction delivery section\nupdate key features,\ndocument history\n2018-08-07 v.69 Ali Naseri updated pictures main\ncomponents\n2018-07-13 v.68 Ali Naseri PCB REV02\n2018-07-10 v.58 John Hartfiel update links\n2018-03-13 v.57 Jan Kumann, Ali Naseri Initial document.\n-- all Ali Naseri , John Hartfiel , Jan Kumann ,\nSusanne Kunath--\nLimitation of Liability\nIn no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages\nwhatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of\nthe use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or\ninformation contained at any or all such documents. If your use of the materials or information from this document results\nin the need for servicing, repair or correction of equipment or data, you assume all costs thereof.\nCopyright Notice\nNo part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or\ntranslation into a foreign language) without prior agreement and written consent from Trenz Electronic.\nTechnology Licenses\nThe hardware / firmware / software described in this document are furnished under a license and may be used /modified /\ncopied only in accordance with the terms of such license.\nEnvironmental Protection\nTo confront directly with the responsibility toward the environment, the global community and eventually also oneself.\nSuch a resolution should be integral part not only of everybody\'s life. Also enterprises shall be conscious of their social\nresponsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the\nprotection of our Environment.\nREACH, RoHS and WEEE\nREACH\nTrenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in\nthe sense of REACH. The products we supply to you are solely non-chemical products (goods). Moreover and under\nnormal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any\nsubstance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. According to present\nknowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the Candidate List are\ncontained in our products. Furthermore, we will immediately and unsolicited inform our customers in compliance with\nREACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be\nclassified as SVHC by the European Chemicals Agency (ECHA).\nRoHS\nTrenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS\ncompliant.\nWEEE\nInformation for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament\nand of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).\nUsers of electrical and electronic equipment in private households are required not to dispose of waste electrical and\nelectronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment\nseparately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and\ndistributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the\navailability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific\ntreatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of\nprotection of human health and the environment in the European Union. Consumers have to actively contribute to the\nsuccess of such collection and the return of waste electrical and electronic equipment. Presence of hazardous\nsubstances in electrical and electronic equipment results in potential effects on the environment and human health. The\nsymbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic\nequipment.\nTrenz Electronic is registered under WEEE-Reg.-Nr. DE97922676.\n2019-06-07\n02.09.2017\nНет меток\n'}]
!==============================================================================!
### Component Summary: TE0841-02-040-1I

**Manufacturer:** Trenz Electronic  
**Product Code:** TE0841-02-040-1I  
**Type:** System on Module (SoM)  
**Primary Function:** The TE0841-02 is an industrial-grade System on Module (SoM) that integrates a Xilinx Kintex UltraScale FPGA, DDR4 SDRAM, and QSPI Flash memory, designed for high-performance applications in a compact form factor.

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VIN): 3.3V to 5.5V
  - 3.3V Supply Voltage: 3.3V to 3.4V
  - VBAT_IN: 2.2V to 5.5V
  - HR I/O Banks (VCCO): 1.14V to 3.4V
  - HP I/O Banks (VCCO): 0.95V to 1.89V

- **Current Ratings:**
  - Maximum current capability for the module is typically 4A for system startup.
  - Samtec Razor Beam connectors rated at 2.0A per pin (2 adjacent pins powered).

- **Power Consumption:**
  - Maximum power consumption depends on the design running on the FPGA; specific values are TBD (To Be Determined).

- **Operating Temperature Range:**
  - Industrial Module: -40°C to +85°C
  - Commercial Module: 0°C to +85°C

- **Package Type:**
  - Size: 40 mm x 50 mm (4 cm x 5 cm)
  - Mounting holes: 3 mm for skyline heat spreader.

- **Special Features:**
  - Integrates Xilinx Kintex UltraScale FPGA (XCKU035 or XCKU040).
  - 2 GByte DDR4 SDRAM (2 banks of 1024 MByte).
  - 64 MByte QSPI Flash for configuration and operation.
  - On-board programmable clock generator and multiple high-speed I/O interfaces.
  - Rugged design suitable for industrial applications.

- **Moisture Sensitive Level (MSL):**
  - MSL Level: Not specified in the provided text.

#### Description:
The TE0841-02-040-1I is a compact System on Module (SoM) that combines a powerful Xilinx Kintex UltraScale FPGA with high-speed DDR4 SDRAM and QSPI Flash memory. This module is designed for applications requiring high processing power and flexibility in a small footprint, making it suitable for various industrial applications.

#### Typical Applications:
- **Industrial Automation:** Used in control systems, robotics, and machine vision applications.
- **Telecommunications:** Suitable for high-speed data processing and communication systems.
- **Embedded Systems:** Ideal for custom embedded solutions requiring FPGA capabilities.
- **Signal Processing:** Can be utilized in applications that require real-time signal processing and data handling.
- **Data Acquisition:** Effective in systems that require high-speed data collection and processing.

This module is particularly advantageous for developers looking for a robust and versatile platform for their FPGA-based designs, offering a balance of performance, size, and power efficiency.