{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79986,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79991,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000144834,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 8.47014e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.31766e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 8.47014e-05,
	"finish__design__instance__count__class:buffer": 5,
	"finish__design__instance__area__class:buffer": 37.536,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 45.0432,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 92.5888,
	"finish__design__instance__count__class:inverter": 32,
	"finish__design__instance__area__class:inverter": 146.39,
	"finish__design__instance__count__class:sequential_cell": 14,
	"finish__design__instance__area__class:sequential_cell": 291.53,
	"finish__design__instance__count__class:multi_input_combinational_cell": 324,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3016.64,
	"finish__design__instance__count": 400,
	"finish__design__instance__area": 3629.73,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1.82911,
	"finish__clock__skew__setup": 0.00336858,
	"finish__clock__skew__hold": 0.00336858,
	"finish__timing__drv__max_slew_limit": 0.747941,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.909167,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000344397,
	"finish__power__switching__total": 0.000256007,
	"finish__power__leakage__total": 1.73527e-09,
	"finish__power__total": 0.000600405,
	"finish__design__io": 23,
	"finish__design__die__area": 6023.31,
	"finish__design__core__area": 5506.53,
	"finish__design__instance__count": 472,
	"finish__design__instance__area": 3719.82,
	"finish__design__instance__count__stdcell": 472,
	"finish__design__instance__area__stdcell": 3719.82,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.675528,
	"finish__design__instance__utilization__stdcell": 0.675528,
	"finish__design__rows": 27,
	"finish__design__rows:unithd": 27,
	"finish__design__sites": 4401,
	"finish__design__sites:unithd": 4401,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}