Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b1d78080d7e346308dc6047affadb438 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:128]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:37]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'arithmeticExc' [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/ALU.sv:41]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/andre/Documents/GitHub/UofCProjectHermes/eBPF_Core/eBPF_Core.srcs/sources_1/new/CPU.sv:136]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.register_exception
Compiling package xil_defaultlib.global_exception
Compiling package xil_defaultlib.ALU_exception
Compiling package xil_defaultlib.opcode_class
Compiling package xil_defaultlib.jump_opcode
Compiling package xil_defaultlib.alu_opcode
Compiling package xil_defaultlib.control_exception
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.SixteenBitSignExtend
Compiling module xil_defaultlib.Hardware_Adder_64bit
Compiling module xil_defaultlib.jump_comparator
Compiling module xil_defaultlib.ThirtyTwoBitSignExtend
Compiling module xil_defaultlib.ThirtyTwoBitLeftPad
Compiling module xil_defaultlib.ThirtyTwoBitRightPad
Compiling module xil_defaultlib.ThreeToOneMux
Compiling module xil_defaultlib.DestReg
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.Hardware_Adder_32bit
Compiling module xil_defaultlib.Hardware_Subtractor_32bit
Compiling module xil_defaultlib.Mult_32bit
Compiling module xil_defaultlib.Div_32bit
Compiling module xil_defaultlib.Or_32bit
Compiling module xil_defaultlib.And_32bit
Compiling module xil_defaultlib.Lsh_32bit
Compiling module xil_defaultlib.Rsh_32bit
Compiling module xil_defaultlib.Negation_32bit
Compiling module xil_defaultlib.Modulus_32bit
Compiling module xil_defaultlib.Xor_32bit
Compiling module xil_defaultlib.Signed_Rsh_32bit
Compiling module xil_defaultlib.byteswap32
Compiling module xil_defaultlib.ALU32
Compiling module xil_defaultlib.Hardware_Subtractor_64bit
Compiling module xil_defaultlib.Mult_64bit
Compiling module xil_defaultlib.Div_64bit
Compiling module xil_defaultlib.Or_64bit
Compiling module xil_defaultlib.And_64bit
Compiling module xil_defaultlib.Lsh_64bit
Compiling module xil_defaultlib.Rsh_64bit
Compiling module xil_defaultlib.Negation_64bit
Compiling module xil_defaultlib.Modulus_64bit
Compiling module xil_defaultlib.Xor_64bit
Compiling module xil_defaultlib.Signed_Rsh_64bit
Compiling module xil_defaultlib.byteswap64
Compiling module xil_defaultlib.ALU64
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.LogicalControlUnit
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
