/**
 * \file IfxDma_cfg.h
 * \brief DMA on-chip implementation data
 * \ingroup IfxLld_Dma
 *
 * \version iLLD_1_0_1_17_0
 * \copyright Copyright (c) 2017 Infineon Technologies AG. All rights reserved.
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxLld_Dma DMA
 * \ingroup IfxLld
 * \defgroup IfxLld_Dma_Impl Implementation
 * \ingroup IfxLld_Dma
 * \defgroup IfxLld_Dma_Std Standard Driver
 * \ingroup IfxLld_Dma
 */

#ifndef IFXDMA_CFG_H
#define IFXDMA_CFG_H 1

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "Cpu/Std/Ifx_Types.h"

/******************************************************************************/
/*-----------------------------------Macros-----------------------------------*/
/******************************************************************************/

/** \brief Number of channels
 */
#define IFXDMA_NUM_CHANNELS 128

/** \brief Error mask for move engine source error
 */
#define IFXDMA_ERROR_S      (IFX_DMA_ME_CLRE_CSER_MSK << IFX_DMA_ME_CLRE_CSER_OFF)

/** \brief Error mask for move engine destination error
 */
#define IFXDMA_ERROR_D      (IFX_DMA_ME_CLRE_CDER_MSK << IFX_DMA_ME_CLRE_CDER_OFF)

/** \brief Error mask for bus error on SPB
 */
#define IFXDMA_ERROR_SPB    (IFX_DMA_ME_CLRE_CSPBER_MSK << IFX_DMA_ME_CLRE_CSPBER_OFF)

/** \brief Error mask for bus error on SRI
 */
#define IFXDMA_ERROR_SRI    (IFX_DMA_ME_CLRE_CSRIER_MSK << IFX_DMA_ME_CLRE_CSRIER_OFF)

/** \brief Error mask for RAM error
 */
#define IFXDMA_ERROR_RAM    (IFX_DMA_ME_CLRE_CRAMER_MSK << IFX_DMA_ME_CLRE_CRAMER_OFF)

/** \brief Error mask for SLL (safe linked list CRC checksum) error
 */
#define IFXDMA_ERROR_SLL    (IFX_DMA_ME_CLRE_CSLLER_MSK << IFX_DMA_ME_CLRE_CSLLER_OFF)

/** \brief Error mask for DLL (failed linked list load) error
 */
#define IFXDMA_ERROR_DLL    (IFX_DMA_ME_CLRE_CDLLER_MSK << IFX_DMA_ME_CLRE_CDLLER_OFF)

#define IFXDMA_NUM_MODULES  (1)

/******************************************************************************/
/*-------------------------------Enumerations---------------------------------*/
/******************************************************************************/

/** \brief DMA channel resources definition
 */
typedef enum
{
    IfxDma_ChannelId_none = -1,  /**< \brief None of the Ifx_DMA Channels */
    IfxDma_ChannelId_0    = 0,   /**< \brief Ifx_DMA Channel 0  */
    IfxDma_ChannelId_1,          /**< \brief Ifx_DMA Channel 1  */
    IfxDma_ChannelId_2,          /**< \brief Ifx_DMA Channel 2  */
    IfxDma_ChannelId_3,          /**< \brief Ifx_DMA Channel 3  */
    IfxDma_ChannelId_4,          /**< \brief Ifx_DMA Channel 4  */
    IfxDma_ChannelId_5,          /**< \brief Ifx_DMA Channel 5  */
    IfxDma_ChannelId_6,          /**< \brief Ifx_DMA Channel 6  */
    IfxDma_ChannelId_7,          /**< \brief Ifx_DMA Channel 7  */
    IfxDma_ChannelId_8,          /**< \brief Ifx_DMA Channel 8  */
    IfxDma_ChannelId_9,          /**< \brief Ifx_DMA Channel 9  */
    IfxDma_ChannelId_10,         /**< \brief Ifx_DMA Channel 10  */
    IfxDma_ChannelId_11,         /**< \brief Ifx_DMA Channel 11  */
    IfxDma_ChannelId_12,         /**< \brief Ifx_DMA Channel 12  */
    IfxDma_ChannelId_13,         /**< \brief Ifx_DMA Channel 13  */
    IfxDma_ChannelId_14,         /**< \brief Ifx_DMA Channel 14  */
    IfxDma_ChannelId_15,         /**< \brief Ifx_DMA Channel 15  */
    IfxDma_ChannelId_16,         /**< \brief Ifx_DMA Channel 16  */
    IfxDma_ChannelId_17,         /**< \brief Ifx_DMA Channel 17  */
    IfxDma_ChannelId_18,         /**< \brief Ifx_DMA Channel 18  */
    IfxDma_ChannelId_19,         /**< \brief Ifx_DMA Channel 19  */
    IfxDma_ChannelId_20,         /**< \brief Ifx_DMA Channel 20  */
    IfxDma_ChannelId_21,         /**< \brief Ifx_DMA Channel 21  */
    IfxDma_ChannelId_22,         /**< \brief Ifx_DMA Channel 22  */
    IfxDma_ChannelId_23,         /**< \brief Ifx_DMA Channel 23  */
    IfxDma_ChannelId_24,         /**< \brief Ifx_DMA Channel 24  */
    IfxDma_ChannelId_25,         /**< \brief Ifx_DMA Channel 25  */
    IfxDma_ChannelId_26,         /**< \brief Ifx_DMA Channel 26  */
    IfxDma_ChannelId_27,         /**< \brief Ifx_DMA Channel 27  */
    IfxDma_ChannelId_28,         /**< \brief Ifx_DMA Channel 28  */
    IfxDma_ChannelId_29,         /**< \brief Ifx_DMA Channel 29  */
    IfxDma_ChannelId_30,         /**< \brief Ifx_DMA Channel 30  */
    IfxDma_ChannelId_31,         /**< \brief Ifx_DMA Channel 31  */
    IfxDma_ChannelId_32,         /**< \brief Ifx_DMA Channel 32  */
    IfxDma_ChannelId_33,         /**< \brief Ifx_DMA Channel 33  */
    IfxDma_ChannelId_34,         /**< \brief Ifx_DMA Channel 34  */
    IfxDma_ChannelId_35,         /**< \brief Ifx_DMA Channel 35  */
    IfxDma_ChannelId_36,         /**< \brief Ifx_DMA Channel 36  */
    IfxDma_ChannelId_37,         /**< \brief Ifx_DMA Channel 37  */
    IfxDma_ChannelId_38,         /**< \brief Ifx_DMA Channel 38  */
    IfxDma_ChannelId_39,         /**< \brief Ifx_DMA Channel 39  */
    IfxDma_ChannelId_40,         /**< \brief Ifx_DMA Channel 40  */
    IfxDma_ChannelId_41,         /**< \brief Ifx_DMA Channel 41  */
    IfxDma_ChannelId_42,         /**< \brief Ifx_DMA Channel 42  */
    IfxDma_ChannelId_43,         /**< \brief Ifx_DMA Channel 43  */
    IfxDma_ChannelId_44,         /**< \brief Ifx_DMA Channel 44  */
    IfxDma_ChannelId_45,         /**< \brief Ifx_DMA Channel 45  */
    IfxDma_ChannelId_46,         /**< \brief Ifx_DMA Channel 46  */
    IfxDma_ChannelId_47,         /**< \brief Ifx_DMA Channel 47  */
    IfxDma_ChannelId_48,         /**< \brief Ifx_DMA Channel 48  */
    IfxDma_ChannelId_49,         /**< \brief Ifx_DMA Channel 49  */
    IfxDma_ChannelId_50,         /**< \brief Ifx_DMA Channel 50  */
    IfxDma_ChannelId_51,         /**< \brief Ifx_DMA Channel 51  */
    IfxDma_ChannelId_52,         /**< \brief Ifx_DMA Channel 52  */
    IfxDma_ChannelId_53,         /**< \brief Ifx_DMA Channel 53  */
    IfxDma_ChannelId_54,         /**< \brief Ifx_DMA Channel 54  */
    IfxDma_ChannelId_55,         /**< \brief Ifx_DMA Channel 55  */
    IfxDma_ChannelId_56,         /**< \brief Ifx_DMA Channel 56  */
    IfxDma_ChannelId_57,         /**< \brief Ifx_DMA Channel 57  */
    IfxDma_ChannelId_58,         /**< \brief Ifx_DMA Channel 58  */
    IfxDma_ChannelId_59,         /**< \brief Ifx_DMA Channel 59  */
    IfxDma_ChannelId_60,         /**< \brief Ifx_DMA Channel 60  */
    IfxDma_ChannelId_61,         /**< \brief Ifx_DMA Channel 61  */
    IfxDma_ChannelId_62,         /**< \brief Ifx_DMA Channel 62  */
    IfxDma_ChannelId_63,         /**< \brief Ifx_DMA Channel 63  */
    IfxDma_ChannelId_64,         /**< \brief Ifx_DMA Channel 64  */
    IfxDma_ChannelId_65,         /**< \brief Ifx_DMA Channel 65  */
    IfxDma_ChannelId_66,         /**< \brief Ifx_DMA Channel 66  */
    IfxDma_ChannelId_67,         /**< \brief Ifx_DMA Channel 67  */
    IfxDma_ChannelId_68,         /**< \brief Ifx_DMA Channel 68  */
    IfxDma_ChannelId_69,         /**< \brief Ifx_DMA Channel 69  */
    IfxDma_ChannelId_70,         /**< \brief Ifx_DMA Channel 70  */
    IfxDma_ChannelId_71,         /**< \brief Ifx_DMA Channel 71  */
    IfxDma_ChannelId_72,         /**< \brief Ifx_DMA Channel 72  */
    IfxDma_ChannelId_73,         /**< \brief Ifx_DMA Channel 73  */
    IfxDma_ChannelId_74,         /**< \brief Ifx_DMA Channel 74  */
    IfxDma_ChannelId_75,         /**< \brief Ifx_DMA Channel 75  */
    IfxDma_ChannelId_76,         /**< \brief Ifx_DMA Channel 76  */
    IfxDma_ChannelId_77,         /**< \brief Ifx_DMA Channel 77  */
    IfxDma_ChannelId_78,         /**< \brief Ifx_DMA Channel 78  */
    IfxDma_ChannelId_79,         /**< \brief Ifx_DMA Channel 79  */
    IfxDma_ChannelId_80,         /**< \brief Ifx_DMA Channel 80  */
    IfxDma_ChannelId_81,         /**< \brief Ifx_DMA Channel 81  */
    IfxDma_ChannelId_82,         /**< \brief Ifx_DMA Channel 82  */
    IfxDma_ChannelId_83,         /**< \brief Ifx_DMA Channel 83  */
    IfxDma_ChannelId_84,         /**< \brief Ifx_DMA Channel 84  */
    IfxDma_ChannelId_85,         /**< \brief Ifx_DMA Channel 85  */
    IfxDma_ChannelId_86,         /**< \brief Ifx_DMA Channel 86  */
    IfxDma_ChannelId_87,         /**< \brief Ifx_DMA Channel 87  */
    IfxDma_ChannelId_88,         /**< \brief Ifx_DMA Channel 88  */
    IfxDma_ChannelId_89,         /**< \brief Ifx_DMA Channel 89  */
    IfxDma_ChannelId_90,         /**< \brief Ifx_DMA Channel 90  */
    IfxDma_ChannelId_91,         /**< \brief Ifx_DMA Channel 91  */
    IfxDma_ChannelId_92,         /**< \brief Ifx_DMA Channel 92  */
    IfxDma_ChannelId_93,         /**< \brief Ifx_DMA Channel 93  */
    IfxDma_ChannelId_94,         /**< \brief Ifx_DMA Channel 94  */
    IfxDma_ChannelId_95,         /**< \brief Ifx_DMA Channel 95  */
    IfxDma_ChannelId_96,         /**< \brief Ifx_DMA Channel 96  */
    IfxDma_ChannelId_97,         /**< \brief Ifx_DMA Channel 97  */
    IfxDma_ChannelId_98,         /**< \brief Ifx_DMA Channel 98  */
    IfxDma_ChannelId_99,         /**< \brief Ifx_DMA Channel 99  */
    IfxDma_ChannelId_100,        /**< \brief Ifx_DMA Channel 100  */
    IfxDma_ChannelId_101,        /**< \brief Ifx_DMA Channel 101  */
    IfxDma_ChannelId_102,        /**< \brief Ifx_DMA Channel 102  */
    IfxDma_ChannelId_103,        /**< \brief Ifx_DMA Channel 103  */
    IfxDma_ChannelId_104,        /**< \brief Ifx_DMA Channel 104  */
    IfxDma_ChannelId_105,        /**< \brief Ifx_DMA Channel 105  */
    IfxDma_ChannelId_106,        /**< \brief Ifx_DMA Channel 106  */
    IfxDma_ChannelId_107,        /**< \brief Ifx_DMA Channel 107  */
    IfxDma_ChannelId_108,        /**< \brief Ifx_DMA Channel 108  */
    IfxDma_ChannelId_109,        /**< \brief Ifx_DMA Channel 109  */
    IfxDma_ChannelId_110,        /**< \brief Ifx_DMA Channel 110  */
    IfxDma_ChannelId_111,        /**< \brief Ifx_DMA Channel 111  */
    IfxDma_ChannelId_112,        /**< \brief Ifx_DMA Channel 112  */
    IfxDma_ChannelId_113,        /**< \brief Ifx_DMA Channel 113  */
    IfxDma_ChannelId_114,        /**< \brief Ifx_DMA Channel 114  */
    IfxDma_ChannelId_115,        /**< \brief Ifx_DMA Channel 115  */
    IfxDma_ChannelId_116,        /**< \brief Ifx_DMA Channel 116  */
    IfxDma_ChannelId_117,        /**< \brief Ifx_DMA Channel 117  */
    IfxDma_ChannelId_118,        /**< \brief Ifx_DMA Channel 118  */
    IfxDma_ChannelId_119,        /**< \brief Ifx_DMA Channel 119  */
    IfxDma_ChannelId_120,        /**< \brief Ifx_DMA Channel 120  */
    IfxDma_ChannelId_121,        /**< \brief Ifx_DMA Channel 121  */
    IfxDma_ChannelId_122,        /**< \brief Ifx_DMA Channel 122  */
    IfxDma_ChannelId_123,        /**< \brief Ifx_DMA Channel 123  */
    IfxDma_ChannelId_124,        /**< \brief Ifx_DMA Channel 124  */
    IfxDma_ChannelId_125,        /**< \brief Ifx_DMA Channel 125  */
    IfxDma_ChannelId_126,        /**< \brief Ifx_DMA Channel 126  */
    IfxDma_ChannelId_127         /**< \brief Ifx_DMA Channel 127  */
} IfxDma_ChannelId;

#endif /* IFXDMA_CFG_H */
