set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {AW.vo AW_v.sdo}}
	{{"Fast Model"} {AW_fast.vo AW_v_fast.sdo}}
}
