
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.026131                       # Number of seconds simulated
sim_ticks                                2026131216500                       # Number of ticks simulated
final_tick                               2026131216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 602377                       # Simulator instruction rate (inst/s)
host_op_rate                                   772562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2440991478                       # Simulator tick rate (ticks/s)
host_mem_usage                                 831204                       # Number of bytes of host memory used
host_seconds                                   830.04                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     641260670                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           27424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       443692288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          443719712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        27424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    432204288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       432204288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         13865384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13866241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13506384                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13506384                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              13535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          218984972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             218998507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         13535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       213315053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            213315053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       213315053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             13535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         218984972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            432313560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13866241                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   13506384                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13866241                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 13506384                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              887439424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               436879488                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               443719712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            432204288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6680122                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       326231                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            866740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            866581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            866725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            866640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            866690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            866757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            866596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            866611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            866538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            866599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           866782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           866587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           866685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           866565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           866546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           866599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            426608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            426646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            426485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            426846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            426812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            426610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            426348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            426515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            426559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            426645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           427166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           426477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           426409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           426505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           426707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           426904                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2026130648500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              13866241                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             13506384                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13866241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 171938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 175361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 404859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 404926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 404924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 404924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 404923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 404925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 404926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 404925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 404925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 404936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 405022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 404998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 404933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 404954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 404925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 404923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1842259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    718.855918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   551.050563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.638851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        74282      4.03%      4.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       293174     15.91%     19.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       133054      7.22%     27.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        78250      4.25%     31.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58477      3.17%     34.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80991      4.40%     38.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        89881      4.88%     43.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        66067      3.59%     47.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       968083     52.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1842259                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       404923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.448530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.181224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.071540                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       404921    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        404923                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       404923                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.858124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.829575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           229548     56.69%     56.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3429      0.85%     57.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           171795     42.43%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        404923                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 108564974500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            368556993250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                69331205000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7829.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26579.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       438.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    219.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    213.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 12657987                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6192236                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      74020.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6965285040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3800502750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             54080052000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            22115397600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         132336974640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         710612533350                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         592333933500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1522244678880                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            751.306358                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 974017833250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   67656940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  984455675500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6962193000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3798815625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             54076612200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            22118650560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         132336974640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         705354905790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         596945895750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1521594047565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            750.985233                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 981719182000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   67656940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  976754340500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   19                       # Number of system calls
system.cpu.numCycles                       4052262433                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     641260670                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             637137353                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                9227435                       # Number of float alu accesses
system.cpu.num_func_calls                         660                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     16683844                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    637137353                       # number of integer instructions
system.cpu.num_fp_insts                       9227435                       # number of float instructions
system.cpu.num_int_register_reads          1249374303                       # number of times the integer registers were read
system.cpu.num_int_register_writes          553481593                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             12369393                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8527128                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             84591760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           269610148                       # number of times the CC registers were written
system.cpu.num_mem_refs                     206857898                       # number of memory refs
system.cpu.num_load_insts                   144386317                       # Number of load instructions
system.cpu.num_store_insts                   62471581                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4052262433                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          16714695                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   139      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 430201596     67.09%     67.09% # Class of executed instruction
system.cpu.op_class::IntMult                   215447      0.03%     67.12% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     67.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                 3985520      0.62%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::MemRead                144386317     22.52%     90.26% # Class of executed instruction
system.cpu.op_class::MemWrite                62471581      9.74%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  641260670                       # Class of executed instruction
system.cpu.dcache.tags.replacements          13886899                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4095.274553                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           192966922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          13890995                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.891512                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         676465500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4095.274553                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3660                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         220748912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        220748912                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    143905788                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       143905788                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49061134                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49061134                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     192966922                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        192966922                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    192966922                       # number of overall hits
system.cpu.dcache.overall_hits::total       192966922                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       480546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        480546                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     13410449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     13410449                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     13890995                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13890995                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     13890995                       # number of overall misses
system.cpu.dcache.overall_misses::total      13890995                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  36385024500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  36385024500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1057165913000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1057165913000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1093550937500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1093550937500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1093550937500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1093550937500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    144386334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    144386334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     62471583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     62471583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    206857917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    206857917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    206857917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    206857917                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003328                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.214665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.214665                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.067152                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067152                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.067152                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067152                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75716.007417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75716.007417                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 78831.507655                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78831.507655                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78723.729834                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78723.729834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78723.729834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78723.729834                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     13530931                       # number of writebacks
system.cpu.dcache.writebacks::total          13530931                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       480546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       480546                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     13410449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     13410449                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     13890995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     13890995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     13890995                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     13890995                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  35904478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  35904478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1043755464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1043755464000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 1079659942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1079659942500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 1079659942500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1079659942500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.214665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.214665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.067152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.067152                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.067152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.067152                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74716.007417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74716.007417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77831.507655                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77831.507655                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77723.729834                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77723.729834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77723.729834                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77723.729834                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           786.923568                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           739546689                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          861942.527972                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   786.923568                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.192120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.192120                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          858                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          858                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.209473                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5916381234                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5916381234                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    739546689                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       739546689                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     739546689                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        739546689                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    739546689                       # number of overall hits
system.cpu.icache.overall_hits::total       739546689                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          858                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           858                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          858                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            858                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          858                       # number of overall misses
system.cpu.icache.overall_misses::total           858                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     66684000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66684000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     66684000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66684000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     66684000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66684000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    739547547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    739547547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    739547547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    739547547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    739547547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    739547547                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77720.279720                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77720.279720                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77720.279720                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77720.279720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77720.279720                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77720.279720                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          858                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          858                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          858                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          858                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          858                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          858                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65826000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65826000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65826000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65826000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76720.279720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76720.279720                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76720.279720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76720.279720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76720.279720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76720.279720                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  13850063                       # number of replacements
system.l2.tags.tagsinuse                 28937.941749                       # Cycle average of tags in use
system.l2.tags.total_refs                      484867                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13882830                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.034926                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1883638737000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    26832.336530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.783084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2104.822135                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.818858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.064234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.883116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3952                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        28379                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999969                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55072030                       # Number of tag accesses
system.l2.tags.data_accesses                 55072030                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     13530931                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13530931                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::cpu.data              10223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10223                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          15388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15388                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 25611                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25612                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                25611                       # number of overall hits
system.l2.overall_hits::total                   25612                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data         13400226                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            13400226                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              857                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       465158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          465158                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 857                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data            13865384                       # number of demand (read+write) misses
system.l2.demand_misses::total               13866241                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                857                       # number of overall misses
system.l2.overall_misses::cpu.data           13865384                       # number of overall misses
system.l2.overall_misses::total              13866241                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 1023532449000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1023532449000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64527500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64527500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  35022085500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35022085500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  1058554534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1058619062000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64527500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 1058554534500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1058619062000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     13530931                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13530931                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data       13410449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13410449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       480546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        480546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               858                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          13890995                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             13891853                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              858                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         13890995                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            13891853                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999238                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999238                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998834                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.967978                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.967978                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.998156                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998156                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.998156                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998156                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76381.730353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76381.730353                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75294.632439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75294.632439                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 75290.730246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75290.730246                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75294.632439                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 76345.129316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76345.064391                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75294.632439                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 76345.129316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76345.064391                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks             13506384                       # number of writebacks
system.l2.writebacks::total                  13506384                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          603                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           603                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data     13400226                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       13400226                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          857                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          857                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       465158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       465158                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data       13865384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13866241                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data      13865384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13866241                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 889530189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 889530189000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     55957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55957500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  30370505500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  30370505500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     55957500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 919900694500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 919956652000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     55957500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 919900694500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 919956652000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999238                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.967978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.967978                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.998156                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998156                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.998156                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998156                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66381.730353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66381.730353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65294.632439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65294.632439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 65290.730246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65290.730246                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65294.632439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 66345.129316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66345.064391                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65294.632439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 66345.129316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66345.064391                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             466015                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     13506384                       # Transaction distribution
system.membus.trans_dist::CleanEvict           326231                       # Transaction distribution
system.membus.trans_dist::ReadExReq          13400226                       # Transaction distribution
system.membus.trans_dist::ReadExResp         13400226                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        466015                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41565097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41565097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41565097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    875924000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    875924000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               875924000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          27698856                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27698856    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27698856                       # Request fanout histogram
system.membus.reqLayer2.occupancy         54711627500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        45281858750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     27778752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     13886899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          18051                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        18050                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            481404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     27037315                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          699646                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13410449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13410449                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           858                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       480546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     41668888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              41670604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    877501632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              877529088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13850063                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         27741916                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000651                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025503                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27723864     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18051      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27741916                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        20654841500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            858000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13890995000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
