
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003529                       # Number of seconds simulated
sim_ticks                                  3528906702                       # Number of ticks simulated
final_tick                               533093286639                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 398538                       # Simulator instruction rate (inst/s)
host_op_rate                                   504393                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 347030                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939584                       # Number of bytes of host memory used
host_seconds                                 10168.88                       # Real time elapsed on the host
sim_insts                                  4052685574                       # Number of instructions simulated
sim_ops                                    5129107307                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        62336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        29952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        27264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        35712                       # Number of bytes read from this memory
system.physmem.bytes_read::total               161920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       137472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            137472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          487                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          234                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          213                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          279                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1265                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1074                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1074                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       362719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17664394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       507806                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8487615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       544078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7725906                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       471534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10119848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45883899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       362719                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       507806                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       544078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       471534                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1886137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          38955975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               38955975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          38955975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       362719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17664394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       507806                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8487615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       544078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7725906                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       471534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10119848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84839874                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8462607                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109288                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553127                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202531                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1274571                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1205793                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314349                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8831                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3198990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17034709                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109288                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1520142                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658404                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1081757                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        650610                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1563670                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8384150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.497882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338367                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4725746     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          364673      4.35%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318768      3.80%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          341659      4.08%     68.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          302521      3.61%     72.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155752      1.86%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102548      1.22%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          268564      3.20%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1803919     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8384150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367415                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.012939                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367905                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       607601                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3476855                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56471                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875309                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506354                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1187                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20203984                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6273                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875309                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3535860                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         258762                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73159                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3362087                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278965                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19514257                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          404                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175197                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           11                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27087192                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90970418                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90970418                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10280187                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3365                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1768                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742691                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938869                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006960                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26187                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       274424                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18401376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14766793                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28509                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6126816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18723926                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          166                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8384150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.913107                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2973927     35.47%     35.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1793544     21.39%     56.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1171323     13.97%     70.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       760886      9.08%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       762651      9.10%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       441729      5.27%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338167      4.03%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75690      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66233      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8384150                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108269     69.23%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21193     13.55%     82.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26933     17.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12133443     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200258      1.36%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578248     10.69%     94.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853247      5.78%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14766793                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744946                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156400                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010591                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38102643                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24531681                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14350128                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14923193                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26271                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709666                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227060                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875309                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         186514                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16699                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18404738                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30549                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938869                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006960                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11973                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          925                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122703                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114639                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237342                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14506809                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485015                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259982                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312998                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056389                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            827983                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.714225                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14364868                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14350128                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357293                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26119864                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695710                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358244                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6165662                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204686                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7508841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.629989                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176398                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2984783     39.75%     39.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041169     27.18%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836611     11.14%     78.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428818      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366387      4.88%     88.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179791      2.39%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       197652      2.63%     93.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100973      1.34%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372657      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7508841                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372657                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25541173                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37686248                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3737                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  78457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846261                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846261                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181669                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181669                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65508879                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19667461                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18961771                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8462607                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3139131                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2560196                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211507                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1327310                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1223971                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338131                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9438                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3141569                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17250533                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3139131                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1562102                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3830454                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122239                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        513111                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1550567                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       102252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8393308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4562854     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          253518      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          471760      5.62%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          470328      5.60%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          292263      3.48%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          231617      2.76%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          146534      1.75%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          137691      1.64%     78.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1826743     21.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8393308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.370941                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.038442                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3277861                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       507068                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3678125                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22313                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        907934                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       529523                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          236                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20697741                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1297                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        907934                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3516777                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100737                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        82527                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3457029                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       328298                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19947500                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        135562                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       101554                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27998358                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93059633                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93059633                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17250057                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10748275                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3539                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1700                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           920732                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1852674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11977                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       338626                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18795141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3400                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14945128                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29749                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6399544                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19576543                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8393308                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780600                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896545                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2876744     34.27%     34.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1817353     21.65%     55.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1214050     14.46%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       789858      9.41%     79.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       829362      9.88%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       402981      4.80%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       316991      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71950      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74019      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8393308                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          93214     72.19%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18326     14.19%     86.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17581     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12501570     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       200470      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1699      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1446487      9.68%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       794902      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14945128                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.766019                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             129121                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008640                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38442433                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25198122                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14600887                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15074249                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        46672                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       727765                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          196                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228358                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        907934                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          53113                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9205                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18798544                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37745                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1852674                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941049                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1700                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130855                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118832                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249687                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14745539                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1380088                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       199588                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2156211                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2089435                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            776123                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742435                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14605673                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14600887                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9304766                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26706190                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725341                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348412                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10047255                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12371491                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6427093                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3400                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213837                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7485374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652755                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2840291     37.94%     37.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2097150     28.02%     65.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       871912     11.65%     77.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433294      5.79%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       434430      5.80%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       174851      2.34%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       177253      2.37%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94402      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       361791      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7485374                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10047255                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12371491                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1837597                       # Number of memory references committed
system.switch_cpus1.commit.loads              1124906                       # Number of loads committed
system.switch_cpus1.commit.membars               1700                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1785694                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11145816                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       255170                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       361791                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25922167                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38505720                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  69299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10047255                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12371491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10047255                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.842281                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.842281                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.187253                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.187253                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66238531                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20281378                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19007358                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3400                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8462607                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3197448                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2609875                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214729                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1355223                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1257176                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          330398                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9529                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3314085                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17375193                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3197448                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1587574                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3765643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1118300                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        449600                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1613818                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        83500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8431147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.549102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.342440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4665504     55.34%     55.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          309441      3.67%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          459993      5.46%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          320443      3.80%     68.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          223996      2.66%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          218847      2.60%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          134439      1.59%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          283624      3.36%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1814860     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8431147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377833                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.053173                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3407624                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       473941                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3595476                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52461                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        901639                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       537392                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          203                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20813671                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        901639                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3600220                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51042                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       147379                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3451465                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       279397                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20187825                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        115854                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        95380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28320007                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93980642                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93980642                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17384236                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10935721                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3606                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1733                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           834197                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1852752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       945594                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11201                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       289977                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18803988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15005531                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30081                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6296154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19276161                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8431147                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.779773                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.917001                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2997913     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1688340     20.03%     55.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1228415     14.57%     70.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       812564      9.64%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       816617      9.69%     89.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       392575      4.66%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       349634      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        65190      0.77%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        79899      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8431147                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          81720     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16167     14.08%     85.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16941     14.75%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12550468     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189055      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1727      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1476860      9.84%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       787421      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15005531                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.773157                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             114828                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38587117                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25103645                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14586504                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15120359                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        46598                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       723007                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227191                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        901639                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27067                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4969                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18807451                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1852752                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       945594                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1733                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4120                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       130490                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116689                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       247179                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14726926                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1378670                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       278604                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2146707                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2091501                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            768037                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740235                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14592893                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14586504                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9449363                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26854024                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.723642                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351879                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10107754                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12459429                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6348042                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216290                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7529508                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.654747                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175968                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2865165     38.05%     38.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2163592     28.73%     66.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       818246     10.87%     77.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       456726      6.07%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       387865      5.15%     88.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173602      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       165594      2.20%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       113611      1.51%     94.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       385107      5.11%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7529508                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10107754                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12459429                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1848148                       # Number of memory references committed
system.switch_cpus2.commit.loads              1129745                       # Number of loads committed
system.switch_cpus2.commit.membars               1728                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1807768                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11216681                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257704                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       385107                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25951872                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38517159                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  31460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10107754                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12459429                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10107754                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.837239                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.837239                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.194402                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.194402                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66143007                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20293080                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19123207                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3456                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8462607                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3122426                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2542639                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209828                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1330756                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1228455                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320616                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9324                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3447601                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17054679                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3122426                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1549071                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3582932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1075106                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        495318                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1685476                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84605                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8387657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.504975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.304182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4804725     57.28%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192789      2.30%     59.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252920      3.02%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378489      4.51%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368492      4.39%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279732      3.34%     74.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165645      1.97%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248647      2.96%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1696218     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8387657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.368967                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.015298                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3562022                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       484218                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3452643                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27177                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        861596                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       526907                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20402607                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        861596                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3752210                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99226                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       110188                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3285265                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       279166                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19801926                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           77                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        119820                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88275                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27593874                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92217541                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92217541                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17108631                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10485243                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4147                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2336                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           793863                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1837127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       969553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19243                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       433176                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18397379                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14790998                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27531                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6010571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18317424                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          614                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8387657                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.763424                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.890757                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2866490     34.18%     34.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1861593     22.19%     56.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1234470     14.72%     71.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       804459      9.59%     80.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       753952      8.99%     89.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       406160      4.84%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       297087      3.54%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89610      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73836      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8387657                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72544     70.01%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14815     14.30%     84.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16255     15.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12314108     83.25%     83.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208816      1.41%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1670      0.01%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1461204      9.88%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       805200      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14790998                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747806                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             103614                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007005                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38100798                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24411992                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14375995                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14894612                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        49880                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       707922                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          229                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245802                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        861596                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57444                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9731                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18401338                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       126033                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1837127                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       969553                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2284                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7367                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246663                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14508609                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1375288                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       282389                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2164895                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2031839                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            789607                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.714437                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14379899                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14375995                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9236149                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25941041                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.698767                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356044                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10019619                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12315352                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6086012                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213069                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7526061                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.636361                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146238                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2866045     38.08%     38.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2185017     29.03%     67.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       796189     10.58%     77.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       458309      6.09%     83.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       385576      5.12%     88.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       207690      2.76%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       177464      2.36%     94.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80676      1.07%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       369095      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7526061                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10019619                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12315352                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1852956                       # Number of memory references committed
system.switch_cpus3.commit.loads              1129205                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1766495                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11100548                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251335                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       369095                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25558330                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37664779                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3139                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  74950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10019619                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12315352                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10019619                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.844604                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.844604                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.183987                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.183987                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65288408                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19864557                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18835607                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                           1265                       # number of replacements
system.l2.tagsinuse                      131071.930239                       # Cycle average of tags in use
system.l2.total_refs                          2408901                       # Total number of references to valid blocks.
system.l2.sampled_refs                         132337                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.202778                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         36952.963272                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.975316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    257.948489                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.977093                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    119.347389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.963211                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    110.038658                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.970537                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    150.826614                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             47.439489                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          26730.423738                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          24792.936724                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.inst             98.222161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          16960.273634                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.inst                     2                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          24795.623915                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.281929                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001968                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000107                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000114                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.000840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001151                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000362                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.203937                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.189155                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.inst             0.000749                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.129397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.inst             0.000015                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.189176                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9336                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3769                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3161                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4829                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   21096                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8558                       # number of Writeback hits
system.l2.Writeback_hits::total                  8558                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4829                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21096                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9336                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3769                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3161                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4829                       # number of overall hits
system.l2.overall_hits::total                   21096                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          487                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          234                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          213                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          278                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1264                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          487                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          234                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          213                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          279                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1265                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          487                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          234                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          213                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          279                       # number of overall misses
system.l2.overall_misses::total                  1265                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       442699                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     21834416                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       618988                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     11501644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       692962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      9931447                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       530646                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     12484167                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        58036969                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        84588                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         84588                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       442699                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     21834416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       618988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     11501644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       692962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      9931447                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       530646                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     12568755                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         58121557                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       442699                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     21834416                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       618988                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     11501644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       692962                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      9931447                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       530646                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     12568755                       # number of overall miss cycles
system.l2.overall_miss_latency::total        58121557                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9823                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4003                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3374                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5107                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               22360                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8558                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8558                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4003                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3374                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5108                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                22361                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4003                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3374                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5108                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               22361                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.049578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.058456                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.063130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.054435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.056530                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.049578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.058456                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.063130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.054620                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056572                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.049578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.058456                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.063130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.054620                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056572                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44834.529774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 49152.324786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46197.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46626.511737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 40818.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44907.075540                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45915.323576                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        84588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        84588                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44834.529774                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 49152.324786                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46197.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46626.511737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 40818.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45049.301075                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45945.894862                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44269.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44834.529774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44213.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 49152.324786                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46197.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46626.511737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 40818.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45049.301075                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45945.894862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1074                       # number of writebacks
system.l2.writebacks::total                      1074                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          487                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          234                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          213                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          278                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1264                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          487                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1265                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          487                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1265                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       384792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     19010880                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       537421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     10152774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       607354                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      8696556                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       456158                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10861622                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     50707557                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        79065                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        79065                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       384792                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     19010880                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       537421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     10152774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       607354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      8696556                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       456158                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10940687                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     50786622                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       384792                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     19010880                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       537421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     10152774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       607354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      8696556                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       456158                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10940687                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     50786622                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.049578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.058456                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.063130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.056530                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.049578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.058456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.063130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.054620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056572                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.049578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.058456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.063130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.054620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056572                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39036.714579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43387.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 40490.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40828.901408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 35089.076923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39070.582734                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40116.738133                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        79065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        79065                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39036.714579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 43387.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 40490.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40828.901408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 35089.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39213.931900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40147.527273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38479.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39036.714579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38387.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 43387.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 40490.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40828.901408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 35089.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39213.931900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40147.527273                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975300                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001571320                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821038.763636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975300                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1563659                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1563659                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1563659                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1563659                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1563659                       # number of overall hits
system.cpu0.icache.overall_hits::total        1563659                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531097                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531097                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531097                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531097                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531097                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531097                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1563670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1563670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1563670                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1563670                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1563670                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1563670                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48281.545455                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48281.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48281.545455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48281.545455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       452699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       452699                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       452699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       452699                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       452699                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       452699                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45269.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45269.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9823                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469084                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10079                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17310.158151                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.881827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.118173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167302                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167302                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1675                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1675                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943989                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943989                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943989                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943989                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37761                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37761                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37766                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37766                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37766                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37766                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    955808698                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    955808698                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       111421                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       111421                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    955920119                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    955920119                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    955920119                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    955920119                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205063                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1675                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981755                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981755                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981755                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981755                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031335                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031335                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019057                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019057                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019057                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019057                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25312.060009                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25312.060009                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22284.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22284.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25311.659138                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25311.659138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25311.659138                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25311.659138                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3685                       # number of writebacks
system.cpu0.dcache.writebacks::total             3685                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27938                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27938                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27943                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27943                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27943                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9823                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9823                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9823                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9823                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9823                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9823                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    124765594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    124765594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    124765594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    124765594                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    124765594                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    124765594                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004957                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004957                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004957                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004957                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12701.373715                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12701.373715                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12701.373715                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12701.373715                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12701.373715                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12701.373715                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.977065                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004510424                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2169568.950324                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.977065                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022399                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741950                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1550550                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1550550                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1550550                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1550550                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1550550                       # number of overall hits
system.cpu1.icache.overall_hits::total        1550550                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       811721                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       811721                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       811721                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       811721                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       811721                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1550567                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1550567                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1550567                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1550567                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1550567                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1550567                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47748.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47748.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47748.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       657757                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       657757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       657757                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 46982.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 46982.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4003                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153865780                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4259                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36127.208265                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.873464                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.126536                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862787                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137213                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1053261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1053261                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       709355                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        709355                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1700                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1700                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1700                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1700                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1762616                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1762616                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1762616                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1762616                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10489                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10489                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10489                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10489                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10489                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10489                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    279294993                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    279294993                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    279294993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    279294993                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    279294993                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    279294993                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1063750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1063750                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       709355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       709355                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1700                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1700                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1773105                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1773105                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1773105                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1773105                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009860                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009860                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005916                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005916                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005916                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005916                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26627.418534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26627.418534                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26627.418534                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26627.418534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26627.418534                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26627.418534                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1092                       # number of writebacks
system.cpu1.dcache.writebacks::total             1092                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6486                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6486                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6486                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4003                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4003                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4003                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4003                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4003                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     42155494                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     42155494                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     42155494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     42155494                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     42155494                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     42155494                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002258                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002258                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002258                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002258                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10530.975269                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10530.975269                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10530.975269                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10530.975269                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10530.975269                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10530.975269                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962386                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1007964365                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181741.049784                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962386                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740324                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1613800                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1613800                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1613800                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1613800                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1613800                       # number of overall hits
system.cpu2.icache.overall_hits::total        1613800                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       883611                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       883611                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       883611                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       883611                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       883611                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       883611                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1613818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1613818                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1613818                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1613818                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1613818                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1613818                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49089.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49089.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49089.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49089.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49089.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49089.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       731633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       731633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       731633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       731633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       731633                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       731633                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 45727.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 45727.062500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 45727.062500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 45727.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 45727.062500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 45727.062500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3374                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148909177                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3630                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41021.811846                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.385584                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.614416                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.837444                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.162556                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1050069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1050069                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       714948                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        714948                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1730                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1730                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1728                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1765017                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1765017                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1765017                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1765017                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6964                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6964                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6964                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6964                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6964                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6964                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    166111907                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    166111907                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    166111907                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    166111907                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    166111907                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    166111907                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1057033                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1057033                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       714948                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       714948                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1771981                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1771981                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1771981                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1771981                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006588                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006588                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003930                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003930                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003930                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003930                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 23852.944716                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 23852.944716                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 23852.944716                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 23852.944716                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 23852.944716                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 23852.944716                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1181                       # number of writebacks
system.cpu2.dcache.writebacks::total             1181                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3590                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3590                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3590                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3590                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3374                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3374                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3374                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3374                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3374                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     41450723                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     41450723                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     41450723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     41450723                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     41450723                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     41450723                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003192                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001904                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001904                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001904                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001904                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 12285.335803                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12285.335803                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12285.335803                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12285.335803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 12285.335803                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12285.335803                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970515                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004908881                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026025.969758                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970515                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1685460                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1685460                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1685460                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1685460                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1685460                       # number of overall hits
system.cpu3.icache.overall_hits::total        1685460                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       692979                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       692979                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       692979                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       692979                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       692979                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       692979                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1685476                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1685476                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1685476                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1685476                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1685476                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1685476                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 43311.187500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43311.187500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 43311.187500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43311.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 43311.187500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43311.187500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       545462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       545462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       545462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       545462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       545462                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       545462                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41958.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41958.615385                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41958.615385                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5108                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158239802                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5364                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29500.335943                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.157680                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.842320                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883428                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116572                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1047187                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1047187                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720038                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720038                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1767225                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1767225                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1767225                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1767225                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12887                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12887                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          270                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13157                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13157                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13157                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13157                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    325088666                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    325088666                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     15481967                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15481967                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    340570633                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    340570633                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    340570633                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    340570633                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1060074                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060074                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720308                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720308                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1780382                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1780382                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1780382                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1780382                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012157                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012157                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000375                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000375                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007390                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007390                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007390                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007390                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 25226.093427                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25226.093427                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 57340.618519                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 57340.618519                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 25885.128297                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25885.128297                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25885.128297                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25885.128297                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        75897                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37948.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2600                       # number of writebacks
system.cpu3.dcache.writebacks::total             2600                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7780                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7780                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          269                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8049                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8049                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8049                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8049                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5107                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5107                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5108                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5108                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5108                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5108                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     58697789                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58697789                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        85588                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        85588                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     58783377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     58783377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     58783377                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     58783377                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004818                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004818                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002869                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002869                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 11493.594870                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11493.594870                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        85588                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        85588                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 11508.100431                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11508.100431                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 11508.100431                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11508.100431                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
