==27578== Cachegrind, a cache and branch-prediction profiler
==27578== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27578== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27578== Command: ./mser .
==27578== 
--27578-- warning: L3 cache found, using its data for the LL simulation.
--27578-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27578-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27578== 
==27578== Process terminating with default action of signal 15 (SIGTERM)
==27578==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27578==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27578== 
==27578== I   refs:      2,062,481,016
==27578== I1  misses:            1,206
==27578== LLi misses:            1,202
==27578== I1  miss rate:          0.00%
==27578== LLi miss rate:          0.00%
==27578== 
==27578== D   refs:        842,026,724  (569,756,938 rd   + 272,269,786 wr)
==27578== D1  misses:        4,228,199  (  2,950,491 rd   +   1,277,708 wr)
==27578== LLd misses:        1,235,478  (    154,000 rd   +   1,081,478 wr)
==27578== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27578== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27578== 
==27578== LL refs:           4,229,405  (  2,951,697 rd   +   1,277,708 wr)
==27578== LL misses:         1,236,680  (    155,202 rd   +   1,081,478 wr)
==27578== LL miss rate:            0.0% (        0.0%     +         0.4%  )
