<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lane_seg_hls/lane_seg_support.cpp:36:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 150528 has been inferred" BundleName="gmem_in" VarName="input" LoopLoc="lane_seg_hls/lane_seg_support.cpp:36:22" LoopName="VITIS_LOOP_36_1" ParentFunc="encoder0_c1(float (*) [224][3], half (*) [112][32], half (*) [3][3][32], half*)" Length="150528" Direction="read" AccessID="input2seq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:39:43" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="lane_seg_hls/lane_seg_support.cpp:161:23" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 200704 has been inferred" BundleName="gmem_out" VarName="output" LoopLoc="lane_seg_hls/lane_seg_support.cpp:161:23" LoopName="VITIS_LOOP_161_6" ParentFunc="enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)" Length="200704" Direction="write" AccessID="output21seq" OrigID="islist for.body113.store.347 for.body113.store.611 for.body113.store.875 for.body113.store.1139 for.body113.store.1403 for.body113.store.1667 for.body113.store.1931 for.body113.store.2195 for.body113.store.2459 for.body113.store.2723 for.body113.store.2987 for.body113.store.3251 for.body113.store.3515 for.body113.store.3779 for.body113.store.4043 for.body113.store.4307" OrigAccess-DebugLoc="isList lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36 lane_seg_hls/lane_seg_support.cpp:181:36" OrigDirection="islist write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lane_seg_hls/lane_seg_support.cpp:38:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_in" VarName="input" LoopLoc="lane_seg_hls/lane_seg_support.cpp:38:30" LoopName="VITIS_LOOP_38_3" ParentFunc="encoder0_c1(float (*) [224][3], half (*) [112][32], half (*) [3][3][32], half*)" OrigID="input2seq" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:36:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="lane_seg_hls/lane_seg_support.cpp:162:27" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type half size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem_out" VarName="output" LoopLoc="lane_seg_hls/lane_seg_support.cpp:162:27" LoopName="VITIS_LOOP_162_7" ParentFunc="enc1_ir0(half (*) [112][32], half (*) [112][16], half (*) [3][1][32], half*, half (*) [1][32][16], half*)" OrigID="output21seq" OrigAccess-DebugLoc="lane_seg_hls/lane_seg_support.cpp:161:23" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lane_seg_hls/lane_seg_support.cpp:36:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 150528 and bit width 32 in loop 'VITIS_LOOP_36_1' has been inferred on bundle 'gmem_in'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_in" LoopLoc="lane_seg_hls/lane_seg_support.cpp:36:22" LoopName="VITIS_LOOP_36_1" Length="150528" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="lane_seg_hls/lane_seg_support.cpp:161:23" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 200704 and bit width 16 in loop 'VITIS_LOOP_161_6' has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem_out" LoopLoc="lane_seg_hls/lane_seg_support.cpp:161:23" LoopName="VITIS_LOOP_161_6" Length="200704" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

