
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.113712                       # Number of seconds simulated
sim_ticks                                1113712449500                       # Number of ticks simulated
final_tick                               1113712449500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 869670                       # Simulator instruction rate (inst/s)
host_op_rate                                  1411358                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1925230463                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665032                       # Number of bytes of host memory used
host_seconds                                   578.48                       # Real time elapsed on the host
sim_insts                                   503088760                       # Number of instructions simulated
sim_ops                                     816446101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        19009408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19032128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     17565824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17565824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           297022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              297377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        274466                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             274466                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           17068506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              17088907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        15772315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15772315                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        15772315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          17068506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32861222                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   238245989                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    64374659                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5921                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           999                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   673335193                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       2227424899                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   503088760                       # Number of instructions committed
system.cpu.committedOps                     816446101                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             811629982                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     9452832                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     46565887                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    811629982                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          1822855591                       # number of times the integer registers were read
system.cpu.num_int_register_writes          704741291                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            297557760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           279904578                       # number of times the CC registers were written
system.cpu.num_mem_refs                     302620643                       # number of memory refs
system.cpu.num_load_insts                   238245985                       # Number of load instructions
system.cpu.num_store_insts                   64374658                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2227424899                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          60772143                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1362109      0.17%      0.17% # Class of executed instruction
system.cpu.op_class::IntAlu                 504014339     61.73%     61.90% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     61.90% # Class of executed instruction
system.cpu.op_class::IntDiv                   8448046      1.03%     62.93% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.93% # Class of executed instruction
system.cpu.op_class::MemRead                238245917     29.18%     92.12% # Class of executed instruction
system.cpu.op_class::MemWrite                64374231      7.88%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  816446101                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.828296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           302620648                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682610                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            443.328765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            768500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.828296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         605923906                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        605923906                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    237629890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       237629890                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     64105015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       64105015                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     301734905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301734905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    301734905                       # number of overall hits
system.cpu.dcache.overall_hits::total       301734905                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       616099                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        616099                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       269644                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       269644                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       885743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         885743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       885743                       # number of overall misses
system.cpu.dcache.overall_misses::total        885743                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 115034946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 115034946000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  23543413500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23543413500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 138578359500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 138578359500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 138578359500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 138578359500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    238245989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     64374659                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    302620648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    302620648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    302620648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    302620648                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002586                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004189                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002927                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002927                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002927                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002927                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 186715.034434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 186715.034434                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 87312.951521                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87312.951521                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 156454.365996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 156454.365996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 156454.365996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 156454.365996                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       657503                       # number of writebacks
system.cpu.dcache.writebacks::total            657503                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       616099                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       269644                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       269644                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       885743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       885743                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       885743                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       885743                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 114418847000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 114418847000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23273769500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23273769500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 137692616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 137692616500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 137692616500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 137692616500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002927                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 185715.034434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 185715.034434                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 86312.951521                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86312.951521                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 155454.365996                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 155454.365996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 155454.365996                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 155454.365996                       # average overall mshr miss latency
system.cpu.dcache.replacements                 682098                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.489944                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           673335193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               355                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1896718.853521                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            448500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.489944                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.549785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.549785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1346670741                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1346670741                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    673334838                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       673334838                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     673334838                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        673334838                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    673334838                       # number of overall hits
system.cpu.icache.overall_hits::total       673334838                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          355                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           355                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          355                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            355                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          355                       # number of overall misses
system.cpu.icache.overall_misses::total           355                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     64351000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     64351000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     64351000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     64351000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     64351000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     64351000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    673335193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    673335193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    673335193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    673335193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    673335193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    673335193                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 181270.422535                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 181270.422535                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 181270.422535                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 181270.422535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 181270.422535                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 181270.422535                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          355                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          355                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          355                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          355                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          355                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     63996000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63996000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     63996000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63996000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     63996000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63996000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 180270.422535                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 180270.422535                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 180270.422535                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 180270.422535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 180270.422535                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 180270.422535                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.683971                       # Cycle average of tags in use
system.l2.tags.total_refs                     1568240                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518839                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.022595                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    438000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.013874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.903843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2043.766255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.997933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998869                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1523                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13064759                       # Number of tag accesses
system.l2.tags.data_accesses                 13064759                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       657503                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657503                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data            203133                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               203133                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3075                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data         161154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            161154                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                164229                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164229                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               164229                       # number of overall hits
system.l2.overall_hits::total                  164229                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            63436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               63436                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              355                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       454945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          454945                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              518381                       # number of demand (read+write) misses
system.l2.demand_misses::total                 518736                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                355                       # number of overall misses
system.l2.overall_misses::cpu.data             518381                       # number of overall misses
system.l2.overall_misses::total                518736                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20704119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20704119500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     63460500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63460500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 111802581500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 111802581500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      63460500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  132506701000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     132570161500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     63460500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 132506701000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    132570161500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       657503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657503                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data        203133                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           203133                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             66511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        616099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            682610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682965                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           682610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682965                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953767                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.738428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.738428                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759410                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.759535                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759410                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.759535                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 326378.073964                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 326378.073964                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 178761.971831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 178761.971831                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 245749.665344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 245749.665344                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 178761.971831                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 255616.430772                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 255563.834976                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 178761.971831                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 255616.430772                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 255563.834976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               509029                       # number of writebacks
system.l2.writebacks::total                    509029                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        63436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          63436                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          355                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       454945                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       454945                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         518381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            518736                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        518381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           518736                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  20069759500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20069759500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     59910500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59910500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 107253131500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107253131500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     59910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 127322891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 127382801500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     59910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 127322891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 127382801500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.738428                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.738428                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.759535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.759535                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 316378.073964                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 316378.073964                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 168761.971831                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 168761.971831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 235749.665344                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 235749.665344                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 168761.971831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 245616.430772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 245563.834976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 168761.971831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 245616.430772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 245563.834976                       # average overall mshr miss latency
system.l2.replacements                         516791                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 16158.981589                       # Cycle average of tags in use
system.l3.tags.total_refs                     1034814                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    331906                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      3.117792                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      346.795982                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          6.429355                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      15805.756251                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.021167                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000392                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.964707                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.986266                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16318                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   2402208                       # Number of tag accesses
system.l3.tags.data_accesses                  2402208                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       509029                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           509029                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                683                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   683                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data         220676                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            220676                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                221359                       # number of demand (read+write) hits
system.l3.demand_hits::total                   221359                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data               221359                       # number of overall hits
system.l3.overall_hits::total                  221359                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            62753                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               62753                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          355                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data       234269                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total          234624                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 355                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data              297022                       # number of demand (read+write) misses
system.l3.demand_misses::total                 297377                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                355                       # number of overall misses
system.l3.overall_misses::cpu.data             297022                       # number of overall misses
system.l3.overall_misses::total                297377                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data  19390021500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   19390021500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     56183000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  98062689000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  98118872000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      56183000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  117452710500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     117508893500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     56183000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 117452710500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    117508893500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       509029                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       509029                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             63436                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          355                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data       454945                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        455300                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               355                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data            518381                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               518736                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              355                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data           518381                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              518736                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.989233                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.989233                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.514939                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.515317                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.572980                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.573272                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.572980                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.573272                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 308989.554284                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 308989.554284                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 158261.971831                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 418590.120759                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 418196.228860                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 158261.971831                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 395434.380282                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 395151.250769                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 158261.971831                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 395434.380282                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 395151.250769                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks               274466                       # number of writebacks
system.l3.writebacks::total                    274466                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          337                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           337                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        62753                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          62753                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data       234269                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total       234624                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            355                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data         297022                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            297377                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           355                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data        297022                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           297377                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data  18134961500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  18134961500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     49083000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  93377309000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  93426392000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     49083000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 111512270500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 111561353500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     49083000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 111512270500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 111561353500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.989233                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.989233                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.514939                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.515317                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.572980                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.573272                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.572980                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.573272                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 288989.554284                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 288989.554284                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 138261.971831                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 398590.120759                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 398196.228860                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 138261.971831                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 375434.380282                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 375151.250769                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 138261.971831                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 375434.380282                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 375151.250769                       # average overall mshr miss latency
system.l3.replacements                         315522                       # number of replacements
system.membus.snoop_filter.tot_requests        593631                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       296254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             234624                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       274466                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6240                       # Transaction distribution
system.membus.trans_dist::ReadExReq             62753                       # Transaction distribution
system.membus.trans_dist::ReadExResp            62753                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        234624                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       875460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       875460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 875460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     36597952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     36597952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36597952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            297377                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  297377    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              297377                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1691495000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1486885000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1568240                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       885275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          11102                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        11102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1113712449500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            616454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1440998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           73413                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          203133                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         203133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           66511                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           355                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       616099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2453584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2454338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85767232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85792768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          832313                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50143680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1718411                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006461                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080118                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1707309     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11102      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1718411                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1441667000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            532500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1125481500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
