<html><head><title>Icestorm: STRB (post-index) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STRB (post-index)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  strb w0, [x6], #8</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>1276</td><td>2059</td><td>1041</td><td>1018</td><td>1040</td><td>1000</td><td>4641</td><td>17677</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1081</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17551</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1110</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17587</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1080</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>18181</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1082</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17569</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17569</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1077</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>18217</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1077</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4637</td><td>17713</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1078</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17533</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1085</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4641</td><td>17659</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 2->2</h2><div style="margin-left: 40px"><p>Code:</p><pre>  strb w0, [x6], #8</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0125</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10209</td><td>11555</td><td>20400</td><td>10310</td><td>10090</td><td>10310</td><td>10003</td><td>72251</td><td>171057</td><td>20109</td><td>200</td><td>10010</td><td>200</td><td>20020</td><td>10005</td><td>10000</td><td>100</td></tr><tr><td>10205</td><td>10198</td><td>20155</td><td>10137</td><td>10018</td><td>10140</td><td>10002</td><td>43546</td><td>171835</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10127</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43618</td><td>171403</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10003</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10186</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10003</td><td>47737</td><td>172022</td><td>20109</td><td>200</td><td>10010</td><td>200</td><td>20020</td><td>10005</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10156</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43589</td><td>171925</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10125</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43651</td><td>171493</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10125</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43651</td><td>171493</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10125</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43651</td><td>171493</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10125</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43651</td><td>171493</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr><tr><td>10204</td><td>10125</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43651</td><td>171493</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>10004</td><td>10000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.0111</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10029</td><td>11408</td><td>20304</td><td>10214</td><td>10090</td><td>10214</td><td>10002</td><td>43005</td><td>171241</td><td>20016</td><td>20</td><td>10008</td><td>20</td><td>20020</td><td>10005</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10119</td><td>20015</td><td>10015</td><td>10000</td><td>10016</td><td>10000</td><td>42990</td><td>171307</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10118</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42992</td><td>171523</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10116</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42991</td><td>171253</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10106</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42967</td><td>171181</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10116</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42989</td><td>171487</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10111</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42991</td><td>171271</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10108</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42993</td><td>171181</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10140</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42973</td><td>171739</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>10130</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>42992</td><td>171883</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  strb w0, [x6], #8
  strb w0, [x7], #8
  strb w0, [x8], #8
  strb w0, [x9], #8
  strb w0, [x10], #8
  strb w0, [x11], #8
  strb w0, [x12], #8
  strb w0, [x13], #8</pre><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0007</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80209</td><td>80922</td><td>160401</td><td>80311</td><td>80090</td><td>80311</td><td>80003</td><td>240318</td><td>1360063</td><td>160109</td><td>200</td><td>80010</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80056</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360707</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160340</td><td>0</td><td>80166</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80053</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360157</td><td>160106</td><td>200</td><td>80008</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80441</td><td>160337</td><td>80265</td><td>80072</td><td>80264</td><td>80035</td><td>240419</td><td>1360825</td><td>160175</td><td>200</td><td>80048</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80029</td><td>80995</td><td>160305</td><td>80215</td><td>80090</td><td>80214</td><td>80002</td><td>240042</td><td>1360319</td><td>160016</td><td>20</td><td>80008</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80025</td><td>80103</td><td>160065</td><td>80048</td><td>80017</td><td>80052</td><td>80000</td><td>240030</td><td>1359996</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160096</td><td>80037</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80048</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80035</td><td>240149</td><td>1360665</td><td>160085</td><td>20</td><td>80048</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80025</td><td>80108</td><td>160064</td><td>80047</td><td>80017</td><td>80050</td><td>80000</td><td>240030</td><td>1360045</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>