--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilix\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Top_Level.twx Top_Level.ncd -o Top_Level.twr Top_Level.pcf
-ucf Constraint.ucf

Design file:              Top_Level.ncd
Physical constraint file: Top_Level.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.461ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_96/Q_15 (SLICE_X21Y17.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     79.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_0 (FF)
  Destination:          XLXI_96/Q_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.407ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_0 to XLXI_96/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.XQ      Tcko                  0.495   XLXI_96/Q<0>
                                                       XLXI_96/Q_0
    SLICE_X21Y10.F2      net (fanout=2)        0.402   XLXI_96/Q<0>
    SLICE_X21Y10.COUT    Topcyf                1.026   XLXI_96/Q<0>
                                                       XLXI_96/Mcount_Q_lut<0>_INV_0
                                                       XLXI_96/Mcount_Q_cy<0>
                                                       XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.COUT    Tbyp                  0.130   XLXI_96/Q<2>
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.COUT    Tbyp                  0.130   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CLK     Tcinck                0.704   XLXI_96/Q<14>
                                                       XLXI_96/Mcount_Q_cy<14>
                                                       XLXI_96/Mcount_Q_xor<15>
                                                       XLXI_96/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (3.005ns logic, 0.402ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_1 (FF)
  Destination:          XLXI_96/Q_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.395ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_1 to XLXI_96/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.YQ      Tcko                  0.524   XLXI_96/Q<0>
                                                       XLXI_96/Q_1
    SLICE_X21Y10.G3      net (fanout=2)        0.378   XLXI_96/Q<1>
    SLICE_X21Y10.COUT    Topcyg                1.009   XLXI_96/Q<0>
                                                       XLXI_96/Q<1>_rt
                                                       XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.COUT    Tbyp                  0.130   XLXI_96/Q<2>
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.COUT    Tbyp                  0.130   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CLK     Tcinck                0.704   XLXI_96/Q<14>
                                                       XLXI_96/Mcount_Q_cy<14>
                                                       XLXI_96/Mcount_Q_xor<15>
                                                       XLXI_96/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (3.017ns logic, 0.378ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     79.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_2 (FF)
  Destination:          XLXI_96/Q_15 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.301ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_2 to XLXI_96/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.XQ      Tcko                  0.495   XLXI_96/Q<2>
                                                       XLXI_96/Q_2
    SLICE_X21Y11.F1      net (fanout=2)        0.426   XLXI_96/Q<2>
    SLICE_X21Y11.COUT    Topcyf                1.026   XLXI_96/Q<2>
                                                       XLXI_96/Q<2>_rt
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.COUT    Tbyp                  0.130   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CLK     Tcinck                0.704   XLXI_96/Q<14>
                                                       XLXI_96/Mcount_Q_cy<14>
                                                       XLXI_96/Mcount_Q_xor<15>
                                                       XLXI_96/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (2.875ns logic, 0.426ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_96/Q_13 (SLICE_X21Y16.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_0 (FF)
  Destination:          XLXI_96/Q_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.277ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_0 to XLXI_96/Q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.XQ      Tcko                  0.495   XLXI_96/Q<0>
                                                       XLXI_96/Q_0
    SLICE_X21Y10.F2      net (fanout=2)        0.402   XLXI_96/Q<0>
    SLICE_X21Y10.COUT    Topcyf                1.026   XLXI_96/Q<0>
                                                       XLXI_96/Mcount_Q_lut<0>_INV_0
                                                       XLXI_96/Mcount_Q_cy<0>
                                                       XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.COUT    Tbyp                  0.130   XLXI_96/Q<2>
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CLK     Tcinck                0.704   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_xor<13>
                                                       XLXI_96/Q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (2.875ns logic, 0.402ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_1 (FF)
  Destination:          XLXI_96/Q_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_1 to XLXI_96/Q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.YQ      Tcko                  0.524   XLXI_96/Q<0>
                                                       XLXI_96/Q_1
    SLICE_X21Y10.G3      net (fanout=2)        0.378   XLXI_96/Q<1>
    SLICE_X21Y10.COUT    Topcyg                1.009   XLXI_96/Q<0>
                                                       XLXI_96/Q<1>_rt
                                                       XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.COUT    Tbyp                  0.130   XLXI_96/Q<2>
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CLK     Tcinck                0.704   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_xor<13>
                                                       XLXI_96/Q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.265ns (2.887ns logic, 0.378ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_2 (FF)
  Destination:          XLXI_96/Q_13 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.171ns (Levels of Logic = 6)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_2 to XLXI_96/Q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.XQ      Tcko                  0.495   XLXI_96/Q<2>
                                                       XLXI_96/Q_2
    SLICE_X21Y11.F1      net (fanout=2)        0.426   XLXI_96/Q<2>
    SLICE_X21Y11.COUT    Topcyf                1.026   XLXI_96/Q<2>
                                                       XLXI_96/Q<2>_rt
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CLK     Tcinck                0.704   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_xor<13>
                                                       XLXI_96/Q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (2.745ns logic, 0.426ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_96/Q_14 (SLICE_X21Y17.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     80.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_0 (FF)
  Destination:          XLXI_96/Q_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.232ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_0 to XLXI_96/Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.XQ      Tcko                  0.495   XLXI_96/Q<0>
                                                       XLXI_96/Q_0
    SLICE_X21Y10.F2      net (fanout=2)        0.402   XLXI_96/Q<0>
    SLICE_X21Y10.COUT    Topcyf                1.026   XLXI_96/Q<0>
                                                       XLXI_96/Mcount_Q_lut<0>_INV_0
                                                       XLXI_96/Mcount_Q_cy<0>
                                                       XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.COUT    Tbyp                  0.130   XLXI_96/Q<2>
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.COUT    Tbyp                  0.130   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CLK     Tcinck                0.529   XLXI_96/Q<14>
                                                       XLXI_96/Mcount_Q_xor<14>
                                                       XLXI_96/Q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (2.830ns logic, 0.402ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_1 (FF)
  Destination:          XLXI_96/Q_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.220ns (Levels of Logic = 8)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_1 to XLXI_96/Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.YQ      Tcko                  0.524   XLXI_96/Q<0>
                                                       XLXI_96/Q_1
    SLICE_X21Y10.G3      net (fanout=2)        0.378   XLXI_96/Q<1>
    SLICE_X21Y10.COUT    Topcyg                1.009   XLXI_96/Q<0>
                                                       XLXI_96/Q<1>_rt
                                                       XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<1>
    SLICE_X21Y11.COUT    Tbyp                  0.130   XLXI_96/Q<2>
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.COUT    Tbyp                  0.130   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CLK     Tcinck                0.529   XLXI_96/Q<14>
                                                       XLXI_96/Mcount_Q_xor<14>
                                                       XLXI_96/Q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (2.842ns logic, 0.378ns route)
                                                       (88.3% logic, 11.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     80.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_96/Q_2 (FF)
  Destination:          XLXI_96/Q_14 (FF)
  Requirement:          83.333ns
  Data Path Delay:      3.126ns (Levels of Logic = 7)
  Clock Path Skew:      -0.054ns (0.226 - 0.280)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_96/Q_2 to XLXI_96/Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y11.XQ      Tcko                  0.495   XLXI_96/Q<2>
                                                       XLXI_96/Q_2
    SLICE_X21Y11.F1      net (fanout=2)        0.426   XLXI_96/Q<2>
    SLICE_X21Y11.COUT    Topcyf                1.026   XLXI_96/Q<2>
                                                       XLXI_96/Q<2>_rt
                                                       XLXI_96/Mcount_Q_cy<2>
                                                       XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<3>
    SLICE_X21Y12.COUT    Tbyp                  0.130   XLXI_96/Q<4>
                                                       XLXI_96/Mcount_Q_cy<4>
                                                       XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<5>
    SLICE_X21Y13.COUT    Tbyp                  0.130   XLXI_96/Q<6>
                                                       XLXI_96/Mcount_Q_cy<6>
                                                       XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<7>
    SLICE_X21Y14.COUT    Tbyp                  0.130   XLXI_96/Q<8>
                                                       XLXI_96/Mcount_Q_cy<8>
                                                       XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<9>
    SLICE_X21Y15.COUT    Tbyp                  0.130   XLXI_96/Q<10>
                                                       XLXI_96/Mcount_Q_cy<10>
                                                       XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<11>
    SLICE_X21Y16.COUT    Tbyp                  0.130   XLXI_96/Q<12>
                                                       XLXI_96/Mcount_Q_cy<12>
                                                       XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CIN     net (fanout=1)        0.000   XLXI_96/Mcount_Q_cy<13>
    SLICE_X21Y17.CLK     Tcinck                0.529   XLXI_96/Q<14>
                                                       XLXI_96/Mcount_Q_xor<14>
                                                       XLXI_96/Q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (2.700ns logic, 0.426ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_96/Q_6 (SLICE_X21Y13.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_96/Q_6 (FF)
  Destination:          XLXI_96/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.356ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_96/Q_6 to XLXI_96/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y13.XQ      Tcko                  0.396   XLXI_96/Q<6>
                                                       XLXI_96/Q_6
    SLICE_X21Y13.F4      net (fanout=2)        0.258   XLXI_96/Q<6>
    SLICE_X21Y13.CLK     Tckf        (-Th)    -0.702   XLXI_96/Q<6>
                                                       XLXI_96/Q<6>_rt
                                                       XLXI_96/Mcount_Q_xor<6>
                                                       XLXI_96/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      1.356ns (1.098ns logic, 0.258ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_96/Q_0 (SLICE_X21Y10.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_96/Q_0 (FF)
  Destination:          XLXI_96/Q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_96/Q_0 to XLXI_96/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y10.XQ      Tcko                  0.396   XLXI_96/Q<0>
                                                       XLXI_96/Q_0
    SLICE_X21Y10.F2      net (fanout=2)        0.322   XLXI_96/Q<0>
    SLICE_X21Y10.CLK     Tckf        (-Th)    -0.702   XLXI_96/Q<0>
                                                       XLXI_96/Mcount_Q_lut<0>_INV_0
                                                       XLXI_96/Mcount_Q_xor<0>
                                                       XLXI_96/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (1.098ns logic, 0.322ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_96/Q_14 (SLICE_X21Y17.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_96/Q_14 (FF)
  Destination:          XLXI_96/Q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_96/Q_14 to XLXI_96/Q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y17.XQ      Tcko                  0.396   XLXI_96/Q<14>
                                                       XLXI_96/Q_14
    SLICE_X21Y17.F2      net (fanout=2)        0.336   XLXI_96/Q<14>
    SLICE_X21Y17.CLK     Tckf        (-Th)    -0.702   XLXI_96/Q<14>
                                                       XLXI_96/Q<14>_rt
                                                       XLXI_96/Mcount_Q_xor<14>
                                                       XLXI_96/Q_14
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (1.098ns logic, 0.336ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: XLXI_96/Q<0>/CLK
  Logical resource: XLXI_96/Q_0/CK
  Location pin: SLICE_X21Y10.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: XLXI_96/Q<0>/CLK
  Logical resource: XLXI_96/Q_0/CK
  Location pin: SLICE_X21Y10.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 82.085ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: XLXI_96/Q<0>/CLK
  Logical resource: XLXI_96/Q_1/CK
  Location pin: SLICE_X21Y10.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.461|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 136 paths, 0 nets, and 32 connections

Design statistics:
   Minimum period:   3.461ns{1}   (Maximum frequency: 288.934MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 05 14:38:16 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4505 MB



