

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Sat Dec 28 18:44:04 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        6.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4713|  37641|  4713|  37641|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |          |    Latency   | Iteration|  Initiation Interval  |     Trip     |          |
        | Loop Name|  min |  max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +----------+------+-------+----------+-----------+-----------+--------------+----------+
        |- Loop 1  |  4710|  37638|        10|          3|          1| 1568 ~ 12544 |    yes   |
        +----------+------+-------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      0|       0|    378|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    146|    -|
|Register         |        0|      -|     381|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     381|    556|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------------------------+---------------------------------------+--------------+
    |                  Instance                  |                 Module                |  Expression  |
    +--------------------------------------------+---------------------------------------+--------------+
    |network_mac_muladd_8ns_5ns_4ns_12_1_1_U113  |network_mac_muladd_8ns_5ns_4ns_12_1_1  | i0 + i1 * i2 |
    |network_mac_muladd_9ns_6ns_5ns_14_1_1_U114  |network_mac_muladd_9ns_6ns_5ns_14_1_1  | i0 + i1 * i2 |
    |network_mul_mul_10ns_5ns_15_1_1_U112        |network_mul_mul_10ns_5ns_15_1_1        |    i0 * i1   |
    +--------------------------------------------+---------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln21_1_fu_326_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln21_2_fu_279_p2     |     *    |      0|  0|  17|           5|           5|
    |mul_ln21_3_fu_284_p2     |     *    |      0|  0|  26|           5|           6|
    |mul_ln21_fu_229_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln6_fu_189_p2        |     *    |      0|  0|  17|           5|           5|
    |add_ln14_fu_294_p2       |     +    |      0|  0|  21|          15|           1|
    |add_ln15_1_fu_250_p2     |     +    |      0|  0|  14|          10|           1|
    |out_d_fu_239_p2          |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_311_p2          |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_424_p2          |     +    |      0|  0|  15|           5|           1|
    |tmp2_fu_394_p2           |     +    |      0|  0|  15|           9|           9|
    |tmp2_mid1_fu_418_p2      |     +    |      0|  0|  15|           9|           9|
    |tmp_fu_334_p2            |     +    |      0|  0|  15|           8|           8|
    |tmp_mid1_fu_369_p2       |     +    |      0|  0|  15|           8|           8|
    |icmp_ln14_fu_234_p2      |   icmp   |      0|  0|  13|          15|          15|
    |icmp_ln15_fu_245_p2      |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln17_1_fu_289_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln17_fu_220_p2      |   icmp   |      0|  0|  11|           5|           1|
    |or_ln21_fu_344_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln14_fu_305_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln15_1_fu_316_p3  |  select  |      0|  0|  10|           1|           1|
    |select_ln15_fu_375_p3    |  select  |      0|  0|   5|           1|           5|
    |select_ln21_1_fu_339_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln21_2_fu_399_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln21_3_fu_404_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln21_4_fu_429_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln21_5_fu_300_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln21_6_fu_348_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln21_7_fu_412_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln21_8_fu_437_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln21_fu_266_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 378|         148|         165|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten31_phi_fu_118_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_142_p4    |   9|          2|   10|         20|
    |ap_phi_mux_out_d_0_phi_fu_130_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_h_0_phi_fu_153_p4           |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_165_p4           |   9|          2|    5|         10|
    |indvar_flatten31_reg_114                   |   9|          2|   15|         30|
    |indvar_flatten_reg_138                     |   9|          2|   10|         20|
    |out_d_0_reg_126                            |   9|          2|    5|         10|
    |out_h_0_reg_149                            |   9|          2|    5|         10|
    |out_w_0_reg_161                            |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 146|         31|   83|        171|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln14_reg_597                  |  15|   0|   15|          0|
    |add_ln15_1_reg_564                |  10|   0|   10|          0|
    |add_ln21_1_reg_694                |  14|   0|   14|          0|
    |add_ln21_reg_684                  |  12|   0|   12|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |empty_11_reg_519                  |   5|   0|   12|          7|
    |empty_reg_490                     |   5|   0|    5|          0|
    |icmp_ln14_reg_540                 |   1|   0|    1|          0|
    |icmp_ln15_reg_551                 |   1|   0|    1|          0|
    |icmp_ln15_reg_551_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln17_1_reg_592               |   1|   0|    1|          0|
    |icmp_ln17_reg_529                 |   1|   0|    1|          0|
    |indvar_flatten31_reg_114          |  15|   0|   15|          0|
    |indvar_flatten_reg_138            |  10|   0|   10|          0|
    |input_load_reg_699                |  16|   0|   16|          0|
    |lshr_ln21_1_reg_654               |   4|   0|    4|          0|
    |lshr_ln_reg_569                   |   4|   0|    4|          0|
    |mul_ln21_1_reg_627                |   9|   0|    9|          0|
    |mul_ln21_2_reg_580                |   8|   0|    8|          0|
    |mul_ln21_3_reg_586                |   9|   0|    9|          0|
    |mul_ln21_3_reg_586_pp0_iter1_reg  |   9|   0|    9|          0|
    |mul_ln21_reg_534                  |   8|   0|    8|          0|
    |mul_ln6_1_reg_524                 |  15|   0|   15|          0|
    |mul_ln6_reg_496                   |  10|   0|   10|          0|
    |out_d_0_reg_126                   |   5|   0|    5|          0|
    |out_d_reg_544                     |   5|   0|    5|          0|
    |out_h_0_reg_149                   |   5|   0|    5|          0|
    |out_h_reg_615                     |   5|   0|    5|          0|
    |out_w_0_reg_161                   |   5|   0|    5|          0|
    |select_ln14_reg_610               |   5|   0|    5|          0|
    |select_ln15_1_reg_622             |  10|   0|   10|          0|
    |select_ln15_reg_649               |   5|   0|    5|          0|
    |select_ln21_5_reg_602             |   1|   0|    1|          0|
    |select_ln21_6_reg_638             |   5|   0|    5|          0|
    |select_ln21_7_reg_664             |   8|   0|    8|          0|
    |select_ln21_8_reg_679             |   9|   0|    9|          0|
    |select_ln21_reg_574               |   5|   0|    5|          0|
    |tmp2_mid1_reg_669                 |   9|   0|    9|          0|
    |tmp2_reg_659                      |   9|   0|    9|          0|
    |tmp_mid1_reg_644                  |   8|   0|    8|          0|
    |tmp_reg_633                       |   8|   0|    8|          0|
    |zext_ln21_1_reg_508               |   6|   0|    9|          3|
    |zext_ln21_3_cast_reg_514          |   6|   0|   14|          8|
    |zext_ln21_reg_502                 |   5|   0|    8|          3|
    |icmp_ln14_reg_540                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 381|  32|  339|         21|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | up_sampling2d_fix16 | return value |
|input_height       |  in |    5|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    5|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    6|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    6|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

