Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab4/LampCtrl_HDL/LampCtrl_sim_isim_beh.exe -prj /root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab4/LampCtrl_HDL/LampCtrl_sim_beh.prj work.LampCtrl_sim work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "/root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab4/LampCtrl_HDL/LampCtrl.v" into library work
Analyzing Verilog file "/root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab4/LampCtrl_HDL/LampCtrl_sim.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab4/LampCtrl_HDL/LampCtrl_sim.v" Line 36: Port LED is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 82696 KB
Fuse CPU Usage: 790 ms
Compiling module LampCtrl
Compiling module LampCtrl_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /root/Xilinx_ISE_DS_Lin_14.7_1015_1/Lab/Lab4/LampCtrl_HDL/LampCtrl_sim_isim_beh.exe
Fuse Memory Usage: 1691480 KB
Fuse CPU Usage: 800 ms
GCC CPU Usage: 390 ms
