# Lab 1: Intro To Verilog
*Duncan Wood* <br>
*09/10/2025*

---

## Part I
<div align="center">
  <img src="img/quartus_L1a.jpg" alt="Part I Verilog Code" width="300"/><br>
  <em>Figure 1: Part I Code.</em>
</div>

---

## Part II

### 2-to-1 Multiplexer
<div align="center">
  <img src="img/quartus_L1b.jpg" alt="Part II Verilog Code" width="300"/><br>
  <em>Figure 2: Part II Main Code.</em>
</div>

<div align="center">
  <img src="img/quartus_L1b2.jpg" alt="Part II Verilog Code" width="300"/><br>
  <em>Figure 3: Part II 2-to-1 Multiplexer Code.</em>
</div>

### 8 Bit Wide 2-to-1 Multiplexer
<div align="center">
  <img src="img/quartus_L1b3.jpg" alt="Part II Verilog Code" width="400"/><br>
  <em>Figure 4: Part II Main Code.</em>
</div>

<div align="center">
  <img src="img/quartus_L1b4.jpg" alt="Part II Verilog Code" width="500"/><br>
  <em>Figure 5: Part II 8-bit Wide 2-to-1 Multiplexer Code.</em>
</div>

---

## Part III
<div align="center">
  <img src="img/mux_5_1_3bita.jpg" alt="3 Bit 5-to-1 Multiplexer A" width="300"/>
  <img src="img/mux_5_1_3bitb.jpg" alt="3 Bit 5-to-1 Multiplexer B" width="300"/><br>
  <em>Figure 6: 3 Bit 5-to-1 Multiplexer Module.</em>
</div>

<div align="center">
  <img src="img/mux_5_1_3bit_main.jpg" alt="3 Bit Multiplexer Main Code" width="500"/><br>
  <em>Figure 7: Main Code Setup.</em>
</div>

---

## Part IV
<div align="center">
  <img src="img/seg7_3bit.jpg" alt="7-Segment Display Module" width="500"/><br>
  <em>Figure 8: 7-Segment Display Module.</em>
</div>

<div align="center">
  <img src="img/seg7_3bit_main.jpg" alt="7-Segment Display Main Code" width="500"/><br>
  <em>Figure 9: Main Code Setup.</em>
</div>

---

## Part V
<div align="center">
  <img src="img/mux_3bit_5to1.jpg" alt="5-to-1 3 Bit Multiplexer" width="500"/><br>
  <em>Figure 10: 5-to-1 3-bit Input Multiplexer.</em>
</div>

<div align="center">
  <img src="img/char_7seg.jpg" alt="3 Bit 7-Segment Decoder" width="400"/><br>
  <em>Figure 11: 3-bit Input 7-Segment Decoder.</em>
</div>

<div align="center">
  <img src="img/part5_main_a.jpg" alt="Rotating HELLO Main Code A" width="500"/><br>
  <em>Figure 12: Rotating HELLO Main Code A.</em>
</div>

<div align="center">
  <img src="img/part5_main_b.jpg" alt="Rotating HELLO Main Code B" width="500"/><br>
  <em>Figure 13: Rotating HELLO Main Code B.</em>
</div>

<div align="center">
  <img src="img/part5_main_c.jpg" alt="Rotating HELLO Main Code C" width="600"/><br>
  <em>Figure 14: Rotating HELLO Main Code C.</em>
</div>

---

FPGA Output
<div align="center">
  <img src="img/p5a.jpg" alt="FPGA Output 1" width="400"/><br>
  <em>Figure 15: FPGA Output 1.</em>
</div>

<div align="center">
  <img src="img/p5b.jpg" alt="FPGA Output 2" width="400"/><br>
  <em>Figure 16: FPGA Output 2.</em>
</div>

<div align="center">
  <img src="img/p5c.jpg" alt="FPGA Output 3" width="400"/><br>
  <em>Figure 17: FPGA Output 3.</em>
</div>

<div align="center">
  <img src="img/p5d.jpg" alt="FPGA Output 4" width="400"/><br>
  <em>Figure 18: FPGA Output 4.</em>
</div>

<div align="center">
  <img src="img/p5e.jpg" alt="FPGA Output 5" width="400"/><br>
  <em>Figure 19: FPGA Output 5.</em>
</div>

---

## Part VI
<div align="center">
  <img src="img/mux_3bit_5to1_updated.jpg" alt="Updated 8-to-1 Multiplexer" width="500"/><br>
  <em>Figure 20: Updated 8-to-1 3-bit Input Multiplexer.</em>
</div>

Using the 8-to-1 3 Bit Mux code from Part V was not fully successful.  
The first 3 input combinations worked, but the remaining displayed "_HELLO" due to logic difficulties.

<div align="center">
  <img src="img/part6_main_a.jpg" alt="Part 6 Rotating HELLO Main Code A" width="500"/><br>
  <em>Figure 21: Part 6 Rotating HELLO Main Code A.</em>
</div>

<div align="center">
  <img src="img/part6_main_b.jpg" alt="Part 6 Rotating HELLO Main Code B" width="500"/><br>
  <em>Figure 22: Part 6 Rotating HELLO Main Code B.</em>
</div>

<div align="center">
  <img src="img/part6_main_c.jpg" alt="Part 6 Rotating HELLO Main Code C" width="600"/><br>
  <em>Figure 23: Part 6 Rotating HELLO Main Code C.</em>
</div>

---
FPGA Output
<div align="center">
  <img src="img/IMG_1345.jpg" alt="FPGA Output 1 P6" width="400"/><br>
  <em>Figure 24: FPGA Output 1 Part VI.</em>
</div>

<div align="center">
  <img src="img/IMG_1346.jpg" alt="FPGA Output 2 p6" width="400"/><br>
  <em>Figure 25: FPGA Output 2 Part VI.</em>
</div>

<div align="center">
  <img src="img/IMG_1347.jpg" alt="FPGA Output 3 P6" width="400"/><br>
  <em>Figure 26: FPGA Output 3 Part VI.</em>
</div>

<div align="center">
  <img src="img/IMG_1348.jpg" alt="FPGA Output 4 P6" width="400"/><br>
  <em>Figure 27: FPGA Output 4 Part VI.</em>
</div>

<div align="center">
  <img src="img/IMG_1349.jpg" alt="FPGA Output 5 P6" width="400"/><br>
  <em>Figure 28: FPGA Output 5 Part VI.</em>
</div>

<div align="center">
  <img src="img/IMG_1350.jpg" alt="FPGA Output 6 P6" width="400"/><br>
  <em>Figure 29: FPGA Output 6 Part VI.</em>
</div>

<div align="center">
  <img src="img/IMG_1351.jpg" alt="FPGA Output 7 P6" width="400"/><br>
  <em>Figure 30: FPGA Output 7 Part VI.</em>
</div>

<div align="center">
  <img src="img/IMG_1352.jpg" alt="FPGA Output 8 P6" width="400"/><br>
  <em>Figure 31: FPGA Output 8 Part VI.</em>
</div>

---
## Automatic 7-Segment Display Message
<p align="center">
  <img src="img/FullSizeRender.gif" alt="Demo GIF" width="400"/><br>
  <em>Figure 32: FPGA Demo.</em>
</p>

