

================================================================
== Vitis HLS Report for 'generic_tanh_float_s'
================================================================
* Date:           Sat Sep  2 22:24:25 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |       28|       28|  0.280 us|  0.280 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 1, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.25>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57]   --->   Operation 74 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %t_in_read" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 75 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%din_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 76 'partselect' 'din_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%din_sig_V = trunc i32 %data_V"   --->   Operation 77 'trunc' 'din_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %data_V"   --->   Operation 78 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i32 %data_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 79 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368"   --->   Operation 80 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%abst_in = bitcast i32 %p_Result_s" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:356]   --->   Operation 81 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.55ns)   --->   "%icmp_ln1019 = icmp_eq  i8 %din_exp_V, i8 255"   --->   Operation 82 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln1019, void %if.else5, void %if.then" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:65]   --->   Operation 83 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln1035 = icmp_ult  i8 %din_exp_V, i8 72"   --->   Operation 84 'icmp' 'icmp_ln1035' <Predicate = (!icmp_ln1019)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln1035, void %lor.lhs.false, void %if.then12" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:74]   --->   Operation 85 'br' 'br_ln74' <Predicate = (!icmp_ln1019)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.55ns)   --->   "%icmp_ln1019_3 = icmp_eq  i8 %din_exp_V, i8 72"   --->   Operation 86 'icmp' 'icmp_ln1019_3' <Predicate = (!icmp_ln1019 & !icmp_ln1035)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (2.44ns)   --->   "%icmp_ln1019_4 = icmp_eq  i23 %din_sig_V, i23 0"   --->   Operation 87 'icmp' 'icmp_ln1019_4' <Predicate = (!icmp_ln1019 & !icmp_ln1035)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln75 = and i1 %icmp_ln1019_3, i1 %icmp_ln1019_4" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 88 'and' 'and_ln75' <Predicate = (!icmp_ln1019 & !icmp_ln1035)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln75, void %if.else13, void %if.then12" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 89 'br' 'br_ln75' <Predicate = (!icmp_ln1019 & !icmp_ln1035)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln80_1 = icmp_eq  i23 %trunc_ln80, i23 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 90 'icmp' 'icmp_ln80_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %abst_in, i32 22" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 91 'fcmp' 'tmp_6' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [5/5] (7.25ns)   --->   "%add = fadd i32 %abst_in, i32 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 92 'fadd' 'add' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln1023 = icmp_ne  i23 %din_sig_V, i23 0"   --->   Operation 93 'icmp' 'icmp_ln1023' <Predicate = (icmp_ln1019)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 94 'partselect' 'tmp_5' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln80 = icmp_ne  i8 %tmp_5, i8 255" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 95 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln80)   --->   "%or_ln80 = or i1 %icmp_ln80_1, i1 %icmp_ln80" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 96 'or' 'or_ln80' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %abst_in, i32 22" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 97 'fcmp' 'tmp_6' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln80 = and i1 %or_ln80, i1 %tmp_6" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 98 'and' 'and_ln80' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln1035_1 = icmp_ult  i8 %din_exp_V, i8 127"   --->   Operation 99 'icmp' 'icmp_ln1035_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln84 = or i32 %p_Result_s, i32 2147483648" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 100 'or' 'or_ln84' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i32 %or_ln84" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 101 'bitcast' 'bitcast_ln84' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 0.00>
ST_2 : Operation 102 [5/5] (7.25ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 102 'fsub' 'x' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [5/5] (7.25ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 103 'fadd' 'x_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln1035_1, void %if.else28, void %if.then25" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:92]   --->   Operation 104 'br' 'br_ln92' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 0.00>
ST_2 : Operation 105 [4/5] (7.25ns)   --->   "%add = fadd i32 %abst_in, i32 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 105 'fadd' 'add' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 106 [1/1] (1.94ns)   --->   "%br_ln80 = br i1 %and_ln80, void %if.end38, void %if.then14" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 106 'br' 'br_ln80' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75)> <Delay = 1.94>
ST_3 : Operation 107 [4/5] (7.25ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 107 'fsub' 'x' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [4/5] (7.25ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 108 'fadd' 'x_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [3/5] (7.25ns)   --->   "%add = fadd i32 %abst_in, i32 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 109 'fadd' 'add' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 110 [3/5] (7.25ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 110 'fsub' 'x' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [3/5] (7.25ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 111 'fadd' 'x_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [2/5] (7.25ns)   --->   "%add = fadd i32 %abst_in, i32 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 112 'fadd' 'add' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 113 [2/5] (7.25ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 113 'fsub' 'x' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [2/5] (7.25ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 114 'fadd' 'x_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/5] (7.25ns)   --->   "%add = fadd i32 %abst_in, i32 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 115 'fadd' 'add' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 116 [1/5] (7.25ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 116 'fsub' 'x' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/5] (7.25ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 117 'fadd' 'x_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [4/4] (5.70ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 118 'fmul' 'resultf' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 119 [1/1] (0.69ns)   --->   "%x_3 = select i1 %icmp_ln1035_1, i32 %x, i32 %x_1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83]   --->   Operation 119 'select' 'x_3' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i32 %x_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 120 'bitcast' 'data_V_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 121 'partselect' 'xs_exp_V' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.55ns)   --->   "%icmp_ln1019_5 = icmp_eq  i8 %xs_exp_V, i8 0"   --->   Operation 122 'icmp' 'icmp_ln1019_5' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (1.70ns)   --->   "%br_ln9 = br i1 %icmp_ln1019_5, void %if.end.i, void %_ZN11exp_reduce_5expm1Ef.exit" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:9]   --->   Operation 123 'br' 'br_ln9' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 1.70>
ST_7 : Operation 124 [1/1] (1.55ns)   --->   "%icmp_ln1027 = icmp_ult  i8 %xs_exp_V, i8 96"   --->   Operation 124 'icmp' 'icmp_ln1027' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.70ns)   --->   "%br_ln10 = br i1 %icmp_ln1027, void %if.end4.i, void %_ZN11exp_reduce_5expm1Ef.exit" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:10]   --->   Operation 125 'br' 'br_ln10' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5)> <Delay = 1.70>
ST_7 : Operation 126 [2/2] (4.43ns)   --->   "%xd = fpext i32 %x_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11]   --->   Operation 126 'fpext' 'xd' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 127 [3/4] (5.70ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 127 'fmul' 'resultf' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 128 [1/2] (4.43ns)   --->   "%xd = fpext i32 %x_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11]   --->   Operation 128 'fpext' 'xd' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 129 [2/4] (5.70ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 129 'fmul' 'resultf' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 130 [29/29] (4.18ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 130 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 4.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 131 [1/4] (5.70ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 131 'fmul' 'resultf' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.08>
ST_10 : Operation 132 [28/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 132 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 133 [1/1] (1.94ns)   --->   "%br_ln79 = br void %if.end38" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:79]   --->   Operation 133 'br' 'br_ln79' <Predicate = (!icmp_ln1019 & and_ln75) | (!icmp_ln1019 & icmp_ln1035)> <Delay = 1.94>

State 11 <SV = 10> <Delay = 7.08>
ST_11 : Operation 134 [27/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 134 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.08>
ST_12 : Operation 135 [26/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 135 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.08>
ST_13 : Operation 136 [25/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 136 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.08>
ST_14 : Operation 137 [24/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 137 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.08>
ST_15 : Operation 138 [23/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 138 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.08>
ST_16 : Operation 139 [22/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 139 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.08>
ST_17 : Operation 140 [21/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 140 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.08>
ST_18 : Operation 141 [20/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 141 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 142 [19/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 142 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.08>
ST_20 : Operation 143 [18/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 143 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.08>
ST_21 : Operation 144 [17/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 144 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.08>
ST_22 : Operation 145 [16/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 145 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.08>
ST_23 : Operation 146 [15/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 146 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.08>
ST_24 : Operation 147 [14/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 147 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.08>
ST_25 : Operation 148 [13/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 148 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.08>
ST_26 : Operation 149 [12/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 149 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.08>
ST_27 : Operation 150 [11/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 150 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.08>
ST_28 : Operation 151 [10/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 151 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.08>
ST_29 : Operation 152 [9/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 152 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.08>
ST_30 : Operation 153 [8/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 153 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.08>
ST_31 : Operation 154 [7/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 154 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.08>
ST_32 : Operation 155 [6/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 155 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.08>
ST_33 : Operation 156 [5/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 156 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.08>
ST_34 : Operation 157 [4/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 157 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.08>
ST_35 : Operation 158 [3/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 158 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.08>
ST_36 : Operation 159 [2/29] (7.08ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 159 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 4.91>
ST_37 : Operation 160 [1/29] (4.91ns)   --->   "%tmp = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 160 'call' 'tmp' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 4.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 161 [7/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 161 'dadd' 'sub_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 162 [6/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 162 'dadd' 'sub_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 163 [5/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 163 'dadd' 'sub_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 164 [4/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 164 'dadd' 'sub_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 165 [3/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 165 'dadd' 'sub_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.29>
ST_43 : Operation 166 [2/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 166 'dadd' 'sub_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.29>
ST_44 : Operation 167 [1/7] (7.29ns)   --->   "%sub_i = dadd i64 %tmp, i64 -1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 167 'dadd' 'sub_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.20>
ST_45 : Operation 168 [2/2] (5.20ns)   --->   "%conv6_i = fptrunc i64 %sub_i" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 168 'fptrunc' 'conv6_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.20>
ST_46 : Operation 169 [1/2] (5.20ns)   --->   "%conv6_i = fptrunc i64 %sub_i" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 169 'fptrunc' 'conv6_i' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 5.20> <CoreInst = "Double2Float">   --->   Core 67 'Double2Float' <Latency = 1> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 170 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_ZN11exp_reduce_5expm1Ef.exit"   --->   Operation 170 'br' 'br_ln0' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1019_5 & !icmp_ln1027)> <Delay = 1.70>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 171 [1/1] (0.00ns)   --->   "%expx = phi i32 %conv6_i, void %if.end4.i, i32 0, void %if.then14, i32 %x_3, void %if.end.i"   --->   Operation 171 'phi' 'expx' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 0.00>
ST_47 : Operation 172 [5/5] (7.25ns)   --->   "%add2 = fadd i32 %expx, i32 2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 172 'fadd' 'add2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 173 [4/5] (7.25ns)   --->   "%add2 = fadd i32 %expx, i32 2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 173 'fadd' 'add2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 174 [3/5] (7.25ns)   --->   "%add2 = fadd i32 %expx, i32 2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 174 'fadd' 'add2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 175 [2/5] (7.25ns)   --->   "%add2 = fadd i32 %expx, i32 2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 175 'fadd' 'add2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 176 [1/5] (7.25ns)   --->   "%add2 = fadd i32 %expx, i32 2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 176 'fadd' 'add2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.06>
ST_52 : Operation 177 [16/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 177 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln95 = bitcast i32 %expx" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 178 'bitcast' 'bitcast_ln95' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 0.00>
ST_52 : Operation 179 [1/1] (0.99ns)   --->   "%xor_ln95 = xor i32 %bitcast_ln95, i32 2147483648" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 179 'xor' 'xor_ln95' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln95_1 = bitcast i32 %xor_ln95" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 180 'bitcast' 'bitcast_ln95_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 0.00>
ST_52 : Operation 181 [16/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 181 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.07>
ST_53 : Operation 182 [15/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 182 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 183 [15/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 183 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.07>
ST_54 : Operation 184 [14/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 184 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 185 [14/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 185 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.07>
ST_55 : Operation 186 [13/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 186 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 187 [13/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 187 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.07>
ST_56 : Operation 188 [12/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 188 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 189 [12/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 189 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.07>
ST_57 : Operation 190 [11/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 190 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 191 [11/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 191 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.07>
ST_58 : Operation 192 [10/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 192 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 193 [10/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 193 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.07>
ST_59 : Operation 194 [9/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 194 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 195 [9/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 195 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.07>
ST_60 : Operation 196 [8/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 196 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 197 [8/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 197 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.07>
ST_61 : Operation 198 [7/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 198 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 199 [7/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 199 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.07>
ST_62 : Operation 200 [6/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 200 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 201 [6/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 201 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.07>
ST_63 : Operation 202 [5/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 202 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 203 [5/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 203 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.07>
ST_64 : Operation 204 [4/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 204 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 205 [4/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 205 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.07>
ST_65 : Operation 206 [3/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 206 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 207 [3/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 207 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.07>
ST_66 : Operation 208 [2/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 208 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 209 [2/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 209 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.07>
ST_67 : Operation 210 [1/16] (6.07ns)   --->   "%div = fdiv i32 2, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 210 'fdiv' 'div' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 211 [1/16] (6.07ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 211 'fdiv' 'resultf_1' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 212 [5/5] (7.25ns)   --->   "%resultf_2 = fsub i32 1, i32 %div" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 212 'fsub' 'resultf_2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 213 [1/1] (1.94ns)   --->   "%br_ln96 = br void %if.end38" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:96]   --->   Operation 213 'br' 'br_ln96' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & icmp_ln1035_1)> <Delay = 1.94>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 214 [4/5] (7.25ns)   --->   "%resultf_2 = fsub i32 1, i32 %div" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 214 'fsub' 'resultf_2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 215 [3/5] (7.25ns)   --->   "%resultf_2 = fsub i32 1, i32 %div" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 215 'fsub' 'resultf_2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 216 [2/5] (7.25ns)   --->   "%resultf_2 = fsub i32 1, i32 %div" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 216 'fsub' 'resultf_2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 217 [1/5] (7.25ns)   --->   "%resultf_2 = fsub i32 1, i32 %div" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 217 'fsub' 'resultf_2' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 218 [1/1] (0.69ns)   --->   "%select_ln67 = select i1 %icmp_ln1023, i32 nan, i32 1" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 218 'select' 'select_ln67' <Predicate = (icmp_ln1019)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 219 [1/1] (1.94ns)   --->   "%br_ln67 = br void %if.end38" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 219 'br' 'br_ln67' <Predicate = (icmp_ln1019)> <Delay = 1.94>

State 73 <SV = 72> <Delay = 2.93>
ST_73 : Operation 220 [1/1] (1.94ns)   --->   "%br_ln0 = br void %if.end38"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!icmp_ln1019 & !icmp_ln1035 & !and_ln75 & and_ln80 & !icmp_ln1035_1)> <Delay = 1.94>
ST_73 : Operation 221 [1/1] (0.00ns)   --->   "%resultf_3 = phi i32 %resultf, void %if.then12, i32 %resultf_1, void %if.then25, i32 %resultf_2, void %if.else28, i32 %select_ln67, void %if.then, i32 1, void %if.else13"   --->   Operation 221 'phi' 'resultf_3' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 222 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112 = bitcast i32 %resultf_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 223 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%xor_ln112 = xor i32 %bitcast_ln112, i32 2147483648" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 224 'xor' 'xor_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112_1 = bitcast i32 %xor_ln112" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 225 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 226 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %tmp_24, i32 %bitcast_ln112_1, i32 %resultf_3" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:108]   --->   Operation 226 'select' 'select_ln108' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 227 [1/1] (0.00ns)   --->   "%ret_ln114 = ret i32 %select_ln108" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:114]   --->   Operation 227 'ret' 'ret_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read       (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
data_V          (bitcast       ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
din_exp_V       (partselect    ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000]
din_sig_V       (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368     (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln80      (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s      (bitconcatenate) [ 01100000000000000000000000000000000000000000000000000000000000000000000000]
abst_in         (bitcast       ) [ 01111111110000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1019     (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln65         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1035     (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln74         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1019_3   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1019_4   (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln75        (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln75         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln80_1     (icmp          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1023     (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_5           (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln80       (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln80         (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6           (fcmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln80        (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln1035_1   (icmp          ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111]
or_ln84         (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln84    (bitcast       ) [ 01011110000000000000000000000000000000000000000000000000000000000000000000]
br_ln92         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln80         (br            ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111]
add             (fadd          ) [ 01000011110000000000000000000000000000000000000000000000000000000000000000]
x               (fsub          ) [ 01000001000000000000000000000000000000000000000000000000000000000000000000]
x_1             (fadd          ) [ 01000001000000000000000000000000000000000000000000000000000000000000000000]
x_3             (select        ) [ 01000001111111111111111111111111111111111111111100000000000000000000000000]
data_V_1        (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
xs_exp_V        (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1019_5   (icmp          ) [ 01000001111111111111111111111111111111111111111000000000000000000000000000]
br_ln9          (br            ) [ 01000001111111111111111111111111111111111111111100000000000000000000000000]
icmp_ln1027     (icmp          ) [ 01000001111111111111111111111111111111111111111000000000000000000000000000]
br_ln10         (br            ) [ 01000001111111111111111111111111111111111111111100000000000000000000000000]
xd              (fpext         ) [ 01000000010000000000000000000000000000000000000000000000000000000000000000]
resultf         (fmul          ) [ 01010000001111111111111111111111111111111111111111111111111111111111111111]
br_ln79         (br            ) [ 01010000001111111111111111111111111111111111111111111111111111111111111111]
tmp             (call          ) [ 01000000000000000000000000000000000000111111100000000000000000000000000000]
sub_i           (dadd          ) [ 01000000000000000000000000000000000000000000011000000000000000000000000000]
conv6_i         (fptrunc       ) [ 01000001000000000000000000000000000000000000001100000000000000000000000000]
br_ln0          (br            ) [ 01000001000000000000000000000000000000000000001100000000000000000000000000]
expx            (phi           ) [ 01000000000000000000000000000000000000000000000111111000000000000000000000]
add2            (fadd          ) [ 01000000000000000000000000000000000000000000000000001111111111111111000000]
bitcast_ln95    (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln95        (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln95_1  (bitcast       ) [ 01000000000000000000000000000000000000000000000000000111111111111111000000]
div             (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000000000000111110]
resultf_1       (fdiv          ) [ 01010000001000000000000000000000000000000000000000000000000000000000111111]
br_ln96         (br            ) [ 01010000001000000000000000000000000000000000000000000000000000000000111111]
resultf_2       (fsub          ) [ 01010000001000000000000000000000000000000000000000000000000000000000100011]
select_ln67     (select        ) [ 01010000001000000000000000000000000000000000000000000000000000000000100011]
br_ln67         (br            ) [ 01010000001000000000000000000000000000000000000000000000000000000000100011]
br_ln0          (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_3       (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000001]
tmp_24          (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln112       (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112_1 (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln108    (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln114       (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="40"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="t_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="expx_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="expx_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="40"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="4" bw="32" slack="40"/>
<pin id="68" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/47 "/>
</bind>
</comp>

<comp id="72" class="1005" name="resultf_3_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="70"/>
<pin id="74" dir="1" index="1" bw="32" slack="70"/>
</pin_list>
<bind>
<opset="resultf_3 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="resultf_3_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="64"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="32" slack="6"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="4" bw="32" slack="1"/>
<pin id="82" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="32" slack="1"/>
<pin id="84" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="8" bw="32" slack="70"/>
<pin id="86" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_3/73 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_exp_generic_double_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="1"/>
<pin id="92" dir="0" index="2" bw="58" slack="0"/>
<pin id="93" dir="0" index="3" bw="26" slack="0"/>
<pin id="94" dir="0" index="4" bw="42" slack="0"/>
<pin id="95" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/47 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="resultf_2/68 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="5"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="64"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="resultf/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/52 resultf_1/52 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv6_i/45 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="xd/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sub_i/38 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div resultf_1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="data_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="din_exp_V_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="0" index="3" bw="6" slack="0"/>
<pin id="164" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp_V/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="din_sig_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig_V/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln368_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln80_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="p_Result_s_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="31" slack="0"/>
<pin id="185" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="abst_in_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln1019_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln1035_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln1019_3_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_3/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln1019_4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="23" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_4/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln75_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln80_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="23" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln1023_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="23" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="71"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1023/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln80_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln80_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln80/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="and_ln80_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln1035_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln84_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln84_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x_3_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="5"/>
<pin id="280" dir="0" index="1" bw="32" slack="1"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_3/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="data_V_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V_1/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xs_exp_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="0"/>
<pin id="292" dir="0" index="3" bw="6" slack="0"/>
<pin id="293" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln1019_5_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019_5/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln1027_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="bitcast_ln95_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="5"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95/52 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xor_ln95_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/52 "/>
</bind>
</comp>

<comp id="320" class="1004" name="bitcast_ln95_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95_1/52 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln67_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="71"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="32" slack="0"/>
<pin id="329" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/72 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_24_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="72"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_24/73 "/>
</bind>
</comp>

<comp id="339" class="1004" name="bitcast_ln112_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/73 "/>
</bind>
</comp>

<comp id="343" class="1004" name="xor_ln112_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/73 "/>
</bind>
</comp>

<comp id="349" class="1004" name="bitcast_ln112_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/73 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln108_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/73 "/>
</bind>
</comp>

<comp id="361" class="1005" name="data_V_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_V "/>
</bind>
</comp>

<comp id="367" class="1005" name="din_exp_V_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="din_exp_V "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_Result_s_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="377" class="1005" name="abst_in_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="387" class="1005" name="icmp_ln1019_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="391" class="1005" name="icmp_ln1035_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1035 "/>
</bind>
</comp>

<comp id="395" class="1005" name="and_ln75_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln80_1_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln80_1 "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln1023_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="71"/>
<pin id="406" dir="1" index="1" bw="1" slack="71"/>
</pin_list>
<bind>
<opset="icmp_ln1023 "/>
</bind>
</comp>

<comp id="409" class="1005" name="and_ln80_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln80 "/>
</bind>
</comp>

<comp id="413" class="1005" name="icmp_ln1035_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="5"/>
<pin id="415" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln1035_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="bitcast_ln84_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="423" class="1005" name="add_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="1"/>
<pin id="425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="428" class="1005" name="x_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="433" class="1005" name="x_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="1"/>
<pin id="435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="x_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="444" class="1005" name="icmp_ln1019_5_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019_5 "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln1027_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

<comp id="452" class="1005" name="xd_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="64" slack="1"/>
<pin id="454" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xd "/>
</bind>
</comp>

<comp id="457" class="1005" name="resultf_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="64"/>
<pin id="459" dir="1" index="1" bw="32" slack="64"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="462" class="1005" name="tmp_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="467" class="1005" name="sub_i_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="472" class="1005" name="conv6_i_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv6_i "/>
</bind>
</comp>

<comp id="477" class="1005" name="add2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="bitcast_ln95_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="1"/>
<pin id="484" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln95_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="resultf_2_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultf_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="select_ln67_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="71"><net_src comp="62" pin="6"/><net_sink comp="58" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="72" pin="1"/><net_sink comp="76" pin=8"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="117"><net_src comp="62" pin="6"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="128" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="158"><net_src comp="52" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="159" pin=3"/></net>

<net id="172"><net_src comp="155" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="155" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="155" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="173" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="192"><net_src comp="181" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="199"><net_src comp="159" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="159" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="159" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="169" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="207" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="177" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="169" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="237" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="139" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="268" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="283"><net_src comp="278" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="287"><net_src comp="278" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="302"><net_src comp="288" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="288" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="36" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="58" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="76" pin="10"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="332" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="76" pin="10"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="155" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="370"><net_src comp="159" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="375"><net_src comp="181" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="380"><net_src comp="189" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="390"><net_src comp="195" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="201" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="219" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="225" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="407"><net_src comp="231" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="412"><net_src comp="257" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="263" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="421"><net_src comp="273" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="426"><net_src comp="100" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="431"><net_src comp="105" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="436"><net_src comp="109" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="441"><net_src comp="278" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="447"><net_src comp="298" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="304" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="136" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="460"><net_src comp="124" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="465"><net_src comp="89" pin="5"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="470"><net_src comp="144" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="475"><net_src comp="133" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="480"><net_src comp="113" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="485"><net_src comp="320" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="490"><net_src comp="119" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="495"><net_src comp="325" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="76" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: generic_tanh<float> : t_in | {1 }
	Port: generic_tanh<float> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {29 30 }
	Port: generic_tanh<float> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {19 20 }
	Port: generic_tanh<float> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {23 24 }
  - Chain level:
	State 1
		din_exp_V : 1
		din_sig_V : 1
		trunc_ln368 : 1
		trunc_ln80 : 1
		p_Result_s : 2
		abst_in : 3
		icmp_ln1019 : 2
		br_ln65 : 3
		icmp_ln1035 : 2
		br_ln74 : 3
		icmp_ln1019_3 : 2
		icmp_ln1019_4 : 2
		and_ln75 : 3
		br_ln75 : 3
		icmp_ln80_1 : 2
		tmp_6 : 4
		add : 4
		icmp_ln1023 : 2
	State 2
		icmp_ln80 : 1
		or_ln80 : 2
		and_ln80 : 2
		x : 1
		br_ln92 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		data_V_1 : 1
		xs_exp_V : 2
		icmp_ln1019_5 : 3
		br_ln9 : 4
		icmp_ln1027 : 3
		br_ln10 : 4
		xd : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		add2 : 1
	State 48
	State 49
	State 50
	State 51
	State 52
		xor_ln95 : 1
		bitcast_ln95_1 : 1
		resultf_1 : 2
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		resultf_3 : 1
		bitcast_ln112 : 2
		xor_ln112 : 3
		bitcast_ln112_1 : 3
		select_ln108 : 4
		ret_ln114 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_89 |    16   | 19.1753 |   3394  |   3065  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_100           |    2    |    0    |   205   |   390   |
|          |           grp_fu_105           |    2    |    0    |   205   |   390   |
|   fadd   |           grp_fu_109           |    2    |    0    |   205   |   390   |
|          |           grp_fu_113           |    2    |    0    |   205   |   390   |
|          |           grp_fu_119           |    2    |    0    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_144           |    3    |    0    |   630   |   1141  |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_124           |    3    |    0    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       icmp_ln1019_fu_195       |    0    |    0    |    0    |    11   |
|          |       icmp_ln1035_fu_201       |    0    |    0    |    0    |    11   |
|          |      icmp_ln1019_3_fu_207      |    0    |    0    |    0    |    11   |
|          |      icmp_ln1019_4_fu_213      |    0    |    0    |    0    |    15   |
|   icmp   |       icmp_ln80_1_fu_225       |    0    |    0    |    0    |    15   |
|          |       icmp_ln1023_fu_231       |    0    |    0    |    0    |    15   |
|          |        icmp_ln80_fu_246        |    0    |    0    |    0    |    11   |
|          |      icmp_ln1035_1_fu_263      |    0    |    0    |    0    |    11   |
|          |      icmp_ln1019_5_fu_298      |    0    |    0    |    0    |    11   |
|          |       icmp_ln1027_fu_304       |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_3_fu_278           |    0    |    0    |    0    |    32   |
|  select  |       select_ln67_fu_325       |    0    |    0    |    0    |    32   |
|          |       select_ln108_fu_353      |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln95_fu_314        |    0    |    0    |    0    |    32   |
|          |        xor_ln112_fu_343        |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln75_fu_219        |    0    |    0    |    0    |    2    |
|          |         and_ln80_fu_257        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|    or    |         or_ln80_fu_252         |    0    |    0    |    0    |    2    |
|          |         or_ln84_fu_268         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   fdiv   |           grp_fu_128           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_133           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_136           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_139           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        din_exp_V_fu_159        |    0    |    0    |    0    |    0    |
|partselect|          tmp_5_fu_237          |    0    |    0    |    0    |    0    |
|          |         xs_exp_V_fu_288        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        din_sig_V_fu_169        |    0    |    0    |    0    |    0    |
|   trunc  |       trunc_ln368_fu_173       |    0    |    0    |    0    |    0    |
|          |        trunc_ln80_fu_177       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|        p_Result_s_fu_181       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|          tmp_24_fu_332         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    32   | 19.1753 |   5192  |   6765  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_377   |   32   |
|     add2_reg_477     |   32   |
|      add_reg_423     |   32   |
|   and_ln75_reg_395   |    1   |
|   and_ln80_reg_409   |    1   |
| bitcast_ln84_reg_418 |   32   |
|bitcast_ln95_1_reg_482|   32   |
|    conv6_i_reg_472   |   32   |
|    data_V_reg_361    |   32   |
|   din_exp_V_reg_367  |    8   |
|      expx_reg_58     |   32   |
| icmp_ln1019_5_reg_444|    1   |
|  icmp_ln1019_reg_387 |    1   |
|  icmp_ln1023_reg_404 |    1   |
|  icmp_ln1027_reg_448 |    1   |
| icmp_ln1035_1_reg_413|    1   |
|  icmp_ln1035_reg_391 |    1   |
|  icmp_ln80_1_reg_399 |    1   |
|  p_Result_s_reg_372  |   32   |
|        reg_149       |   32   |
|   resultf_2_reg_487  |   32   |
|   resultf_3_reg_72   |   32   |
|    resultf_reg_457   |   32   |
|  select_ln67_reg_492 |   32   |
|     sub_i_reg_467    |   64   |
|      tmp_reg_462     |   64   |
|      x_1_reg_433     |   32   |
|      x_3_reg_438     |   32   |
|       x_reg_428      |   32   |
|      xd_reg_452      |   64   |
+----------------------+--------+
|         Total        |   753  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| expx_reg_58 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_100 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_105 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_128 |  p0  |   3  |  32  |   96   ||    14   |
|  grp_fu_136 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_139 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   416  ||  9.6473 ||    59   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |   19   |  5192  |  6765  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   59   |
|  Register |    -   |    -   |   753  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |   28   |  5945  |  6824  |
+-----------+--------+--------+--------+--------+
