// Seed: 548492066
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5
    , id_6
);
  logic id_7, id_8 = 1;
  type_11(
      {1{1}}, id_4[1], id_2 - id_1
  );
endmodule
