
LoRa_stm_v7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095cc  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  080096e0  080096e0  0000a6e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bf4  08009bf4  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009bf4  08009bf4  0000abf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009bfc  08009bfc  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bfc  08009bfc  0000abfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009c00  08009c00  0000ac00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009c04  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000052c  200001d8  08009ddc  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000704  08009ddc  0000b704  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b0b9  00000000  00000000  0000b201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021dd  00000000  00000000  000162ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa8  00000000  00000000  00018498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000810  00000000  00000000  00018f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b8f  00000000  00000000  00019750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cec1  00000000  00000000  000322df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c20  00000000  00000000  0003f1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c5dc0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004228  00000000  00000000  000c5e04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000ca02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	080096c4 	.word	0x080096c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	080096c4 	.word	0x080096c4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_d2lz>:
 8001024:	b538      	push	{r3, r4, r5, lr}
 8001026:	2200      	movs	r2, #0
 8001028:	2300      	movs	r3, #0
 800102a:	4604      	mov	r4, r0
 800102c:	460d      	mov	r5, r1
 800102e:	f7ff fcc5 	bl	80009bc <__aeabi_dcmplt>
 8001032:	b928      	cbnz	r0, 8001040 <__aeabi_d2lz+0x1c>
 8001034:	4620      	mov	r0, r4
 8001036:	4629      	mov	r1, r5
 8001038:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800103c:	f000 b80a 	b.w	8001054 <__aeabi_d2ulz>
 8001040:	4620      	mov	r0, r4
 8001042:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001046:	f000 f805 	bl	8001054 <__aeabi_d2ulz>
 800104a:	4240      	negs	r0, r0
 800104c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	bf00      	nop

08001054 <__aeabi_d2ulz>:
 8001054:	b5d0      	push	{r4, r6, r7, lr}
 8001056:	2200      	movs	r2, #0
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <__aeabi_d2ulz+0x34>)
 800105a:	4606      	mov	r6, r0
 800105c:	460f      	mov	r7, r1
 800105e:	f7ff fa3b 	bl	80004d8 <__aeabi_dmul>
 8001062:	f7ff fd11 	bl	8000a88 <__aeabi_d2uiz>
 8001066:	4604      	mov	r4, r0
 8001068:	f7ff f9bc 	bl	80003e4 <__aeabi_ui2d>
 800106c:	2200      	movs	r2, #0
 800106e:	4b07      	ldr	r3, [pc, #28]	@ (800108c <__aeabi_d2ulz+0x38>)
 8001070:	f7ff fa32 	bl	80004d8 <__aeabi_dmul>
 8001074:	4602      	mov	r2, r0
 8001076:	460b      	mov	r3, r1
 8001078:	4630      	mov	r0, r6
 800107a:	4639      	mov	r1, r7
 800107c:	f7ff f874 	bl	8000168 <__aeabi_dsub>
 8001080:	f7ff fd02 	bl	8000a88 <__aeabi_d2uiz>
 8001084:	4621      	mov	r1, r4
 8001086:	bdd0      	pop	{r4, r6, r7, pc}
 8001088:	3df00000 	.word	0x3df00000
 800108c:	41f00000 	.word	0x41f00000

08001090 <newLoRa>:
										  |    spreading factor = 7				       |
											|           bandwidth = 125 KHz        |
											| 		    coding rate = 4/5            |
											----------------------------------------
\* ----------------------------------------------------------------------------- */
LoRa newLoRa(){
 8001090:	b4b0      	push	{r4, r5, r7}
 8001092:	b08f      	sub	sp, #60	@ 0x3c
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	LoRa new_LoRa;

	new_LoRa.frequency             = 433       ;
 8001098:	f240 13b1 	movw	r3, #433	@ 0x1b1
 800109c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	new_LoRa.spredingFactor        = SF_7      ;
 800109e:	2307      	movs	r3, #7
 80010a0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	new_LoRa.bandWidth			   = BW_125KHz ;
 80010a4:	2307      	movs	r3, #7
 80010a6:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	new_LoRa.crcRate               = CR_4_5    ;
 80010aa:	2301      	movs	r3, #1
 80010ac:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	new_LoRa.power				   = POWER_20db;
 80010b0:	23ff      	movs	r3, #255	@ 0xff
 80010b2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	new_LoRa.overCurrentProtection = 100       ;
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	new_LoRa.preamble			   = 8         ;
 80010bc:	2308      	movs	r3, #8
 80010be:	86bb      	strh	r3, [r7, #52]	@ 0x34

	return new_LoRa;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	461d      	mov	r5, r3
 80010c4:	f107 040c 	add.w	r4, r7, #12
 80010c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80010d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80010d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	373c      	adds	r7, #60	@ 0x3c
 80010dc:	46bd      	mov	sp, r7
 80010de:	bcb0      	pop	{r4, r5, r7}
 80010e0:	4770      	bx	lr

080010e2 <LoRa_gotoMode>:
			LoRa* LoRa    --> LoRa object handler
			mode	        --> select from defined modes

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_gotoMode(LoRa* _LoRa, int mode){
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	uint8_t    read;
	uint8_t    data;

	read = LoRa_read(_LoRa, RegOpMode);
 80010ec:	2101      	movs	r1, #1
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f000 fa1c 	bl	800152c <LoRa_read>
 80010f4:	4603      	mov	r3, r0
 80010f6:	73bb      	strb	r3, [r7, #14]
	data = read;
 80010f8:	7bbb      	ldrb	r3, [r7, #14]
 80010fa:	73fb      	strb	r3, [r7, #15]

	if(mode == SLEEP_MODE){
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d107      	bne.n	8001112 <LoRa_gotoMode+0x30>
		data = (read & 0xF8) | 0x00;
 8001102:	7bbb      	ldrb	r3, [r7, #14]
 8001104:	f023 0307 	bic.w	r3, r3, #7
 8001108:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = SLEEP_MODE;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	61da      	str	r2, [r3, #28]
 8001110:	e049      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == STNBY_MODE){
 8001112:	683b      	ldr	r3, [r7, #0]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d10c      	bne.n	8001132 <LoRa_gotoMode+0x50>
		data = (read & 0xF8) | 0x01;
 8001118:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800111c:	f023 0307 	bic.w	r3, r3, #7
 8001120:	b25b      	sxtb	r3, r3
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	b25b      	sxtb	r3, r3
 8001128:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = STNBY_MODE;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	2201      	movs	r2, #1
 800112e:	61da      	str	r2, [r3, #28]
 8001130:	e039      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == TRANSMIT_MODE){
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	2b03      	cmp	r3, #3
 8001136:	d10c      	bne.n	8001152 <LoRa_gotoMode+0x70>
		data = (read & 0xF8) | 0x03;
 8001138:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800113c:	f023 0307 	bic.w	r3, r3, #7
 8001140:	b25b      	sxtb	r3, r3
 8001142:	f043 0303 	orr.w	r3, r3, #3
 8001146:	b25b      	sxtb	r3, r3
 8001148:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = TRANSMIT_MODE;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	2203      	movs	r2, #3
 800114e:	61da      	str	r2, [r3, #28]
 8001150:	e029      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXCONTIN_MODE){
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	2b05      	cmp	r3, #5
 8001156:	d10c      	bne.n	8001172 <LoRa_gotoMode+0x90>
		data = (read & 0xF8) | 0x05;
 8001158:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800115c:	f023 0307 	bic.w	r3, r3, #7
 8001160:	b25b      	sxtb	r3, r3
 8001162:	f043 0305 	orr.w	r3, r3, #5
 8001166:	b25b      	sxtb	r3, r3
 8001168:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXCONTIN_MODE;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2205      	movs	r2, #5
 800116e:	61da      	str	r2, [r3, #28]
 8001170:	e019      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == RXSINGLE_MODE){
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	2b06      	cmp	r3, #6
 8001176:	d10c      	bne.n	8001192 <LoRa_gotoMode+0xb0>
		data = (read & 0xF8) | 0x06;
 8001178:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800117c:	f023 0307 	bic.w	r3, r3, #7
 8001180:	b25b      	sxtb	r3, r3
 8001182:	f043 0306 	orr.w	r3, r3, #6
 8001186:	b25b      	sxtb	r3, r3
 8001188:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = RXSINGLE_MODE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2206      	movs	r2, #6
 800118e:	61da      	str	r2, [r3, #28]
 8001190:	e009      	b.n	80011a6 <LoRa_gotoMode+0xc4>
	}else if (mode == CAD_MODE){  // Add this case
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	2b07      	cmp	r3, #7
 8001196:	d106      	bne.n	80011a6 <LoRa_gotoMode+0xc4>
		data = (read & 0xF8) | 0x07;
 8001198:	7bbb      	ldrb	r3, [r7, #14]
 800119a:	f043 0307 	orr.w	r3, r3, #7
 800119e:	73fb      	strb	r3, [r7, #15]
		_LoRa->current_mode = CAD_MODE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2207      	movs	r2, #7
 80011a4:	61da      	str	r2, [r3, #28]
	}

	LoRa_write(_LoRa, RegOpMode, data);
 80011a6:	7bfb      	ldrb	r3, [r7, #15]
 80011a8:	461a      	mov	r2, r3
 80011aa:	2101      	movs	r1, #1
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 f9d7 	bl	8001560 <LoRa_write>
	//HAL_Delay(10);
}
 80011b2:	bf00      	nop
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <LoRa_readReg>:
			uint8_t* output		--> pointer to the beginning of output array
			uint16_t w_length	--> detemines number of bytes that you want to read

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_readReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* output, uint16_t w_length){
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b084      	sub	sp, #16
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	6818      	ldr	r0, [r3, #0]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	889b      	ldrh	r3, [r3, #4]
 80011d2:	2200      	movs	r2, #0
 80011d4:	4619      	mov	r1, r3
 80011d6:	f001 fff7 	bl	80031c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	6998      	ldr	r0, [r3, #24]
 80011de:	88fa      	ldrh	r2, [r7, #6]
 80011e0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011e4:	68b9      	ldr	r1, [r7, #8]
 80011e6:	f002 fcb5 	bl	8003b54 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80011ea:	bf00      	nop
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f003 f8b5 	bl	8004360 <HAL_SPI_GetState>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b01      	cmp	r3, #1
 80011fa:	d1f7      	bne.n	80011ec <LoRa_readReg+0x32>
		;
	HAL_SPI_Receive(_LoRa->hSPIx, output, w_length, RECEIVE_TIMEOUT);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	6998      	ldr	r0, [r3, #24]
 8001200:	8b3a      	ldrh	r2, [r7, #24]
 8001202:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001206:	6839      	ldr	r1, [r7, #0]
 8001208:	f002 fde8 	bl	8003ddc <HAL_SPI_Receive>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 800120c:	bf00      	nop
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	4618      	mov	r0, r3
 8001214:	f003 f8a4 	bl	8004360 <HAL_SPI_GetState>
 8001218:	4603      	mov	r3, r0
 800121a:	2b01      	cmp	r3, #1
 800121c:	d1f7      	bne.n	800120e <LoRa_readReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6818      	ldr	r0, [r3, #0]
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	889b      	ldrh	r3, [r3, #4]
 8001226:	2201      	movs	r2, #1
 8001228:	4619      	mov	r1, r3
 800122a:	f001 ffcd 	bl	80031c8 <HAL_GPIO_WritePin>
}
 800122e:	bf00      	nop
 8001230:	3710      	adds	r7, #16
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <LoRa_writeReg>:
			uint8_t* output		--> pointer to the beginning of values array
			uint16_t w_length	--> detemines number of bytes that you want to send

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_writeReg(LoRa* _LoRa, uint8_t* address, uint16_t r_length, uint8_t* values, uint16_t w_length){
 8001236:	b580      	push	{r7, lr}
 8001238:	b084      	sub	sp, #16
 800123a:	af00      	add	r7, sp, #0
 800123c:	60f8      	str	r0, [r7, #12]
 800123e:	60b9      	str	r1, [r7, #8]
 8001240:	603b      	str	r3, [r7, #0]
 8001242:	4613      	mov	r3, r2
 8001244:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	6818      	ldr	r0, [r3, #0]
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	889b      	ldrh	r3, [r3, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	4619      	mov	r1, r3
 8001252:	f001 ffb9 	bl	80031c8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(_LoRa->hSPIx, address, r_length, TRANSMIT_TIMEOUT);
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	6998      	ldr	r0, [r3, #24]
 800125a:	88fa      	ldrh	r2, [r7, #6]
 800125c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001260:	68b9      	ldr	r1, [r7, #8]
 8001262:	f002 fc77 	bl	8003b54 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001266:	bf00      	nop
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4618      	mov	r0, r3
 800126e:	f003 f877 	bl	8004360 <HAL_SPI_GetState>
 8001272:	4603      	mov	r3, r0
 8001274:	2b01      	cmp	r3, #1
 8001276:	d1f7      	bne.n	8001268 <LoRa_writeReg+0x32>
		;
	HAL_SPI_Transmit(_LoRa->hSPIx, values, w_length, TRANSMIT_TIMEOUT);
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	6998      	ldr	r0, [r3, #24]
 800127c:	8b3a      	ldrh	r2, [r7, #24]
 800127e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001282:	6839      	ldr	r1, [r7, #0]
 8001284:	f002 fc66 	bl	8003b54 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 8001288:	bf00      	nop
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	4618      	mov	r0, r3
 8001290:	f003 f866 	bl	8004360 <HAL_SPI_GetState>
 8001294:	4603      	mov	r3, r0
 8001296:	2b01      	cmp	r3, #1
 8001298:	d1f7      	bne.n	800128a <LoRa_writeReg+0x54>
		;
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	6818      	ldr	r0, [r3, #0]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	889b      	ldrh	r3, [r3, #4]
 80012a2:	2201      	movs	r2, #1
 80012a4:	4619      	mov	r1, r3
 80012a6:	f001 ff8f 	bl	80031c8 <HAL_GPIO_WritePin>
}
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <LoRa_setLowDaraRateOptimization>:
			LoRa*	LoRa         --> LoRa object handler
			uint8_t	value        --> 0 to disable, otherwise to enable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setLowDaraRateOptimization(LoRa* _LoRa, uint8_t value){
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b084      	sub	sp, #16
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	460b      	mov	r3, r1
 80012bc:	70fb      	strb	r3, [r7, #3]
	uint8_t	data;
	uint8_t	read;

	read = LoRa_read(_LoRa, RegModemConfig3);
 80012be:	2126      	movs	r1, #38	@ 0x26
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f000 f933 	bl	800152c <LoRa_read>
 80012c6:	4603      	mov	r3, r0
 80012c8:	73bb      	strb	r3, [r7, #14]
	
	if(value)
 80012ca:	78fb      	ldrb	r3, [r7, #3]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d004      	beq.n	80012da <LoRa_setLowDaraRateOptimization+0x28>
		data = read | 0x08;
 80012d0:	7bbb      	ldrb	r3, [r7, #14]
 80012d2:	f043 0308 	orr.w	r3, r3, #8
 80012d6:	73fb      	strb	r3, [r7, #15]
 80012d8:	e003      	b.n	80012e2 <LoRa_setLowDaraRateOptimization+0x30>
	else
		data = read & 0xF7;
 80012da:	7bbb      	ldrb	r3, [r7, #14]
 80012dc:	f023 0308 	bic.w	r3, r3, #8
 80012e0:	73fb      	strb	r3, [r7, #15]

	LoRa_write(_LoRa, RegModemConfig3, data);
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
 80012e4:	461a      	mov	r2, r3
 80012e6:	2126      	movs	r1, #38	@ 0x26
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f000 f939 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80012ee:	200a      	movs	r0, #10
 80012f0:	f001 fcde 	bl	8002cb0 <HAL_Delay>
}
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <LoRa_setAutoLDO>:
		arguments   :
			LoRa*	LoRa         --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setAutoLDO(LoRa* _LoRa){
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b096      	sub	sp, #88	@ 0x58
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	double BW[] = {7.8, 10.4, 15.6, 20.8, 31.25, 41.7, 62.5, 125.0, 250.0, 500.0};
 8001304:	4a17      	ldr	r2, [pc, #92]	@ (8001364 <LoRa_setAutoLDO+0x68>)
 8001306:	f107 0308 	add.w	r3, r7, #8
 800130a:	4611      	mov	r1, r2
 800130c:	2250      	movs	r2, #80	@ 0x50
 800130e:	4618      	mov	r0, r3
 8001310:	f004 fa9b 	bl	800584a <memcpy>
	
	LoRa_setLowDaraRateOptimization(_LoRa, (long)((1 << _LoRa->spredingFactor) / ((double)BW[_LoRa->bandWidth])) > 16.0);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800131a:	461a      	mov	r2, r3
 800131c:	2301      	movs	r3, #1
 800131e:	4093      	lsls	r3, r2
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff f86f 	bl	8000404 <__aeabi_i2d>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	3358      	adds	r3, #88	@ 0x58
 8001330:	443b      	add	r3, r7
 8001332:	3b50      	subs	r3, #80	@ 0x50
 8001334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001338:	f7ff f9f8 	bl	800072c <__aeabi_ddiv>
 800133c:	4602      	mov	r2, r0
 800133e:	460b      	mov	r3, r1
 8001340:	4610      	mov	r0, r2
 8001342:	4619      	mov	r1, r3
 8001344:	f7ff fb78 	bl	8000a38 <__aeabi_d2iz>
 8001348:	4603      	mov	r3, r0
 800134a:	2b10      	cmp	r3, #16
 800134c:	bfcc      	ite	gt
 800134e:	2301      	movgt	r3, #1
 8001350:	2300      	movle	r3, #0
 8001352:	b2db      	uxtb	r3, r3
 8001354:	4619      	mov	r1, r3
 8001356:	6878      	ldr	r0, [r7, #4]
 8001358:	f7ff ffab 	bl	80012b2 <LoRa_setLowDaraRateOptimization>
}
 800135c:	bf00      	nop
 800135e:	3758      	adds	r7, #88	@ 0x58
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	080096e0 	.word	0x080096e0

08001368 <LoRa_setFrequency>:
			LoRa* LoRa        --> LoRa object handler
			int   freq        --> desired frequency in MHz unit, e.g 434

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setFrequency(LoRa* _LoRa, int freq){
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	uint8_t  data;
	uint32_t F;
	F = (freq * 524288)>>5;
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	04db      	lsls	r3, r3, #19
 8001376:	115b      	asrs	r3, r3, #5
 8001378:	60fb      	str	r3, [r7, #12]

	// write Msb:
	data = F >> 16;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	0c1b      	lsrs	r3, r3, #16
 800137e:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMsb, data);
 8001380:	7afb      	ldrb	r3, [r7, #11]
 8001382:	461a      	mov	r2, r3
 8001384:	2106      	movs	r1, #6
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 f8ea 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 800138c:	2005      	movs	r0, #5
 800138e:	f001 fc8f 	bl	8002cb0 <HAL_Delay>

	// write Mid:
	data = F >> 8;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	0a1b      	lsrs	r3, r3, #8
 8001396:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrMid, data);
 8001398:	7afb      	ldrb	r3, [r7, #11]
 800139a:	461a      	mov	r2, r3
 800139c:	2107      	movs	r1, #7
 800139e:	6878      	ldr	r0, [r7, #4]
 80013a0:	f000 f8de 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013a4:	2005      	movs	r0, #5
 80013a6:	f001 fc83 	bl	8002cb0 <HAL_Delay>

	// write Lsb:
	data = F >> 0;
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	72fb      	strb	r3, [r7, #11]
	LoRa_write(_LoRa, RegFrLsb, data);
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	461a      	mov	r2, r3
 80013b2:	2108      	movs	r1, #8
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f000 f8d3 	bl	8001560 <LoRa_write>
	HAL_Delay(5);
 80013ba:	2005      	movs	r0, #5
 80013bc:	f001 fc78 	bl	8002cb0 <HAL_Delay>
}
 80013c0:	bf00      	nop
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <LoRa_setSpreadingFactor>:
			LoRa* LoRa        --> LoRa object handler
			int   SP          --> desired spreading factor e.g 7

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSpreadingFactor(LoRa* _LoRa, int SF){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b084      	sub	sp, #16
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
	uint8_t	data;
	uint8_t	read;

	if(SF>12)
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	2b0c      	cmp	r3, #12
 80013d6:	dd01      	ble.n	80013dc <LoRa_setSpreadingFactor+0x14>
		SF = 12;
 80013d8:	230c      	movs	r3, #12
 80013da:	603b      	str	r3, [r7, #0]
	if(SF<7)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	2b06      	cmp	r3, #6
 80013e0:	dc01      	bgt.n	80013e6 <LoRa_setSpreadingFactor+0x1e>
		SF = 7;
 80013e2:	2307      	movs	r3, #7
 80013e4:	603b      	str	r3, [r7, #0]

	read = LoRa_read(_LoRa, RegModemConfig2);
 80013e6:	211e      	movs	r1, #30
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f000 f89f 	bl	800152c <LoRa_read>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10);
 80013f2:	200a      	movs	r0, #10
 80013f4:	f001 fc5c 	bl	8002cb0 <HAL_Delay>

	data = (SF << 4) + (read & 0x0F);
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	011b      	lsls	r3, r3, #4
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	f003 030f 	and.w	r3, r3, #15
 8001406:	b2db      	uxtb	r3, r3
 8001408:	4413      	add	r3, r2
 800140a:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);
 800140c:	7bbb      	ldrb	r3, [r7, #14]
 800140e:	461a      	mov	r2, r3
 8001410:	211e      	movs	r1, #30
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f000 f8a4 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001418:	200a      	movs	r0, #10
 800141a:	f001 fc49 	bl	8002cb0 <HAL_Delay>
	
	LoRa_setAutoLDO(_LoRa);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ff6c 	bl	80012fc <LoRa_setAutoLDO>
}
 8001424:	bf00      	nop
 8001426:	3710      	adds	r7, #16
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <LoRa_setPower>:
			LoRa* LoRa        --> LoRa object handler
			int   power       --> desired power like POWER_17db

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setPower(LoRa* _LoRa, uint8_t power){
 800142c:	b580      	push	{r7, lr}
 800142e:	b082      	sub	sp, #8
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	460b      	mov	r3, r1
 8001436:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegPaConfig, power);
 8001438:	78fb      	ldrb	r3, [r7, #3]
 800143a:	461a      	mov	r2, r3
 800143c:	2109      	movs	r1, #9
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f000 f88e 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 8001444:	200a      	movs	r0, #10
 8001446:	f001 fc33 	bl	8002cb0 <HAL_Delay>
}
 800144a:	bf00      	nop
 800144c:	3708      	adds	r7, #8
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <LoRa_setOCP>:
			LoRa* LoRa        --> LoRa object handler
			int   current     --> desired max currnet in mA, e.g 120

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setOCP(LoRa* _LoRa, uint8_t current){
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	460b      	mov	r3, r1
 800145e:	70fb      	strb	r3, [r7, #3]
	uint8_t	OcpTrim = 0;
 8001460:	2300      	movs	r3, #0
 8001462:	73fb      	strb	r3, [r7, #15]

	if(current<45)
 8001464:	78fb      	ldrb	r3, [r7, #3]
 8001466:	2b2c      	cmp	r3, #44	@ 0x2c
 8001468:	d801      	bhi.n	800146e <LoRa_setOCP+0x1a>
		current = 45;
 800146a:	232d      	movs	r3, #45	@ 0x2d
 800146c:	70fb      	strb	r3, [r7, #3]
	if(current>240)
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	2bf0      	cmp	r3, #240	@ 0xf0
 8001472:	d901      	bls.n	8001478 <LoRa_setOCP+0x24>
		current = 240;
 8001474:	23f0      	movs	r3, #240	@ 0xf0
 8001476:	70fb      	strb	r3, [r7, #3]

	if(current <= 120)
 8001478:	78fb      	ldrb	r3, [r7, #3]
 800147a:	2b78      	cmp	r3, #120	@ 0x78
 800147c:	d809      	bhi.n	8001492 <LoRa_setOCP+0x3e>
		OcpTrim = (current - 45)/5;
 800147e:	78fb      	ldrb	r3, [r7, #3]
 8001480:	3b2d      	subs	r3, #45	@ 0x2d
 8001482:	4a12      	ldr	r2, [pc, #72]	@ (80014cc <LoRa_setOCP+0x78>)
 8001484:	fb82 1203 	smull	r1, r2, r2, r3
 8001488:	1052      	asrs	r2, r2, #1
 800148a:	17db      	asrs	r3, r3, #31
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	e00b      	b.n	80014aa <LoRa_setOCP+0x56>
	else if(current <= 240)
 8001492:	78fb      	ldrb	r3, [r7, #3]
 8001494:	2bf0      	cmp	r3, #240	@ 0xf0
 8001496:	d808      	bhi.n	80014aa <LoRa_setOCP+0x56>
		OcpTrim = (current + 30)/10;
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	331e      	adds	r3, #30
 800149c:	4a0b      	ldr	r2, [pc, #44]	@ (80014cc <LoRa_setOCP+0x78>)
 800149e:	fb82 1203 	smull	r1, r2, r2, r3
 80014a2:	1092      	asrs	r2, r2, #2
 80014a4:	17db      	asrs	r3, r3, #31
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	73fb      	strb	r3, [r7, #15]

	OcpTrim = OcpTrim + (1 << 5);
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	3320      	adds	r3, #32
 80014ae:	73fb      	strb	r3, [r7, #15]
	LoRa_write(_LoRa, RegOcp, OcpTrim);
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	461a      	mov	r2, r3
 80014b4:	210b      	movs	r1, #11
 80014b6:	6878      	ldr	r0, [r7, #4]
 80014b8:	f000 f852 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014bc:	200a      	movs	r0, #10
 80014be:	f001 fbf7 	bl	8002cb0 <HAL_Delay>
}
 80014c2:	bf00      	nop
 80014c4:	3710      	adds	r7, #16
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	66666667 	.word	0x66666667

080014d0 <LoRa_setTOMsb_setCRCon>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setTOMsb_setCRCon(LoRa* _LoRa){
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	uint8_t read, data;

	read = LoRa_read(_LoRa, RegModemConfig2);
 80014d8:	211e      	movs	r1, #30
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 f826 	bl	800152c <LoRa_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	73fb      	strb	r3, [r7, #15]

	data = read | 0x07;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	f043 0307 	orr.w	r3, r3, #7
 80014ea:	73bb      	strb	r3, [r7, #14]
	LoRa_write(_LoRa, RegModemConfig2, data);\
 80014ec:	7bbb      	ldrb	r3, [r7, #14]
 80014ee:	461a      	mov	r2, r3
 80014f0:	211e      	movs	r1, #30
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f834 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f001 fbd9 	bl	8002cb0 <HAL_Delay>
}
 80014fe:	bf00      	nop
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <LoRa_setSyncWord>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setSyncWord(LoRa* _LoRa, uint8_t syncword){
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	460b      	mov	r3, r1
 8001510:	70fb      	strb	r3, [r7, #3]
	LoRa_write(_LoRa, RegSyncWord, syncword);
 8001512:	78fb      	ldrb	r3, [r7, #3]
 8001514:	461a      	mov	r2, r3
 8001516:	2139      	movs	r1, #57	@ 0x39
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	f000 f821 	bl	8001560 <LoRa_write>
	HAL_Delay(10);
 800151e:	200a      	movs	r0, #10
 8001520:	f001 fbc6 	bl	8002cb0 <HAL_Delay>
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <LoRa_read>:
			LoRa*   LoRa        --> LoRa object handler
			uint8_t address     -->	address of the register e.g 0x1D

		returns     : register value
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_read(LoRa* _LoRa, uint8_t address){
 800152c:	b580      	push	{r7, lr}
 800152e:	b086      	sub	sp, #24
 8001530:	af02      	add	r7, sp, #8
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	70fb      	strb	r3, [r7, #3]
	uint8_t read_data;
	uint8_t data_addr;

	data_addr = address & 0x7F;
 8001538:	78fb      	ldrb	r3, [r7, #3]
 800153a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800153e:	b2db      	uxtb	r3, r3
 8001540:	73bb      	strb	r3, [r7, #14]
	LoRa_readReg(_LoRa, &data_addr, 1, &read_data, 1);
 8001542:	f107 030f 	add.w	r3, r7, #15
 8001546:	f107 010e 	add.w	r1, r7, #14
 800154a:	2201      	movs	r2, #1
 800154c:	9200      	str	r2, [sp, #0]
 800154e:	2201      	movs	r2, #1
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff fe32 	bl	80011ba <LoRa_readReg>
	//HAL_Delay(5);

	return read_data;
 8001556:	7bfb      	ldrb	r3, [r7, #15]
}
 8001558:	4618      	mov	r0, r3
 800155a:	3710      	adds	r7, #16
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}

08001560 <LoRa_write>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t value       --> value that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_write(LoRa* _LoRa, uint8_t address, uint8_t value){
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af02      	add	r7, sp, #8
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	70fb      	strb	r3, [r7, #3]
 800156c:	4613      	mov	r3, r2
 800156e:	70bb      	strb	r3, [r7, #2]
	uint8_t data;
	uint8_t addr;

	addr = address | 0x80;
 8001570:	78fb      	ldrb	r3, [r7, #3]
 8001572:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001576:	b2db      	uxtb	r3, r3
 8001578:	73bb      	strb	r3, [r7, #14]
	data = value;
 800157a:	78bb      	ldrb	r3, [r7, #2]
 800157c:	73fb      	strb	r3, [r7, #15]
	LoRa_writeReg(_LoRa, &addr, 1, &data, 1);
 800157e:	f107 030f 	add.w	r3, r7, #15
 8001582:	f107 010e 	add.w	r1, r7, #14
 8001586:	2201      	movs	r2, #1
 8001588:	9200      	str	r2, [sp, #0]
 800158a:	2201      	movs	r2, #1
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f7ff fe52 	bl	8001236 <LoRa_writeReg>
	//HAL_Delay(5);
}
 8001592:	bf00      	nop
 8001594:	3710      	adds	r7, #16
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <LoRa_BurstWrite>:
			uint8_t address     -->	address of the register e.g 0x1D
			uint8_t *value      --> address of values that you want to write

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_BurstWrite(LoRa* _LoRa, uint8_t address, uint8_t *value, uint8_t length){
 800159a:	b580      	push	{r7, lr}
 800159c:	b086      	sub	sp, #24
 800159e:	af00      	add	r7, sp, #0
 80015a0:	60f8      	str	r0, [r7, #12]
 80015a2:	607a      	str	r2, [r7, #4]
 80015a4:	461a      	mov	r2, r3
 80015a6:	460b      	mov	r3, r1
 80015a8:	72fb      	strb	r3, [r7, #11]
 80015aa:	4613      	mov	r3, r2
 80015ac:	72bb      	strb	r3, [r7, #10]
	uint8_t addr;
	addr = address | 0x80;
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	75fb      	strb	r3, [r7, #23]

	//NSS = 1
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_RESET);
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	889b      	ldrh	r3, [r3, #4]
 80015c0:	2200      	movs	r2, #0
 80015c2:	4619      	mov	r1, r3
 80015c4:	f001 fe00 	bl	80031c8 <HAL_GPIO_WritePin>
	
	HAL_SPI_Transmit(_LoRa->hSPIx, &addr, 1, TRANSMIT_TIMEOUT);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	6998      	ldr	r0, [r3, #24]
 80015cc:	f107 0117 	add.w	r1, r7, #23
 80015d0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015d4:	2201      	movs	r2, #1
 80015d6:	f002 fabd 	bl	8003b54 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015da:	bf00      	nop
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f002 febd 	bl	8004360 <HAL_SPI_GetState>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d1f7      	bne.n	80015dc <LoRa_BurstWrite+0x42>
		;
	//Write data in FiFo
	HAL_SPI_Transmit(_LoRa->hSPIx, value, length, TRANSMIT_TIMEOUT);
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6998      	ldr	r0, [r3, #24]
 80015f0:	7abb      	ldrb	r3, [r7, #10]
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	f002 faab 	bl	8003b54 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(_LoRa->hSPIx) != HAL_SPI_STATE_READY)
 80015fe:	bf00      	nop
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	4618      	mov	r0, r3
 8001606:	f002 feab 	bl	8004360 <HAL_SPI_GetState>
 800160a:	4603      	mov	r3, r0
 800160c:	2b01      	cmp	r3, #1
 800160e:	d1f7      	bne.n	8001600 <LoRa_BurstWrite+0x66>
		;
	//NSS = 0
	//HAL_Delay(5);
	HAL_GPIO_WritePin(_LoRa->CS_port, _LoRa->CS_pin, GPIO_PIN_SET);
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	6818      	ldr	r0, [r3, #0]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	889b      	ldrh	r3, [r3, #4]
 8001618:	2201      	movs	r2, #1
 800161a:	4619      	mov	r1, r3
 800161c:	f001 fdd4 	bl	80031c8 <HAL_GPIO_WritePin>
}
 8001620:	bf00      	nop
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <LoRa_isvalid>:
		arguments   :
			LoRa* LoRa --> LoRa object handler

		returns     : returns 1 if all of the values were given, otherwise returns 0
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isvalid(LoRa* _LoRa){
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

	return 1;
 8001630:	2301      	movs	r3, #1
}
 8001632:	4618      	mov	r0, r3
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr

0800163c <LoRa_transmit>:
			uint8_t  data			--> A pointer to the data you wanna send
			uint8_t	 length   --> Size of your data in Bytes
			uint16_t timeOut	--> Timeout in milliseconds
		returns     : 1 in case of success, 0 in case of timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_transmit(LoRa* _LoRa, uint8_t* data, uint8_t length, uint16_t timeout){
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	60f8      	str	r0, [r7, #12]
 8001644:	60b9      	str	r1, [r7, #8]
 8001646:	4611      	mov	r1, r2
 8001648:	461a      	mov	r2, r3
 800164a:	460b      	mov	r3, r1
 800164c:	71fb      	strb	r3, [r7, #7]
 800164e:	4613      	mov	r3, r2
 8001650:	80bb      	strh	r3, [r7, #4]
	uint8_t read;

	int mode = _LoRa->current_mode;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	69db      	ldr	r3, [r3, #28]
 8001656:	617b      	str	r3, [r7, #20]
	LoRa_gotoMode(_LoRa, STNBY_MODE);
 8001658:	2101      	movs	r1, #1
 800165a:	68f8      	ldr	r0, [r7, #12]
 800165c:	f7ff fd41 	bl	80010e2 <LoRa_gotoMode>
	read = LoRa_read(_LoRa, RegFiFoTxBaseAddr);
 8001660:	210e      	movs	r1, #14
 8001662:	68f8      	ldr	r0, [r7, #12]
 8001664:	f7ff ff62 	bl	800152c <LoRa_read>
 8001668:	4603      	mov	r3, r0
 800166a:	74fb      	strb	r3, [r7, #19]
	LoRa_write(_LoRa, RegFiFoAddPtr, read);
 800166c:	7cfb      	ldrb	r3, [r7, #19]
 800166e:	461a      	mov	r2, r3
 8001670:	210d      	movs	r1, #13
 8001672:	68f8      	ldr	r0, [r7, #12]
 8001674:	f7ff ff74 	bl	8001560 <LoRa_write>
	LoRa_write(_LoRa, RegPayloadLength, length);
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	461a      	mov	r2, r3
 800167c:	2122      	movs	r1, #34	@ 0x22
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f7ff ff6e 	bl	8001560 <LoRa_write>
	LoRa_BurstWrite(_LoRa, RegFiFo, data, length);
 8001684:	79fb      	ldrb	r3, [r7, #7]
 8001686:	68ba      	ldr	r2, [r7, #8]
 8001688:	2100      	movs	r1, #0
 800168a:	68f8      	ldr	r0, [r7, #12]
 800168c:	f7ff ff85 	bl	800159a <LoRa_BurstWrite>
	LoRa_gotoMode(_LoRa, TRANSMIT_MODE);
 8001690:	2103      	movs	r1, #3
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f7ff fd25 	bl	80010e2 <LoRa_gotoMode>
	while(1){
		read = LoRa_read(_LoRa, RegIrqFlags);
 8001698:	2112      	movs	r1, #18
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f7ff ff46 	bl	800152c <LoRa_read>
 80016a0:	4603      	mov	r3, r0
 80016a2:	74fb      	strb	r3, [r7, #19]
		if((read & 0x08)!=0){
 80016a4:	7cfb      	ldrb	r3, [r7, #19]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d00a      	beq.n	80016c4 <LoRa_transmit+0x88>
			LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 80016ae:	22ff      	movs	r2, #255	@ 0xff
 80016b0:	2112      	movs	r1, #18
 80016b2:	68f8      	ldr	r0, [r7, #12]
 80016b4:	f7ff ff54 	bl	8001560 <LoRa_write>
			LoRa_gotoMode(_LoRa, mode);
 80016b8:	6979      	ldr	r1, [r7, #20]
 80016ba:	68f8      	ldr	r0, [r7, #12]
 80016bc:	f7ff fd11 	bl	80010e2 <LoRa_gotoMode>
			return 1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e00f      	b.n	80016e4 <LoRa_transmit+0xa8>
		}
		else{
			if(--timeout==0){
 80016c4:	88bb      	ldrh	r3, [r7, #4]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	80bb      	strh	r3, [r7, #4]
 80016ca:	88bb      	ldrh	r3, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d105      	bne.n	80016dc <LoRa_transmit+0xa0>
				LoRa_gotoMode(_LoRa, mode);
 80016d0:	6979      	ldr	r1, [r7, #20]
 80016d2:	68f8      	ldr	r0, [r7, #12]
 80016d4:	f7ff fd05 	bl	80010e2 <LoRa_gotoMode>
				return 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	e003      	b.n	80016e4 <LoRa_transmit+0xa8>
			}
		}
		HAL_Delay(1);
 80016dc:	2001      	movs	r0, #1
 80016de:	f001 fae7 	bl	8002cb0 <HAL_Delay>
		read = LoRa_read(_LoRa, RegIrqFlags);
 80016e2:	e7d9      	b.n	8001698 <LoRa_transmit+0x5c>
	}
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3718      	adds	r7, #24
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}

080016ec <LoRa_startReceiving>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startReceiving(LoRa* _LoRa){
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, RXCONTIN_MODE);
 80016f4:	2105      	movs	r1, #5
 80016f6:	6878      	ldr	r0, [r7, #4]
 80016f8:	f7ff fcf3 	bl	80010e2 <LoRa_gotoMode>
}
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <LoRa_receive>:
			uint8_t	 length   --> Determines how many bytes you want to read

		returns     : The number of bytes received
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_receive(LoRa* _LoRa, uint8_t* data, uint8_t length)
{
 8001704:	b590      	push	{r4, r7, lr}
 8001706:	b087      	sub	sp, #28
 8001708:	af00      	add	r7, sp, #0
 800170a:	60f8      	str	r0, [r7, #12]
 800170c:	60b9      	str	r1, [r7, #8]
 800170e:	4613      	mov	r3, r2
 8001710:	71fb      	strb	r3, [r7, #7]
    uint8_t irq = LoRa_read(_LoRa, RegIrqFlags);
 8001712:	2112      	movs	r1, #18
 8001714:	68f8      	ldr	r0, [r7, #12]
 8001716:	f7ff ff09 	bl	800152c <LoRa_read>
 800171a:	4603      	mov	r3, r0
 800171c:	757b      	strb	r3, [r7, #21]
    uint8_t bytes = 0;
 800171e:	2300      	movs	r3, #0
 8001720:	75fb      	strb	r3, [r7, #23]

    if (irq & 0x40)   // RxDone
 8001722:	7d7b      	ldrb	r3, [r7, #21]
 8001724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001728:	2b00      	cmp	r3, #0
 800172a:	d02f      	beq.n	800178c <LoRa_receive+0x88>
    {
        LoRa_write(_LoRa, RegIrqFlags, 0xFF);
 800172c:	22ff      	movs	r2, #255	@ 0xff
 800172e:	2112      	movs	r1, #18
 8001730:	68f8      	ldr	r0, [r7, #12]
 8001732:	f7ff ff15 	bl	8001560 <LoRa_write>

        bytes = LoRa_read(_LoRa, RegRxNbBytes);
 8001736:	2113      	movs	r1, #19
 8001738:	68f8      	ldr	r0, [r7, #12]
 800173a:	f7ff fef7 	bl	800152c <LoRa_read>
 800173e:	4603      	mov	r3, r0
 8001740:	75fb      	strb	r3, [r7, #23]
        uint8_t addr = LoRa_read(_LoRa, RegFiFoRxCurrentAddr);
 8001742:	2110      	movs	r1, #16
 8001744:	68f8      	ldr	r0, [r7, #12]
 8001746:	f7ff fef1 	bl	800152c <LoRa_read>
 800174a:	4603      	mov	r3, r0
 800174c:	753b      	strb	r3, [r7, #20]
        LoRa_write(_LoRa, RegFiFoAddPtr, addr);
 800174e:	7d3b      	ldrb	r3, [r7, #20]
 8001750:	461a      	mov	r2, r3
 8001752:	210d      	movs	r1, #13
 8001754:	68f8      	ldr	r0, [r7, #12]
 8001756:	f7ff ff03 	bl	8001560 <LoRa_write>

        if (bytes > length) bytes = length;
 800175a:	7dfa      	ldrb	r2, [r7, #23]
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	429a      	cmp	r2, r3
 8001760:	d901      	bls.n	8001766 <LoRa_receive+0x62>
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	75fb      	strb	r3, [r7, #23]

        for (uint8_t i = 0; i < bytes; i++)
 8001766:	2300      	movs	r3, #0
 8001768:	75bb      	strb	r3, [r7, #22]
 800176a:	e00b      	b.n	8001784 <LoRa_receive+0x80>
            data[i] = LoRa_read(_LoRa, RegFiFo);
 800176c:	7dbb      	ldrb	r3, [r7, #22]
 800176e:	68ba      	ldr	r2, [r7, #8]
 8001770:	18d4      	adds	r4, r2, r3
 8001772:	2100      	movs	r1, #0
 8001774:	68f8      	ldr	r0, [r7, #12]
 8001776:	f7ff fed9 	bl	800152c <LoRa_read>
 800177a:	4603      	mov	r3, r0
 800177c:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < bytes; i++)
 800177e:	7dbb      	ldrb	r3, [r7, #22]
 8001780:	3301      	adds	r3, #1
 8001782:	75bb      	strb	r3, [r7, #22]
 8001784:	7dba      	ldrb	r2, [r7, #22]
 8001786:	7dfb      	ldrb	r3, [r7, #23]
 8001788:	429a      	cmp	r2, r3
 800178a:	d3ef      	bcc.n	800176c <LoRa_receive+0x68>
    }

    return bytes;
 800178c:	7dfb      	ldrb	r3, [r7, #23]
}
 800178e:	4618      	mov	r0, r3
 8001790:	371c      	adds	r7, #28
 8001792:	46bd      	mov	sp, r7
 8001794:	bd90      	pop	{r4, r7, pc}

08001796 <LoRa_setCADMode>:
		arguments   :
			LoRa* LoRa    --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_setCADMode(LoRa* _LoRa){
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
	LoRa_gotoMode(_LoRa, CAD_MODE);
 800179e:	2107      	movs	r1, #7
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f7ff fc9e 	bl	80010e2 <LoRa_gotoMode>
}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <LoRa_startCAD>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_startCAD(LoRa* _LoRa){
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
	LoRa_setCADMode(_LoRa);
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f7ff ffed 	bl	8001796 <LoRa_setCADMode>
}
 80017bc:	bf00      	nop
 80017be:	3708      	adds	r7, #8
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <LoRa_isCADDetected>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if activity detected, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDetected(LoRa* _LoRa){
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 80017cc:	2112      	movs	r1, #18
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff feac 	bl	800152c <LoRa_read>
 80017d4:	4603      	mov	r3, r0
 80017d6:	73fb      	strb	r3, [r7, #15]

	// Check CadDetected flag (bit 0)
	if(cadFlags & 0x01){
 80017d8:	7bfb      	ldrb	r3, [r7, #15]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00a      	beq.n	80017f8 <LoRa_isCADDetected+0x34>
		// Clear CadDetected flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFE);
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
 80017e4:	f023 0301 	bic.w	r3, r3, #1
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	461a      	mov	r2, r3
 80017ec:	2112      	movs	r1, #18
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f7ff feb6 	bl	8001560 <LoRa_write>
		return 1;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e000      	b.n	80017fa <LoRa_isCADDetected+0x36>
	// Check CadDone flag (bit 2) - optional, depends on your needs
	// if(cadFlags & 0x04){
	//     LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
	// }

	return 0;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <LoRa_isCADDone>:
		arguments   :
			LoRa*    LoRa     --> LoRa object handler

		returns     : 1 if CAD done, 0 otherwise
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_isCADDone(LoRa* _LoRa){
 8001802:	b580      	push	{r7, lr}
 8001804:	b084      	sub	sp, #16
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
	uint8_t cadFlags = LoRa_read(_LoRa, RegIrqFlags);
 800180a:	2112      	movs	r1, #18
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	f7ff fe8d 	bl	800152c <LoRa_read>
 8001812:	4603      	mov	r3, r0
 8001814:	73fb      	strb	r3, [r7, #15]

	// Check CadDone flag (bit 2)
	if(cadFlags & 0x04){
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00a      	beq.n	8001836 <LoRa_isCADDone+0x34>
		// Clear CadDone flag
		LoRa_write(_LoRa, RegIrqFlags, cadFlags & 0xFB);
 8001820:	7bfb      	ldrb	r3, [r7, #15]
 8001822:	f023 0304 	bic.w	r3, r3, #4
 8001826:	b2db      	uxtb	r3, r3
 8001828:	461a      	mov	r2, r3
 800182a:	2112      	movs	r1, #18
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff fe97 	bl	8001560 <LoRa_write>
		return 1;
 8001832:	2301      	movs	r3, #1
 8001834:	e000      	b.n	8001838 <LoRa_isCADDone+0x36>
	}

	return 0;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3710      	adds	r7, #16
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <LoRa_performCAD>:
			LoRa*    LoRa     --> LoRa object handler
			uint16_t timeout  --> Timeout in milliseconds

		returns     : 1 if activity detected, 0 if no activity, 255 if timeout
\* ----------------------------------------------------------------------------- */
uint8_t LoRa_performCAD(LoRa* _LoRa, uint16_t timeout){
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	807b      	strh	r3, [r7, #2]
	// Start CAD
	LoRa_startCAD(_LoRa);
 800184c:	6878      	ldr	r0, [r7, #4]
 800184e:	f7ff ffae 	bl	80017ae <LoRa_startCAD>

	// Wait for CAD to complete
	while(timeout--){
 8001852:	e00d      	b.n	8001870 <LoRa_performCAD+0x30>
		if(LoRa_isCADDone(_LoRa)){
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff ffd4 	bl	8001802 <LoRa_isCADDone>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d004      	beq.n	800186a <LoRa_performCAD+0x2a>
			// Check if activity was detected
			return LoRa_isCADDetected(_LoRa);
 8001860:	6878      	ldr	r0, [r7, #4]
 8001862:	f7ff ffaf 	bl	80017c4 <LoRa_isCADDetected>
 8001866:	4603      	mov	r3, r0
 8001868:	e008      	b.n	800187c <LoRa_performCAD+0x3c>
		}
		HAL_Delay(1);
 800186a:	2001      	movs	r0, #1
 800186c:	f001 fa20 	bl	8002cb0 <HAL_Delay>
	while(timeout--){
 8001870:	887b      	ldrh	r3, [r7, #2]
 8001872:	1e5a      	subs	r2, r3, #1
 8001874:	807a      	strh	r2, [r7, #2]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d1ec      	bne.n	8001854 <LoRa_performCAD+0x14>
	}

	// Timeout
	return 255;
 800187a:	23ff      	movs	r3, #255	@ 0xff
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <LoRa_enableCRC>:
			LoRa*    LoRa     --> LoRa object handler
			uint8_t enable    --> 1 to enable, 0 to disable

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
void LoRa_enableCRC(LoRa* _LoRa, uint8_t enable){
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	70fb      	strb	r3, [r7, #3]
	uint8_t read = LoRa_read(_LoRa, RegModemConfig2);
 8001890:	211e      	movs	r1, #30
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff fe4a 	bl	800152c <LoRa_read>
 8001898:	4603      	mov	r3, r0
 800189a:	73fb      	strb	r3, [r7, #15]

	if(enable){
 800189c:	78fb      	ldrb	r3, [r7, #3]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d004      	beq.n	80018ac <LoRa_enableCRC+0x28>
		read |= 0x04;  // Set bit 2 (RxPayloadCrcOn)
 80018a2:	7bfb      	ldrb	r3, [r7, #15]
 80018a4:	f043 0304 	orr.w	r3, r3, #4
 80018a8:	73fb      	strb	r3, [r7, #15]
 80018aa:	e003      	b.n	80018b4 <LoRa_enableCRC+0x30>
	} else {
		read &= ~0x04; // Clear bit 2
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	f023 0304 	bic.w	r3, r3, #4
 80018b2:	73fb      	strb	r3, [r7, #15]
	}

	LoRa_write(_LoRa, RegModemConfig2, read);
 80018b4:	7bfb      	ldrb	r3, [r7, #15]
 80018b6:	461a      	mov	r2, r3
 80018b8:	211e      	movs	r1, #30
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7ff fe50 	bl	8001560 <LoRa_write>
}
 80018c0:	bf00      	nop
 80018c2:	3710      	adds	r7, #16
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <LoRa_init>:
		arguments   :
			LoRa* LoRa        --> LoRa object handler

		returns     : Nothing
\* ----------------------------------------------------------------------------- */
uint16_t LoRa_init(LoRa* _LoRa){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b084      	sub	sp, #16
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	uint8_t    data;
	uint8_t    read;

	if(LoRa_isvalid(_LoRa)){
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7ff fea9 	bl	8001628 <LoRa_isvalid>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8096 	beq.w	8001a0a <LoRa_init+0x142>
		// goto sleep mode:
			LoRa_gotoMode(_LoRa, SLEEP_MODE);
 80018de:	2100      	movs	r1, #0
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7ff fbfe 	bl	80010e2 <LoRa_gotoMode>
			HAL_Delay(10);
 80018e6:	200a      	movs	r0, #10
 80018e8:	f001 f9e2 	bl	8002cb0 <HAL_Delay>

		// turn on LoRa mode:
			read = LoRa_read(_LoRa, RegOpMode);
 80018ec:	2101      	movs	r1, #1
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f7ff fe1c 	bl	800152c <LoRa_read>
 80018f4:	4603      	mov	r3, r0
 80018f6:	73fb      	strb	r3, [r7, #15]
			HAL_Delay(10);
 80018f8:	200a      	movs	r0, #10
 80018fa:	f001 f9d9 	bl	8002cb0 <HAL_Delay>
			data = read | 0x80;
 80018fe:	7bfb      	ldrb	r3, [r7, #15]
 8001900:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001904:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegOpMode, data);
 8001906:	7bbb      	ldrb	r3, [r7, #14]
 8001908:	461a      	mov	r2, r3
 800190a:	2101      	movs	r1, #1
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff fe27 	bl	8001560 <LoRa_write>
			HAL_Delay(100);
 8001912:	2064      	movs	r0, #100	@ 0x64
 8001914:	f001 f9cc 	bl	8002cb0 <HAL_Delay>

		// set frequency:
			LoRa_setFrequency(_LoRa, _LoRa->frequency);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6a1b      	ldr	r3, [r3, #32]
 800191c:	4619      	mov	r1, r3
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f7ff fd22 	bl	8001368 <LoRa_setFrequency>

		// set output power gain:
			LoRa_setPower(_LoRa, _LoRa->power);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 800192a:	4619      	mov	r1, r3
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff fd7d 	bl	800142c <LoRa_setPower>

		// set over current protection:
			LoRa_setOCP(_LoRa, _LoRa->overCurrentProtection);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 8001938:	4619      	mov	r1, r3
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f7ff fd8a 	bl	8001454 <LoRa_setOCP>

		// set LNA gain:
			LoRa_write(_LoRa, RegLna, 0x23);
 8001940:	2223      	movs	r2, #35	@ 0x23
 8001942:	210c      	movs	r1, #12
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff fe0b 	bl	8001560 <LoRa_write>

		// set spreading factor, CRC on, and Timeout Msb:
			LoRa_setTOMsb_setCRCon(_LoRa);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f7ff fdc0 	bl	80014d0 <LoRa_setTOMsb_setCRCon>
			LoRa_setSpreadingFactor(_LoRa, _LoRa->spredingFactor);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001956:	4619      	mov	r1, r3
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7ff fd35 	bl	80013c8 <LoRa_setSpreadingFactor>

		// set Timeout Lsb:
			LoRa_write(_LoRa, RegSymbTimeoutL, 0xFF);
 800195e:	22ff      	movs	r2, #255	@ 0xff
 8001960:	211f      	movs	r1, #31
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff fdfc 	bl	8001560 <LoRa_write>

		// set bandwidth, coding rate and expilicit mode:
			// 8 bit RegModemConfig --> | X | X | X | X | X | X | X | X |
			//       bits represent --> |   bandwidth   |     CR    |I/E|
			data = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	73bb      	strb	r3, [r7, #14]
			data = (_LoRa->bandWidth << 4) + (_LoRa->crcRate << 1);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	b2da      	uxtb	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	b2db      	uxtb	r3, r3
 8001980:	4413      	add	r3, r2
 8001982:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegModemConfig1, data);
 8001984:	7bbb      	ldrb	r3, [r7, #14]
 8001986:	461a      	mov	r2, r3
 8001988:	211d      	movs	r1, #29
 800198a:	6878      	ldr	r0, [r7, #4]
 800198c:	f7ff fde8 	bl	8001560 <LoRa_write>
			LoRa_setAutoLDO(_LoRa);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f7ff fcb3 	bl	80012fc <LoRa_setAutoLDO>

		// set preamble:
			LoRa_write(_LoRa, RegPreambleMsb, _LoRa->preamble >> 8);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800199a:	0a1b      	lsrs	r3, r3, #8
 800199c:	b29b      	uxth	r3, r3
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	461a      	mov	r2, r3
 80019a2:	2120      	movs	r1, #32
 80019a4:	6878      	ldr	r0, [r7, #4]
 80019a6:	f7ff fddb 	bl	8001560 <LoRa_write>
			LoRa_write(_LoRa, RegPreambleLsb, _LoRa->preamble >> 0);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	461a      	mov	r2, r3
 80019b2:	2121      	movs	r1, #33	@ 0x21
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7ff fdd3 	bl	8001560 <LoRa_write>

		// DIO mapping:   --> DIO: RxDone
			read = LoRa_read(_LoRa, RegDioMapping1);
 80019ba:	2140      	movs	r1, #64	@ 0x40
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff fdb5 	bl	800152c <LoRa_read>
 80019c2:	4603      	mov	r3, r0
 80019c4:	73fb      	strb	r3, [r7, #15]
			data = read | 0x3F;
 80019c6:	7bfb      	ldrb	r3, [r7, #15]
 80019c8:	f043 033f 	orr.w	r3, r3, #63	@ 0x3f
 80019cc:	73bb      	strb	r3, [r7, #14]
			LoRa_write(_LoRa, RegDioMapping1, data);
 80019ce:	7bbb      	ldrb	r3, [r7, #14]
 80019d0:	461a      	mov	r2, r3
 80019d2:	2140      	movs	r1, #64	@ 0x40
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff fdc3 	bl	8001560 <LoRa_write>

		// goto standby mode:
			LoRa_gotoMode(_LoRa, STNBY_MODE);
 80019da:	2101      	movs	r1, #1
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f7ff fb80 	bl	80010e2 <LoRa_gotoMode>
			_LoRa->current_mode = STNBY_MODE;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2201      	movs	r2, #1
 80019e6:	61da      	str	r2, [r3, #28]
			HAL_Delay(10);
 80019e8:	200a      	movs	r0, #10
 80019ea:	f001 f961 	bl	8002cb0 <HAL_Delay>

			read = LoRa_read(_LoRa, RegVersion);
 80019ee:	2142      	movs	r1, #66	@ 0x42
 80019f0:	6878      	ldr	r0, [r7, #4]
 80019f2:	f7ff fd9b 	bl	800152c <LoRa_read>
 80019f6:	4603      	mov	r3, r0
 80019f8:	73fb      	strb	r3, [r7, #15]
			if(read == 0x12)
 80019fa:	7bfb      	ldrb	r3, [r7, #15]
 80019fc:	2b12      	cmp	r3, #18
 80019fe:	d101      	bne.n	8001a04 <LoRa_init+0x13c>
				return LORA_OK;
 8001a00:	23c8      	movs	r3, #200	@ 0xc8
 8001a02:	e004      	b.n	8001a0e <LoRa_init+0x146>
			else
				return LORA_NOT_FOUND;
 8001a04:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001a08:	e001      	b.n	8001a0e <LoRa_init+0x146>
	}
	else {
		return LORA_UNAVAILABLE;
 8001a0a:	f240 13f7 	movw	r3, #503	@ 0x1f7
	}
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
	...

08001a18 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a1c:	f3bf 8f4f 	dsb	sy
}
 8001a20:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001a22:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <__NVIC_SystemReset+0x24>)
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001a2a:	4904      	ldr	r1, [pc, #16]	@ (8001a3c <__NVIC_SystemReset+0x24>)
 8001a2c:	4b04      	ldr	r3, [pc, #16]	@ (8001a40 <__NVIC_SystemReset+0x28>)
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001a32:	f3bf 8f4f 	dsb	sy
}
 8001a36:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001a38:	bf00      	nop
 8001a3a:	e7fd      	b.n	8001a38 <__NVIC_SystemReset+0x20>
 8001a3c:	e000ed00 	.word	0xe000ed00
 8001a40:	05fa0004 	.word	0x05fa0004

08001a44 <Mesh_reset_watchdog>:
  uint16_t msg_id;
} SeenPacket;
SeenPacket seenPackets[DUP_CACHE_SIZE];
uint8_t seenIndex = 0;

void Mesh_reset_watchdog(void) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
    lastActivityTime = HAL_GetTick();
 8001a48:	f001 f928 	bl	8002c9c <HAL_GetTick>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	4a02      	ldr	r2, [pc, #8]	@ (8001a58 <Mesh_reset_watchdog+0x14>)
 8001a50:	6013      	str	r3, [r2, #0]
}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	200001f4 	.word	0x200001f4

08001a5c <Mesh_check_watchdog>:

void Mesh_check_watchdog(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
    if (HAL_GetTick() - lastActivityTime > watchdogTimeout) {
 8001a62:	f001 f91b 	bl	8002c9c <HAL_GetTick>
 8001a66:	4602      	mov	r2, r0
 8001a68:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <Mesh_check_watchdog+0x48>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	1ad2      	subs	r2, r2, r3
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa8 <Mesh_check_watchdog+0x4c>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d911      	bls.n	8001a9a <Mesh_check_watchdog+0x3e>
        for (int i = 0; i < 5; i++) {
 8001a76:	2300      	movs	r3, #0
 8001a78:	607b      	str	r3, [r7, #4]
 8001a7a:	e009      	b.n	8001a90 <Mesh_check_watchdog+0x34>
            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8001a7c:	2104      	movs	r1, #4
 8001a7e:	480b      	ldr	r0, [pc, #44]	@ (8001aac <Mesh_check_watchdog+0x50>)
 8001a80:	f001 fbba 	bl	80031f8 <HAL_GPIO_TogglePin>
            HAL_Delay(100);
 8001a84:	2064      	movs	r0, #100	@ 0x64
 8001a86:	f001 f913 	bl	8002cb0 <HAL_Delay>
        for (int i = 0; i < 5; i++) {
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	607b      	str	r3, [r7, #4]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	ddf2      	ble.n	8001a7c <Mesh_check_watchdog+0x20>
        }
        NVIC_SystemReset();
 8001a96:	f7ff ffbf 	bl	8001a18 <__NVIC_SystemReset>
    }
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200001f4 	.word	0x200001f4
 8001aa8:	20000000 	.word	0x20000000
 8001aac:	40011400 	.word	0x40011400

08001ab0 <Mesh_hard_reset_radio>:

void Mesh_hard_reset_radio(void) {
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
    // Hard reset the radio
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_RESET);
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	2102      	movs	r1, #2
 8001ab8:	480f      	ldr	r0, [pc, #60]	@ (8001af8 <Mesh_hard_reset_radio+0x48>)
 8001aba:	f001 fb85 	bl	80031c8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001abe:	200a      	movs	r0, #10
 8001ac0:	f001 f8f6 	bl	8002cb0 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_GPIO_Port, RESET_Pin, GPIO_PIN_SET);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	2102      	movs	r1, #2
 8001ac8:	480b      	ldr	r0, [pc, #44]	@ (8001af8 <Mesh_hard_reset_radio+0x48>)
 8001aca:	f001 fb7d 	bl	80031c8 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001ace:	2064      	movs	r0, #100	@ 0x64
 8001ad0:	f001 f8ee 	bl	8002cb0 <HAL_Delay>

    // Ensure NSS is high
    HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	4807      	ldr	r0, [pc, #28]	@ (8001af8 <Mesh_hard_reset_radio+0x48>)
 8001ada:	f001 fb75 	bl	80031c8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001ade:	200a      	movs	r0, #10
 8001ae0:	f001 f8e6 	bl	8002cb0 <HAL_Delay>

    radioErrorCount = 0;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <Mesh_hard_reset_radio+0x4c>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
    lastResetTime = HAL_GetTick();
 8001aea:	f001 f8d7 	bl	8002c9c <HAL_GetTick>
 8001aee:	4603      	mov	r3, r0
 8001af0:	4a03      	ldr	r2, [pc, #12]	@ (8001b00 <Mesh_hard_reset_radio+0x50>)
 8001af2:	6013      	str	r3, [r2, #0]
}
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40010c00 	.word	0x40010c00
 8001afc:	200001f8 	.word	0x200001f8
 8001b00:	200001fc 	.word	0x200001fc

08001b04 <Mesh_isDuplicate>:

uint8_t Mesh_isDuplicate(uint8_t src, uint16_t msg_id)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b085      	sub	sp, #20
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	460a      	mov	r2, r1
 8001b0e:	71fb      	strb	r3, [r7, #7]
 8001b10:	4613      	mov	r3, r2
 8001b12:	80bb      	strh	r3, [r7, #4]
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	73fb      	strb	r3, [r7, #15]
 8001b18:	e013      	b.n	8001b42 <Mesh_isDuplicate+0x3e>
  {
    if (seenPackets[i].src == src &&
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001b54 <Mesh_isDuplicate+0x50>)
 8001b1e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001b22:	79fa      	ldrb	r2, [r7, #7]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d109      	bne.n	8001b3c <Mesh_isDuplicate+0x38>
        seenPackets[i].msg_id == msg_id)
 8001b28:	7bfb      	ldrb	r3, [r7, #15]
 8001b2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b54 <Mesh_isDuplicate+0x50>)
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4413      	add	r3, r2
 8001b30:	885b      	ldrh	r3, [r3, #2]
    if (seenPackets[i].src == src &&
 8001b32:	88ba      	ldrh	r2, [r7, #4]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d101      	bne.n	8001b3c <Mesh_isDuplicate+0x38>
    {
      return 1;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e006      	b.n	8001b4a <Mesh_isDuplicate+0x46>
  for (uint8_t i = 0; i < DUP_CACHE_SIZE; i++)
 8001b3c:	7bfb      	ldrb	r3, [r7, #15]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	73fb      	strb	r3, [r7, #15]
 8001b42:	7bfb      	ldrb	r3, [r7, #15]
 8001b44:	2b0f      	cmp	r3, #15
 8001b46:	d9e8      	bls.n	8001b1a <Mesh_isDuplicate+0x16>
    }
  }
  return 0;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3714      	adds	r7, #20
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	20000204 	.word	0x20000204

08001b58 <Mesh_rememberPacket>:

void Mesh_rememberPacket(uint8_t src, uint16_t msg_id)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	460a      	mov	r2, r1
 8001b62:	71fb      	strb	r3, [r7, #7]
 8001b64:	4613      	mov	r3, r2
 8001b66:	80bb      	strh	r3, [r7, #4]
  seenPackets[seenIndex].src = src;
 8001b68:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba8 <Mesh_rememberPacket+0x50>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4a0f      	ldr	r2, [pc, #60]	@ (8001bac <Mesh_rememberPacket+0x54>)
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	f802 3021 	strb.w	r3, [r2, r1, lsl #2]
  seenPackets[seenIndex].msg_id = msg_id;
 8001b76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <Mesh_rememberPacket+0x50>)
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	4a0c      	ldr	r2, [pc, #48]	@ (8001bac <Mesh_rememberPacket+0x54>)
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	88ba      	ldrh	r2, [r7, #4]
 8001b82:	805a      	strh	r2, [r3, #2]

  seenIndex++;
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <Mesh_rememberPacket+0x50>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ba8 <Mesh_rememberPacket+0x50>)
 8001b8e:	701a      	strb	r2, [r3, #0]
  if (seenIndex >= DUP_CACHE_SIZE)
 8001b90:	4b05      	ldr	r3, [pc, #20]	@ (8001ba8 <Mesh_rememberPacket+0x50>)
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b0f      	cmp	r3, #15
 8001b96:	d902      	bls.n	8001b9e <Mesh_rememberPacket+0x46>
    seenIndex = 0;
 8001b98:	4b03      	ldr	r3, [pc, #12]	@ (8001ba8 <Mesh_rememberPacket+0x50>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	701a      	strb	r2, [r3, #0]
}
 8001b9e:	bf00      	nop
 8001ba0:	370c      	adds	r7, #12
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr
 8001ba8:	20000244 	.word	0x20000244
 8001bac:	20000204 	.word	0x20000204

08001bb0 <Mesh_lcg_rand>:

uint32_t Mesh_lcg_rand(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
    lcg_seed = (1103515245 * lcg_seed + 12345);
 8001bb4:	4b09      	ldr	r3, [pc, #36]	@ (8001bdc <Mesh_lcg_rand+0x2c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <Mesh_lcg_rand+0x30>)
 8001bba:	fb02 f303 	mul.w	r3, r2, r3
 8001bbe:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001bc2:	3339      	adds	r3, #57	@ 0x39
 8001bc4:	4a05      	ldr	r2, [pc, #20]	@ (8001bdc <Mesh_lcg_rand+0x2c>)
 8001bc6:	6013      	str	r3, [r2, #0]
    return (lcg_seed >> 16) & 0x7FFF;
 8001bc8:	4b04      	ldr	r3, [pc, #16]	@ (8001bdc <Mesh_lcg_rand+0x2c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	0c1b      	lsrs	r3, r3, #16
 8001bce:	f3c3 030e 	ubfx	r3, r3, #0, #15
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	20000200 	.word	0x20000200
 8001be0:	41c64e6d 	.word	0x41c64e6d

08001be4 <Mesh_rand_range>:

float Mesh_rand_range(float min, float max)
{
 8001be4:	b590      	push	{r4, r7, lr}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
    return min + ((float)Mesh_lcg_rand() / 32767.0f) * (max - min);
 8001bee:	f7ff ffdf 	bl	8001bb0 <Mesh_lcg_rand>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff f86d 	bl	8000cd4 <__aeabi_ui2f>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	490c      	ldr	r1, [pc, #48]	@ (8001c30 <Mesh_rand_range+0x4c>)
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff f974 	bl	8000eec <__aeabi_fdiv>
 8001c04:	4603      	mov	r3, r0
 8001c06:	461c      	mov	r4, r3
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	6838      	ldr	r0, [r7, #0]
 8001c0c:	f7fe ffb0 	bl	8000b70 <__aeabi_fsub>
 8001c10:	4603      	mov	r3, r0
 8001c12:	4619      	mov	r1, r3
 8001c14:	4620      	mov	r0, r4
 8001c16:	f7ff f8b5 	bl	8000d84 <__aeabi_fmul>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	6879      	ldr	r1, [r7, #4]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7fe ffa8 	bl	8000b74 <__addsf3>
 8001c24:	4603      	mov	r3, r0
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd90      	pop	{r4, r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	46fffe00 	.word	0x46fffe00

08001c34 <Mesh_check_radio_status>:

uint8_t Mesh_check_radio_status(LoRa *radio)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
    uint8_t version = LoRa_read(radio, RegVersion);
 8001c3c:	2142      	movs	r1, #66	@ 0x42
 8001c3e:	6878      	ldr	r0, [r7, #4]
 8001c40:	f7ff fc74 	bl	800152c <LoRa_read>
 8001c44:	4603      	mov	r3, r0
 8001c46:	73fb      	strb	r3, [r7, #15]
    if (version != 0x12) {
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	2b12      	cmp	r3, #18
 8001c4c:	d001      	beq.n	8001c52 <Mesh_check_radio_status+0x1e>
        return 0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e015      	b.n	8001c7e <Mesh_check_radio_status+0x4a>
    }

    uint8_t op_mode = LoRa_read(radio, RegOpMode);
 8001c52:	2101      	movs	r1, #1
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f7ff fc69 	bl	800152c <LoRa_read>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	73bb      	strb	r3, [r7, #14]
    uint8_t mode = op_mode & 0x07;
 8001c5e:	7bbb      	ldrb	r3, [r7, #14]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	737b      	strb	r3, [r7, #13]

    if (mode != 0x01 && mode != 0x03 && mode != 0x05) {
 8001c66:	7b7b      	ldrb	r3, [r7, #13]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d007      	beq.n	8001c7c <Mesh_check_radio_status+0x48>
 8001c6c:	7b7b      	ldrb	r3, [r7, #13]
 8001c6e:	2b03      	cmp	r3, #3
 8001c70:	d004      	beq.n	8001c7c <Mesh_check_radio_status+0x48>
 8001c72:	7b7b      	ldrb	r3, [r7, #13]
 8001c74:	2b05      	cmp	r3, #5
 8001c76:	d001      	beq.n	8001c7c <Mesh_check_radio_status+0x48>
        return 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	e000      	b.n	8001c7e <Mesh_check_radio_status+0x4a>
    }
    return 1;
 8001c7c:	2301      	movs	r3, #1
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <Mesh_check_radio_health>:

void Mesh_check_radio_health(LoRa *radio) {
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
    static uint32_t lastCheck = 0;

    if (HAL_GetTick() - lastCheck > 5000) {
 8001c90:	f001 f804 	bl	8002c9c <HAL_GetTick>
 8001c94:	4602      	mov	r2, r0
 8001c96:	4b1e      	ldr	r3, [pc, #120]	@ (8001d10 <Mesh_check_radio_health+0x88>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d930      	bls.n	8001d06 <Mesh_check_radio_health+0x7e>
        uint8_t version = LoRa_read(radio, RegVersion);
 8001ca4:	2142      	movs	r1, #66	@ 0x42
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f7ff fc40 	bl	800152c <LoRa_read>
 8001cac:	4603      	mov	r3, r0
 8001cae:	73fb      	strb	r3, [r7, #15]
        if (version != 0x12) {
 8001cb0:	7bfb      	ldrb	r3, [r7, #15]
 8001cb2:	2b12      	cmp	r3, #18
 8001cb4:	d01f      	beq.n	8001cf6 <Mesh_check_radio_health+0x6e>
            // Only reset if we've had multiple errors
            if (radioErrorCount++ > 3) {
 8001cb6:	4b17      	ldr	r3, [pc, #92]	@ (8001d14 <Mesh_check_radio_health+0x8c>)
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	b2d1      	uxtb	r1, r2
 8001cbe:	4a15      	ldr	r2, [pc, #84]	@ (8001d14 <Mesh_check_radio_health+0x8c>)
 8001cc0:	7011      	strb	r1, [r2, #0]
 8001cc2:	2b03      	cmp	r3, #3
 8001cc4:	d91a      	bls.n	8001cfc <Mesh_check_radio_health+0x74>
                Mesh_hard_reset_radio();
 8001cc6:	f7ff fef3 	bl	8001ab0 <Mesh_hard_reset_radio>
                HAL_Delay(100);
 8001cca:	2064      	movs	r0, #100	@ 0x64
 8001ccc:	f000 fff0 	bl	8002cb0 <HAL_Delay>
                LoRa_init(radio);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f7ff fdf9 	bl	80018c8 <LoRa_init>
                LoRa_setSyncWord(radio, 0x34);
 8001cd6:	2134      	movs	r1, #52	@ 0x34
 8001cd8:	6878      	ldr	r0, [r7, #4]
 8001cda:	f7ff fc14 	bl	8001506 <LoRa_setSyncWord>
                LoRa_setSpreadingFactor(radio, 7);
 8001cde:	2107      	movs	r1, #7
 8001ce0:	6878      	ldr	r0, [r7, #4]
 8001ce2:	f7ff fb71 	bl	80013c8 <LoRa_setSpreadingFactor>
                LoRa_enableCRC(radio, 1);
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f7ff fdcb 	bl	8001884 <LoRa_enableCRC>
                LoRa_startReceiving(radio);
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	f7ff fcfc 	bl	80016ec <LoRa_startReceiving>
 8001cf4:	e002      	b.n	8001cfc <Mesh_check_radio_health+0x74>
            }
        } else {
            radioErrorCount = 0; // Reset error count on success
 8001cf6:	4b07      	ldr	r3, [pc, #28]	@ (8001d14 <Mesh_check_radio_health+0x8c>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
        }
        lastCheck = HAL_GetTick();
 8001cfc:	f000 ffce 	bl	8002c9c <HAL_GetTick>
 8001d00:	4603      	mov	r3, r0
 8001d02:	4a03      	ldr	r2, [pc, #12]	@ (8001d10 <Mesh_check_radio_health+0x88>)
 8001d04:	6013      	str	r3, [r2, #0]
    }
}
 8001d06:	bf00      	nop
 8001d08:	3710      	adds	r7, #16
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000248 	.word	0x20000248
 8001d14:	200001f8 	.word	0x200001f8

08001d18 <Mesh_wait_for_tx_complete>:

uint8_t Mesh_wait_for_tx_complete(LoRa *radio) {
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b084      	sub	sp, #16
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
    uint32_t start = HAL_GetTick();
 8001d20:	f000 ffbc 	bl	8002c9c <HAL_GetTick>
 8001d24:	60f8      	str	r0, [r7, #12]
    while ((HAL_GetTick() - start) < 1000) { // 1 second timeout
 8001d26:	e014      	b.n	8001d52 <Mesh_wait_for_tx_complete+0x3a>
        uint8_t irq_flags = LoRa_read(radio, RegIrqFlags);
 8001d28:	2112      	movs	r1, #18
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f7ff fbfe 	bl	800152c <LoRa_read>
 8001d30:	4603      	mov	r3, r0
 8001d32:	72fb      	strb	r3, [r7, #11]
        if (irq_flags & 0x08) { // TxDone flag
 8001d34:	7afb      	ldrb	r3, [r7, #11]
 8001d36:	f003 0308 	and.w	r3, r3, #8
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d006      	beq.n	8001d4c <Mesh_wait_for_tx_complete+0x34>
            LoRa_write(radio, RegIrqFlags, 0xFF); // Clear all IRQ flags
 8001d3e:	22ff      	movs	r2, #255	@ 0xff
 8001d40:	2112      	movs	r1, #18
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff fc0c 	bl	8001560 <LoRa_write>
            return 1;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e00b      	b.n	8001d64 <Mesh_wait_for_tx_complete+0x4c>
        }
        HAL_Delay(1);
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f000 ffaf 	bl	8002cb0 <HAL_Delay>
    while ((HAL_GetTick() - start) < 1000) { // 1 second timeout
 8001d52:	f000 ffa3 	bl	8002c9c <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001d60:	d3e2      	bcc.n	8001d28 <Mesh_wait_for_tx_complete+0x10>
    }
    return 0;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3710      	adds	r7, #16
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <Mesh_handle_req_data>:
    char *payloadBuf,
    size_t payloadBufLen,
    uint8_t *txBuf,
    size_t txBufLen
)
{
 8001d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d70:	b096      	sub	sp, #88	@ 0x58
 8001d72:	af0c      	add	r7, sp, #48	@ 0x30
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	4608      	mov	r0, r1
 8001d78:	4611      	mov	r1, r2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	72fb      	strb	r3, [r7, #11]
 8001d80:	460b      	mov	r3, r1
 8001d82:	813b      	strh	r3, [r7, #8]
 8001d84:	4613      	mov	r3, r2
 8001d86:	72bb      	strb	r3, [r7, #10]
    float dp       = Mesh_rand_range(1200.0f, 1300.0f);
 8001d88:	4931      	ldr	r1, [pc, #196]	@ (8001e50 <Mesh_handle_req_data+0xe4>)
 8001d8a:	4832      	ldr	r0, [pc, #200]	@ (8001e54 <Mesh_handle_req_data+0xe8>)
 8001d8c:	f7ff ff2a 	bl	8001be4 <Mesh_rand_range>
 8001d90:	6278      	str	r0, [r7, #36]	@ 0x24
    float t_in     = Mesh_rand_range(10.0f, 20.0f);
 8001d92:	4931      	ldr	r1, [pc, #196]	@ (8001e58 <Mesh_handle_req_data+0xec>)
 8001d94:	4831      	ldr	r0, [pc, #196]	@ (8001e5c <Mesh_handle_req_data+0xf0>)
 8001d96:	f7ff ff25 	bl	8001be4 <Mesh_rand_range>
 8001d9a:	6238      	str	r0, [r7, #32]
    float t_out    = Mesh_rand_range(170.0f, 190.0f);
 8001d9c:	4930      	ldr	r1, [pc, #192]	@ (8001e60 <Mesh_handle_req_data+0xf4>)
 8001d9e:	4831      	ldr	r0, [pc, #196]	@ (8001e64 <Mesh_handle_req_data+0xf8>)
 8001da0:	f7ff ff20 	bl	8001be4 <Mesh_rand_range>
 8001da4:	61f8      	str	r0, [r7, #28]
    float p_header = Mesh_rand_range(55.0f, 65.0f);
 8001da6:	4930      	ldr	r1, [pc, #192]	@ (8001e68 <Mesh_handle_req_data+0xfc>)
 8001da8:	4830      	ldr	r0, [pc, #192]	@ (8001e6c <Mesh_handle_req_data+0x100>)
 8001daa:	f7ff ff1b 	bl	8001be4 <Mesh_rand_range>
 8001dae:	61b8      	str	r0, [r7, #24]
    float pm       = Mesh_rand_range(10.0f, 15.0f);
 8001db0:	492f      	ldr	r1, [pc, #188]	@ (8001e70 <Mesh_handle_req_data+0x104>)
 8001db2:	482a      	ldr	r0, [pc, #168]	@ (8001e5c <Mesh_handle_req_data+0xf0>)
 8001db4:	f7ff ff16 	bl	8001be4 <Mesh_rand_range>
 8001db8:	6178      	str	r0, [r7, #20]
    uint8_t cleaning = (Mesh_lcg_rand() % 2) ? 1 : 0;
 8001dba:	f7ff fef9 	bl	8001bb0 <Mesh_lcg_rand>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f003 0301 	and.w	r3, r3, #1
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	bf14      	ite	ne
 8001dc8:	2301      	movne	r3, #1
 8001dca:	2300      	moveq	r3, #0
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	74fb      	strb	r3, [r7, #19]

    snprintf(payloadBuf, payloadBufLen,
 8001dd0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001dd2:	f7fe fb29 	bl	8000428 <__aeabi_f2d>
 8001dd6:	4604      	mov	r4, r0
 8001dd8:	460d      	mov	r5, r1
 8001dda:	6a38      	ldr	r0, [r7, #32]
 8001ddc:	f7fe fb24 	bl	8000428 <__aeabi_f2d>
 8001de0:	4680      	mov	r8, r0
 8001de2:	4689      	mov	r9, r1
 8001de4:	69f8      	ldr	r0, [r7, #28]
 8001de6:	f7fe fb1f 	bl	8000428 <__aeabi_f2d>
 8001dea:	4682      	mov	sl, r0
 8001dec:	468b      	mov	fp, r1
 8001dee:	69b8      	ldr	r0, [r7, #24]
 8001df0:	f7fe fb1a 	bl	8000428 <__aeabi_f2d>
 8001df4:	e9c7 0100 	strd	r0, r1, [r7]
 8001df8:	6978      	ldr	r0, [r7, #20]
 8001dfa:	f7fe fb15 	bl	8000428 <__aeabi_f2d>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	7cf9      	ldrb	r1, [r7, #19]
 8001e04:	910a      	str	r1, [sp, #40]	@ 0x28
 8001e06:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001e0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001e0e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001e12:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001e16:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001e1a:	e9cd 4500 	strd	r4, r5, [sp]
 8001e1e:	4a15      	ldr	r2, [pc, #84]	@ (8001e74 <Mesh_handle_req_data+0x108>)
 8001e20:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001e22:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001e24:	f003 fbba 	bl	800559c <sniprintf>
             "%.1f,%.1f,%.1f,%.1f,%.1f,%d",
             dp, t_in, t_out, p_header, pm, cleaning);

    Mesh_transmit(
 8001e28:	7ab9      	ldrb	r1, [r7, #10]
 8001e2a:	7afa      	ldrb	r2, [r7, #11]
 8001e2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e2e:	9303      	str	r3, [sp, #12]
 8001e30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e32:	9302      	str	r3, [sp, #8]
 8001e34:	893b      	ldrh	r3, [r7, #8]
 8001e36:	9301      	str	r3, [sp, #4]
 8001e38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	2104      	movs	r1, #4
 8001e40:	68f8      	ldr	r0, [r7, #12]
 8001e42:	f000 f98e 	bl	8002162 <Mesh_transmit>
        msg_id,
        txBuf,
        txBufLen
    );

}
 8001e46:	bf00      	nop
 8001e48:	3728      	adds	r7, #40	@ 0x28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e50:	44a28000 	.word	0x44a28000
 8001e54:	44960000 	.word	0x44960000
 8001e58:	41a00000 	.word	0x41a00000
 8001e5c:	41200000 	.word	0x41200000
 8001e60:	433e0000 	.word	0x433e0000
 8001e64:	432a0000 	.word	0x432a0000
 8001e68:	42820000 	.word	0x42820000
 8001e6c:	425c0000 	.word	0x425c0000
 8001e70:	41700000 	.word	0x41700000
 8001e74:	08009730 	.word	0x08009730

08001e78 <Mesh_request_registration>:
    uint8_t *txBuf,
    size_t txBufLen,
    uint8_t *rxBuf,
    size_t rxBufLen
)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b08a      	sub	sp, #40	@ 0x28
 8001e7c:	af04      	add	r7, sp, #16
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
 8001e84:	603b      	str	r3, [r7, #0]
    snprintf(payloadBuf, payloadBufLen,
 8001e86:	68bb      	ldr	r3, [r7, #8]
 8001e88:	6819      	ldr	r1, [r3, #0]
             "%08lX-%08lX-%08lX",
             uid[0], uid[1], uid[2]);
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	3304      	adds	r3, #4
    snprintf(payloadBuf, payloadBufLen,
 8001e8e:	681b      	ldr	r3, [r3, #0]
             uid[0], uid[1], uid[2]);
 8001e90:	68ba      	ldr	r2, [r7, #8]
 8001e92:	3208      	adds	r2, #8
    snprintf(payloadBuf, payloadBufLen,
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	9201      	str	r2, [sp, #4]
 8001e98:	9300      	str	r3, [sp, #0]
 8001e9a:	460b      	mov	r3, r1
 8001e9c:	4a20      	ldr	r2, [pc, #128]	@ (8001f20 <Mesh_request_registration+0xa8>)
 8001e9e:	6a39      	ldr	r1, [r7, #32]
 8001ea0:	6838      	ldr	r0, [r7, #0]
 8001ea2:	f003 fb7b 	bl	800559c <sniprintf>

    LoRa_gotoMode(radio, STNBY_MODE);
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f7ff f91a 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(2);
 8001eae:	2002      	movs	r0, #2
 8001eb0:	f000 fefe 	bl	8002cb0 <HAL_Delay>

    if (LoRa_performCAD(radio, 100) != 0) {
 8001eb4:	2164      	movs	r1, #100	@ 0x64
 8001eb6:	68f8      	ldr	r0, [r7, #12]
 8001eb8:	f7ff fcc2 	bl	8001840 <LoRa_performCAD>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d004      	beq.n	8001ecc <Mesh_request_registration+0x54>
        LoRa_startReceiving(radio);
 8001ec2:	68f8      	ldr	r0, [r7, #12]
 8001ec4:	f7ff fc12 	bl	80016ec <LoRa_startReceiving>
        return 0xFF;
 8001ec8:	23ff      	movs	r3, #255	@ 0xff
 8001eca:	e024      	b.n	8001f16 <Mesh_request_registration+0x9e>
    }

    uint16_t msg_id = Mesh_lcg_rand() & 0xFFFF;
 8001ecc:	f7ff fe70 	bl	8001bb0 <Mesh_lcg_rand>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	82fb      	strh	r3, [r7, #22]

    Mesh_transmit_ack(
 8001ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ed6:	9303      	str	r3, [sp, #12]
 8001ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eda:	9302      	str	r3, [sp, #8]
 8001edc:	8afb      	ldrh	r3, [r7, #22]
 8001ede:	9301      	str	r3, [sp, #4]
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	22ff      	movs	r2, #255	@ 0xff
 8001ee8:	2101      	movs	r1, #1
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	f000 f8d6 	bl	800209c <Mesh_transmit_ack>
        msg_id,
        txBuf,
        txBufLen
    );

    LoRa_startReceiving(radio);
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f7ff fbfb 	bl	80016ec <LoRa_startReceiving>

    return Mesh_wait_for_ack(
 8001ef6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001efa:	9303      	str	r3, [sp, #12]
 8001efc:	6a3b      	ldr	r3, [r7, #32]
 8001efe:	9302      	str	r3, [sp, #8]
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f0a:	687a      	ldr	r2, [r7, #4]
 8001f0c:	68b9      	ldr	r1, [r7, #8]
 8001f0e:	68f8      	ldr	r0, [r7, #12]
 8001f10:	f000 f808 	bl	8001f24 <Mesh_wait_for_ack>
 8001f14:	4603      	mov	r3, r0
        rxBufLen,
        payloadBuf,
        payloadBufLen,
        5000
    );
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3718      	adds	r7, #24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	0800974c 	.word	0x0800974c

08001f24 <Mesh_wait_for_ack>:
    size_t rxBufLen,
    char *payloadBuf,
    size_t payloadBufLen,
    uint16_t timeout_ms
)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b090      	sub	sp, #64	@ 0x40
 8001f28:	af02      	add	r7, sp, #8
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
 8001f30:	603b      	str	r3, [r7, #0]
    uint32_t start = HAL_GetTick();
 8001f32:	f000 feb3 	bl	8002c9c <HAL_GetTick>
 8001f36:	6338      	str	r0, [r7, #48]	@ 0x30

    while ((HAL_GetTick() - start) < timeout_ms)
 8001f38:	e09e      	b.n	8002078 <Mesh_wait_for_ack+0x154>
    {
        uint8_t len = LoRa_receive(radio, rxBuf, rxBufLen - 1);
 8001f3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	461a      	mov	r2, r3
 8001f44:	6839      	ldr	r1, [r7, #0]
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f7ff fbdc 	bl	8001704 <LoRa_receive>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (len == 0) {
 8001f52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d103      	bne.n	8001f62 <Mesh_wait_for_ack+0x3e>
            HAL_Delay(2);
 8001f5a:	2002      	movs	r0, #2
 8001f5c:	f000 fea8 	bl	8002cb0 <HAL_Delay>
            continue;
 8001f60:	e08a      	b.n	8002078 <Mesh_wait_for_ack+0x154>
        }

        if (len < sizeof(MeshHeader))
 8001f62:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f66:	2b08      	cmp	r3, #8
 8001f68:	d97b      	bls.n	8002062 <Mesh_wait_for_ack+0x13e>
            continue;

        MeshHeader *hdr = (MeshHeader *)rxBuf;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (hdr->version != MESH_VERSION)
 8001f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f70:	781b      	ldrb	r3, [r3, #0]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d177      	bne.n	8002066 <Mesh_wait_for_ack+0x142>
            continue;

        if (hdr->type != PKT_ACK_ADDRESS)
 8001f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f78:	785b      	ldrb	r3, [r3, #1]
 8001f7a:	2b02      	cmp	r3, #2
 8001f7c:	d175      	bne.n	800206a <Mesh_wait_for_ack+0x146>
            continue;

        if (Mesh_isDuplicate(hdr->src, hdr->msg_id))
 8001f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f80:	789a      	ldrb	r2, [r3, #2]
 8001f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f84:	88db      	ldrh	r3, [r3, #6]
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	f7ff fdba 	bl	8001b04 <Mesh_isDuplicate>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d16b      	bne.n	800206e <Mesh_wait_for_ack+0x14a>
            continue;

        Mesh_rememberPacket(hdr->src, hdr->msg_id);
 8001f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f98:	789a      	ldrb	r2, [r3, #2]
 8001f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f9c:	88db      	ldrh	r3, [r3, #6]
 8001f9e:	b29b      	uxth	r3, r3
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	f7ff fdd8 	bl	8001b58 <Mesh_rememberPacket>

        uint8_t payloadStart = sizeof(MeshHeader);
 8001fa8:	2309      	movs	r3, #9
 8001faa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        uint8_t payloadLen = hdr->payload_len;
 8001fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb0:	7a1b      	ldrb	r3, [r3, #8]
 8001fb2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

        if (payloadLen > (len - payloadStart))
 8001fb6:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001fba:	f897 102f 	ldrb.w	r1, [r7, #47]	@ 0x2f
 8001fbe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001fc2:	1acb      	subs	r3, r1, r3
 8001fc4:	429a      	cmp	r2, r3
 8001fc6:	dd06      	ble.n	8001fd6 <Mesh_wait_for_ack+0xb2>
            payloadLen = len - payloadStart;
 8001fc8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

        if (payloadLen >= payloadBufLen)
 8001fd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001fda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d804      	bhi.n	8001fea <Mesh_wait_for_ack+0xc6>
            payloadLen = payloadBufLen - 1;
 8001fe0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

        memcpy(payloadBuf, &rxBuf[payloadStart], payloadLen);
 8001fea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8001ffa:	f003 fc26 	bl	800584a <memcpy>
        payloadBuf[payloadLen] = '\0';
 8001ffe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002002:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002004:	4413      	add	r3, r2
 8002006:	2200      	movs	r2, #0
 8002008:	701a      	strb	r2, [r3, #0]

        uint32_t r_uid0, r_uid1, r_uid2;
        unsigned int assignedId;

        int parsed = sscanf(
 800200a:	f107 0118 	add.w	r1, r7, #24
 800200e:	f107 021c 	add.w	r2, r7, #28
 8002012:	f107 0310 	add.w	r3, r7, #16
 8002016:	9301      	str	r3, [sp, #4]
 8002018:	f107 0314 	add.w	r3, r7, #20
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	460b      	mov	r3, r1
 8002020:	491d      	ldr	r1, [pc, #116]	@ (8002098 <Mesh_wait_for_ack+0x174>)
 8002022:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8002024:	f003 fb12 	bl	800564c <siscanf>
 8002028:	6238      	str	r0, [r7, #32]
            payloadBuf,
            "%08lX-%08lX-%08lX|%u",
            &r_uid0, &r_uid1, &r_uid2, &assignedId
        );

        if (parsed != 4)
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	2b04      	cmp	r3, #4
 800202e:	d120      	bne.n	8002072 <Mesh_wait_for_ack+0x14e>
            continue;

        if (r_uid0 != uid[0] || r_uid1 != uid[1] || r_uid2 != uid[2])
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	681a      	ldr	r2, [r3, #0]
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	429a      	cmp	r2, r3
 8002038:	d11d      	bne.n	8002076 <Mesh_wait_for_ack+0x152>
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	3304      	adds	r3, #4
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	69bb      	ldr	r3, [r7, #24]
 8002042:	429a      	cmp	r2, r3
 8002044:	d117      	bne.n	8002076 <Mesh_wait_for_ack+0x152>
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	3308      	adds	r3, #8
 800204a:	681a      	ldr	r2, [r3, #0]
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	429a      	cmp	r2, r3
 8002050:	d111      	bne.n	8002076 <Mesh_wait_for_ack+0x152>
            continue;

        *nodeId = (int)assignedId;
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	461a      	mov	r2, r3
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	601a      	str	r2, [r3, #0]

        return (uint8_t)(*nodeId);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	e015      	b.n	800208e <Mesh_wait_for_ack+0x16a>
            continue;
 8002062:	bf00      	nop
 8002064:	e008      	b.n	8002078 <Mesh_wait_for_ack+0x154>
            continue;
 8002066:	bf00      	nop
 8002068:	e006      	b.n	8002078 <Mesh_wait_for_ack+0x154>
            continue;
 800206a:	bf00      	nop
 800206c:	e004      	b.n	8002078 <Mesh_wait_for_ack+0x154>
            continue;
 800206e:	bf00      	nop
 8002070:	e002      	b.n	8002078 <Mesh_wait_for_ack+0x154>
            continue;
 8002072:	bf00      	nop
 8002074:	e000      	b.n	8002078 <Mesh_wait_for_ack+0x154>
            continue;
 8002076:	bf00      	nop
    while ((HAL_GetTick() - start) < timeout_ms)
 8002078:	f000 fe10 	bl	8002c9c <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002080:	1ad2      	subs	r2, r2, r3
 8002082:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002086:	429a      	cmp	r2, r3
 8002088:	f4ff af57 	bcc.w	8001f3a <Mesh_wait_for_ack+0x16>
    }

    return 0xFF;  // timeout
 800208c:	23ff      	movs	r3, #255	@ 0xff
}
 800208e:	4618      	mov	r0, r3
 8002090:	3738      	adds	r7, #56	@ 0x38
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	08009760 	.word	0x08009760

0800209c <Mesh_transmit_ack>:
    const char *payload,
    uint16_t msg_id,
    uint8_t *txBuf,
    size_t txBufLen
)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
 80020a4:	4608      	mov	r0, r1
 80020a6:	4611      	mov	r1, r2
 80020a8:	461a      	mov	r2, r3
 80020aa:	4603      	mov	r3, r0
 80020ac:	70fb      	strb	r3, [r7, #3]
 80020ae:	460b      	mov	r3, r1
 80020b0:	70bb      	strb	r3, [r7, #2]
 80020b2:	4613      	mov	r3, r2
 80020b4:	707b      	strb	r3, [r7, #1]
    MeshHeader hdr;
    uint8_t payload_len = payload ? strlen(payload) : 0;
 80020b6:	6a3b      	ldr	r3, [r7, #32]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d005      	beq.n	80020c8 <Mesh_transmit_ack+0x2c>
 80020bc:	6a38      	ldr	r0, [r7, #32]
 80020be:	f7fe f847 	bl	8000150 <strlen>
 80020c2:	4603      	mov	r3, r0
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	e000      	b.n	80020ca <Mesh_transmit_ack+0x2e>
 80020c8:	2300      	movs	r3, #0
 80020ca:	75fb      	strb	r3, [r7, #23]
    uint16_t total_len = sizeof(MeshHeader) + payload_len;
 80020cc:	7dfb      	ldrb	r3, [r7, #23]
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	3309      	adds	r3, #9
 80020d2:	82bb      	strh	r3, [r7, #20]

    if (total_len > txBufLen)
 80020d4:	8abb      	ldrh	r3, [r7, #20]
 80020d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020d8:	429a      	cmp	r2, r3
 80020da:	d201      	bcs.n	80020e0 <Mesh_transmit_ack+0x44>
        return 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	e03c      	b.n	800215a <Mesh_transmit_ack+0xbe>

    hdr.version = MESH_VERSION;
 80020e0:	2301      	movs	r3, #1
 80020e2:	723b      	strb	r3, [r7, #8]
    hdr.type = type;
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	727b      	strb	r3, [r7, #9]
    hdr.src = src;
 80020e8:	787b      	ldrb	r3, [r7, #1]
 80020ea:	72bb      	strb	r3, [r7, #10]
    hdr.dest = dst;
 80020ec:	78bb      	ldrb	r3, [r7, #2]
 80020ee:	72fb      	strb	r3, [r7, #11]
    hdr.ttl = 5;
 80020f0:	2305      	movs	r3, #5
 80020f2:	733b      	strb	r3, [r7, #12]
    hdr.flags = 0;
 80020f4:	2300      	movs	r3, #0
 80020f6:	737b      	strb	r3, [r7, #13]
    hdr.msg_id = msg_id;
 80020f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80020fa:	81fb      	strh	r3, [r7, #14]
    hdr.payload_len = payload_len;
 80020fc:	7dfb      	ldrb	r3, [r7, #23]
 80020fe:	743b      	strb	r3, [r7, #16]

    memcpy(txBuf, &hdr, sizeof(MeshHeader));
 8002100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002102:	461a      	mov	r2, r3
 8002104:	f107 0308 	add.w	r3, r7, #8
 8002108:	cb03      	ldmia	r3!, {r0, r1}
 800210a:	6010      	str	r0, [r2, #0]
 800210c:	6051      	str	r1, [r2, #4]
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	7213      	strb	r3, [r2, #8]
    if (payload_len)
 8002112:	7dfb      	ldrb	r3, [r7, #23]
 8002114:	2b00      	cmp	r3, #0
 8002116:	d006      	beq.n	8002126 <Mesh_transmit_ack+0x8a>
        memcpy(txBuf + sizeof(MeshHeader), payload, payload_len);
 8002118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800211a:	3309      	adds	r3, #9
 800211c:	7dfa      	ldrb	r2, [r7, #23]
 800211e:	6a39      	ldr	r1, [r7, #32]
 8002120:	4618      	mov	r0, r3
 8002122:	f003 fb92 	bl	800584a <memcpy>

    LoRa_gotoMode(radio, STNBY_MODE);
 8002126:	2101      	movs	r1, #1
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f7fe ffda 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(2);
 800212e:	2002      	movs	r0, #2
 8002130:	f000 fdbe 	bl	8002cb0 <HAL_Delay>

    uint8_t ok = LoRa_transmit(radio, txBuf, total_len, 2000);
 8002134:	8abb      	ldrh	r3, [r7, #20]
 8002136:	b2da      	uxtb	r2, r3
 8002138:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800213c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7ff fa7c 	bl	800163c <LoRa_transmit>
 8002144:	4603      	mov	r3, r0
 8002146:	74fb      	strb	r3, [r7, #19]

    LoRa_startReceiving(radio);
 8002148:	6878      	ldr	r0, [r7, #4]
 800214a:	f7ff facf 	bl	80016ec <LoRa_startReceiving>

    return (ok == 1);
 800214e:	7cfb      	ldrb	r3, [r7, #19]
 8002150:	2b01      	cmp	r3, #1
 8002152:	bf0c      	ite	eq
 8002154:	2301      	moveq	r3, #1
 8002156:	2300      	movne	r3, #0
 8002158:	b2db      	uxtb	r3, r3
}
 800215a:	4618      	mov	r0, r3
 800215c:	3718      	adds	r7, #24
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <Mesh_transmit>:
    const char *payload,
    uint16_t msg_id,
    uint8_t *txBuf,
    size_t txBufLen
)
{
 8002162:	b580      	push	{r7, lr}
 8002164:	b086      	sub	sp, #24
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
 800216a:	4608      	mov	r0, r1
 800216c:	4611      	mov	r1, r2
 800216e:	461a      	mov	r2, r3
 8002170:	4603      	mov	r3, r0
 8002172:	70fb      	strb	r3, [r7, #3]
 8002174:	460b      	mov	r3, r1
 8002176:	70bb      	strb	r3, [r7, #2]
 8002178:	4613      	mov	r3, r2
 800217a:	707b      	strb	r3, [r7, #1]
    MeshHeader hdr;
    uint8_t payload_len = payload ? strlen(payload) : 0;
 800217c:	6a3b      	ldr	r3, [r7, #32]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d005      	beq.n	800218e <Mesh_transmit+0x2c>
 8002182:	6a38      	ldr	r0, [r7, #32]
 8002184:	f7fd ffe4 	bl	8000150 <strlen>
 8002188:	4603      	mov	r3, r0
 800218a:	b2db      	uxtb	r3, r3
 800218c:	e000      	b.n	8002190 <Mesh_transmit+0x2e>
 800218e:	2300      	movs	r3, #0
 8002190:	75fb      	strb	r3, [r7, #23]
    uint16_t total_len = sizeof(MeshHeader) + payload_len;
 8002192:	7dfb      	ldrb	r3, [r7, #23]
 8002194:	b29b      	uxth	r3, r3
 8002196:	3309      	adds	r3, #9
 8002198:	82bb      	strh	r3, [r7, #20]

    if (total_len > txBufLen)
 800219a:	8abb      	ldrh	r3, [r7, #20]
 800219c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800219e:	429a      	cmp	r2, r3
 80021a0:	d201      	bcs.n	80021a6 <Mesh_transmit+0x44>
        return 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	e071      	b.n	800228a <Mesh_transmit+0x128>

    hdr.version = MESH_VERSION;
 80021a6:	2301      	movs	r3, #1
 80021a8:	723b      	strb	r3, [r7, #8]
    hdr.type = type;
 80021aa:	78fb      	ldrb	r3, [r7, #3]
 80021ac:	727b      	strb	r3, [r7, #9]
    hdr.src = src;
 80021ae:	787b      	ldrb	r3, [r7, #1]
 80021b0:	72bb      	strb	r3, [r7, #10]
    hdr.dest = dst;
 80021b2:	78bb      	ldrb	r3, [r7, #2]
 80021b4:	72fb      	strb	r3, [r7, #11]
    hdr.ttl = 5;
 80021b6:	2305      	movs	r3, #5
 80021b8:	733b      	strb	r3, [r7, #12]
    hdr.flags = 0;
 80021ba:	2300      	movs	r3, #0
 80021bc:	737b      	strb	r3, [r7, #13]
    hdr.msg_id = msg_id;
 80021be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80021c0:	81fb      	strh	r3, [r7, #14]
    hdr.payload_len = payload_len;
 80021c2:	7dfb      	ldrb	r3, [r7, #23]
 80021c4:	743b      	strb	r3, [r7, #16]

    memcpy(txBuf, &hdr, sizeof(MeshHeader));
 80021c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c8:	461a      	mov	r2, r3
 80021ca:	f107 0308 	add.w	r3, r7, #8
 80021ce:	cb03      	ldmia	r3!, {r0, r1}
 80021d0:	6010      	str	r0, [r2, #0]
 80021d2:	6051      	str	r1, [r2, #4]
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	7213      	strb	r3, [r2, #8]
    if (payload_len)
 80021d8:	7dfb      	ldrb	r3, [r7, #23]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d006      	beq.n	80021ec <Mesh_transmit+0x8a>
        memcpy(txBuf + sizeof(MeshHeader), payload, payload_len);
 80021de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021e0:	3309      	adds	r3, #9
 80021e2:	7dfa      	ldrb	r2, [r7, #23]
 80021e4:	6a39      	ldr	r1, [r7, #32]
 80021e6:	4618      	mov	r0, r3
 80021e8:	f003 fb2f 	bl	800584a <memcpy>

    if (!Mesh_check_radio_status(radio))
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f7ff fd21 	bl	8001c34 <Mesh_check_radio_status>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d121      	bne.n	800223c <Mesh_transmit+0xda>
    {
        Mesh_hard_reset_radio();
 80021f8:	f7ff fc5a 	bl	8001ab0 <Mesh_hard_reset_radio>
        HAL_Delay(100);
 80021fc:	2064      	movs	r0, #100	@ 0x64
 80021fe:	f000 fd57 	bl	8002cb0 <HAL_Delay>
        LoRa_init(radio);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff fb60 	bl	80018c8 <LoRa_init>
        LoRa_setSyncWord(radio, 0x34);
 8002208:	2134      	movs	r1, #52	@ 0x34
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f7ff f97b 	bl	8001506 <LoRa_setSyncWord>
        LoRa_setSpreadingFactor(radio, 7);
 8002210:	2107      	movs	r1, #7
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f7ff f8d8 	bl	80013c8 <LoRa_setSpreadingFactor>
        LoRa_enableCRC(radio, 1);
 8002218:	2101      	movs	r1, #1
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f7ff fb32 	bl	8001884 <LoRa_enableCRC>
        LoRa_startReceiving(radio);
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f7ff fa63 	bl	80016ec <LoRa_startReceiving>
        HAL_Delay(100);
 8002226:	2064      	movs	r0, #100	@ 0x64
 8002228:	f000 fd42 	bl	8002cb0 <HAL_Delay>

        if (!Mesh_check_radio_status(radio))
 800222c:	6878      	ldr	r0, [r7, #4]
 800222e:	f7ff fd01 	bl	8001c34 <Mesh_check_radio_status>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d101      	bne.n	800223c <Mesh_transmit+0xda>
            return 0;
 8002238:	2300      	movs	r3, #0
 800223a:	e026      	b.n	800228a <Mesh_transmit+0x128>
    }

    LoRa_gotoMode(radio, STNBY_MODE);
 800223c:	2101      	movs	r1, #1
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f7fe ff4f 	bl	80010e2 <LoRa_gotoMode>
    HAL_Delay(20);
 8002244:	2014      	movs	r0, #20
 8002246:	f000 fd33 	bl	8002cb0 <HAL_Delay>

    LoRa_write(radio, RegIrqFlags, 0xFF);
 800224a:	22ff      	movs	r2, #255	@ 0xff
 800224c:	2112      	movs	r1, #18
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff f986 	bl	8001560 <LoRa_write>

    uint8_t ok = LoRa_transmit(radio, txBuf, total_len, 2000);
 8002254:	8abb      	ldrh	r3, [r7, #20]
 8002256:	b2da      	uxtb	r2, r3
 8002258:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800225c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff f9ec 	bl	800163c <LoRa_transmit>
 8002264:	4603      	mov	r3, r0
 8002266:	74fb      	strb	r3, [r7, #19]
    if (!ok)
 8002268:	7cfb      	ldrb	r3, [r7, #19]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d101      	bne.n	8002272 <Mesh_transmit+0x110>
        return 0;
 800226e:	2300      	movs	r3, #0
 8002270:	e00b      	b.n	800228a <Mesh_transmit+0x128>

    if (!Mesh_wait_for_tx_complete(radio))
 8002272:	6878      	ldr	r0, [r7, #4]
 8002274:	f7ff fd50 	bl	8001d18 <Mesh_wait_for_tx_complete>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <Mesh_transmit+0x120>
        return 0;
 800227e:	2300      	movs	r3, #0
 8002280:	e003      	b.n	800228a <Mesh_transmit+0x128>

    LoRa_startReceiving(radio);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7ff fa32 	bl	80016ec <LoRa_startReceiving>
    return 1;
 8002288:	2301      	movs	r3, #1
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
	...

08002294 <Mesh_poll>:
    uint8_t *rxBuf,
    size_t rxBufLen,
    char *payloadBuf,
    size_t payloadBufLen
)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b08c      	sub	sp, #48	@ 0x30
 8002298:	af04      	add	r7, sp, #16
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	607a      	str	r2, [r7, #4]
 800229e:	603b      	str	r3, [r7, #0]
 80022a0:	460b      	mov	r3, r1
 80022a2:	72fb      	strb	r3, [r7, #11]
    static uint32_t lastModeCheck = 0;

    if (self_id == 0)
 80022a4:	7afb      	ldrb	r3, [r7, #11]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f000 80ac 	beq.w	8002404 <Mesh_poll+0x170>
        return;

    if (HAL_GetTick() - lastModeCheck > 10000) {
 80022ac:	f000 fcf6 	bl	8002c9c <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	4b5c      	ldr	r3, [pc, #368]	@ (8002424 <Mesh_poll+0x190>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80022bc:	4293      	cmp	r3, r2
 80022be:	d912      	bls.n	80022e6 <Mesh_poll+0x52>
        uint8_t op_mode = LoRa_read(radio, RegOpMode);
 80022c0:	2101      	movs	r1, #1
 80022c2:	68f8      	ldr	r0, [r7, #12]
 80022c4:	f7ff f932 	bl	800152c <LoRa_read>
 80022c8:	4603      	mov	r3, r0
 80022ca:	77bb      	strb	r3, [r7, #30]
        if ((op_mode & 0x07) != 0x05) {
 80022cc:	7fbb      	ldrb	r3, [r7, #30]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	2b05      	cmp	r3, #5
 80022d4:	d002      	beq.n	80022dc <Mesh_poll+0x48>
            LoRa_startReceiving(radio);
 80022d6:	68f8      	ldr	r0, [r7, #12]
 80022d8:	f7ff fa08 	bl	80016ec <LoRa_startReceiving>
        }
        lastModeCheck = HAL_GetTick();
 80022dc:	f000 fcde 	bl	8002c9c <HAL_GetTick>
 80022e0:	4603      	mov	r3, r0
 80022e2:	4a50      	ldr	r2, [pc, #320]	@ (8002424 <Mesh_poll+0x190>)
 80022e4:	6013      	str	r3, [r2, #0]
    }

    uint8_t len = LoRa_receive(radio, rxBuf, rxBufLen - 1);
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	3b01      	subs	r3, #1
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	461a      	mov	r2, r3
 80022f0:	6879      	ldr	r1, [r7, #4]
 80022f2:	68f8      	ldr	r0, [r7, #12]
 80022f4:	f7ff fa06 	bl	8001704 <LoRa_receive>
 80022f8:	4603      	mov	r3, r0
 80022fa:	777b      	strb	r3, [r7, #29]
    if (!len)
 80022fc:	7f7b      	ldrb	r3, [r7, #29]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 8082 	beq.w	8002408 <Mesh_poll+0x174>
        return;

    Mesh_reset_watchdog();
 8002304:	f7ff fb9e 	bl	8001a44 <Mesh_reset_watchdog>

    if (len < sizeof(MeshHeader))
 8002308:	7f7b      	ldrb	r3, [r7, #29]
 800230a:	2b08      	cmp	r3, #8
 800230c:	d97e      	bls.n	800240c <Mesh_poll+0x178>
        return;

    MeshHeader *hdr = (MeshHeader *)rxBuf;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	61bb      	str	r3, [r7, #24]

    if (hdr->version != MESH_VERSION)
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d17a      	bne.n	8002410 <Mesh_poll+0x17c>
        return;

    if (hdr->dest != self_id && hdr->dest != 0xFF)
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	78db      	ldrb	r3, [r3, #3]
 800231e:	7afa      	ldrb	r2, [r7, #11]
 8002320:	429a      	cmp	r2, r3
 8002322:	d003      	beq.n	800232c <Mesh_poll+0x98>
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	78db      	ldrb	r3, [r3, #3]
 8002328:	2bff      	cmp	r3, #255	@ 0xff
 800232a:	d173      	bne.n	8002414 <Mesh_poll+0x180>
        return;

    if (Mesh_isDuplicate(hdr->src, hdr->msg_id))
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	789a      	ldrb	r2, [r3, #2]
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	88db      	ldrh	r3, [r3, #6]
 8002334:	b29b      	uxth	r3, r3
 8002336:	4619      	mov	r1, r3
 8002338:	4610      	mov	r0, r2
 800233a:	f7ff fbe3 	bl	8001b04 <Mesh_isDuplicate>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d169      	bne.n	8002418 <Mesh_poll+0x184>
        return;

    Mesh_rememberPacket(hdr->src, hdr->msg_id);
 8002344:	69bb      	ldr	r3, [r7, #24]
 8002346:	789a      	ldrb	r2, [r3, #2]
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	88db      	ldrh	r3, [r3, #6]
 800234c:	b29b      	uxth	r3, r3
 800234e:	4619      	mov	r1, r3
 8002350:	4610      	mov	r0, r2
 8002352:	f7ff fc01 	bl	8001b58 <Mesh_rememberPacket>

    uint8_t payloadStart = sizeof(MeshHeader);
 8002356:	2309      	movs	r3, #9
 8002358:	75fb      	strb	r3, [r7, #23]
    uint8_t payloadLen = hdr->payload_len;
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	7a1b      	ldrb	r3, [r3, #8]
 800235e:	77fb      	strb	r3, [r7, #31]

    if (payloadLen > (len - payloadStart))
 8002360:	7ffa      	ldrb	r2, [r7, #31]
 8002362:	7f79      	ldrb	r1, [r7, #29]
 8002364:	7dfb      	ldrb	r3, [r7, #23]
 8002366:	1acb      	subs	r3, r1, r3
 8002368:	429a      	cmp	r2, r3
 800236a:	dd03      	ble.n	8002374 <Mesh_poll+0xe0>
        payloadLen = len - payloadStart;
 800236c:	7f7a      	ldrb	r2, [r7, #29]
 800236e:	7dfb      	ldrb	r3, [r7, #23]
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	77fb      	strb	r3, [r7, #31]

    if (payloadLen && payloadLen < payloadBufLen) {
 8002374:	7ffb      	ldrb	r3, [r7, #31]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d011      	beq.n	800239e <Mesh_poll+0x10a>
 800237a:	7ffb      	ldrb	r3, [r7, #31]
 800237c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800237e:	429a      	cmp	r2, r3
 8002380:	d90d      	bls.n	800239e <Mesh_poll+0x10a>
        memcpy(payloadBuf, rxBuf + payloadStart, payloadLen);
 8002382:	7dfb      	ldrb	r3, [r7, #23]
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	4413      	add	r3, r2
 8002388:	7ffa      	ldrb	r2, [r7, #31]
 800238a:	4619      	mov	r1, r3
 800238c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800238e:	f003 fa5c 	bl	800584a <memcpy>
        payloadBuf[payloadLen] = '\0';
 8002392:	7ffb      	ldrb	r3, [r7, #31]
 8002394:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002396:	4413      	add	r3, r2
 8002398:	2200      	movs	r2, #0
 800239a:	701a      	strb	r2, [r3, #0]
 800239c:	e002      	b.n	80023a4 <Mesh_poll+0x110>
    } else {
        payloadBuf[0] = '\0';
 800239e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
    }

    switch (hdr->type) {
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	785b      	ldrb	r3, [r3, #1]
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d002      	beq.n	80023b2 <Mesh_poll+0x11e>
 80023ac:	2b05      	cmp	r3, #5
 80023ae:	d035      	beq.n	800241c <Mesh_poll+0x188>

        case PKT_ACK:
            break;

        default:
            break;
 80023b0:	e035      	b.n	800241e <Mesh_poll+0x18a>
            Mesh_transmit(
 80023b2:	69bb      	ldr	r3, [r7, #24]
 80023b4:	7899      	ldrb	r1, [r3, #2]
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	88db      	ldrh	r3, [r3, #6]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	7af8      	ldrb	r0, [r7, #11]
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	9203      	str	r2, [sp, #12]
 80023c2:	687a      	ldr	r2, [r7, #4]
 80023c4:	9202      	str	r2, [sp, #8]
 80023c6:	9301      	str	r3, [sp, #4]
 80023c8:	4b17      	ldr	r3, [pc, #92]	@ (8002428 <Mesh_poll+0x194>)
 80023ca:	9300      	str	r3, [sp, #0]
 80023cc:	4603      	mov	r3, r0
 80023ce:	460a      	mov	r2, r1
 80023d0:	2105      	movs	r1, #5
 80023d2:	68f8      	ldr	r0, [r7, #12]
 80023d4:	f7ff fec5 	bl	8002162 <Mesh_transmit>
            HAL_Delay(50);
 80023d8:	2032      	movs	r0, #50	@ 0x32
 80023da:	f000 fc69 	bl	8002cb0 <HAL_Delay>
            Mesh_handle_req_data(
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	7899      	ldrb	r1, [r3, #2]
 80023e2:	69bb      	ldr	r3, [r7, #24]
 80023e4:	88db      	ldrh	r3, [r3, #6]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	7af8      	ldrb	r0, [r7, #11]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	9303      	str	r3, [sp, #12]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	9302      	str	r3, [sp, #8]
 80023f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023f4:	9301      	str	r3, [sp, #4]
 80023f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023f8:	9300      	str	r3, [sp, #0]
 80023fa:	4603      	mov	r3, r0
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f7ff fcb5 	bl	8001d6c <Mesh_handle_req_data>
            break;
 8002402:	e00c      	b.n	800241e <Mesh_poll+0x18a>
        return;
 8002404:	bf00      	nop
 8002406:	e00a      	b.n	800241e <Mesh_poll+0x18a>
        return;
 8002408:	bf00      	nop
 800240a:	e008      	b.n	800241e <Mesh_poll+0x18a>
        return;
 800240c:	bf00      	nop
 800240e:	e006      	b.n	800241e <Mesh_poll+0x18a>
        return;
 8002410:	bf00      	nop
 8002412:	e004      	b.n	800241e <Mesh_poll+0x18a>
        return;
 8002414:	bf00      	nop
 8002416:	e002      	b.n	800241e <Mesh_poll+0x18a>
        return;
 8002418:	bf00      	nop
 800241a:	e000      	b.n	800241e <Mesh_poll+0x18a>
            break;
 800241c:	bf00      	nop
    }
}
 800241e:	3720      	adds	r7, #32
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	2000024c 	.word	0x2000024c
 8002428:	08009778 	.word	0x08009778

0800242c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b088      	sub	sp, #32
 8002430:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002432:	f107 0310 	add.w	r3, r7, #16
 8002436:	2200      	movs	r2, #0
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	609a      	str	r2, [r3, #8]
 800243e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002440:	4b2f      	ldr	r3, [pc, #188]	@ (8002500 <MX_GPIO_Init+0xd4>)
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	4a2e      	ldr	r2, [pc, #184]	@ (8002500 <MX_GPIO_Init+0xd4>)
 8002446:	f043 0310 	orr.w	r3, r3, #16
 800244a:	6193      	str	r3, [r2, #24]
 800244c:	4b2c      	ldr	r3, [pc, #176]	@ (8002500 <MX_GPIO_Init+0xd4>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	f003 0310 	and.w	r3, r3, #16
 8002454:	60fb      	str	r3, [r7, #12]
 8002456:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002458:	4b29      	ldr	r3, [pc, #164]	@ (8002500 <MX_GPIO_Init+0xd4>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	4a28      	ldr	r2, [pc, #160]	@ (8002500 <MX_GPIO_Init+0xd4>)
 800245e:	f043 0320 	orr.w	r3, r3, #32
 8002462:	6193      	str	r3, [r2, #24]
 8002464:	4b26      	ldr	r3, [pc, #152]	@ (8002500 <MX_GPIO_Init+0xd4>)
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	f003 0320 	and.w	r3, r3, #32
 800246c:	60bb      	str	r3, [r7, #8]
 800246e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002470:	4b23      	ldr	r3, [pc, #140]	@ (8002500 <MX_GPIO_Init+0xd4>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	4a22      	ldr	r2, [pc, #136]	@ (8002500 <MX_GPIO_Init+0xd4>)
 8002476:	f043 0304 	orr.w	r3, r3, #4
 800247a:	6193      	str	r3, [r2, #24]
 800247c:	4b20      	ldr	r3, [pc, #128]	@ (8002500 <MX_GPIO_Init+0xd4>)
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	f003 0304 	and.w	r3, r3, #4
 8002484:	607b      	str	r3, [r7, #4]
 8002486:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002488:	4b1d      	ldr	r3, [pc, #116]	@ (8002500 <MX_GPIO_Init+0xd4>)
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	4a1c      	ldr	r2, [pc, #112]	@ (8002500 <MX_GPIO_Init+0xd4>)
 800248e:	f043 0308 	orr.w	r3, r3, #8
 8002492:	6193      	str	r3, [r2, #24]
 8002494:	4b1a      	ldr	r3, [pc, #104]	@ (8002500 <MX_GPIO_Init+0xd4>)
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	f003 0308 	and.w	r3, r3, #8
 800249c:	603b      	str	r3, [r7, #0]
 800249e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NSS_Pin|RESET_Pin, GPIO_PIN_SET);
 80024a0:	2201      	movs	r2, #1
 80024a2:	2103      	movs	r1, #3
 80024a4:	4817      	ldr	r0, [pc, #92]	@ (8002504 <MX_GPIO_Init+0xd8>)
 80024a6:	f000 fe8f 	bl	80031c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Erase_Pin */
  GPIO_InitStruct.Pin = Erase_Pin;
 80024aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024b0:	2300      	movs	r3, #0
 80024b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Erase_GPIO_Port, &GPIO_InitStruct);
 80024b8:	f107 0310 	add.w	r3, r7, #16
 80024bc:	4619      	mov	r1, r3
 80024be:	4812      	ldr	r0, [pc, #72]	@ (8002508 <MX_GPIO_Init+0xdc>)
 80024c0:	f000 fcfe 	bl	8002ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 80024c4:	2302      	movs	r3, #2
 80024c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024c8:	4b10      	ldr	r3, [pc, #64]	@ (800250c <MX_GPIO_Init+0xe0>)
 80024ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024cc:	2300      	movs	r3, #0
 80024ce:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 80024d0:	f107 0310 	add.w	r3, r7, #16
 80024d4:	4619      	mov	r1, r3
 80024d6:	480e      	ldr	r0, [pc, #56]	@ (8002510 <MX_GPIO_Init+0xe4>)
 80024d8:	f000 fcf2 	bl	8002ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : NSS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = NSS_Pin|RESET_Pin;
 80024dc:	2303      	movs	r3, #3
 80024de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024e0:	2301      	movs	r3, #1
 80024e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e8:	2302      	movs	r3, #2
 80024ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ec:	f107 0310 	add.w	r3, r7, #16
 80024f0:	4619      	mov	r1, r3
 80024f2:	4804      	ldr	r0, [pc, #16]	@ (8002504 <MX_GPIO_Init+0xd8>)
 80024f4:	f000 fce4 	bl	8002ec0 <HAL_GPIO_Init>

}
 80024f8:	bf00      	nop
 80024fa:	3720      	adds	r7, #32
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40021000 	.word	0x40021000
 8002504:	40010c00 	.word	0x40010c00
 8002508:	40011000 	.word	0x40011000
 800250c:	10110000 	.word	0x10110000
 8002510:	40010800 	.word	0x40010800

08002514 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002514:	b5b0      	push	{r4, r5, r7, lr}
 8002516:	b092      	sub	sp, #72	@ 0x48
 8002518:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800251a:	f000 fb67 	bl	8002bec <HAL_Init>

  lcg_seed = HAL_GetTick();
 800251e:	f000 fbbd 	bl	8002c9c <HAL_GetTick>
 8002522:	4603      	mov	r3, r0
 8002524:	4a4f      	ldr	r2, [pc, #316]	@ (8002664 <main+0x150>)
 8002526:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN Init */
  MX_GPIO_Init();
 8002528:	f7ff ff80 	bl	800242c <MX_GPIO_Init>
  MX_SPI1_Init();
 800252c:	f000 f91c 	bl	8002768 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002530:	f000 fac0 	bl	8002ab4 <MX_USART1_UART_Init>
  /* USER CODE END Init */

  SystemClock_Config();
 8002534:	f000 f8ae 	bl	8002694 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  MX_GPIO_Init();
 8002538:	f7ff ff78 	bl	800242c <MX_GPIO_Init>
  MX_SPI1_Init();
 800253c:	f000 f914 	bl	8002768 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002540:	f000 fab8 	bl	8002ab4 <MX_USART1_UART_Init>

  /* USER CODE BEGIN 2 */

    /* ---------- SX127x RESET ---------- */
    Mesh_hard_reset_radio();
 8002544:	f7ff fab4 	bl	8001ab0 <Mesh_hard_reset_radio>
    HAL_Delay(100);
 8002548:	2064      	movs	r0, #100	@ 0x64
 800254a:	f000 fbb1 	bl	8002cb0 <HAL_Delay>

    /* ---------- INIT LoRa STRUCT ---------- */
    myLoRa = newLoRa();
 800254e:	4c46      	ldr	r4, [pc, #280]	@ (8002668 <main+0x154>)
 8002550:	463b      	mov	r3, r7
 8002552:	4618      	mov	r0, r3
 8002554:	f7fe fd9c 	bl	8001090 <newLoRa>
 8002558:	4625      	mov	r5, r4
 800255a:	463c      	mov	r4, r7
 800255c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800255e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002560:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002562:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002564:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002568:	e885 0007 	stmia.w	r5, {r0, r1, r2}
    myLoRa.CS_port    = NSS_GPIO_Port;
 800256c:	4b3e      	ldr	r3, [pc, #248]	@ (8002668 <main+0x154>)
 800256e:	4a3f      	ldr	r2, [pc, #252]	@ (800266c <main+0x158>)
 8002570:	601a      	str	r2, [r3, #0]
    myLoRa.CS_pin     = NSS_Pin;
 8002572:	4b3d      	ldr	r3, [pc, #244]	@ (8002668 <main+0x154>)
 8002574:	2201      	movs	r2, #1
 8002576:	809a      	strh	r2, [r3, #4]
    myLoRa.reset_port = RESET_GPIO_Port;
 8002578:	4b3b      	ldr	r3, [pc, #236]	@ (8002668 <main+0x154>)
 800257a:	4a3c      	ldr	r2, [pc, #240]	@ (800266c <main+0x158>)
 800257c:	609a      	str	r2, [r3, #8]
    myLoRa.reset_pin  = RESET_Pin;
 800257e:	4b3a      	ldr	r3, [pc, #232]	@ (8002668 <main+0x154>)
 8002580:	2202      	movs	r2, #2
 8002582:	819a      	strh	r2, [r3, #12]
    myLoRa.DIO0_port  = DIO0_GPIO_Port;
 8002584:	4b38      	ldr	r3, [pc, #224]	@ (8002668 <main+0x154>)
 8002586:	4a3a      	ldr	r2, [pc, #232]	@ (8002670 <main+0x15c>)
 8002588:	611a      	str	r2, [r3, #16]
    myLoRa.DIO0_pin   = DIO0_Pin;
 800258a:	4b37      	ldr	r3, [pc, #220]	@ (8002668 <main+0x154>)
 800258c:	2202      	movs	r2, #2
 800258e:	829a      	strh	r2, [r3, #20]
    myLoRa.hSPIx      = &hspi1;
 8002590:	4b35      	ldr	r3, [pc, #212]	@ (8002668 <main+0x154>)
 8002592:	4a38      	ldr	r2, [pc, #224]	@ (8002674 <main+0x160>)
 8002594:	619a      	str	r2, [r3, #24]

    LoRa_status = LoRa_init(&myLoRa);
 8002596:	4834      	ldr	r0, [pc, #208]	@ (8002668 <main+0x154>)
 8002598:	f7ff f996 	bl	80018c8 <LoRa_init>
 800259c:	4603      	mov	r3, r0
 800259e:	461a      	mov	r2, r3
 80025a0:	4b35      	ldr	r3, [pc, #212]	@ (8002678 <main+0x164>)
 80025a2:	801a      	strh	r2, [r3, #0]

    if (LoRa_status != LORA_OK)
 80025a4:	4b34      	ldr	r3, [pc, #208]	@ (8002678 <main+0x164>)
 80025a6:	881b      	ldrh	r3, [r3, #0]
 80025a8:	2bc8      	cmp	r3, #200	@ 0xc8
 80025aa:	d00b      	beq.n	80025c4 <main+0xb0>
    {
      Mesh_hard_reset_radio();
 80025ac:	f7ff fa80 	bl	8001ab0 <Mesh_hard_reset_radio>
      HAL_Delay(100);
 80025b0:	2064      	movs	r0, #100	@ 0x64
 80025b2:	f000 fb7d 	bl	8002cb0 <HAL_Delay>

      LoRa_status = LoRa_init(&myLoRa);
 80025b6:	482c      	ldr	r0, [pc, #176]	@ (8002668 <main+0x154>)
 80025b8:	f7ff f986 	bl	80018c8 <LoRa_init>
 80025bc:	4603      	mov	r3, r0
 80025be:	461a      	mov	r2, r3
 80025c0:	4b2d      	ldr	r3, [pc, #180]	@ (8002678 <main+0x164>)
 80025c2:	801a      	strh	r2, [r3, #0]
      if (LoRa_status != LORA_OK) {
      }
    }

    // Configure LoRa parameters to match ESP32 master
    LoRa_setSyncWord(&myLoRa, 0x34);
 80025c4:	2134      	movs	r1, #52	@ 0x34
 80025c6:	4828      	ldr	r0, [pc, #160]	@ (8002668 <main+0x154>)
 80025c8:	f7fe ff9d 	bl	8001506 <LoRa_setSyncWord>
    LoRa_setSpreadingFactor(&myLoRa, 7);
 80025cc:	2107      	movs	r1, #7
 80025ce:	4826      	ldr	r0, [pc, #152]	@ (8002668 <main+0x154>)
 80025d0:	f7fe fefa 	bl	80013c8 <LoRa_setSpreadingFactor>
    LoRa_enableCRC(&myLoRa, 1);
 80025d4:	2101      	movs	r1, #1
 80025d6:	4824      	ldr	r0, [pc, #144]	@ (8002668 <main+0x154>)
 80025d8:	f7ff f954 	bl	8001884 <LoRa_enableCRC>

    /* ---------- SAFE FIFO SETUP ---------- */
    LoRa_write(&myLoRa, RegFiFoRxBaseAddr, 0x00);
 80025dc:	2200      	movs	r2, #0
 80025de:	210f      	movs	r1, #15
 80025e0:	4821      	ldr	r0, [pc, #132]	@ (8002668 <main+0x154>)
 80025e2:	f7fe ffbd 	bl	8001560 <LoRa_write>
    LoRa_write(&myLoRa, RegFiFoTxBaseAddr, 0x80);
 80025e6:	2280      	movs	r2, #128	@ 0x80
 80025e8:	210e      	movs	r1, #14
 80025ea:	481f      	ldr	r0, [pc, #124]	@ (8002668 <main+0x154>)
 80025ec:	f7fe ffb8 	bl	8001560 <LoRa_write>

    /* ---------- START RX (single start) ---------- */
    LoRa_startReceiving(&myLoRa);
 80025f0:	481d      	ldr	r0, [pc, #116]	@ (8002668 <main+0x154>)
 80025f2:	f7ff f87b 	bl	80016ec <LoRa_startReceiving>

    STM32_GetUID(uid);
 80025f6:	4821      	ldr	r0, [pc, #132]	@ (800267c <main+0x168>)
 80025f8:	f000 f892 	bl	8002720 <STM32_GetUID>
    Mesh_reset_watchdog();
 80025fc:	f7ff fa22 	bl	8001a44 <Mesh_reset_watchdog>
    lastResetTime = HAL_GetTick();
 8002600:	f000 fb4c 	bl	8002c9c <HAL_GetTick>
 8002604:	4603      	mov	r3, r0
 8002606:	4a1e      	ldr	r2, [pc, #120]	@ (8002680 <main+0x16c>)
 8002608:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  while (1)
  {
      Mesh_check_watchdog();
 800260a:	f7ff fa27 	bl	8001a5c <Mesh_check_watchdog>

      if (nodeId == 0)
 800260e:	4b1d      	ldr	r3, [pc, #116]	@ (8002684 <main+0x170>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d112      	bne.n	800263c <main+0x128>
      {
          Mesh_request_registration(&myLoRa,uid,&nodeId,payloadBuf,sizeof(payloadBuf),txBuf,sizeof(txBuf),rxBuf,sizeof(rxBuf));
 8002616:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800261a:	9304      	str	r3, [sp, #16]
 800261c:	4b1a      	ldr	r3, [pc, #104]	@ (8002688 <main+0x174>)
 800261e:	9303      	str	r3, [sp, #12]
 8002620:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002624:	9302      	str	r3, [sp, #8]
 8002626:	4b19      	ldr	r3, [pc, #100]	@ (800268c <main+0x178>)
 8002628:	9301      	str	r3, [sp, #4]
 800262a:	2380      	movs	r3, #128	@ 0x80
 800262c:	9300      	str	r3, [sp, #0]
 800262e:	4b18      	ldr	r3, [pc, #96]	@ (8002690 <main+0x17c>)
 8002630:	4a14      	ldr	r2, [pc, #80]	@ (8002684 <main+0x170>)
 8002632:	4912      	ldr	r1, [pc, #72]	@ (800267c <main+0x168>)
 8002634:	480c      	ldr	r0, [pc, #48]	@ (8002668 <main+0x154>)
 8002636:	f7ff fc1f 	bl	8001e78 <Mesh_request_registration>
 800263a:	e00c      	b.n	8002656 <main+0x142>
      }
      else
      {
          Mesh_poll(&myLoRa,nodeId,rxBuf,sizeof(rxBuf),payloadBuf,sizeof(payloadBuf));
 800263c:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <main+0x170>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	b2d9      	uxtb	r1, r3
 8002642:	2380      	movs	r3, #128	@ 0x80
 8002644:	9301      	str	r3, [sp, #4]
 8002646:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <main+0x17c>)
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800264e:	4a0e      	ldr	r2, [pc, #56]	@ (8002688 <main+0x174>)
 8002650:	4805      	ldr	r0, [pc, #20]	@ (8002668 <main+0x154>)
 8002652:	f7ff fe1f 	bl	8002294 <Mesh_poll>
      }

      Mesh_check_radio_health(&myLoRa);
 8002656:	4804      	ldr	r0, [pc, #16]	@ (8002668 <main+0x154>)
 8002658:	f7ff fb16 	bl	8001c88 <Mesh_check_radio_health>
      HAL_Delay(100);
 800265c:	2064      	movs	r0, #100	@ 0x64
 800265e:	f000 fb27 	bl	8002cb0 <HAL_Delay>
      Mesh_check_watchdog();
 8002662:	e7d2      	b.n	800260a <main+0xf6>
 8002664:	20000200 	.word	0x20000200
 8002668:	20000250 	.word	0x20000250
 800266c:	40010c00 	.word	0x40010c00
 8002670:	40010800 	.word	0x40010800
 8002674:	20000510 	.word	0x20000510
 8002678:	2000027c 	.word	0x2000027c
 800267c:	20000280 	.word	0x20000280
 8002680:	200001fc 	.word	0x200001fc
 8002684:	2000028c 	.word	0x2000028c
 8002688:	20000290 	.word	0x20000290
 800268c:	20000390 	.word	0x20000390
 8002690:	20000490 	.word	0x20000490

08002694 <SystemClock_Config>:
  }
}

void SystemClock_Config(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b090      	sub	sp, #64	@ 0x40
 8002698:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800269a:	f107 0318 	add.w	r3, r7, #24
 800269e:	2228      	movs	r2, #40	@ 0x28
 80026a0:	2100      	movs	r1, #0
 80026a2:	4618      	mov	r0, r3
 80026a4:	f003 f843 	bl	800572e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026a8:	1d3b      	adds	r3, r7, #4
 80026aa:	2200      	movs	r2, #0
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	605a      	str	r2, [r3, #4]
 80026b0:	609a      	str	r2, [r3, #8]
 80026b2:	60da      	str	r2, [r3, #12]
 80026b4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026b6:	2301      	movs	r3, #1
 80026b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80026ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80026c0:	2300      	movs	r3, #0
 80026c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026c4:	2301      	movs	r3, #1
 80026c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80026c8:	2302      	movs	r3, #2
 80026ca:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80026cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80026d2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80026d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026d8:	f107 0318 	add.w	r3, r7, #24
 80026dc:	4618      	mov	r0, r3
 80026de:	f000 fda5 	bl	800322c <HAL_RCC_OscConfig>
 80026e2:	4603      	mov	r3, r0
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d001      	beq.n	80026ec <SystemClock_Config+0x58>
  {
    Error_Handler();
 80026e8:	f000 f838 	bl	800275c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026ec:	230f      	movs	r3, #15
 80026ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80026f0:	2302      	movs	r3, #2
 80026f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026f4:	2300      	movs	r3, #0
 80026f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80026f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80026fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80026fe:	2300      	movs	r3, #0
 8002700:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002702:	1d3b      	adds	r3, r7, #4
 8002704:	2102      	movs	r1, #2
 8002706:	4618      	mov	r0, r3
 8002708:	f001 f812 	bl	8003730 <HAL_RCC_ClockConfig>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d001      	beq.n	8002716 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002712:	f000 f823 	bl	800275c <Error_Handler>
  }
}
 8002716:	bf00      	nop
 8002718:	3740      	adds	r7, #64	@ 0x40
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <STM32_GetUID>:
    RCC->CSR |= RCC_CSR_RMVF;
}
#endif

void STM32_GetUID(uint32_t uid_out[3])
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
    uid_out[0] = *(uint32_t*)0x1FFFF7E8;
 8002728:	4b09      	ldr	r3, [pc, #36]	@ (8002750 <STM32_GetUID+0x30>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	601a      	str	r2, [r3, #0]
    uid_out[1] = *(uint32_t*)0x1FFFF7EC;
 8002730:	4a08      	ldr	r2, [pc, #32]	@ (8002754 <STM32_GetUID+0x34>)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	3304      	adds	r3, #4
 8002736:	6812      	ldr	r2, [r2, #0]
 8002738:	601a      	str	r2, [r3, #0]
    uid_out[2] = *(uint32_t*)0x1FFFF7F0;
 800273a:	4a07      	ldr	r2, [pc, #28]	@ (8002758 <STM32_GetUID+0x38>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3308      	adds	r3, #8
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	601a      	str	r2, [r3, #0]
}
 8002744:	bf00      	nop
 8002746:	370c      	adds	r7, #12
 8002748:	46bd      	mov	sp, r7
 800274a:	bc80      	pop	{r7}
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	1ffff7e8 	.word	0x1ffff7e8
 8002754:	1ffff7ec 	.word	0x1ffff7ec
 8002758:	1ffff7f0 	.word	0x1ffff7f0

0800275c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002760:	b672      	cpsid	i
}
 8002762:	bf00      	nop
  __disable_irq();
  while (1)
 8002764:	bf00      	nop
 8002766:	e7fd      	b.n	8002764 <Error_Handler+0x8>

08002768 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800276c:	4b17      	ldr	r3, [pc, #92]	@ (80027cc <MX_SPI1_Init+0x64>)
 800276e:	4a18      	ldr	r2, [pc, #96]	@ (80027d0 <MX_SPI1_Init+0x68>)
 8002770:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002772:	4b16      	ldr	r3, [pc, #88]	@ (80027cc <MX_SPI1_Init+0x64>)
 8002774:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002778:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800277a:	4b14      	ldr	r3, [pc, #80]	@ (80027cc <MX_SPI1_Init+0x64>)
 800277c:	2200      	movs	r2, #0
 800277e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002780:	4b12      	ldr	r3, [pc, #72]	@ (80027cc <MX_SPI1_Init+0x64>)
 8002782:	2200      	movs	r2, #0
 8002784:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002786:	4b11      	ldr	r3, [pc, #68]	@ (80027cc <MX_SPI1_Init+0x64>)
 8002788:	2200      	movs	r2, #0
 800278a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800278c:	4b0f      	ldr	r3, [pc, #60]	@ (80027cc <MX_SPI1_Init+0x64>)
 800278e:	2200      	movs	r2, #0
 8002790:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002792:	4b0e      	ldr	r3, [pc, #56]	@ (80027cc <MX_SPI1_Init+0x64>)
 8002794:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002798:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800279a:	4b0c      	ldr	r3, [pc, #48]	@ (80027cc <MX_SPI1_Init+0x64>)
 800279c:	2210      	movs	r2, #16
 800279e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027a0:	4b0a      	ldr	r3, [pc, #40]	@ (80027cc <MX_SPI1_Init+0x64>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027a6:	4b09      	ldr	r3, [pc, #36]	@ (80027cc <MX_SPI1_Init+0x64>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80027ac:	4b07      	ldr	r3, [pc, #28]	@ (80027cc <MX_SPI1_Init+0x64>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80027b2:	4b06      	ldr	r3, [pc, #24]	@ (80027cc <MX_SPI1_Init+0x64>)
 80027b4:	220a      	movs	r2, #10
 80027b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80027b8:	4804      	ldr	r0, [pc, #16]	@ (80027cc <MX_SPI1_Init+0x64>)
 80027ba:	f001 f947 	bl	8003a4c <HAL_SPI_Init>
 80027be:	4603      	mov	r3, r0
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d001      	beq.n	80027c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80027c4:	f7ff ffca 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80027c8:	bf00      	nop
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20000510 	.word	0x20000510
 80027d0:	40013000 	.word	0x40013000

080027d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b088      	sub	sp, #32
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027dc:	f107 0310 	add.w	r3, r7, #16
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	605a      	str	r2, [r3, #4]
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a1b      	ldr	r2, [pc, #108]	@ (800285c <HAL_SPI_MspInit+0x88>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d12f      	bne.n	8002854 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002860 <HAL_SPI_MspInit+0x8c>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	4a19      	ldr	r2, [pc, #100]	@ (8002860 <HAL_SPI_MspInit+0x8c>)
 80027fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80027fe:	6193      	str	r3, [r2, #24]
 8002800:	4b17      	ldr	r3, [pc, #92]	@ (8002860 <HAL_SPI_MspInit+0x8c>)
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002808:	60fb      	str	r3, [r7, #12]
 800280a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800280c:	4b14      	ldr	r3, [pc, #80]	@ (8002860 <HAL_SPI_MspInit+0x8c>)
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	4a13      	ldr	r2, [pc, #76]	@ (8002860 <HAL_SPI_MspInit+0x8c>)
 8002812:	f043 0304 	orr.w	r3, r3, #4
 8002816:	6193      	str	r3, [r2, #24]
 8002818:	4b11      	ldr	r3, [pc, #68]	@ (8002860 <HAL_SPI_MspInit+0x8c>)
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	f003 0304 	and.w	r3, r3, #4
 8002820:	60bb      	str	r3, [r7, #8]
 8002822:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002824:	23a0      	movs	r3, #160	@ 0xa0
 8002826:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002828:	2302      	movs	r3, #2
 800282a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800282c:	2303      	movs	r3, #3
 800282e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002830:	f107 0310 	add.w	r3, r7, #16
 8002834:	4619      	mov	r1, r3
 8002836:	480b      	ldr	r0, [pc, #44]	@ (8002864 <HAL_SPI_MspInit+0x90>)
 8002838:	f000 fb42 	bl	8002ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800283c:	2340      	movs	r3, #64	@ 0x40
 800283e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002840:	2300      	movs	r3, #0
 8002842:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002844:	2300      	movs	r3, #0
 8002846:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002848:	f107 0310 	add.w	r3, r7, #16
 800284c:	4619      	mov	r1, r3
 800284e:	4805      	ldr	r0, [pc, #20]	@ (8002864 <HAL_SPI_MspInit+0x90>)
 8002850:	f000 fb36 	bl	8002ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002854:	bf00      	nop
 8002856:	3720      	adds	r7, #32
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	40013000 	.word	0x40013000
 8002860:	40021000 	.word	0x40021000
 8002864:	40010800 	.word	0x40010800

08002868 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002868:	b480      	push	{r7}
 800286a:	b085      	sub	sp, #20
 800286c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800286e:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	4a14      	ldr	r2, [pc, #80]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002874:	f043 0301 	orr.w	r3, r3, #1
 8002878:	6193      	str	r3, [r2, #24]
 800287a:	4b12      	ldr	r3, [pc, #72]	@ (80028c4 <HAL_MspInit+0x5c>)
 800287c:	699b      	ldr	r3, [r3, #24]
 800287e:	f003 0301 	and.w	r3, r3, #1
 8002882:	60bb      	str	r3, [r7, #8]
 8002884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002886:	4b0f      	ldr	r3, [pc, #60]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002888:	69db      	ldr	r3, [r3, #28]
 800288a:	4a0e      	ldr	r2, [pc, #56]	@ (80028c4 <HAL_MspInit+0x5c>)
 800288c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002890:	61d3      	str	r3, [r2, #28]
 8002892:	4b0c      	ldr	r3, [pc, #48]	@ (80028c4 <HAL_MspInit+0x5c>)
 8002894:	69db      	ldr	r3, [r3, #28]
 8002896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800289a:	607b      	str	r3, [r7, #4]
 800289c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800289e:	4b0a      	ldr	r3, [pc, #40]	@ (80028c8 <HAL_MspInit+0x60>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	60fb      	str	r3, [r7, #12]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80028b2:	60fb      	str	r3, [r7, #12]
 80028b4:	4a04      	ldr	r2, [pc, #16]	@ (80028c8 <HAL_MspInit+0x60>)
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028ba:	bf00      	nop
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	bc80      	pop	{r7}
 80028c2:	4770      	bx	lr
 80028c4:	40021000 	.word	0x40021000
 80028c8:	40010000 	.word	0x40010000

080028cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028d0:	bf00      	nop
 80028d2:	e7fd      	b.n	80028d0 <NMI_Handler+0x4>

080028d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028d8:	bf00      	nop
 80028da:	e7fd      	b.n	80028d8 <HardFault_Handler+0x4>

080028dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e0:	bf00      	nop
 80028e2:	e7fd      	b.n	80028e0 <MemManage_Handler+0x4>

080028e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e8:	bf00      	nop
 80028ea:	e7fd      	b.n	80028e8 <BusFault_Handler+0x4>

080028ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028f0:	bf00      	nop
 80028f2:	e7fd      	b.n	80028f0 <UsageFault_Handler+0x4>

080028f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr

08002900 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800290c:	b480      	push	{r7}
 800290e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002910:	bf00      	nop
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800291c:	f000 f9ac 	bl	8002c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	bd80      	pop	{r7, pc}

08002924 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return 1;
 8002928:	2301      	movs	r3, #1
}
 800292a:	4618      	mov	r0, r3
 800292c:	46bd      	mov	sp, r7
 800292e:	bc80      	pop	{r7}
 8002930:	4770      	bx	lr

08002932 <_kill>:

int _kill(int pid, int sig)
{
 8002932:	b580      	push	{r7, lr}
 8002934:	b082      	sub	sp, #8
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800293c:	f002 ff4a 	bl	80057d4 <__errno>
 8002940:	4603      	mov	r3, r0
 8002942:	2216      	movs	r2, #22
 8002944:	601a      	str	r2, [r3, #0]
  return -1;
 8002946:	f04f 33ff 	mov.w	r3, #4294967295
}
 800294a:	4618      	mov	r0, r3
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}

08002952 <_exit>:

void _exit (int status)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b082      	sub	sp, #8
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800295a:	f04f 31ff 	mov.w	r1, #4294967295
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f7ff ffe7 	bl	8002932 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <_exit+0x12>

08002968 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b086      	sub	sp, #24
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	60b9      	str	r1, [r7, #8]
 8002972:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002974:	2300      	movs	r3, #0
 8002976:	617b      	str	r3, [r7, #20]
 8002978:	e00a      	b.n	8002990 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800297a:	f3af 8000 	nop.w
 800297e:	4601      	mov	r1, r0
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	1c5a      	adds	r2, r3, #1
 8002984:	60ba      	str	r2, [r7, #8]
 8002986:	b2ca      	uxtb	r2, r1
 8002988:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	3301      	adds	r3, #1
 800298e:	617b      	str	r3, [r7, #20]
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	429a      	cmp	r2, r3
 8002996:	dbf0      	blt.n	800297a <_read+0x12>
  }

  return len;
 8002998:	687b      	ldr	r3, [r7, #4]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3718      	adds	r7, #24
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b086      	sub	sp, #24
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	60f8      	str	r0, [r7, #12]
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	e009      	b.n	80029c8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	1c5a      	adds	r2, r3, #1
 80029b8:	60ba      	str	r2, [r7, #8]
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	4618      	mov	r0, r3
 80029be:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	3301      	adds	r3, #1
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	697a      	ldr	r2, [r7, #20]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	dbf1      	blt.n	80029b4 <_write+0x12>
  }
  return len;
 80029d0:	687b      	ldr	r3, [r7, #4]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <_close>:

int _close(int file)
{
 80029da:	b480      	push	{r7}
 80029dc:	b083      	sub	sp, #12
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr

080029f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b083      	sub	sp, #12
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002a00:	605a      	str	r2, [r3, #4]
  return 0;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bc80      	pop	{r7}
 8002a0c:	4770      	bx	lr

08002a0e <_isatty>:

int _isatty(int file)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a16:	2301      	movs	r3, #1
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	370c      	adds	r7, #12
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bc80      	pop	{r7}
 8002a20:	4770      	bx	lr

08002a22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a22:	b480      	push	{r7}
 8002a24:	b085      	sub	sp, #20
 8002a26:	af00      	add	r7, sp, #0
 8002a28:	60f8      	str	r0, [r7, #12]
 8002a2a:	60b9      	str	r1, [r7, #8]
 8002a2c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bc80      	pop	{r7}
 8002a38:	4770      	bx	lr
	...

08002a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a44:	4a14      	ldr	r2, [pc, #80]	@ (8002a98 <_sbrk+0x5c>)
 8002a46:	4b15      	ldr	r3, [pc, #84]	@ (8002a9c <_sbrk+0x60>)
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a50:	4b13      	ldr	r3, [pc, #76]	@ (8002aa0 <_sbrk+0x64>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d102      	bne.n	8002a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a58:	4b11      	ldr	r3, [pc, #68]	@ (8002aa0 <_sbrk+0x64>)
 8002a5a:	4a12      	ldr	r2, [pc, #72]	@ (8002aa4 <_sbrk+0x68>)
 8002a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a5e:	4b10      	ldr	r3, [pc, #64]	@ (8002aa0 <_sbrk+0x64>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d207      	bcs.n	8002a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a6c:	f002 feb2 	bl	80057d4 <__errno>
 8002a70:	4603      	mov	r3, r0
 8002a72:	220c      	movs	r2, #12
 8002a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a76:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7a:	e009      	b.n	8002a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a7c:	4b08      	ldr	r3, [pc, #32]	@ (8002aa0 <_sbrk+0x64>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a82:	4b07      	ldr	r3, [pc, #28]	@ (8002aa0 <_sbrk+0x64>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	4a05      	ldr	r2, [pc, #20]	@ (8002aa0 <_sbrk+0x64>)
 8002a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	20005000 	.word	0x20005000
 8002a9c:	00000400 	.word	0x00000400
 8002aa0:	20000568 	.word	0x20000568
 8002aa4:	20000708 	.word	0x20000708

08002aa8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bc80      	pop	{r7}
 8002ab2:	4770      	bx	lr

08002ab4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002ab8:	4b11      	ldr	r3, [pc, #68]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002aba:	4a12      	ldr	r2, [pc, #72]	@ (8002b04 <MX_USART1_UART_Init+0x50>)
 8002abc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002abe:	4b10      	ldr	r3, [pc, #64]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002ac0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ac4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002acc:	4b0c      	ldr	r3, [pc, #48]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ad2:	4b0b      	ldr	r3, [pc, #44]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ad8:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002ada:	220c      	movs	r2, #12
 8002adc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ade:	4b08      	ldr	r3, [pc, #32]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae4:	4b06      	ldr	r3, [pc, #24]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002aea:	4805      	ldr	r0, [pc, #20]	@ (8002b00 <MX_USART1_UART_Init+0x4c>)
 8002aec:	f001 fd51 	bl	8004592 <HAL_UART_Init>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002af6:	f7ff fe31 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	2000056c 	.word	0x2000056c
 8002b04:	40013800 	.word	0x40013800

08002b08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0310 	add.w	r3, r7, #16
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a1c      	ldr	r2, [pc, #112]	@ (8002b94 <HAL_UART_MspInit+0x8c>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d131      	bne.n	8002b8c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b28:	4b1b      	ldr	r3, [pc, #108]	@ (8002b98 <HAL_UART_MspInit+0x90>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	4a1a      	ldr	r2, [pc, #104]	@ (8002b98 <HAL_UART_MspInit+0x90>)
 8002b2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b32:	6193      	str	r3, [r2, #24]
 8002b34:	4b18      	ldr	r3, [pc, #96]	@ (8002b98 <HAL_UART_MspInit+0x90>)
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b40:	4b15      	ldr	r3, [pc, #84]	@ (8002b98 <HAL_UART_MspInit+0x90>)
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	4a14      	ldr	r2, [pc, #80]	@ (8002b98 <HAL_UART_MspInit+0x90>)
 8002b46:	f043 0304 	orr.w	r3, r3, #4
 8002b4a:	6193      	str	r3, [r2, #24]
 8002b4c:	4b12      	ldr	r3, [pc, #72]	@ (8002b98 <HAL_UART_MspInit+0x90>)
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002b58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5e:	2302      	movs	r3, #2
 8002b60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b62:	2303      	movs	r3, #3
 8002b64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b66:	f107 0310 	add.w	r3, r7, #16
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	480b      	ldr	r0, [pc, #44]	@ (8002b9c <HAL_UART_MspInit+0x94>)
 8002b6e:	f000 f9a7 	bl	8002ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002b72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002b76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b80:	f107 0310 	add.w	r3, r7, #16
 8002b84:	4619      	mov	r1, r3
 8002b86:	4805      	ldr	r0, [pc, #20]	@ (8002b9c <HAL_UART_MspInit+0x94>)
 8002b88:	f000 f99a 	bl	8002ec0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002b8c:	bf00      	nop
 8002b8e:	3720      	adds	r7, #32
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40013800 	.word	0x40013800
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	40010800 	.word	0x40010800

08002ba0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ba0:	f7ff ff82 	bl	8002aa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ba4:	480b      	ldr	r0, [pc, #44]	@ (8002bd4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ba6:	490c      	ldr	r1, [pc, #48]	@ (8002bd8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8002bdc <LoopFillZerobss+0x16>)
  movs r3, #0
 8002baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002bac:	e002      	b.n	8002bb4 <LoopCopyDataInit>

08002bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002bb2:	3304      	adds	r3, #4

08002bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002bb8:	d3f9      	bcc.n	8002bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002bba:	4a09      	ldr	r2, [pc, #36]	@ (8002be0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002bbc:	4c09      	ldr	r4, [pc, #36]	@ (8002be4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002bc0:	e001      	b.n	8002bc6 <LoopFillZerobss>

08002bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002bc4:	3204      	adds	r2, #4

08002bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002bc8:	d3fb      	bcc.n	8002bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002bca:	f002 fe09 	bl	80057e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bce:	f7ff fca1 	bl	8002514 <main>
  bx lr
 8002bd2:	4770      	bx	lr
  ldr r0, =_sdata
 8002bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bd8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002bdc:	08009c04 	.word	0x08009c04
  ldr r2, =_sbss
 8002be0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002be4:	20000704 	.word	0x20000704

08002be8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002be8:	e7fe      	b.n	8002be8 <ADC1_2_IRQHandler>
	...

08002bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bf0:	4b08      	ldr	r3, [pc, #32]	@ (8002c14 <HAL_Init+0x28>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a07      	ldr	r2, [pc, #28]	@ (8002c14 <HAL_Init+0x28>)
 8002bf6:	f043 0310 	orr.w	r3, r3, #16
 8002bfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bfc:	2003      	movs	r0, #3
 8002bfe:	f000 f92b 	bl	8002e58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c02:	200f      	movs	r0, #15
 8002c04:	f000 f808 	bl	8002c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c08:	f7ff fe2e 	bl	8002868 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40022000 	.word	0x40022000

08002c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c20:	4b12      	ldr	r3, [pc, #72]	@ (8002c6c <HAL_InitTick+0x54>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	4b12      	ldr	r3, [pc, #72]	@ (8002c70 <HAL_InitTick+0x58>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	4619      	mov	r1, r3
 8002c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f935 	bl	8002ea6 <HAL_SYSTICK_Config>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e00e      	b.n	8002c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2b0f      	cmp	r3, #15
 8002c4a:	d80a      	bhi.n	8002c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	6879      	ldr	r1, [r7, #4]
 8002c50:	f04f 30ff 	mov.w	r0, #4294967295
 8002c54:	f000 f90b 	bl	8002e6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c58:	4a06      	ldr	r2, [pc, #24]	@ (8002c74 <HAL_InitTick+0x5c>)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e000      	b.n	8002c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000004 	.word	0x20000004
 8002c70:	2000000c 	.word	0x2000000c
 8002c74:	20000008 	.word	0x20000008

08002c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c7c:	4b05      	ldr	r3, [pc, #20]	@ (8002c94 <HAL_IncTick+0x1c>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b05      	ldr	r3, [pc, #20]	@ (8002c98 <HAL_IncTick+0x20>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4413      	add	r3, r2
 8002c88:	4a03      	ldr	r2, [pc, #12]	@ (8002c98 <HAL_IncTick+0x20>)
 8002c8a:	6013      	str	r3, [r2, #0]
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr
 8002c94:	2000000c 	.word	0x2000000c
 8002c98:	200005b4 	.word	0x200005b4

08002c9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8002ca0:	4b02      	ldr	r3, [pc, #8]	@ (8002cac <HAL_GetTick+0x10>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bc80      	pop	{r7}
 8002caa:	4770      	bx	lr
 8002cac:	200005b4 	.word	0x200005b4

08002cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002cb8:	f7ff fff0 	bl	8002c9c <HAL_GetTick>
 8002cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc8:	d005      	beq.n	8002cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cca:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf4 <HAL_Delay+0x44>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	461a      	mov	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	4413      	add	r3, r2
 8002cd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002cd6:	bf00      	nop
 8002cd8:	f7ff ffe0 	bl	8002c9c <HAL_GetTick>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	1ad3      	subs	r3, r2, r3
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d8f7      	bhi.n	8002cd8 <HAL_Delay+0x28>
  {
  }
}
 8002ce8:	bf00      	nop
 8002cea:	bf00      	nop
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	2000000c 	.word	0x2000000c

08002cf8 <__NVIC_SetPriorityGrouping>:
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	f003 0307 	and.w	r3, r3, #7
 8002d06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d08:	4b0c      	ldr	r3, [pc, #48]	@ (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d14:	4013      	ands	r3, r2
 8002d16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d2a:	4a04      	ldr	r2, [pc, #16]	@ (8002d3c <__NVIC_SetPriorityGrouping+0x44>)
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	60d3      	str	r3, [r2, #12]
}
 8002d30:	bf00      	nop
 8002d32:	3714      	adds	r7, #20
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	e000ed00 	.word	0xe000ed00

08002d40 <__NVIC_GetPriorityGrouping>:
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d44:	4b04      	ldr	r3, [pc, #16]	@ (8002d58 <__NVIC_GetPriorityGrouping+0x18>)
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	0a1b      	lsrs	r3, r3, #8
 8002d4a:	f003 0307 	and.w	r3, r3, #7
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	e000ed00 	.word	0xe000ed00

08002d5c <__NVIC_SetPriority>:
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	6039      	str	r1, [r7, #0]
 8002d66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	db0a      	blt.n	8002d86 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	b2da      	uxtb	r2, r3
 8002d74:	490c      	ldr	r1, [pc, #48]	@ (8002da8 <__NVIC_SetPriority+0x4c>)
 8002d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d7a:	0112      	lsls	r2, r2, #4
 8002d7c:	b2d2      	uxtb	r2, r2
 8002d7e:	440b      	add	r3, r1
 8002d80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002d84:	e00a      	b.n	8002d9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	4908      	ldr	r1, [pc, #32]	@ (8002dac <__NVIC_SetPriority+0x50>)
 8002d8c:	79fb      	ldrb	r3, [r7, #7]
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	3b04      	subs	r3, #4
 8002d94:	0112      	lsls	r2, r2, #4
 8002d96:	b2d2      	uxtb	r2, r2
 8002d98:	440b      	add	r3, r1
 8002d9a:	761a      	strb	r2, [r3, #24]
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	e000e100 	.word	0xe000e100
 8002dac:	e000ed00 	.word	0xe000ed00

08002db0 <NVIC_EncodePriority>:
{
 8002db0:	b480      	push	{r7}
 8002db2:	b089      	sub	sp, #36	@ 0x24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f003 0307 	and.w	r3, r3, #7
 8002dc2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dc4:	69fb      	ldr	r3, [r7, #28]
 8002dc6:	f1c3 0307 	rsb	r3, r3, #7
 8002dca:	2b04      	cmp	r3, #4
 8002dcc:	bf28      	it	cs
 8002dce:	2304      	movcs	r3, #4
 8002dd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	3304      	adds	r3, #4
 8002dd6:	2b06      	cmp	r3, #6
 8002dd8:	d902      	bls.n	8002de0 <NVIC_EncodePriority+0x30>
 8002dda:	69fb      	ldr	r3, [r7, #28]
 8002ddc:	3b03      	subs	r3, #3
 8002dde:	e000      	b.n	8002de2 <NVIC_EncodePriority+0x32>
 8002de0:	2300      	movs	r3, #0
 8002de2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de4:	f04f 32ff 	mov.w	r2, #4294967295
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43da      	mvns	r2, r3
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	401a      	ands	r2, r3
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002df8:	f04f 31ff 	mov.w	r1, #4294967295
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002e02:	43d9      	mvns	r1, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e08:	4313      	orrs	r3, r2
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3724      	adds	r7, #36	@ 0x24
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bc80      	pop	{r7}
 8002e12:	4770      	bx	lr

08002e14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e24:	d301      	bcc.n	8002e2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e26:	2301      	movs	r3, #1
 8002e28:	e00f      	b.n	8002e4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8002e54 <SysTick_Config+0x40>)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	3b01      	subs	r3, #1
 8002e30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e32:	210f      	movs	r1, #15
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295
 8002e38:	f7ff ff90 	bl	8002d5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e3c:	4b05      	ldr	r3, [pc, #20]	@ (8002e54 <SysTick_Config+0x40>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e42:	4b04      	ldr	r3, [pc, #16]	@ (8002e54 <SysTick_Config+0x40>)
 8002e44:	2207      	movs	r2, #7
 8002e46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3708      	adds	r7, #8
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	e000e010 	.word	0xe000e010

08002e58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f7ff ff49 	bl	8002cf8 <__NVIC_SetPriorityGrouping>
}
 8002e66:	bf00      	nop
 8002e68:	3708      	adds	r7, #8
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e6e:	b580      	push	{r7, lr}
 8002e70:	b086      	sub	sp, #24
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	4603      	mov	r3, r0
 8002e76:	60b9      	str	r1, [r7, #8]
 8002e78:	607a      	str	r2, [r7, #4]
 8002e7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e80:	f7ff ff5e 	bl	8002d40 <__NVIC_GetPriorityGrouping>
 8002e84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	68b9      	ldr	r1, [r7, #8]
 8002e8a:	6978      	ldr	r0, [r7, #20]
 8002e8c:	f7ff ff90 	bl	8002db0 <NVIC_EncodePriority>
 8002e90:	4602      	mov	r2, r0
 8002e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e96:	4611      	mov	r1, r2
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7ff ff5f 	bl	8002d5c <__NVIC_SetPriority>
}
 8002e9e:	bf00      	nop
 8002ea0:	3718      	adds	r7, #24
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}

08002ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b082      	sub	sp, #8
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff ffb0 	bl	8002e14 <SysTick_Config>
 8002eb4:	4603      	mov	r3, r0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
	...

08002ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b08b      	sub	sp, #44	@ 0x2c
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ed2:	e169      	b.n	80031a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	f040 8158 	bne.w	80031a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	4a9a      	ldr	r2, [pc, #616]	@ (8003160 <HAL_GPIO_Init+0x2a0>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d05e      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002efc:	4a98      	ldr	r2, [pc, #608]	@ (8003160 <HAL_GPIO_Init+0x2a0>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d875      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f02:	4a98      	ldr	r2, [pc, #608]	@ (8003164 <HAL_GPIO_Init+0x2a4>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d058      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f08:	4a96      	ldr	r2, [pc, #600]	@ (8003164 <HAL_GPIO_Init+0x2a4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d86f      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f0e:	4a96      	ldr	r2, [pc, #600]	@ (8003168 <HAL_GPIO_Init+0x2a8>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d052      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f14:	4a94      	ldr	r2, [pc, #592]	@ (8003168 <HAL_GPIO_Init+0x2a8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d869      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f1a:	4a94      	ldr	r2, [pc, #592]	@ (800316c <HAL_GPIO_Init+0x2ac>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d04c      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f20:	4a92      	ldr	r2, [pc, #584]	@ (800316c <HAL_GPIO_Init+0x2ac>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d863      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f26:	4a92      	ldr	r2, [pc, #584]	@ (8003170 <HAL_GPIO_Init+0x2b0>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d046      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
 8002f2c:	4a90      	ldr	r2, [pc, #576]	@ (8003170 <HAL_GPIO_Init+0x2b0>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d85d      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f32:	2b12      	cmp	r3, #18
 8002f34:	d82a      	bhi.n	8002f8c <HAL_GPIO_Init+0xcc>
 8002f36:	2b12      	cmp	r3, #18
 8002f38:	d859      	bhi.n	8002fee <HAL_GPIO_Init+0x12e>
 8002f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002f40 <HAL_GPIO_Init+0x80>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002fbb 	.word	0x08002fbb
 8002f44:	08002f95 	.word	0x08002f95
 8002f48:	08002fa7 	.word	0x08002fa7
 8002f4c:	08002fe9 	.word	0x08002fe9
 8002f50:	08002fef 	.word	0x08002fef
 8002f54:	08002fef 	.word	0x08002fef
 8002f58:	08002fef 	.word	0x08002fef
 8002f5c:	08002fef 	.word	0x08002fef
 8002f60:	08002fef 	.word	0x08002fef
 8002f64:	08002fef 	.word	0x08002fef
 8002f68:	08002fef 	.word	0x08002fef
 8002f6c:	08002fef 	.word	0x08002fef
 8002f70:	08002fef 	.word	0x08002fef
 8002f74:	08002fef 	.word	0x08002fef
 8002f78:	08002fef 	.word	0x08002fef
 8002f7c:	08002fef 	.word	0x08002fef
 8002f80:	08002fef 	.word	0x08002fef
 8002f84:	08002f9d 	.word	0x08002f9d
 8002f88:	08002fb1 	.word	0x08002fb1
 8002f8c:	4a79      	ldr	r2, [pc, #484]	@ (8003174 <HAL_GPIO_Init+0x2b4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f92:	e02c      	b.n	8002fee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	623b      	str	r3, [r7, #32]
          break;
 8002f9a:	e029      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	623b      	str	r3, [r7, #32]
          break;
 8002fa4:	e024      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	68db      	ldr	r3, [r3, #12]
 8002faa:	3308      	adds	r3, #8
 8002fac:	623b      	str	r3, [r7, #32]
          break;
 8002fae:	e01f      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	68db      	ldr	r3, [r3, #12]
 8002fb4:	330c      	adds	r3, #12
 8002fb6:	623b      	str	r3, [r7, #32]
          break;
 8002fb8:	e01a      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d102      	bne.n	8002fc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002fc2:	2304      	movs	r3, #4
 8002fc4:	623b      	str	r3, [r7, #32]
          break;
 8002fc6:	e013      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d105      	bne.n	8002fdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	69fa      	ldr	r2, [r7, #28]
 8002fd8:	611a      	str	r2, [r3, #16]
          break;
 8002fda:	e009      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fdc:	2308      	movs	r3, #8
 8002fde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	69fa      	ldr	r2, [r7, #28]
 8002fe4:	615a      	str	r2, [r3, #20]
          break;
 8002fe6:	e003      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	623b      	str	r3, [r7, #32]
          break;
 8002fec:	e000      	b.n	8002ff0 <HAL_GPIO_Init+0x130>
          break;
 8002fee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	2bff      	cmp	r3, #255	@ 0xff
 8002ff4:	d801      	bhi.n	8002ffa <HAL_GPIO_Init+0x13a>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	e001      	b.n	8002ffe <HAL_GPIO_Init+0x13e>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	2bff      	cmp	r3, #255	@ 0xff
 8003004:	d802      	bhi.n	800300c <HAL_GPIO_Init+0x14c>
 8003006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	e002      	b.n	8003012 <HAL_GPIO_Init+0x152>
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	3b08      	subs	r3, #8
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	210f      	movs	r1, #15
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	fa01 f303 	lsl.w	r3, r1, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	401a      	ands	r2, r3
 8003024:	6a39      	ldr	r1, [r7, #32]
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	fa01 f303 	lsl.w	r3, r1, r3
 800302c:	431a      	orrs	r2, r3
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800303a:	2b00      	cmp	r3, #0
 800303c:	f000 80b1 	beq.w	80031a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003040:	4b4d      	ldr	r3, [pc, #308]	@ (8003178 <HAL_GPIO_Init+0x2b8>)
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	4a4c      	ldr	r2, [pc, #304]	@ (8003178 <HAL_GPIO_Init+0x2b8>)
 8003046:	f043 0301 	orr.w	r3, r3, #1
 800304a:	6193      	str	r3, [r2, #24]
 800304c:	4b4a      	ldr	r3, [pc, #296]	@ (8003178 <HAL_GPIO_Init+0x2b8>)
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	60bb      	str	r3, [r7, #8]
 8003056:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003058:	4a48      	ldr	r2, [pc, #288]	@ (800317c <HAL_GPIO_Init+0x2bc>)
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	089b      	lsrs	r3, r3, #2
 800305e:	3302      	adds	r3, #2
 8003060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003064:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003068:	f003 0303 	and.w	r3, r3, #3
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	220f      	movs	r2, #15
 8003070:	fa02 f303 	lsl.w	r3, r2, r3
 8003074:	43db      	mvns	r3, r3
 8003076:	68fa      	ldr	r2, [r7, #12]
 8003078:	4013      	ands	r3, r2
 800307a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	4a40      	ldr	r2, [pc, #256]	@ (8003180 <HAL_GPIO_Init+0x2c0>)
 8003080:	4293      	cmp	r3, r2
 8003082:	d013      	beq.n	80030ac <HAL_GPIO_Init+0x1ec>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4a3f      	ldr	r2, [pc, #252]	@ (8003184 <HAL_GPIO_Init+0x2c4>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d00d      	beq.n	80030a8 <HAL_GPIO_Init+0x1e8>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4a3e      	ldr	r2, [pc, #248]	@ (8003188 <HAL_GPIO_Init+0x2c8>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d007      	beq.n	80030a4 <HAL_GPIO_Init+0x1e4>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a3d      	ldr	r2, [pc, #244]	@ (800318c <HAL_GPIO_Init+0x2cc>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d101      	bne.n	80030a0 <HAL_GPIO_Init+0x1e0>
 800309c:	2303      	movs	r3, #3
 800309e:	e006      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030a0:	2304      	movs	r3, #4
 80030a2:	e004      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030a4:	2302      	movs	r3, #2
 80030a6:	e002      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030a8:	2301      	movs	r3, #1
 80030aa:	e000      	b.n	80030ae <HAL_GPIO_Init+0x1ee>
 80030ac:	2300      	movs	r3, #0
 80030ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030b0:	f002 0203 	and.w	r2, r2, #3
 80030b4:	0092      	lsls	r2, r2, #2
 80030b6:	4093      	lsls	r3, r2
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80030be:	492f      	ldr	r1, [pc, #188]	@ (800317c <HAL_GPIO_Init+0x2bc>)
 80030c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c2:	089b      	lsrs	r3, r3, #2
 80030c4:	3302      	adds	r3, #2
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d006      	beq.n	80030e6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030da:	689a      	ldr	r2, [r3, #8]
 80030dc:	492c      	ldr	r1, [pc, #176]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	608b      	str	r3, [r1, #8]
 80030e4:	e006      	b.n	80030f4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030e8:	689a      	ldr	r2, [r3, #8]
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	43db      	mvns	r3, r3
 80030ee:	4928      	ldr	r1, [pc, #160]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 80030f0:	4013      	ands	r3, r2
 80030f2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d006      	beq.n	800310e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003100:	4b23      	ldr	r3, [pc, #140]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003102:	68da      	ldr	r2, [r3, #12]
 8003104:	4922      	ldr	r1, [pc, #136]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	60cb      	str	r3, [r1, #12]
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800310e:	4b20      	ldr	r3, [pc, #128]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003110:	68da      	ldr	r2, [r3, #12]
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	43db      	mvns	r3, r3
 8003116:	491e      	ldr	r1, [pc, #120]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003118:	4013      	ands	r3, r2
 800311a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d006      	beq.n	8003136 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003128:	4b19      	ldr	r3, [pc, #100]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	4918      	ldr	r1, [pc, #96]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	4313      	orrs	r3, r2
 8003132:	604b      	str	r3, [r1, #4]
 8003134:	e006      	b.n	8003144 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003136:	4b16      	ldr	r3, [pc, #88]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	43db      	mvns	r3, r3
 800313e:	4914      	ldr	r1, [pc, #80]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003140:	4013      	ands	r3, r2
 8003142:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d021      	beq.n	8003194 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003150:	4b0f      	ldr	r3, [pc, #60]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	490e      	ldr	r1, [pc, #56]	@ (8003190 <HAL_GPIO_Init+0x2d0>)
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	4313      	orrs	r3, r2
 800315a:	600b      	str	r3, [r1, #0]
 800315c:	e021      	b.n	80031a2 <HAL_GPIO_Init+0x2e2>
 800315e:	bf00      	nop
 8003160:	10320000 	.word	0x10320000
 8003164:	10310000 	.word	0x10310000
 8003168:	10220000 	.word	0x10220000
 800316c:	10210000 	.word	0x10210000
 8003170:	10120000 	.word	0x10120000
 8003174:	10110000 	.word	0x10110000
 8003178:	40021000 	.word	0x40021000
 800317c:	40010000 	.word	0x40010000
 8003180:	40010800 	.word	0x40010800
 8003184:	40010c00 	.word	0x40010c00
 8003188:	40011000 	.word	0x40011000
 800318c:	40011400 	.word	0x40011400
 8003190:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <HAL_GPIO_Init+0x304>)
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	69bb      	ldr	r3, [r7, #24]
 800319a:	43db      	mvns	r3, r3
 800319c:	4909      	ldr	r1, [pc, #36]	@ (80031c4 <HAL_GPIO_Init+0x304>)
 800319e:	4013      	ands	r3, r2
 80031a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80031a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a4:	3301      	adds	r3, #1
 80031a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ae:	fa22 f303 	lsr.w	r3, r2, r3
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f47f ae8e 	bne.w	8002ed4 <HAL_GPIO_Init+0x14>
  }
}
 80031b8:	bf00      	nop
 80031ba:	bf00      	nop
 80031bc:	372c      	adds	r7, #44	@ 0x2c
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr
 80031c4:	40010400 	.word	0x40010400

080031c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b083      	sub	sp, #12
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	460b      	mov	r3, r1
 80031d2:	807b      	strh	r3, [r7, #2]
 80031d4:	4613      	mov	r3, r2
 80031d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031d8:	787b      	ldrb	r3, [r7, #1]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031de:	887a      	ldrh	r2, [r7, #2]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031e4:	e003      	b.n	80031ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031e6:	887b      	ldrh	r3, [r7, #2]
 80031e8:	041a      	lsls	r2, r3, #16
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	611a      	str	r2, [r3, #16]
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bc80      	pop	{r7}
 80031f6:	4770      	bx	lr

080031f8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b085      	sub	sp, #20
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800320a:	887a      	ldrh	r2, [r7, #2]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	4013      	ands	r3, r2
 8003210:	041a      	lsls	r2, r3, #16
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	43d9      	mvns	r1, r3
 8003216:	887b      	ldrh	r3, [r7, #2]
 8003218:	400b      	ands	r3, r1
 800321a:	431a      	orrs	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	611a      	str	r2, [r3, #16]
}
 8003220:	bf00      	nop
 8003222:	3714      	adds	r7, #20
 8003224:	46bd      	mov	sp, r7
 8003226:	bc80      	pop	{r7}
 8003228:	4770      	bx	lr
	...

0800322c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b086      	sub	sp, #24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e272      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b00      	cmp	r3, #0
 8003248:	f000 8087 	beq.w	800335a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800324c:	4b92      	ldr	r3, [pc, #584]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f003 030c 	and.w	r3, r3, #12
 8003254:	2b04      	cmp	r3, #4
 8003256:	d00c      	beq.n	8003272 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003258:	4b8f      	ldr	r3, [pc, #572]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 800325a:	685b      	ldr	r3, [r3, #4]
 800325c:	f003 030c 	and.w	r3, r3, #12
 8003260:	2b08      	cmp	r3, #8
 8003262:	d112      	bne.n	800328a <HAL_RCC_OscConfig+0x5e>
 8003264:	4b8c      	ldr	r3, [pc, #560]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800326c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003270:	d10b      	bne.n	800328a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003272:	4b89      	ldr	r3, [pc, #548]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d06c      	beq.n	8003358 <HAL_RCC_OscConfig+0x12c>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d168      	bne.n	8003358 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e24c      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003292:	d106      	bne.n	80032a2 <HAL_RCC_OscConfig+0x76>
 8003294:	4b80      	ldr	r3, [pc, #512]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a7f      	ldr	r2, [pc, #508]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 800329a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800329e:	6013      	str	r3, [r2, #0]
 80032a0:	e02e      	b.n	8003300 <HAL_RCC_OscConfig+0xd4>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d10c      	bne.n	80032c4 <HAL_RCC_OscConfig+0x98>
 80032aa:	4b7b      	ldr	r3, [pc, #492]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a7a      	ldr	r2, [pc, #488]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032b4:	6013      	str	r3, [r2, #0]
 80032b6:	4b78      	ldr	r3, [pc, #480]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a77      	ldr	r2, [pc, #476]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032bc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	e01d      	b.n	8003300 <HAL_RCC_OscConfig+0xd4>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80032cc:	d10c      	bne.n	80032e8 <HAL_RCC_OscConfig+0xbc>
 80032ce:	4b72      	ldr	r3, [pc, #456]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a71      	ldr	r2, [pc, #452]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80032d8:	6013      	str	r3, [r2, #0]
 80032da:	4b6f      	ldr	r3, [pc, #444]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a6e      	ldr	r2, [pc, #440]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032e4:	6013      	str	r3, [r2, #0]
 80032e6:	e00b      	b.n	8003300 <HAL_RCC_OscConfig+0xd4>
 80032e8:	4b6b      	ldr	r3, [pc, #428]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a6a      	ldr	r2, [pc, #424]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032f2:	6013      	str	r3, [r2, #0]
 80032f4:	4b68      	ldr	r3, [pc, #416]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a67      	ldr	r2, [pc, #412]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80032fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80032fe:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d013      	beq.n	8003330 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003308:	f7ff fcc8 	bl	8002c9c <HAL_GetTick>
 800330c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800330e:	e008      	b.n	8003322 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003310:	f7ff fcc4 	bl	8002c9c <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	2b64      	cmp	r3, #100	@ 0x64
 800331c:	d901      	bls.n	8003322 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800331e:	2303      	movs	r3, #3
 8003320:	e200      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003322:	4b5d      	ldr	r3, [pc, #372]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0f0      	beq.n	8003310 <HAL_RCC_OscConfig+0xe4>
 800332e:	e014      	b.n	800335a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003330:	f7ff fcb4 	bl	8002c9c <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003336:	e008      	b.n	800334a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003338:	f7ff fcb0 	bl	8002c9c <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	2b64      	cmp	r3, #100	@ 0x64
 8003344:	d901      	bls.n	800334a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003346:	2303      	movs	r3, #3
 8003348:	e1ec      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334a:	4b53      	ldr	r3, [pc, #332]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1f0      	bne.n	8003338 <HAL_RCC_OscConfig+0x10c>
 8003356:	e000      	b.n	800335a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003358:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	d063      	beq.n	800342e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003366:	4b4c      	ldr	r3, [pc, #304]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f003 030c 	and.w	r3, r3, #12
 800336e:	2b00      	cmp	r3, #0
 8003370:	d00b      	beq.n	800338a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003372:	4b49      	ldr	r3, [pc, #292]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 030c 	and.w	r3, r3, #12
 800337a:	2b08      	cmp	r3, #8
 800337c:	d11c      	bne.n	80033b8 <HAL_RCC_OscConfig+0x18c>
 800337e:	4b46      	ldr	r3, [pc, #280]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d116      	bne.n	80033b8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800338a:	4b43      	ldr	r3, [pc, #268]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f003 0302 	and.w	r3, r3, #2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d005      	beq.n	80033a2 <HAL_RCC_OscConfig+0x176>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d001      	beq.n	80033a2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e1c0      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a2:	4b3d      	ldr	r3, [pc, #244]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	00db      	lsls	r3, r3, #3
 80033b0:	4939      	ldr	r1, [pc, #228]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80033b2:	4313      	orrs	r3, r2
 80033b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033b6:	e03a      	b.n	800342e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d020      	beq.n	8003402 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033c0:	4b36      	ldr	r3, [pc, #216]	@ (800349c <HAL_RCC_OscConfig+0x270>)
 80033c2:	2201      	movs	r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c6:	f7ff fc69 	bl	8002c9c <HAL_GetTick>
 80033ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033cc:	e008      	b.n	80033e0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ce:	f7ff fc65 	bl	8002c9c <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	693b      	ldr	r3, [r7, #16]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d901      	bls.n	80033e0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033dc:	2303      	movs	r3, #3
 80033de:	e1a1      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e0:	4b2d      	ldr	r3, [pc, #180]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d0f0      	beq.n	80033ce <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	695b      	ldr	r3, [r3, #20]
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	4927      	ldr	r1, [pc, #156]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	600b      	str	r3, [r1, #0]
 8003400:	e015      	b.n	800342e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003402:	4b26      	ldr	r3, [pc, #152]	@ (800349c <HAL_RCC_OscConfig+0x270>)
 8003404:	2200      	movs	r2, #0
 8003406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003408:	f7ff fc48 	bl	8002c9c <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800340e:	e008      	b.n	8003422 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003410:	f7ff fc44 	bl	8002c9c <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	2b02      	cmp	r3, #2
 800341c:	d901      	bls.n	8003422 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800341e:	2303      	movs	r3, #3
 8003420:	e180      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003422:	4b1d      	ldr	r3, [pc, #116]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d1f0      	bne.n	8003410 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	2b00      	cmp	r3, #0
 8003438:	d03a      	beq.n	80034b0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d019      	beq.n	8003476 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003442:	4b17      	ldr	r3, [pc, #92]	@ (80034a0 <HAL_RCC_OscConfig+0x274>)
 8003444:	2201      	movs	r2, #1
 8003446:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003448:	f7ff fc28 	bl	8002c9c <HAL_GetTick>
 800344c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800344e:	e008      	b.n	8003462 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003450:	f7ff fc24 	bl	8002c9c <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b02      	cmp	r3, #2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e160      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003462:	4b0d      	ldr	r3, [pc, #52]	@ (8003498 <HAL_RCC_OscConfig+0x26c>)
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	f003 0302 	and.w	r3, r3, #2
 800346a:	2b00      	cmp	r3, #0
 800346c:	d0f0      	beq.n	8003450 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800346e:	2001      	movs	r0, #1
 8003470:	f000 face 	bl	8003a10 <RCC_Delay>
 8003474:	e01c      	b.n	80034b0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003476:	4b0a      	ldr	r3, [pc, #40]	@ (80034a0 <HAL_RCC_OscConfig+0x274>)
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800347c:	f7ff fc0e 	bl	8002c9c <HAL_GetTick>
 8003480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003482:	e00f      	b.n	80034a4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003484:	f7ff fc0a 	bl	8002c9c <HAL_GetTick>
 8003488:	4602      	mov	r2, r0
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	1ad3      	subs	r3, r2, r3
 800348e:	2b02      	cmp	r3, #2
 8003490:	d908      	bls.n	80034a4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e146      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
 8003496:	bf00      	nop
 8003498:	40021000 	.word	0x40021000
 800349c:	42420000 	.word	0x42420000
 80034a0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a4:	4b92      	ldr	r3, [pc, #584]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80034a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d1e9      	bne.n	8003484 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 80a6 	beq.w	800360a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034be:	2300      	movs	r3, #0
 80034c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034c2:	4b8b      	ldr	r3, [pc, #556]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10d      	bne.n	80034ea <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034ce:	4b88      	ldr	r3, [pc, #544]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80034d0:	69db      	ldr	r3, [r3, #28]
 80034d2:	4a87      	ldr	r2, [pc, #540]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80034d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034d8:	61d3      	str	r3, [r2, #28]
 80034da:	4b85      	ldr	r3, [pc, #532]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034e2:	60bb      	str	r3, [r7, #8]
 80034e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034e6:	2301      	movs	r3, #1
 80034e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ea:	4b82      	ldr	r3, [pc, #520]	@ (80036f4 <HAL_RCC_OscConfig+0x4c8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d118      	bne.n	8003528 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034f6:	4b7f      	ldr	r3, [pc, #508]	@ (80036f4 <HAL_RCC_OscConfig+0x4c8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a7e      	ldr	r2, [pc, #504]	@ (80036f4 <HAL_RCC_OscConfig+0x4c8>)
 80034fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003502:	f7ff fbcb 	bl	8002c9c <HAL_GetTick>
 8003506:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003508:	e008      	b.n	800351c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800350a:	f7ff fbc7 	bl	8002c9c <HAL_GetTick>
 800350e:	4602      	mov	r2, r0
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b64      	cmp	r3, #100	@ 0x64
 8003516:	d901      	bls.n	800351c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	e103      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800351c:	4b75      	ldr	r3, [pc, #468]	@ (80036f4 <HAL_RCC_OscConfig+0x4c8>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0f0      	beq.n	800350a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	2b01      	cmp	r3, #1
 800352e:	d106      	bne.n	800353e <HAL_RCC_OscConfig+0x312>
 8003530:	4b6f      	ldr	r3, [pc, #444]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	4a6e      	ldr	r2, [pc, #440]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003536:	f043 0301 	orr.w	r3, r3, #1
 800353a:	6213      	str	r3, [r2, #32]
 800353c:	e02d      	b.n	800359a <HAL_RCC_OscConfig+0x36e>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10c      	bne.n	8003560 <HAL_RCC_OscConfig+0x334>
 8003546:	4b6a      	ldr	r3, [pc, #424]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	4a69      	ldr	r2, [pc, #420]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 800354c:	f023 0301 	bic.w	r3, r3, #1
 8003550:	6213      	str	r3, [r2, #32]
 8003552:	4b67      	ldr	r3, [pc, #412]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003554:	6a1b      	ldr	r3, [r3, #32]
 8003556:	4a66      	ldr	r2, [pc, #408]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003558:	f023 0304 	bic.w	r3, r3, #4
 800355c:	6213      	str	r3, [r2, #32]
 800355e:	e01c      	b.n	800359a <HAL_RCC_OscConfig+0x36e>
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	2b05      	cmp	r3, #5
 8003566:	d10c      	bne.n	8003582 <HAL_RCC_OscConfig+0x356>
 8003568:	4b61      	ldr	r3, [pc, #388]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 800356a:	6a1b      	ldr	r3, [r3, #32]
 800356c:	4a60      	ldr	r2, [pc, #384]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 800356e:	f043 0304 	orr.w	r3, r3, #4
 8003572:	6213      	str	r3, [r2, #32]
 8003574:	4b5e      	ldr	r3, [pc, #376]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003576:	6a1b      	ldr	r3, [r3, #32]
 8003578:	4a5d      	ldr	r2, [pc, #372]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 800357a:	f043 0301 	orr.w	r3, r3, #1
 800357e:	6213      	str	r3, [r2, #32]
 8003580:	e00b      	b.n	800359a <HAL_RCC_OscConfig+0x36e>
 8003582:	4b5b      	ldr	r3, [pc, #364]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003584:	6a1b      	ldr	r3, [r3, #32]
 8003586:	4a5a      	ldr	r2, [pc, #360]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003588:	f023 0301 	bic.w	r3, r3, #1
 800358c:	6213      	str	r3, [r2, #32]
 800358e:	4b58      	ldr	r3, [pc, #352]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003590:	6a1b      	ldr	r3, [r3, #32]
 8003592:	4a57      	ldr	r2, [pc, #348]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003594:	f023 0304 	bic.w	r3, r3, #4
 8003598:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d015      	beq.n	80035ce <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035a2:	f7ff fb7b 	bl	8002c9c <HAL_GetTick>
 80035a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035a8:	e00a      	b.n	80035c0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035aa:	f7ff fb77 	bl	8002c9c <HAL_GetTick>
 80035ae:	4602      	mov	r2, r0
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	1ad3      	subs	r3, r2, r3
 80035b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d901      	bls.n	80035c0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e0b1      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035c0:	4b4b      	ldr	r3, [pc, #300]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	f003 0302 	and.w	r3, r3, #2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0ee      	beq.n	80035aa <HAL_RCC_OscConfig+0x37e>
 80035cc:	e014      	b.n	80035f8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ce:	f7ff fb65 	bl	8002c9c <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d4:	e00a      	b.n	80035ec <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035d6:	f7ff fb61 	bl	8002c9c <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d901      	bls.n	80035ec <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e09b      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035ec:	4b40      	ldr	r3, [pc, #256]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1ee      	bne.n	80035d6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035f8:	7dfb      	ldrb	r3, [r7, #23]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d105      	bne.n	800360a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035fe:	4b3c      	ldr	r3, [pc, #240]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003600:	69db      	ldr	r3, [r3, #28]
 8003602:	4a3b      	ldr	r2, [pc, #236]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003604:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003608:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	2b00      	cmp	r3, #0
 8003610:	f000 8087 	beq.w	8003722 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003614:	4b36      	ldr	r3, [pc, #216]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	f003 030c 	and.w	r3, r3, #12
 800361c:	2b08      	cmp	r3, #8
 800361e:	d061      	beq.n	80036e4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	2b02      	cmp	r3, #2
 8003626:	d146      	bne.n	80036b6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003628:	4b33      	ldr	r3, [pc, #204]	@ (80036f8 <HAL_RCC_OscConfig+0x4cc>)
 800362a:	2200      	movs	r2, #0
 800362c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800362e:	f7ff fb35 	bl	8002c9c <HAL_GetTick>
 8003632:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003634:	e008      	b.n	8003648 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003636:	f7ff fb31 	bl	8002c9c <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e06d      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003648:	4b29      	ldr	r3, [pc, #164]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1f0      	bne.n	8003636 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a1b      	ldr	r3, [r3, #32]
 8003658:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800365c:	d108      	bne.n	8003670 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800365e:	4b24      	ldr	r3, [pc, #144]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	4921      	ldr	r1, [pc, #132]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 800366c:	4313      	orrs	r3, r2
 800366e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003670:	4b1f      	ldr	r3, [pc, #124]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6a19      	ldr	r1, [r3, #32]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003680:	430b      	orrs	r3, r1
 8003682:	491b      	ldr	r1, [pc, #108]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 8003684:	4313      	orrs	r3, r2
 8003686:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003688:	4b1b      	ldr	r3, [pc, #108]	@ (80036f8 <HAL_RCC_OscConfig+0x4cc>)
 800368a:	2201      	movs	r2, #1
 800368c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800368e:	f7ff fb05 	bl	8002c9c <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003696:	f7ff fb01 	bl	8002c9c <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b02      	cmp	r3, #2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e03d      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036a8:	4b11      	ldr	r3, [pc, #68]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x46a>
 80036b4:	e035      	b.n	8003722 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036b6:	4b10      	ldr	r3, [pc, #64]	@ (80036f8 <HAL_RCC_OscConfig+0x4cc>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036bc:	f7ff faee 	bl	8002c9c <HAL_GetTick>
 80036c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036c2:	e008      	b.n	80036d6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c4:	f7ff faea 	bl	8002c9c <HAL_GetTick>
 80036c8:	4602      	mov	r2, r0
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	1ad3      	subs	r3, r2, r3
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d901      	bls.n	80036d6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80036d2:	2303      	movs	r3, #3
 80036d4:	e026      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036d6:	4b06      	ldr	r3, [pc, #24]	@ (80036f0 <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1f0      	bne.n	80036c4 <HAL_RCC_OscConfig+0x498>
 80036e2:	e01e      	b.n	8003722 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	69db      	ldr	r3, [r3, #28]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d107      	bne.n	80036fc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e019      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
 80036f0:	40021000 	.word	0x40021000
 80036f4:	40007000 	.word	0x40007000
 80036f8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80036fc:	4b0b      	ldr	r3, [pc, #44]	@ (800372c <HAL_RCC_OscConfig+0x500>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a1b      	ldr	r3, [r3, #32]
 800370c:	429a      	cmp	r2, r3
 800370e:	d106      	bne.n	800371e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800371a:	429a      	cmp	r2, r3
 800371c:	d001      	beq.n	8003722 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3718      	adds	r7, #24
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40021000 	.word	0x40021000

08003730 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e0d0      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003744:	4b6a      	ldr	r3, [pc, #424]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d910      	bls.n	8003774 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003752:	4b67      	ldr	r3, [pc, #412]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f023 0207 	bic.w	r2, r3, #7
 800375a:	4965      	ldr	r1, [pc, #404]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	4313      	orrs	r3, r2
 8003760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003762:	4b63      	ldr	r3, [pc, #396]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d001      	beq.n	8003774 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e0b8      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d020      	beq.n	80037c2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0304 	and.w	r3, r3, #4
 8003788:	2b00      	cmp	r3, #0
 800378a:	d005      	beq.n	8003798 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800378c:	4b59      	ldr	r3, [pc, #356]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	4a58      	ldr	r2, [pc, #352]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003792:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003796:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f003 0308 	and.w	r3, r3, #8
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d005      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037a4:	4b53      	ldr	r3, [pc, #332]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	4a52      	ldr	r2, [pc, #328]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037aa:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80037ae:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037b0:	4b50      	ldr	r3, [pc, #320]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	494d      	ldr	r1, [pc, #308]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d040      	beq.n	8003850 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d107      	bne.n	80037e6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d6:	4b47      	ldr	r3, [pc, #284]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d115      	bne.n	800380e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e07f      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d107      	bne.n	80037fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037ee:	4b41      	ldr	r3, [pc, #260]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d109      	bne.n	800380e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e073      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037fe:	4b3d      	ldr	r3, [pc, #244]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e06b      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800380e:	4b39      	ldr	r3, [pc, #228]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f023 0203 	bic.w	r2, r3, #3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	4936      	ldr	r1, [pc, #216]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 800381c:	4313      	orrs	r3, r2
 800381e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003820:	f7ff fa3c 	bl	8002c9c <HAL_GetTick>
 8003824:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003826:	e00a      	b.n	800383e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003828:	f7ff fa38 	bl	8002c9c <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003836:	4293      	cmp	r3, r2
 8003838:	d901      	bls.n	800383e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e053      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800383e:	4b2d      	ldr	r3, [pc, #180]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 020c 	and.w	r2, r3, #12
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	429a      	cmp	r2, r3
 800384e:	d1eb      	bne.n	8003828 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003850:	4b27      	ldr	r3, [pc, #156]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	683a      	ldr	r2, [r7, #0]
 800385a:	429a      	cmp	r2, r3
 800385c:	d210      	bcs.n	8003880 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800385e:	4b24      	ldr	r3, [pc, #144]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f023 0207 	bic.w	r2, r3, #7
 8003866:	4922      	ldr	r1, [pc, #136]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	4313      	orrs	r3, r2
 800386c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800386e:	4b20      	ldr	r3, [pc, #128]	@ (80038f0 <HAL_RCC_ClockConfig+0x1c0>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 0307 	and.w	r3, r3, #7
 8003876:	683a      	ldr	r2, [r7, #0]
 8003878:	429a      	cmp	r2, r3
 800387a:	d001      	beq.n	8003880 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800387c:	2301      	movs	r3, #1
 800387e:	e032      	b.n	80038e6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b00      	cmp	r3, #0
 800388a:	d008      	beq.n	800389e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800388c:	4b19      	ldr	r3, [pc, #100]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4916      	ldr	r1, [pc, #88]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 800389a:	4313      	orrs	r3, r2
 800389c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f003 0308 	and.w	r3, r3, #8
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d009      	beq.n	80038be <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038aa:	4b12      	ldr	r3, [pc, #72]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	00db      	lsls	r3, r3, #3
 80038b8:	490e      	ldr	r1, [pc, #56]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80038ba:	4313      	orrs	r3, r2
 80038bc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038be:	f000 f821 	bl	8003904 <HAL_RCC_GetSysClockFreq>
 80038c2:	4602      	mov	r2, r0
 80038c4:	4b0b      	ldr	r3, [pc, #44]	@ (80038f4 <HAL_RCC_ClockConfig+0x1c4>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	091b      	lsrs	r3, r3, #4
 80038ca:	f003 030f 	and.w	r3, r3, #15
 80038ce:	490a      	ldr	r1, [pc, #40]	@ (80038f8 <HAL_RCC_ClockConfig+0x1c8>)
 80038d0:	5ccb      	ldrb	r3, [r1, r3]
 80038d2:	fa22 f303 	lsr.w	r3, r2, r3
 80038d6:	4a09      	ldr	r2, [pc, #36]	@ (80038fc <HAL_RCC_ClockConfig+0x1cc>)
 80038d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038da:	4b09      	ldr	r3, [pc, #36]	@ (8003900 <HAL_RCC_ClockConfig+0x1d0>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff f99a 	bl	8002c18 <HAL_InitTick>

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	40022000 	.word	0x40022000
 80038f4:	40021000 	.word	0x40021000
 80038f8:	08009788 	.word	0x08009788
 80038fc:	20000004 	.word	0x20000004
 8003900:	20000008 	.word	0x20000008

08003904 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003904:	b480      	push	{r7}
 8003906:	b087      	sub	sp, #28
 8003908:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800390a:	2300      	movs	r3, #0
 800390c:	60fb      	str	r3, [r7, #12]
 800390e:	2300      	movs	r3, #0
 8003910:	60bb      	str	r3, [r7, #8]
 8003912:	2300      	movs	r3, #0
 8003914:	617b      	str	r3, [r7, #20]
 8003916:	2300      	movs	r3, #0
 8003918:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800391a:	2300      	movs	r3, #0
 800391c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800391e:	4b1e      	ldr	r3, [pc, #120]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x94>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	f003 030c 	and.w	r3, r3, #12
 800392a:	2b04      	cmp	r3, #4
 800392c:	d002      	beq.n	8003934 <HAL_RCC_GetSysClockFreq+0x30>
 800392e:	2b08      	cmp	r3, #8
 8003930:	d003      	beq.n	800393a <HAL_RCC_GetSysClockFreq+0x36>
 8003932:	e027      	b.n	8003984 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003934:	4b19      	ldr	r3, [pc, #100]	@ (800399c <HAL_RCC_GetSysClockFreq+0x98>)
 8003936:	613b      	str	r3, [r7, #16]
      break;
 8003938:	e027      	b.n	800398a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	0c9b      	lsrs	r3, r3, #18
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	4a17      	ldr	r2, [pc, #92]	@ (80039a0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003944:	5cd3      	ldrb	r3, [r2, r3]
 8003946:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d010      	beq.n	8003974 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003952:	4b11      	ldr	r3, [pc, #68]	@ (8003998 <HAL_RCC_GetSysClockFreq+0x94>)
 8003954:	685b      	ldr	r3, [r3, #4]
 8003956:	0c5b      	lsrs	r3, r3, #17
 8003958:	f003 0301 	and.w	r3, r3, #1
 800395c:	4a11      	ldr	r2, [pc, #68]	@ (80039a4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800395e:	5cd3      	ldrb	r3, [r2, r3]
 8003960:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a0d      	ldr	r2, [pc, #52]	@ (800399c <HAL_RCC_GetSysClockFreq+0x98>)
 8003966:	fb03 f202 	mul.w	r2, r3, r2
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003970:	617b      	str	r3, [r7, #20]
 8003972:	e004      	b.n	800397e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a0c      	ldr	r2, [pc, #48]	@ (80039a8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003978:	fb02 f303 	mul.w	r3, r2, r3
 800397c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	613b      	str	r3, [r7, #16]
      break;
 8003982:	e002      	b.n	800398a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003984:	4b05      	ldr	r3, [pc, #20]	@ (800399c <HAL_RCC_GetSysClockFreq+0x98>)
 8003986:	613b      	str	r3, [r7, #16]
      break;
 8003988:	bf00      	nop
    }
  }
  return sysclockfreq;
 800398a:	693b      	ldr	r3, [r7, #16]
}
 800398c:	4618      	mov	r0, r3
 800398e:	371c      	adds	r7, #28
 8003990:	46bd      	mov	sp, r7
 8003992:	bc80      	pop	{r7}
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	40021000 	.word	0x40021000
 800399c:	007a1200 	.word	0x007a1200
 80039a0:	080097a0 	.word	0x080097a0
 80039a4:	080097b0 	.word	0x080097b0
 80039a8:	003d0900 	.word	0x003d0900

080039ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039b0:	4b02      	ldr	r3, [pc, #8]	@ (80039bc <HAL_RCC_GetHCLKFreq+0x10>)
 80039b2:	681b      	ldr	r3, [r3, #0]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr
 80039bc:	20000004 	.word	0x20000004

080039c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80039c4:	f7ff fff2 	bl	80039ac <HAL_RCC_GetHCLKFreq>
 80039c8:	4602      	mov	r2, r0
 80039ca:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	0a1b      	lsrs	r3, r3, #8
 80039d0:	f003 0307 	and.w	r3, r3, #7
 80039d4:	4903      	ldr	r1, [pc, #12]	@ (80039e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039d6:	5ccb      	ldrb	r3, [r1, r3]
 80039d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039dc:	4618      	mov	r0, r3
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40021000 	.word	0x40021000
 80039e4:	08009798 	.word	0x08009798

080039e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039ec:	f7ff ffde 	bl	80039ac <HAL_RCC_GetHCLKFreq>
 80039f0:	4602      	mov	r2, r0
 80039f2:	4b05      	ldr	r3, [pc, #20]	@ (8003a08 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	0adb      	lsrs	r3, r3, #11
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	4903      	ldr	r1, [pc, #12]	@ (8003a0c <HAL_RCC_GetPCLK2Freq+0x24>)
 80039fe:	5ccb      	ldrb	r3, [r1, r3]
 8003a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a04:	4618      	mov	r0, r3
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	08009798 	.word	0x08009798

08003a10 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b085      	sub	sp, #20
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a18:	4b0a      	ldr	r3, [pc, #40]	@ (8003a44 <RCC_Delay+0x34>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003a48 <RCC_Delay+0x38>)
 8003a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a22:	0a5b      	lsrs	r3, r3, #9
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	fb02 f303 	mul.w	r3, r2, r3
 8003a2a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a2c:	bf00      	nop
  }
  while (Delay --);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	1e5a      	subs	r2, r3, #1
 8003a32:	60fa      	str	r2, [r7, #12]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d1f9      	bne.n	8003a2c <RCC_Delay+0x1c>
}
 8003a38:	bf00      	nop
 8003a3a:	bf00      	nop
 8003a3c:	3714      	adds	r7, #20
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bc80      	pop	{r7}
 8003a42:	4770      	bx	lr
 8003a44:	20000004 	.word	0x20000004
 8003a48:	10624dd3 	.word	0x10624dd3

08003a4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e076      	b.n	8003b4c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d108      	bne.n	8003a78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a6e:	d009      	beq.n	8003a84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	61da      	str	r2, [r3, #28]
 8003a76:	e005      	b.n	8003a84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d106      	bne.n	8003aa4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7fe fe98 	bl	80027d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681a      	ldr	r2, [r3, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	f003 0302 	and.w	r3, r3, #2
 8003ae0:	431a      	orrs	r2, r3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	431a      	orrs	r2, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003af4:	431a      	orrs	r2, r3
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	69db      	ldr	r3, [r3, #28]
 8003afa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003afe:	431a      	orrs	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6a1b      	ldr	r3, [r3, #32]
 8003b04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b08:	ea42 0103 	orr.w	r1, r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b10:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	430a      	orrs	r2, r1
 8003b1a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	0c1a      	lsrs	r2, r3, #16
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f002 0204 	and.w	r2, r2, #4
 8003b2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	69da      	ldr	r2, [r3, #28]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2201      	movs	r2, #1
 8003b46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003b4a:	2300      	movs	r3, #0
}
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	3708      	adds	r7, #8
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b088      	sub	sp, #32
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b64:	f7ff f89a 	bl	8002c9c <HAL_GetTick>
 8003b68:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003b6a:	88fb      	ldrh	r3, [r7, #6]
 8003b6c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d001      	beq.n	8003b7e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	e12a      	b.n	8003dd4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d002      	beq.n	8003b8a <HAL_SPI_Transmit+0x36>
 8003b84:	88fb      	ldrh	r3, [r7, #6]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d101      	bne.n	8003b8e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e122      	b.n	8003dd4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d101      	bne.n	8003b9c <HAL_SPI_Transmit+0x48>
 8003b98:	2302      	movs	r3, #2
 8003b9a:	e11b      	b.n	8003dd4 <HAL_SPI_Transmit+0x280>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2203      	movs	r2, #3
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	68ba      	ldr	r2, [r7, #8]
 8003bb6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	88fa      	ldrh	r2, [r7, #6]
 8003bbc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	88fa      	ldrh	r2, [r7, #6]
 8003bc2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2200      	movs	r2, #0
 8003bce:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003bea:	d10f      	bne.n	8003c0c <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bfa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c0a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c16:	2b40      	cmp	r3, #64	@ 0x40
 8003c18:	d007      	beq.n	8003c2a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c28:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c32:	d152      	bne.n	8003cda <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d002      	beq.n	8003c42 <HAL_SPI_Transmit+0xee>
 8003c3c:	8b7b      	ldrh	r3, [r7, #26]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d145      	bne.n	8003cce <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c46:	881a      	ldrh	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c52:	1c9a      	adds	r2, r3, #2
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003c66:	e032      	b.n	8003cce <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f003 0302 	and.w	r3, r3, #2
 8003c72:	2b02      	cmp	r3, #2
 8003c74:	d112      	bne.n	8003c9c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7a:	881a      	ldrh	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c86:	1c9a      	adds	r2, r3, #2
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	3b01      	subs	r3, #1
 8003c94:	b29a      	uxth	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c9a:	e018      	b.n	8003cce <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c9c:	f7fe fffe 	bl	8002c9c <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	429a      	cmp	r2, r3
 8003caa:	d803      	bhi.n	8003cb4 <HAL_SPI_Transmit+0x160>
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cb2:	d102      	bne.n	8003cba <HAL_SPI_Transmit+0x166>
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d109      	bne.n	8003cce <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2201      	movs	r2, #1
 8003cbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e082      	b.n	8003dd4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cd2:	b29b      	uxth	r3, r3
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d1c7      	bne.n	8003c68 <HAL_SPI_Transmit+0x114>
 8003cd8:	e053      	b.n	8003d82 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d002      	beq.n	8003ce8 <HAL_SPI_Transmit+0x194>
 8003ce2:	8b7b      	ldrh	r3, [r7, #26]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d147      	bne.n	8003d78 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	330c      	adds	r3, #12
 8003cf2:	7812      	ldrb	r2, [r2, #0]
 8003cf4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	3b01      	subs	r3, #1
 8003d08:	b29a      	uxth	r2, r3
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d0e:	e033      	b.n	8003d78 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d113      	bne.n	8003d46 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	330c      	adds	r3, #12
 8003d28:	7812      	ldrb	r2, [r2, #0]
 8003d2a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d30:	1c5a      	adds	r2, r3, #1
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b29a      	uxth	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d44:	e018      	b.n	8003d78 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d46:	f7fe ffa9 	bl	8002c9c <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	683a      	ldr	r2, [r7, #0]
 8003d52:	429a      	cmp	r2, r3
 8003d54:	d803      	bhi.n	8003d5e <HAL_SPI_Transmit+0x20a>
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5c:	d102      	bne.n	8003d64 <HAL_SPI_Transmit+0x210>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d109      	bne.n	8003d78 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2201      	movs	r2, #1
 8003d68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e02d      	b.n	8003dd4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d1c6      	bne.n	8003d10 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003d82:	69fa      	ldr	r2, [r7, #28]
 8003d84:	6839      	ldr	r1, [r7, #0]
 8003d86:	68f8      	ldr	r0, [r7, #12]
 8003d88:	f000 fbd2 	bl	8004530 <SPI_EndRxTxTransaction>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d002      	beq.n	8003d98 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2220      	movs	r2, #32
 8003d96:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d10a      	bne.n	8003db6 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003da0:	2300      	movs	r3, #0
 8003da2:	617b      	str	r3, [r7, #20]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	617b      	str	r3, [r7, #20]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	617b      	str	r3, [r7, #20]
 8003db4:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
  }
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3720      	adds	r7, #32
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af02      	add	r7, sp, #8
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	603b      	str	r3, [r7, #0]
 8003de8:	4613      	mov	r3, r2
 8003dea:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d001      	beq.n	8003dfc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e104      	b.n	8004006 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e04:	d112      	bne.n	8003e2c <HAL_SPI_Receive+0x50>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10e      	bne.n	8003e2c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2204      	movs	r2, #4
 8003e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003e16:	88fa      	ldrh	r2, [r7, #6]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	68b9      	ldr	r1, [r7, #8]
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 f8f3 	bl	800400e <HAL_SPI_TransmitReceive>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	e0ec      	b.n	8004006 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e2c:	f7fe ff36 	bl	8002c9c <HAL_GetTick>
 8003e30:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d002      	beq.n	8003e3e <HAL_SPI_Receive+0x62>
 8003e38:	88fb      	ldrh	r3, [r7, #6]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e0e1      	b.n	8004006 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d101      	bne.n	8003e50 <HAL_SPI_Receive+0x74>
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	e0da      	b.n	8004006 <HAL_SPI_Receive+0x22a>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2201      	movs	r2, #1
 8003e54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2204      	movs	r2, #4
 8003e5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	68ba      	ldr	r2, [r7, #8]
 8003e6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	88fa      	ldrh	r2, [r7, #6]
 8003e70:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	88fa      	ldrh	r2, [r7, #6]
 8003e76:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2200      	movs	r2, #0
 8003e88:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e9e:	d10f      	bne.n	8003ec0 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003eae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003ebe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eca:	2b40      	cmp	r3, #64	@ 0x40
 8003ecc:	d007      	beq.n	8003ede <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003edc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d170      	bne.n	8003fc8 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003ee6:	e035      	b.n	8003f54 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d115      	bne.n	8003f22 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f103 020c 	add.w	r2, r3, #12
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f02:	7812      	ldrb	r2, [r2, #0]
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0c:	1c5a      	adds	r2, r3, #1
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f20:	e018      	b.n	8003f54 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f22:	f7fe febb 	bl	8002c9c <HAL_GetTick>
 8003f26:	4602      	mov	r2, r0
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	1ad3      	subs	r3, r2, r3
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d803      	bhi.n	8003f3a <HAL_SPI_Receive+0x15e>
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f38:	d102      	bne.n	8003f40 <HAL_SPI_Receive+0x164>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d109      	bne.n	8003f54 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e058      	b.n	8004006 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1c4      	bne.n	8003ee8 <HAL_SPI_Receive+0x10c>
 8003f5e:	e038      	b.n	8003fd2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b01      	cmp	r3, #1
 8003f6c:	d113      	bne.n	8003f96 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	68da      	ldr	r2, [r3, #12]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f78:	b292      	uxth	r2, r2
 8003f7a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f80:	1c9a      	adds	r2, r3, #2
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f94:	e018      	b.n	8003fc8 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f96:	f7fe fe81 	bl	8002c9c <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	697b      	ldr	r3, [r7, #20]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	683a      	ldr	r2, [r7, #0]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d803      	bhi.n	8003fae <HAL_SPI_Receive+0x1d2>
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fac:	d102      	bne.n	8003fb4 <HAL_SPI_Receive+0x1d8>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d109      	bne.n	8003fc8 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e01e      	b.n	8004006 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1c6      	bne.n	8003f60 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	6839      	ldr	r1, [r7, #0]
 8003fd6:	68f8      	ldr	r0, [r7, #12]
 8003fd8:	f000 fa58 	bl	800448c <SPI_EndRxTransaction>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d002      	beq.n	8003fe8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004004:	2300      	movs	r3, #0
  }
}
 8004006:	4618      	mov	r0, r3
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b08a      	sub	sp, #40	@ 0x28
 8004012:	af00      	add	r7, sp, #0
 8004014:	60f8      	str	r0, [r7, #12]
 8004016:	60b9      	str	r1, [r7, #8]
 8004018:	607a      	str	r2, [r7, #4]
 800401a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800401c:	2301      	movs	r3, #1
 800401e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004020:	f7fe fe3c 	bl	8002c9c <HAL_GetTick>
 8004024:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800402c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004034:	887b      	ldrh	r3, [r7, #2]
 8004036:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004038:	7ffb      	ldrb	r3, [r7, #31]
 800403a:	2b01      	cmp	r3, #1
 800403c:	d00c      	beq.n	8004058 <HAL_SPI_TransmitReceive+0x4a>
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004044:	d106      	bne.n	8004054 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d102      	bne.n	8004054 <HAL_SPI_TransmitReceive+0x46>
 800404e:	7ffb      	ldrb	r3, [r7, #31]
 8004050:	2b04      	cmp	r3, #4
 8004052:	d001      	beq.n	8004058 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004054:	2302      	movs	r3, #2
 8004056:	e17f      	b.n	8004358 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004058:	68bb      	ldr	r3, [r7, #8]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d005      	beq.n	800406a <HAL_SPI_TransmitReceive+0x5c>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d002      	beq.n	800406a <HAL_SPI_TransmitReceive+0x5c>
 8004064:	887b      	ldrh	r3, [r7, #2]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e174      	b.n	8004358 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004074:	2b01      	cmp	r3, #1
 8004076:	d101      	bne.n	800407c <HAL_SPI_TransmitReceive+0x6e>
 8004078:	2302      	movs	r3, #2
 800407a:	e16d      	b.n	8004358 <HAL_SPI_TransmitReceive+0x34a>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800408a:	b2db      	uxtb	r3, r3
 800408c:	2b04      	cmp	r3, #4
 800408e:	d003      	beq.n	8004098 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	2205      	movs	r2, #5
 8004094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2200      	movs	r2, #0
 800409c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	887a      	ldrh	r2, [r7, #2]
 80040a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	887a      	ldrh	r2, [r7, #2]
 80040ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	887a      	ldrh	r2, [r7, #2]
 80040ba:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	887a      	ldrh	r2, [r7, #2]
 80040c0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d8:	2b40      	cmp	r3, #64	@ 0x40
 80040da:	d007      	beq.n	80040ec <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80040f4:	d17e      	bne.n	80041f4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d002      	beq.n	8004104 <HAL_SPI_TransmitReceive+0xf6>
 80040fe:	8afb      	ldrh	r3, [r7, #22]
 8004100:	2b01      	cmp	r3, #1
 8004102:	d16c      	bne.n	80041de <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004108:	881a      	ldrh	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004114:	1c9a      	adds	r2, r3, #2
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800411e:	b29b      	uxth	r3, r3
 8004120:	3b01      	subs	r3, #1
 8004122:	b29a      	uxth	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004128:	e059      	b.n	80041de <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b02      	cmp	r3, #2
 8004136:	d11b      	bne.n	8004170 <HAL_SPI_TransmitReceive+0x162>
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800413c:	b29b      	uxth	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d016      	beq.n	8004170 <HAL_SPI_TransmitReceive+0x162>
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	2b01      	cmp	r3, #1
 8004146:	d113      	bne.n	8004170 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800414c:	881a      	ldrh	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004158:	1c9a      	adds	r2, r3, #2
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004162:	b29b      	uxth	r3, r3
 8004164:	3b01      	subs	r3, #1
 8004166:	b29a      	uxth	r2, r3
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800416c:	2300      	movs	r3, #0
 800416e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f003 0301 	and.w	r3, r3, #1
 800417a:	2b01      	cmp	r3, #1
 800417c:	d119      	bne.n	80041b2 <HAL_SPI_TransmitReceive+0x1a4>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004182:	b29b      	uxth	r3, r3
 8004184:	2b00      	cmp	r3, #0
 8004186:	d014      	beq.n	80041b2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68da      	ldr	r2, [r3, #12]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004192:	b292      	uxth	r2, r2
 8004194:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419a:	1c9a      	adds	r2, r3, #2
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80041ae:	2301      	movs	r3, #1
 80041b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80041b2:	f7fe fd73 	bl	8002c9c <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	6a3b      	ldr	r3, [r7, #32]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041be:	429a      	cmp	r2, r3
 80041c0:	d80d      	bhi.n	80041de <HAL_SPI_TransmitReceive+0x1d0>
 80041c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c8:	d009      	beq.n	80041de <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80041da:	2303      	movs	r3, #3
 80041dc:	e0bc      	b.n	8004358 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1a0      	bne.n	800412a <HAL_SPI_TransmitReceive+0x11c>
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d19b      	bne.n	800412a <HAL_SPI_TransmitReceive+0x11c>
 80041f2:	e082      	b.n	80042fa <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <HAL_SPI_TransmitReceive+0x1f4>
 80041fc:	8afb      	ldrh	r3, [r7, #22]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d171      	bne.n	80042e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	330c      	adds	r3, #12
 800420c:	7812      	ldrb	r2, [r2, #0]
 800420e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004214:	1c5a      	adds	r2, r3, #1
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800421e:	b29b      	uxth	r3, r3
 8004220:	3b01      	subs	r3, #1
 8004222:	b29a      	uxth	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004228:	e05d      	b.n	80042e6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b02      	cmp	r3, #2
 8004236:	d11c      	bne.n	8004272 <HAL_SPI_TransmitReceive+0x264>
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800423c:	b29b      	uxth	r3, r3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d017      	beq.n	8004272 <HAL_SPI_TransmitReceive+0x264>
 8004242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004244:	2b01      	cmp	r3, #1
 8004246:	d114      	bne.n	8004272 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	7812      	ldrb	r2, [r2, #0]
 8004254:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004264:	b29b      	uxth	r3, r3
 8004266:	3b01      	subs	r3, #1
 8004268:	b29a      	uxth	r2, r3
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800426e:	2300      	movs	r3, #0
 8004270:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b01      	cmp	r3, #1
 800427e:	d119      	bne.n	80042b4 <HAL_SPI_TransmitReceive+0x2a6>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004284:	b29b      	uxth	r3, r3
 8004286:	2b00      	cmp	r3, #0
 8004288:	d014      	beq.n	80042b4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68da      	ldr	r2, [r3, #12]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	b2d2      	uxtb	r2, r2
 8004296:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429c:	1c5a      	adds	r2, r3, #1
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042a6:	b29b      	uxth	r3, r3
 80042a8:	3b01      	subs	r3, #1
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042b0:	2301      	movs	r3, #1
 80042b2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042b4:	f7fe fcf2 	bl	8002c9c <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	6a3b      	ldr	r3, [r7, #32]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d803      	bhi.n	80042cc <HAL_SPI_TransmitReceive+0x2be>
 80042c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ca:	d102      	bne.n	80042d2 <HAL_SPI_TransmitReceive+0x2c4>
 80042cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d109      	bne.n	80042e6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	e038      	b.n	8004358 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042ea:	b29b      	uxth	r3, r3
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d19c      	bne.n	800422a <HAL_SPI_TransmitReceive+0x21c>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d197      	bne.n	800422a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042fa:	6a3a      	ldr	r2, [r7, #32]
 80042fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80042fe:	68f8      	ldr	r0, [r7, #12]
 8004300:	f000 f916 	bl	8004530 <SPI_EndRxTxTransaction>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2220      	movs	r2, #32
 800430e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e01d      	b.n	8004358 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004324:	2300      	movs	r3, #0
 8004326:	613b      	str	r3, [r7, #16]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68db      	ldr	r3, [r3, #12]
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	613b      	str	r3, [r7, #16]
 8004338:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800434e:	2b00      	cmp	r3, #0
 8004350:	d001      	beq.n	8004356 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e000      	b.n	8004358 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004356:	2300      	movs	r3, #0
  }
}
 8004358:	4618      	mov	r0, r3
 800435a:	3728      	adds	r7, #40	@ 0x28
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800436e:	b2db      	uxtb	r3, r3
}
 8004370:	4618      	mov	r0, r3
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	bc80      	pop	{r7}
 8004378:	4770      	bx	lr
	...

0800437c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b088      	sub	sp, #32
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	4613      	mov	r3, r2
 800438a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800438c:	f7fe fc86 	bl	8002c9c <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004394:	1a9b      	subs	r3, r3, r2
 8004396:	683a      	ldr	r2, [r7, #0]
 8004398:	4413      	add	r3, r2
 800439a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800439c:	f7fe fc7e 	bl	8002c9c <HAL_GetTick>
 80043a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043a2:	4b39      	ldr	r3, [pc, #228]	@ (8004488 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	015b      	lsls	r3, r3, #5
 80043a8:	0d1b      	lsrs	r3, r3, #20
 80043aa:	69fa      	ldr	r2, [r7, #28]
 80043ac:	fb02 f303 	mul.w	r3, r2, r3
 80043b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043b2:	e054      	b.n	800445e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043ba:	d050      	beq.n	800445e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043bc:	f7fe fc6e 	bl	8002c9c <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	69fa      	ldr	r2, [r7, #28]
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d902      	bls.n	80043d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80043cc:	69fb      	ldr	r3, [r7, #28]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d13d      	bne.n	800444e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043ea:	d111      	bne.n	8004410 <SPI_WaitFlagStateUntilTimeout+0x94>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043f4:	d004      	beq.n	8004400 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043fe:	d107      	bne.n	8004410 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800440e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004414:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004418:	d10f      	bne.n	800443a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004428:	601a      	str	r2, [r3, #0]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004438:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e017      	b.n	800447e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800444e:	697b      	ldr	r3, [r7, #20]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004454:	2300      	movs	r3, #0
 8004456:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	3b01      	subs	r3, #1
 800445c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	689a      	ldr	r2, [r3, #8]
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	4013      	ands	r3, r2
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	429a      	cmp	r2, r3
 800446c:	bf0c      	ite	eq
 800446e:	2301      	moveq	r3, #1
 8004470:	2300      	movne	r3, #0
 8004472:	b2db      	uxtb	r3, r3
 8004474:	461a      	mov	r2, r3
 8004476:	79fb      	ldrb	r3, [r7, #7]
 8004478:	429a      	cmp	r2, r3
 800447a:	d19b      	bne.n	80043b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3720      	adds	r7, #32
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	20000004 	.word	0x20000004

0800448c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af02      	add	r7, sp, #8
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044a0:	d111      	bne.n	80044c6 <SPI_EndRxTransaction+0x3a>
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044aa:	d004      	beq.n	80044b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b4:	d107      	bne.n	80044c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044c4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044ce:	d117      	bne.n	8004500 <SPI_EndRxTransaction+0x74>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d8:	d112      	bne.n	8004500 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	9300      	str	r3, [sp, #0]
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2200      	movs	r2, #0
 80044e2:	2101      	movs	r1, #1
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f7ff ff49 	bl	800437c <SPI_WaitFlagStateUntilTimeout>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d01a      	beq.n	8004526 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044f4:	f043 0220 	orr.w	r2, r3, #32
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e013      	b.n	8004528 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	9300      	str	r3, [sp, #0]
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	2200      	movs	r2, #0
 8004508:	2180      	movs	r1, #128	@ 0x80
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f7ff ff36 	bl	800437c <SPI_WaitFlagStateUntilTimeout>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d007      	beq.n	8004526 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800451a:	f043 0220 	orr.w	r2, r3, #32
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e000      	b.n	8004528 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	4618      	mov	r0, r3
 800452a:	3710      	adds	r7, #16
 800452c:	46bd      	mov	sp, r7
 800452e:	bd80      	pop	{r7, pc}

08004530 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af02      	add	r7, sp, #8
 8004536:	60f8      	str	r0, [r7, #12]
 8004538:	60b9      	str	r1, [r7, #8]
 800453a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2201      	movs	r2, #1
 8004544:	2102      	movs	r1, #2
 8004546:	68f8      	ldr	r0, [r7, #12]
 8004548:	f7ff ff18 	bl	800437c <SPI_WaitFlagStateUntilTimeout>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d007      	beq.n	8004562 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004556:	f043 0220 	orr.w	r2, r3, #32
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e013      	b.n	800458a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	9300      	str	r3, [sp, #0]
 8004566:	68bb      	ldr	r3, [r7, #8]
 8004568:	2200      	movs	r2, #0
 800456a:	2180      	movs	r1, #128	@ 0x80
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f7ff ff05 	bl	800437c <SPI_WaitFlagStateUntilTimeout>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d007      	beq.n	8004588 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	f043 0220 	orr.w	r2, r3, #32
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e000      	b.n	800458a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004592:	b580      	push	{r7, lr}
 8004594:	b082      	sub	sp, #8
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d101      	bne.n	80045a4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e042      	b.n	800462a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d106      	bne.n	80045be <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f7fe faa5 	bl	8002b08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2224      	movs	r2, #36	@ 0x24
 80045c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68da      	ldr	r2, [r3, #12]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045d4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f82c 	bl	8004634 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691a      	ldr	r2, [r3, #16]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80045ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	695a      	ldr	r2, [r3, #20]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80045fa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68da      	ldr	r2, [r3, #12]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800460a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2220      	movs	r2, #32
 8004616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2220      	movs	r2, #32
 800461e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2200      	movs	r2, #0
 8004626:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004628:	2300      	movs	r3, #0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3708      	adds	r7, #8
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
	...

08004634 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b084      	sub	sp, #16
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68da      	ldr	r2, [r3, #12]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689a      	ldr	r2, [r3, #8]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	431a      	orrs	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	4313      	orrs	r3, r2
 8004662:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800466e:	f023 030c 	bic.w	r3, r3, #12
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	6812      	ldr	r2, [r2, #0]
 8004676:	68b9      	ldr	r1, [r7, #8]
 8004678:	430b      	orrs	r3, r1
 800467a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	699a      	ldr	r2, [r3, #24]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	430a      	orrs	r2, r1
 8004690:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4a2c      	ldr	r2, [pc, #176]	@ (8004748 <UART_SetConfig+0x114>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d103      	bne.n	80046a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800469c:	f7ff f9a4 	bl	80039e8 <HAL_RCC_GetPCLK2Freq>
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	e002      	b.n	80046aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80046a4:	f7ff f98c 	bl	80039c0 <HAL_RCC_GetPCLK1Freq>
 80046a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	4613      	mov	r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	4413      	add	r3, r2
 80046b2:	009a      	lsls	r2, r3, #2
 80046b4:	441a      	add	r2, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c0:	4a22      	ldr	r2, [pc, #136]	@ (800474c <UART_SetConfig+0x118>)
 80046c2:	fba2 2303 	umull	r2, r3, r2, r3
 80046c6:	095b      	lsrs	r3, r3, #5
 80046c8:	0119      	lsls	r1, r3, #4
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4613      	mov	r3, r2
 80046ce:	009b      	lsls	r3, r3, #2
 80046d0:	4413      	add	r3, r2
 80046d2:	009a      	lsls	r2, r3, #2
 80046d4:	441a      	add	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	009b      	lsls	r3, r3, #2
 80046dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80046e0:	4b1a      	ldr	r3, [pc, #104]	@ (800474c <UART_SetConfig+0x118>)
 80046e2:	fba3 0302 	umull	r0, r3, r3, r2
 80046e6:	095b      	lsrs	r3, r3, #5
 80046e8:	2064      	movs	r0, #100	@ 0x64
 80046ea:	fb00 f303 	mul.w	r3, r0, r3
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	011b      	lsls	r3, r3, #4
 80046f2:	3332      	adds	r3, #50	@ 0x32
 80046f4:	4a15      	ldr	r2, [pc, #84]	@ (800474c <UART_SetConfig+0x118>)
 80046f6:	fba2 2303 	umull	r2, r3, r2, r3
 80046fa:	095b      	lsrs	r3, r3, #5
 80046fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004700:	4419      	add	r1, r3
 8004702:	68fa      	ldr	r2, [r7, #12]
 8004704:	4613      	mov	r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	4413      	add	r3, r2
 800470a:	009a      	lsls	r2, r3, #2
 800470c:	441a      	add	r2, r3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	fbb2 f2f3 	udiv	r2, r2, r3
 8004718:	4b0c      	ldr	r3, [pc, #48]	@ (800474c <UART_SetConfig+0x118>)
 800471a:	fba3 0302 	umull	r0, r3, r3, r2
 800471e:	095b      	lsrs	r3, r3, #5
 8004720:	2064      	movs	r0, #100	@ 0x64
 8004722:	fb00 f303 	mul.w	r3, r0, r3
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	011b      	lsls	r3, r3, #4
 800472a:	3332      	adds	r3, #50	@ 0x32
 800472c:	4a07      	ldr	r2, [pc, #28]	@ (800474c <UART_SetConfig+0x118>)
 800472e:	fba2 2303 	umull	r2, r3, r2, r3
 8004732:	095b      	lsrs	r3, r3, #5
 8004734:	f003 020f 	and.w	r2, r3, #15
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	440a      	add	r2, r1
 800473e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004740:	bf00      	nop
 8004742:	3710      	adds	r7, #16
 8004744:	46bd      	mov	sp, r7
 8004746:	bd80      	pop	{r7, pc}
 8004748:	40013800 	.word	0x40013800
 800474c:	51eb851f 	.word	0x51eb851f

08004750 <__cvt>:
 8004750:	2b00      	cmp	r3, #0
 8004752:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004756:	461d      	mov	r5, r3
 8004758:	bfbb      	ittet	lt
 800475a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800475e:	461d      	movlt	r5, r3
 8004760:	2300      	movge	r3, #0
 8004762:	232d      	movlt	r3, #45	@ 0x2d
 8004764:	b088      	sub	sp, #32
 8004766:	4614      	mov	r4, r2
 8004768:	bfb8      	it	lt
 800476a:	4614      	movlt	r4, r2
 800476c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800476e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004770:	7013      	strb	r3, [r2, #0]
 8004772:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004774:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004778:	f023 0820 	bic.w	r8, r3, #32
 800477c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004780:	d005      	beq.n	800478e <__cvt+0x3e>
 8004782:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004786:	d100      	bne.n	800478a <__cvt+0x3a>
 8004788:	3601      	adds	r6, #1
 800478a:	2302      	movs	r3, #2
 800478c:	e000      	b.n	8004790 <__cvt+0x40>
 800478e:	2303      	movs	r3, #3
 8004790:	aa07      	add	r2, sp, #28
 8004792:	9204      	str	r2, [sp, #16]
 8004794:	aa06      	add	r2, sp, #24
 8004796:	e9cd a202 	strd	sl, r2, [sp, #8]
 800479a:	e9cd 3600 	strd	r3, r6, [sp]
 800479e:	4622      	mov	r2, r4
 80047a0:	462b      	mov	r3, r5
 80047a2:	f001 f8ed 	bl	8005980 <_dtoa_r>
 80047a6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80047aa:	4607      	mov	r7, r0
 80047ac:	d119      	bne.n	80047e2 <__cvt+0x92>
 80047ae:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80047b0:	07db      	lsls	r3, r3, #31
 80047b2:	d50e      	bpl.n	80047d2 <__cvt+0x82>
 80047b4:	eb00 0906 	add.w	r9, r0, r6
 80047b8:	2200      	movs	r2, #0
 80047ba:	2300      	movs	r3, #0
 80047bc:	4620      	mov	r0, r4
 80047be:	4629      	mov	r1, r5
 80047c0:	f7fc f8f2 	bl	80009a8 <__aeabi_dcmpeq>
 80047c4:	b108      	cbz	r0, 80047ca <__cvt+0x7a>
 80047c6:	f8cd 901c 	str.w	r9, [sp, #28]
 80047ca:	2230      	movs	r2, #48	@ 0x30
 80047cc:	9b07      	ldr	r3, [sp, #28]
 80047ce:	454b      	cmp	r3, r9
 80047d0:	d31e      	bcc.n	8004810 <__cvt+0xc0>
 80047d2:	4638      	mov	r0, r7
 80047d4:	9b07      	ldr	r3, [sp, #28]
 80047d6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80047d8:	1bdb      	subs	r3, r3, r7
 80047da:	6013      	str	r3, [r2, #0]
 80047dc:	b008      	add	sp, #32
 80047de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047e2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80047e6:	eb00 0906 	add.w	r9, r0, r6
 80047ea:	d1e5      	bne.n	80047b8 <__cvt+0x68>
 80047ec:	7803      	ldrb	r3, [r0, #0]
 80047ee:	2b30      	cmp	r3, #48	@ 0x30
 80047f0:	d10a      	bne.n	8004808 <__cvt+0xb8>
 80047f2:	2200      	movs	r2, #0
 80047f4:	2300      	movs	r3, #0
 80047f6:	4620      	mov	r0, r4
 80047f8:	4629      	mov	r1, r5
 80047fa:	f7fc f8d5 	bl	80009a8 <__aeabi_dcmpeq>
 80047fe:	b918      	cbnz	r0, 8004808 <__cvt+0xb8>
 8004800:	f1c6 0601 	rsb	r6, r6, #1
 8004804:	f8ca 6000 	str.w	r6, [sl]
 8004808:	f8da 3000 	ldr.w	r3, [sl]
 800480c:	4499      	add	r9, r3
 800480e:	e7d3      	b.n	80047b8 <__cvt+0x68>
 8004810:	1c59      	adds	r1, r3, #1
 8004812:	9107      	str	r1, [sp, #28]
 8004814:	701a      	strb	r2, [r3, #0]
 8004816:	e7d9      	b.n	80047cc <__cvt+0x7c>

08004818 <__exponent>:
 8004818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800481a:	2900      	cmp	r1, #0
 800481c:	bfb6      	itet	lt
 800481e:	232d      	movlt	r3, #45	@ 0x2d
 8004820:	232b      	movge	r3, #43	@ 0x2b
 8004822:	4249      	neglt	r1, r1
 8004824:	2909      	cmp	r1, #9
 8004826:	7002      	strb	r2, [r0, #0]
 8004828:	7043      	strb	r3, [r0, #1]
 800482a:	dd29      	ble.n	8004880 <__exponent+0x68>
 800482c:	f10d 0307 	add.w	r3, sp, #7
 8004830:	461d      	mov	r5, r3
 8004832:	270a      	movs	r7, #10
 8004834:	fbb1 f6f7 	udiv	r6, r1, r7
 8004838:	461a      	mov	r2, r3
 800483a:	fb07 1416 	mls	r4, r7, r6, r1
 800483e:	3430      	adds	r4, #48	@ 0x30
 8004840:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004844:	460c      	mov	r4, r1
 8004846:	2c63      	cmp	r4, #99	@ 0x63
 8004848:	4631      	mov	r1, r6
 800484a:	f103 33ff 	add.w	r3, r3, #4294967295
 800484e:	dcf1      	bgt.n	8004834 <__exponent+0x1c>
 8004850:	3130      	adds	r1, #48	@ 0x30
 8004852:	1e94      	subs	r4, r2, #2
 8004854:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004858:	4623      	mov	r3, r4
 800485a:	1c41      	adds	r1, r0, #1
 800485c:	42ab      	cmp	r3, r5
 800485e:	d30a      	bcc.n	8004876 <__exponent+0x5e>
 8004860:	f10d 0309 	add.w	r3, sp, #9
 8004864:	1a9b      	subs	r3, r3, r2
 8004866:	42ac      	cmp	r4, r5
 8004868:	bf88      	it	hi
 800486a:	2300      	movhi	r3, #0
 800486c:	3302      	adds	r3, #2
 800486e:	4403      	add	r3, r0
 8004870:	1a18      	subs	r0, r3, r0
 8004872:	b003      	add	sp, #12
 8004874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004876:	f813 6b01 	ldrb.w	r6, [r3], #1
 800487a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800487e:	e7ed      	b.n	800485c <__exponent+0x44>
 8004880:	2330      	movs	r3, #48	@ 0x30
 8004882:	3130      	adds	r1, #48	@ 0x30
 8004884:	7083      	strb	r3, [r0, #2]
 8004886:	70c1      	strb	r1, [r0, #3]
 8004888:	1d03      	adds	r3, r0, #4
 800488a:	e7f1      	b.n	8004870 <__exponent+0x58>

0800488c <_printf_float>:
 800488c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004890:	b091      	sub	sp, #68	@ 0x44
 8004892:	460c      	mov	r4, r1
 8004894:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004898:	4616      	mov	r6, r2
 800489a:	461f      	mov	r7, r3
 800489c:	4605      	mov	r5, r0
 800489e:	f000 ff4f 	bl	8005740 <_localeconv_r>
 80048a2:	6803      	ldr	r3, [r0, #0]
 80048a4:	4618      	mov	r0, r3
 80048a6:	9308      	str	r3, [sp, #32]
 80048a8:	f7fb fc52 	bl	8000150 <strlen>
 80048ac:	2300      	movs	r3, #0
 80048ae:	930e      	str	r3, [sp, #56]	@ 0x38
 80048b0:	f8d8 3000 	ldr.w	r3, [r8]
 80048b4:	9009      	str	r0, [sp, #36]	@ 0x24
 80048b6:	3307      	adds	r3, #7
 80048b8:	f023 0307 	bic.w	r3, r3, #7
 80048bc:	f103 0208 	add.w	r2, r3, #8
 80048c0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80048c4:	f8d4 b000 	ldr.w	fp, [r4]
 80048c8:	f8c8 2000 	str.w	r2, [r8]
 80048cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80048d0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80048d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80048d6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80048da:	f04f 32ff 	mov.w	r2, #4294967295
 80048de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048e2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80048e6:	4b9c      	ldr	r3, [pc, #624]	@ (8004b58 <_printf_float+0x2cc>)
 80048e8:	f7fc f890 	bl	8000a0c <__aeabi_dcmpun>
 80048ec:	bb70      	cbnz	r0, 800494c <_printf_float+0xc0>
 80048ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048f2:	f04f 32ff 	mov.w	r2, #4294967295
 80048f6:	4b98      	ldr	r3, [pc, #608]	@ (8004b58 <_printf_float+0x2cc>)
 80048f8:	f7fc f86a 	bl	80009d0 <__aeabi_dcmple>
 80048fc:	bb30      	cbnz	r0, 800494c <_printf_float+0xc0>
 80048fe:	2200      	movs	r2, #0
 8004900:	2300      	movs	r3, #0
 8004902:	4640      	mov	r0, r8
 8004904:	4649      	mov	r1, r9
 8004906:	f7fc f859 	bl	80009bc <__aeabi_dcmplt>
 800490a:	b110      	cbz	r0, 8004912 <_printf_float+0x86>
 800490c:	232d      	movs	r3, #45	@ 0x2d
 800490e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004912:	4a92      	ldr	r2, [pc, #584]	@ (8004b5c <_printf_float+0x2d0>)
 8004914:	4b92      	ldr	r3, [pc, #584]	@ (8004b60 <_printf_float+0x2d4>)
 8004916:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800491a:	bf8c      	ite	hi
 800491c:	4690      	movhi	r8, r2
 800491e:	4698      	movls	r8, r3
 8004920:	2303      	movs	r3, #3
 8004922:	f04f 0900 	mov.w	r9, #0
 8004926:	6123      	str	r3, [r4, #16]
 8004928:	f02b 0304 	bic.w	r3, fp, #4
 800492c:	6023      	str	r3, [r4, #0]
 800492e:	4633      	mov	r3, r6
 8004930:	4621      	mov	r1, r4
 8004932:	4628      	mov	r0, r5
 8004934:	9700      	str	r7, [sp, #0]
 8004936:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004938:	f000 f9d4 	bl	8004ce4 <_printf_common>
 800493c:	3001      	adds	r0, #1
 800493e:	f040 8090 	bne.w	8004a62 <_printf_float+0x1d6>
 8004942:	f04f 30ff 	mov.w	r0, #4294967295
 8004946:	b011      	add	sp, #68	@ 0x44
 8004948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800494c:	4642      	mov	r2, r8
 800494e:	464b      	mov	r3, r9
 8004950:	4640      	mov	r0, r8
 8004952:	4649      	mov	r1, r9
 8004954:	f7fc f85a 	bl	8000a0c <__aeabi_dcmpun>
 8004958:	b148      	cbz	r0, 800496e <_printf_float+0xe2>
 800495a:	464b      	mov	r3, r9
 800495c:	2b00      	cmp	r3, #0
 800495e:	bfb8      	it	lt
 8004960:	232d      	movlt	r3, #45	@ 0x2d
 8004962:	4a80      	ldr	r2, [pc, #512]	@ (8004b64 <_printf_float+0x2d8>)
 8004964:	bfb8      	it	lt
 8004966:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800496a:	4b7f      	ldr	r3, [pc, #508]	@ (8004b68 <_printf_float+0x2dc>)
 800496c:	e7d3      	b.n	8004916 <_printf_float+0x8a>
 800496e:	6863      	ldr	r3, [r4, #4]
 8004970:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004974:	1c5a      	adds	r2, r3, #1
 8004976:	d13f      	bne.n	80049f8 <_printf_float+0x16c>
 8004978:	2306      	movs	r3, #6
 800497a:	6063      	str	r3, [r4, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004982:	6023      	str	r3, [r4, #0]
 8004984:	9206      	str	r2, [sp, #24]
 8004986:	aa0e      	add	r2, sp, #56	@ 0x38
 8004988:	e9cd a204 	strd	sl, r2, [sp, #16]
 800498c:	aa0d      	add	r2, sp, #52	@ 0x34
 800498e:	9203      	str	r2, [sp, #12]
 8004990:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004994:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004998:	6863      	ldr	r3, [r4, #4]
 800499a:	4642      	mov	r2, r8
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	4628      	mov	r0, r5
 80049a0:	464b      	mov	r3, r9
 80049a2:	910a      	str	r1, [sp, #40]	@ 0x28
 80049a4:	f7ff fed4 	bl	8004750 <__cvt>
 80049a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80049aa:	4680      	mov	r8, r0
 80049ac:	2947      	cmp	r1, #71	@ 0x47
 80049ae:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80049b0:	d128      	bne.n	8004a04 <_printf_float+0x178>
 80049b2:	1cc8      	adds	r0, r1, #3
 80049b4:	db02      	blt.n	80049bc <_printf_float+0x130>
 80049b6:	6863      	ldr	r3, [r4, #4]
 80049b8:	4299      	cmp	r1, r3
 80049ba:	dd40      	ble.n	8004a3e <_printf_float+0x1b2>
 80049bc:	f1aa 0a02 	sub.w	sl, sl, #2
 80049c0:	fa5f fa8a 	uxtb.w	sl, sl
 80049c4:	4652      	mov	r2, sl
 80049c6:	3901      	subs	r1, #1
 80049c8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80049cc:	910d      	str	r1, [sp, #52]	@ 0x34
 80049ce:	f7ff ff23 	bl	8004818 <__exponent>
 80049d2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049d4:	4681      	mov	r9, r0
 80049d6:	1813      	adds	r3, r2, r0
 80049d8:	2a01      	cmp	r2, #1
 80049da:	6123      	str	r3, [r4, #16]
 80049dc:	dc02      	bgt.n	80049e4 <_printf_float+0x158>
 80049de:	6822      	ldr	r2, [r4, #0]
 80049e0:	07d2      	lsls	r2, r2, #31
 80049e2:	d501      	bpl.n	80049e8 <_printf_float+0x15c>
 80049e4:	3301      	adds	r3, #1
 80049e6:	6123      	str	r3, [r4, #16]
 80049e8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d09e      	beq.n	800492e <_printf_float+0xa2>
 80049f0:	232d      	movs	r3, #45	@ 0x2d
 80049f2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80049f6:	e79a      	b.n	800492e <_printf_float+0xa2>
 80049f8:	2947      	cmp	r1, #71	@ 0x47
 80049fa:	d1bf      	bne.n	800497c <_printf_float+0xf0>
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d1bd      	bne.n	800497c <_printf_float+0xf0>
 8004a00:	2301      	movs	r3, #1
 8004a02:	e7ba      	b.n	800497a <_printf_float+0xee>
 8004a04:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a08:	d9dc      	bls.n	80049c4 <_printf_float+0x138>
 8004a0a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004a0e:	d118      	bne.n	8004a42 <_printf_float+0x1b6>
 8004a10:	2900      	cmp	r1, #0
 8004a12:	6863      	ldr	r3, [r4, #4]
 8004a14:	dd0b      	ble.n	8004a2e <_printf_float+0x1a2>
 8004a16:	6121      	str	r1, [r4, #16]
 8004a18:	b913      	cbnz	r3, 8004a20 <_printf_float+0x194>
 8004a1a:	6822      	ldr	r2, [r4, #0]
 8004a1c:	07d0      	lsls	r0, r2, #31
 8004a1e:	d502      	bpl.n	8004a26 <_printf_float+0x19a>
 8004a20:	3301      	adds	r3, #1
 8004a22:	440b      	add	r3, r1
 8004a24:	6123      	str	r3, [r4, #16]
 8004a26:	f04f 0900 	mov.w	r9, #0
 8004a2a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004a2c:	e7dc      	b.n	80049e8 <_printf_float+0x15c>
 8004a2e:	b913      	cbnz	r3, 8004a36 <_printf_float+0x1aa>
 8004a30:	6822      	ldr	r2, [r4, #0]
 8004a32:	07d2      	lsls	r2, r2, #31
 8004a34:	d501      	bpl.n	8004a3a <_printf_float+0x1ae>
 8004a36:	3302      	adds	r3, #2
 8004a38:	e7f4      	b.n	8004a24 <_printf_float+0x198>
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e7f2      	b.n	8004a24 <_printf_float+0x198>
 8004a3e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004a42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a44:	4299      	cmp	r1, r3
 8004a46:	db05      	blt.n	8004a54 <_printf_float+0x1c8>
 8004a48:	6823      	ldr	r3, [r4, #0]
 8004a4a:	6121      	str	r1, [r4, #16]
 8004a4c:	07d8      	lsls	r0, r3, #31
 8004a4e:	d5ea      	bpl.n	8004a26 <_printf_float+0x19a>
 8004a50:	1c4b      	adds	r3, r1, #1
 8004a52:	e7e7      	b.n	8004a24 <_printf_float+0x198>
 8004a54:	2900      	cmp	r1, #0
 8004a56:	bfcc      	ite	gt
 8004a58:	2201      	movgt	r2, #1
 8004a5a:	f1c1 0202 	rsble	r2, r1, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	e7e0      	b.n	8004a24 <_printf_float+0x198>
 8004a62:	6823      	ldr	r3, [r4, #0]
 8004a64:	055a      	lsls	r2, r3, #21
 8004a66:	d407      	bmi.n	8004a78 <_printf_float+0x1ec>
 8004a68:	6923      	ldr	r3, [r4, #16]
 8004a6a:	4642      	mov	r2, r8
 8004a6c:	4631      	mov	r1, r6
 8004a6e:	4628      	mov	r0, r5
 8004a70:	47b8      	blx	r7
 8004a72:	3001      	adds	r0, #1
 8004a74:	d12b      	bne.n	8004ace <_printf_float+0x242>
 8004a76:	e764      	b.n	8004942 <_printf_float+0xb6>
 8004a78:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004a7c:	f240 80dc 	bls.w	8004c38 <_printf_float+0x3ac>
 8004a80:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004a84:	2200      	movs	r2, #0
 8004a86:	2300      	movs	r3, #0
 8004a88:	f7fb ff8e 	bl	80009a8 <__aeabi_dcmpeq>
 8004a8c:	2800      	cmp	r0, #0
 8004a8e:	d033      	beq.n	8004af8 <_printf_float+0x26c>
 8004a90:	2301      	movs	r3, #1
 8004a92:	4631      	mov	r1, r6
 8004a94:	4628      	mov	r0, r5
 8004a96:	4a35      	ldr	r2, [pc, #212]	@ (8004b6c <_printf_float+0x2e0>)
 8004a98:	47b8      	blx	r7
 8004a9a:	3001      	adds	r0, #1
 8004a9c:	f43f af51 	beq.w	8004942 <_printf_float+0xb6>
 8004aa0:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004aa4:	4543      	cmp	r3, r8
 8004aa6:	db02      	blt.n	8004aae <_printf_float+0x222>
 8004aa8:	6823      	ldr	r3, [r4, #0]
 8004aaa:	07d8      	lsls	r0, r3, #31
 8004aac:	d50f      	bpl.n	8004ace <_printf_float+0x242>
 8004aae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ab2:	4631      	mov	r1, r6
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	47b8      	blx	r7
 8004ab8:	3001      	adds	r0, #1
 8004aba:	f43f af42 	beq.w	8004942 <_printf_float+0xb6>
 8004abe:	f04f 0900 	mov.w	r9, #0
 8004ac2:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ac6:	f104 0a1a 	add.w	sl, r4, #26
 8004aca:	45c8      	cmp	r8, r9
 8004acc:	dc09      	bgt.n	8004ae2 <_printf_float+0x256>
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	079b      	lsls	r3, r3, #30
 8004ad2:	f100 8102 	bmi.w	8004cda <_printf_float+0x44e>
 8004ad6:	68e0      	ldr	r0, [r4, #12]
 8004ad8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004ada:	4298      	cmp	r0, r3
 8004adc:	bfb8      	it	lt
 8004ade:	4618      	movlt	r0, r3
 8004ae0:	e731      	b.n	8004946 <_printf_float+0xba>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	4652      	mov	r2, sl
 8004ae6:	4631      	mov	r1, r6
 8004ae8:	4628      	mov	r0, r5
 8004aea:	47b8      	blx	r7
 8004aec:	3001      	adds	r0, #1
 8004aee:	f43f af28 	beq.w	8004942 <_printf_float+0xb6>
 8004af2:	f109 0901 	add.w	r9, r9, #1
 8004af6:	e7e8      	b.n	8004aca <_printf_float+0x23e>
 8004af8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	dc38      	bgt.n	8004b70 <_printf_float+0x2e4>
 8004afe:	2301      	movs	r3, #1
 8004b00:	4631      	mov	r1, r6
 8004b02:	4628      	mov	r0, r5
 8004b04:	4a19      	ldr	r2, [pc, #100]	@ (8004b6c <_printf_float+0x2e0>)
 8004b06:	47b8      	blx	r7
 8004b08:	3001      	adds	r0, #1
 8004b0a:	f43f af1a 	beq.w	8004942 <_printf_float+0xb6>
 8004b0e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004b12:	ea59 0303 	orrs.w	r3, r9, r3
 8004b16:	d102      	bne.n	8004b1e <_printf_float+0x292>
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	07d9      	lsls	r1, r3, #31
 8004b1c:	d5d7      	bpl.n	8004ace <_printf_float+0x242>
 8004b1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b22:	4631      	mov	r1, r6
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b8      	blx	r7
 8004b28:	3001      	adds	r0, #1
 8004b2a:	f43f af0a 	beq.w	8004942 <_printf_float+0xb6>
 8004b2e:	f04f 0a00 	mov.w	sl, #0
 8004b32:	f104 0b1a 	add.w	fp, r4, #26
 8004b36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b38:	425b      	negs	r3, r3
 8004b3a:	4553      	cmp	r3, sl
 8004b3c:	dc01      	bgt.n	8004b42 <_printf_float+0x2b6>
 8004b3e:	464b      	mov	r3, r9
 8004b40:	e793      	b.n	8004a6a <_printf_float+0x1de>
 8004b42:	2301      	movs	r3, #1
 8004b44:	465a      	mov	r2, fp
 8004b46:	4631      	mov	r1, r6
 8004b48:	4628      	mov	r0, r5
 8004b4a:	47b8      	blx	r7
 8004b4c:	3001      	adds	r0, #1
 8004b4e:	f43f aef8 	beq.w	8004942 <_printf_float+0xb6>
 8004b52:	f10a 0a01 	add.w	sl, sl, #1
 8004b56:	e7ee      	b.n	8004b36 <_printf_float+0x2aa>
 8004b58:	7fefffff 	.word	0x7fefffff
 8004b5c:	080097b6 	.word	0x080097b6
 8004b60:	080097b2 	.word	0x080097b2
 8004b64:	080097be 	.word	0x080097be
 8004b68:	080097ba 	.word	0x080097ba
 8004b6c:	080098f8 	.word	0x080098f8
 8004b70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b72:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004b76:	4553      	cmp	r3, sl
 8004b78:	bfa8      	it	ge
 8004b7a:	4653      	movge	r3, sl
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	4699      	mov	r9, r3
 8004b80:	dc36      	bgt.n	8004bf0 <_printf_float+0x364>
 8004b82:	f04f 0b00 	mov.w	fp, #0
 8004b86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b8a:	f104 021a 	add.w	r2, r4, #26
 8004b8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004b90:	930a      	str	r3, [sp, #40]	@ 0x28
 8004b92:	eba3 0309 	sub.w	r3, r3, r9
 8004b96:	455b      	cmp	r3, fp
 8004b98:	dc31      	bgt.n	8004bfe <_printf_float+0x372>
 8004b9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b9c:	459a      	cmp	sl, r3
 8004b9e:	dc3a      	bgt.n	8004c16 <_printf_float+0x38a>
 8004ba0:	6823      	ldr	r3, [r4, #0]
 8004ba2:	07da      	lsls	r2, r3, #31
 8004ba4:	d437      	bmi.n	8004c16 <_printf_float+0x38a>
 8004ba6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004ba8:	ebaa 0903 	sub.w	r9, sl, r3
 8004bac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004bae:	ebaa 0303 	sub.w	r3, sl, r3
 8004bb2:	4599      	cmp	r9, r3
 8004bb4:	bfa8      	it	ge
 8004bb6:	4699      	movge	r9, r3
 8004bb8:	f1b9 0f00 	cmp.w	r9, #0
 8004bbc:	dc33      	bgt.n	8004c26 <_printf_float+0x39a>
 8004bbe:	f04f 0800 	mov.w	r8, #0
 8004bc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004bc6:	f104 0b1a 	add.w	fp, r4, #26
 8004bca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004bcc:	ebaa 0303 	sub.w	r3, sl, r3
 8004bd0:	eba3 0309 	sub.w	r3, r3, r9
 8004bd4:	4543      	cmp	r3, r8
 8004bd6:	f77f af7a 	ble.w	8004ace <_printf_float+0x242>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	465a      	mov	r2, fp
 8004bde:	4631      	mov	r1, r6
 8004be0:	4628      	mov	r0, r5
 8004be2:	47b8      	blx	r7
 8004be4:	3001      	adds	r0, #1
 8004be6:	f43f aeac 	beq.w	8004942 <_printf_float+0xb6>
 8004bea:	f108 0801 	add.w	r8, r8, #1
 8004bee:	e7ec      	b.n	8004bca <_printf_float+0x33e>
 8004bf0:	4642      	mov	r2, r8
 8004bf2:	4631      	mov	r1, r6
 8004bf4:	4628      	mov	r0, r5
 8004bf6:	47b8      	blx	r7
 8004bf8:	3001      	adds	r0, #1
 8004bfa:	d1c2      	bne.n	8004b82 <_printf_float+0x2f6>
 8004bfc:	e6a1      	b.n	8004942 <_printf_float+0xb6>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	4631      	mov	r1, r6
 8004c02:	4628      	mov	r0, r5
 8004c04:	920a      	str	r2, [sp, #40]	@ 0x28
 8004c06:	47b8      	blx	r7
 8004c08:	3001      	adds	r0, #1
 8004c0a:	f43f ae9a 	beq.w	8004942 <_printf_float+0xb6>
 8004c0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c10:	f10b 0b01 	add.w	fp, fp, #1
 8004c14:	e7bb      	b.n	8004b8e <_printf_float+0x302>
 8004c16:	4631      	mov	r1, r6
 8004c18:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c1c:	4628      	mov	r0, r5
 8004c1e:	47b8      	blx	r7
 8004c20:	3001      	adds	r0, #1
 8004c22:	d1c0      	bne.n	8004ba6 <_printf_float+0x31a>
 8004c24:	e68d      	b.n	8004942 <_printf_float+0xb6>
 8004c26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004c28:	464b      	mov	r3, r9
 8004c2a:	4631      	mov	r1, r6
 8004c2c:	4628      	mov	r0, r5
 8004c2e:	4442      	add	r2, r8
 8004c30:	47b8      	blx	r7
 8004c32:	3001      	adds	r0, #1
 8004c34:	d1c3      	bne.n	8004bbe <_printf_float+0x332>
 8004c36:	e684      	b.n	8004942 <_printf_float+0xb6>
 8004c38:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004c3c:	f1ba 0f01 	cmp.w	sl, #1
 8004c40:	dc01      	bgt.n	8004c46 <_printf_float+0x3ba>
 8004c42:	07db      	lsls	r3, r3, #31
 8004c44:	d536      	bpl.n	8004cb4 <_printf_float+0x428>
 8004c46:	2301      	movs	r3, #1
 8004c48:	4642      	mov	r2, r8
 8004c4a:	4631      	mov	r1, r6
 8004c4c:	4628      	mov	r0, r5
 8004c4e:	47b8      	blx	r7
 8004c50:	3001      	adds	r0, #1
 8004c52:	f43f ae76 	beq.w	8004942 <_printf_float+0xb6>
 8004c56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c5a:	4631      	mov	r1, r6
 8004c5c:	4628      	mov	r0, r5
 8004c5e:	47b8      	blx	r7
 8004c60:	3001      	adds	r0, #1
 8004c62:	f43f ae6e 	beq.w	8004942 <_printf_float+0xb6>
 8004c66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004c72:	f7fb fe99 	bl	80009a8 <__aeabi_dcmpeq>
 8004c76:	b9c0      	cbnz	r0, 8004caa <_printf_float+0x41e>
 8004c78:	4653      	mov	r3, sl
 8004c7a:	f108 0201 	add.w	r2, r8, #1
 8004c7e:	4631      	mov	r1, r6
 8004c80:	4628      	mov	r0, r5
 8004c82:	47b8      	blx	r7
 8004c84:	3001      	adds	r0, #1
 8004c86:	d10c      	bne.n	8004ca2 <_printf_float+0x416>
 8004c88:	e65b      	b.n	8004942 <_printf_float+0xb6>
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	465a      	mov	r2, fp
 8004c8e:	4631      	mov	r1, r6
 8004c90:	4628      	mov	r0, r5
 8004c92:	47b8      	blx	r7
 8004c94:	3001      	adds	r0, #1
 8004c96:	f43f ae54 	beq.w	8004942 <_printf_float+0xb6>
 8004c9a:	f108 0801 	add.w	r8, r8, #1
 8004c9e:	45d0      	cmp	r8, sl
 8004ca0:	dbf3      	blt.n	8004c8a <_printf_float+0x3fe>
 8004ca2:	464b      	mov	r3, r9
 8004ca4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ca8:	e6e0      	b.n	8004a6c <_printf_float+0x1e0>
 8004caa:	f04f 0800 	mov.w	r8, #0
 8004cae:	f104 0b1a 	add.w	fp, r4, #26
 8004cb2:	e7f4      	b.n	8004c9e <_printf_float+0x412>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	4642      	mov	r2, r8
 8004cb8:	e7e1      	b.n	8004c7e <_printf_float+0x3f2>
 8004cba:	2301      	movs	r3, #1
 8004cbc:	464a      	mov	r2, r9
 8004cbe:	4631      	mov	r1, r6
 8004cc0:	4628      	mov	r0, r5
 8004cc2:	47b8      	blx	r7
 8004cc4:	3001      	adds	r0, #1
 8004cc6:	f43f ae3c 	beq.w	8004942 <_printf_float+0xb6>
 8004cca:	f108 0801 	add.w	r8, r8, #1
 8004cce:	68e3      	ldr	r3, [r4, #12]
 8004cd0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004cd2:	1a5b      	subs	r3, r3, r1
 8004cd4:	4543      	cmp	r3, r8
 8004cd6:	dcf0      	bgt.n	8004cba <_printf_float+0x42e>
 8004cd8:	e6fd      	b.n	8004ad6 <_printf_float+0x24a>
 8004cda:	f04f 0800 	mov.w	r8, #0
 8004cde:	f104 0919 	add.w	r9, r4, #25
 8004ce2:	e7f4      	b.n	8004cce <_printf_float+0x442>

08004ce4 <_printf_common>:
 8004ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ce8:	4616      	mov	r6, r2
 8004cea:	4698      	mov	r8, r3
 8004cec:	688a      	ldr	r2, [r1, #8]
 8004cee:	690b      	ldr	r3, [r1, #16]
 8004cf0:	4607      	mov	r7, r0
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	bfb8      	it	lt
 8004cf6:	4613      	movlt	r3, r2
 8004cf8:	6033      	str	r3, [r6, #0]
 8004cfa:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004cfe:	460c      	mov	r4, r1
 8004d00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d04:	b10a      	cbz	r2, 8004d0a <_printf_common+0x26>
 8004d06:	3301      	adds	r3, #1
 8004d08:	6033      	str	r3, [r6, #0]
 8004d0a:	6823      	ldr	r3, [r4, #0]
 8004d0c:	0699      	lsls	r1, r3, #26
 8004d0e:	bf42      	ittt	mi
 8004d10:	6833      	ldrmi	r3, [r6, #0]
 8004d12:	3302      	addmi	r3, #2
 8004d14:	6033      	strmi	r3, [r6, #0]
 8004d16:	6825      	ldr	r5, [r4, #0]
 8004d18:	f015 0506 	ands.w	r5, r5, #6
 8004d1c:	d106      	bne.n	8004d2c <_printf_common+0x48>
 8004d1e:	f104 0a19 	add.w	sl, r4, #25
 8004d22:	68e3      	ldr	r3, [r4, #12]
 8004d24:	6832      	ldr	r2, [r6, #0]
 8004d26:	1a9b      	subs	r3, r3, r2
 8004d28:	42ab      	cmp	r3, r5
 8004d2a:	dc2b      	bgt.n	8004d84 <_printf_common+0xa0>
 8004d2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004d30:	6822      	ldr	r2, [r4, #0]
 8004d32:	3b00      	subs	r3, #0
 8004d34:	bf18      	it	ne
 8004d36:	2301      	movne	r3, #1
 8004d38:	0692      	lsls	r2, r2, #26
 8004d3a:	d430      	bmi.n	8004d9e <_printf_common+0xba>
 8004d3c:	4641      	mov	r1, r8
 8004d3e:	4638      	mov	r0, r7
 8004d40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004d44:	47c8      	blx	r9
 8004d46:	3001      	adds	r0, #1
 8004d48:	d023      	beq.n	8004d92 <_printf_common+0xae>
 8004d4a:	6823      	ldr	r3, [r4, #0]
 8004d4c:	6922      	ldr	r2, [r4, #16]
 8004d4e:	f003 0306 	and.w	r3, r3, #6
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	bf14      	ite	ne
 8004d56:	2500      	movne	r5, #0
 8004d58:	6833      	ldreq	r3, [r6, #0]
 8004d5a:	f04f 0600 	mov.w	r6, #0
 8004d5e:	bf08      	it	eq
 8004d60:	68e5      	ldreq	r5, [r4, #12]
 8004d62:	f104 041a 	add.w	r4, r4, #26
 8004d66:	bf08      	it	eq
 8004d68:	1aed      	subeq	r5, r5, r3
 8004d6a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004d6e:	bf08      	it	eq
 8004d70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d74:	4293      	cmp	r3, r2
 8004d76:	bfc4      	itt	gt
 8004d78:	1a9b      	subgt	r3, r3, r2
 8004d7a:	18ed      	addgt	r5, r5, r3
 8004d7c:	42b5      	cmp	r5, r6
 8004d7e:	d11a      	bne.n	8004db6 <_printf_common+0xd2>
 8004d80:	2000      	movs	r0, #0
 8004d82:	e008      	b.n	8004d96 <_printf_common+0xb2>
 8004d84:	2301      	movs	r3, #1
 8004d86:	4652      	mov	r2, sl
 8004d88:	4641      	mov	r1, r8
 8004d8a:	4638      	mov	r0, r7
 8004d8c:	47c8      	blx	r9
 8004d8e:	3001      	adds	r0, #1
 8004d90:	d103      	bne.n	8004d9a <_printf_common+0xb6>
 8004d92:	f04f 30ff 	mov.w	r0, #4294967295
 8004d96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d9a:	3501      	adds	r5, #1
 8004d9c:	e7c1      	b.n	8004d22 <_printf_common+0x3e>
 8004d9e:	2030      	movs	r0, #48	@ 0x30
 8004da0:	18e1      	adds	r1, r4, r3
 8004da2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004da6:	1c5a      	adds	r2, r3, #1
 8004da8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004dac:	4422      	add	r2, r4
 8004dae:	3302      	adds	r3, #2
 8004db0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004db4:	e7c2      	b.n	8004d3c <_printf_common+0x58>
 8004db6:	2301      	movs	r3, #1
 8004db8:	4622      	mov	r2, r4
 8004dba:	4641      	mov	r1, r8
 8004dbc:	4638      	mov	r0, r7
 8004dbe:	47c8      	blx	r9
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	d0e6      	beq.n	8004d92 <_printf_common+0xae>
 8004dc4:	3601      	adds	r6, #1
 8004dc6:	e7d9      	b.n	8004d7c <_printf_common+0x98>

08004dc8 <_printf_i>:
 8004dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004dcc:	7e0f      	ldrb	r7, [r1, #24]
 8004dce:	4691      	mov	r9, r2
 8004dd0:	2f78      	cmp	r7, #120	@ 0x78
 8004dd2:	4680      	mov	r8, r0
 8004dd4:	460c      	mov	r4, r1
 8004dd6:	469a      	mov	sl, r3
 8004dd8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004dda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004dde:	d807      	bhi.n	8004df0 <_printf_i+0x28>
 8004de0:	2f62      	cmp	r7, #98	@ 0x62
 8004de2:	d80a      	bhi.n	8004dfa <_printf_i+0x32>
 8004de4:	2f00      	cmp	r7, #0
 8004de6:	f000 80d1 	beq.w	8004f8c <_printf_i+0x1c4>
 8004dea:	2f58      	cmp	r7, #88	@ 0x58
 8004dec:	f000 80b8 	beq.w	8004f60 <_printf_i+0x198>
 8004df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004df4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004df8:	e03a      	b.n	8004e70 <_printf_i+0xa8>
 8004dfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004dfe:	2b15      	cmp	r3, #21
 8004e00:	d8f6      	bhi.n	8004df0 <_printf_i+0x28>
 8004e02:	a101      	add	r1, pc, #4	@ (adr r1, 8004e08 <_printf_i+0x40>)
 8004e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e08:	08004e61 	.word	0x08004e61
 8004e0c:	08004e75 	.word	0x08004e75
 8004e10:	08004df1 	.word	0x08004df1
 8004e14:	08004df1 	.word	0x08004df1
 8004e18:	08004df1 	.word	0x08004df1
 8004e1c:	08004df1 	.word	0x08004df1
 8004e20:	08004e75 	.word	0x08004e75
 8004e24:	08004df1 	.word	0x08004df1
 8004e28:	08004df1 	.word	0x08004df1
 8004e2c:	08004df1 	.word	0x08004df1
 8004e30:	08004df1 	.word	0x08004df1
 8004e34:	08004f73 	.word	0x08004f73
 8004e38:	08004e9f 	.word	0x08004e9f
 8004e3c:	08004f2d 	.word	0x08004f2d
 8004e40:	08004df1 	.word	0x08004df1
 8004e44:	08004df1 	.word	0x08004df1
 8004e48:	08004f95 	.word	0x08004f95
 8004e4c:	08004df1 	.word	0x08004df1
 8004e50:	08004e9f 	.word	0x08004e9f
 8004e54:	08004df1 	.word	0x08004df1
 8004e58:	08004df1 	.word	0x08004df1
 8004e5c:	08004f35 	.word	0x08004f35
 8004e60:	6833      	ldr	r3, [r6, #0]
 8004e62:	1d1a      	adds	r2, r3, #4
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	6032      	str	r2, [r6, #0]
 8004e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e70:	2301      	movs	r3, #1
 8004e72:	e09c      	b.n	8004fae <_printf_i+0x1e6>
 8004e74:	6833      	ldr	r3, [r6, #0]
 8004e76:	6820      	ldr	r0, [r4, #0]
 8004e78:	1d19      	adds	r1, r3, #4
 8004e7a:	6031      	str	r1, [r6, #0]
 8004e7c:	0606      	lsls	r6, r0, #24
 8004e7e:	d501      	bpl.n	8004e84 <_printf_i+0xbc>
 8004e80:	681d      	ldr	r5, [r3, #0]
 8004e82:	e003      	b.n	8004e8c <_printf_i+0xc4>
 8004e84:	0645      	lsls	r5, r0, #25
 8004e86:	d5fb      	bpl.n	8004e80 <_printf_i+0xb8>
 8004e88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e8c:	2d00      	cmp	r5, #0
 8004e8e:	da03      	bge.n	8004e98 <_printf_i+0xd0>
 8004e90:	232d      	movs	r3, #45	@ 0x2d
 8004e92:	426d      	negs	r5, r5
 8004e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e98:	230a      	movs	r3, #10
 8004e9a:	4858      	ldr	r0, [pc, #352]	@ (8004ffc <_printf_i+0x234>)
 8004e9c:	e011      	b.n	8004ec2 <_printf_i+0xfa>
 8004e9e:	6821      	ldr	r1, [r4, #0]
 8004ea0:	6833      	ldr	r3, [r6, #0]
 8004ea2:	0608      	lsls	r0, r1, #24
 8004ea4:	f853 5b04 	ldr.w	r5, [r3], #4
 8004ea8:	d402      	bmi.n	8004eb0 <_printf_i+0xe8>
 8004eaa:	0649      	lsls	r1, r1, #25
 8004eac:	bf48      	it	mi
 8004eae:	b2ad      	uxthmi	r5, r5
 8004eb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8004eb2:	6033      	str	r3, [r6, #0]
 8004eb4:	bf14      	ite	ne
 8004eb6:	230a      	movne	r3, #10
 8004eb8:	2308      	moveq	r3, #8
 8004eba:	4850      	ldr	r0, [pc, #320]	@ (8004ffc <_printf_i+0x234>)
 8004ebc:	2100      	movs	r1, #0
 8004ebe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ec2:	6866      	ldr	r6, [r4, #4]
 8004ec4:	2e00      	cmp	r6, #0
 8004ec6:	60a6      	str	r6, [r4, #8]
 8004ec8:	db05      	blt.n	8004ed6 <_printf_i+0x10e>
 8004eca:	6821      	ldr	r1, [r4, #0]
 8004ecc:	432e      	orrs	r6, r5
 8004ece:	f021 0104 	bic.w	r1, r1, #4
 8004ed2:	6021      	str	r1, [r4, #0]
 8004ed4:	d04b      	beq.n	8004f6e <_printf_i+0x1a6>
 8004ed6:	4616      	mov	r6, r2
 8004ed8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004edc:	fb03 5711 	mls	r7, r3, r1, r5
 8004ee0:	5dc7      	ldrb	r7, [r0, r7]
 8004ee2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ee6:	462f      	mov	r7, r5
 8004ee8:	42bb      	cmp	r3, r7
 8004eea:	460d      	mov	r5, r1
 8004eec:	d9f4      	bls.n	8004ed8 <_printf_i+0x110>
 8004eee:	2b08      	cmp	r3, #8
 8004ef0:	d10b      	bne.n	8004f0a <_printf_i+0x142>
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	07df      	lsls	r7, r3, #31
 8004ef6:	d508      	bpl.n	8004f0a <_printf_i+0x142>
 8004ef8:	6923      	ldr	r3, [r4, #16]
 8004efa:	6861      	ldr	r1, [r4, #4]
 8004efc:	4299      	cmp	r1, r3
 8004efe:	bfde      	ittt	le
 8004f00:	2330      	movle	r3, #48	@ 0x30
 8004f02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f0a:	1b92      	subs	r2, r2, r6
 8004f0c:	6122      	str	r2, [r4, #16]
 8004f0e:	464b      	mov	r3, r9
 8004f10:	4621      	mov	r1, r4
 8004f12:	4640      	mov	r0, r8
 8004f14:	f8cd a000 	str.w	sl, [sp]
 8004f18:	aa03      	add	r2, sp, #12
 8004f1a:	f7ff fee3 	bl	8004ce4 <_printf_common>
 8004f1e:	3001      	adds	r0, #1
 8004f20:	d14a      	bne.n	8004fb8 <_printf_i+0x1f0>
 8004f22:	f04f 30ff 	mov.w	r0, #4294967295
 8004f26:	b004      	add	sp, #16
 8004f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	f043 0320 	orr.w	r3, r3, #32
 8004f32:	6023      	str	r3, [r4, #0]
 8004f34:	2778      	movs	r7, #120	@ 0x78
 8004f36:	4832      	ldr	r0, [pc, #200]	@ (8005000 <_printf_i+0x238>)
 8004f38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004f3c:	6823      	ldr	r3, [r4, #0]
 8004f3e:	6831      	ldr	r1, [r6, #0]
 8004f40:	061f      	lsls	r7, r3, #24
 8004f42:	f851 5b04 	ldr.w	r5, [r1], #4
 8004f46:	d402      	bmi.n	8004f4e <_printf_i+0x186>
 8004f48:	065f      	lsls	r7, r3, #25
 8004f4a:	bf48      	it	mi
 8004f4c:	b2ad      	uxthmi	r5, r5
 8004f4e:	6031      	str	r1, [r6, #0]
 8004f50:	07d9      	lsls	r1, r3, #31
 8004f52:	bf44      	itt	mi
 8004f54:	f043 0320 	orrmi.w	r3, r3, #32
 8004f58:	6023      	strmi	r3, [r4, #0]
 8004f5a:	b11d      	cbz	r5, 8004f64 <_printf_i+0x19c>
 8004f5c:	2310      	movs	r3, #16
 8004f5e:	e7ad      	b.n	8004ebc <_printf_i+0xf4>
 8004f60:	4826      	ldr	r0, [pc, #152]	@ (8004ffc <_printf_i+0x234>)
 8004f62:	e7e9      	b.n	8004f38 <_printf_i+0x170>
 8004f64:	6823      	ldr	r3, [r4, #0]
 8004f66:	f023 0320 	bic.w	r3, r3, #32
 8004f6a:	6023      	str	r3, [r4, #0]
 8004f6c:	e7f6      	b.n	8004f5c <_printf_i+0x194>
 8004f6e:	4616      	mov	r6, r2
 8004f70:	e7bd      	b.n	8004eee <_printf_i+0x126>
 8004f72:	6833      	ldr	r3, [r6, #0]
 8004f74:	6825      	ldr	r5, [r4, #0]
 8004f76:	1d18      	adds	r0, r3, #4
 8004f78:	6961      	ldr	r1, [r4, #20]
 8004f7a:	6030      	str	r0, [r6, #0]
 8004f7c:	062e      	lsls	r6, r5, #24
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	d501      	bpl.n	8004f86 <_printf_i+0x1be>
 8004f82:	6019      	str	r1, [r3, #0]
 8004f84:	e002      	b.n	8004f8c <_printf_i+0x1c4>
 8004f86:	0668      	lsls	r0, r5, #25
 8004f88:	d5fb      	bpl.n	8004f82 <_printf_i+0x1ba>
 8004f8a:	8019      	strh	r1, [r3, #0]
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4616      	mov	r6, r2
 8004f90:	6123      	str	r3, [r4, #16]
 8004f92:	e7bc      	b.n	8004f0e <_printf_i+0x146>
 8004f94:	6833      	ldr	r3, [r6, #0]
 8004f96:	2100      	movs	r1, #0
 8004f98:	1d1a      	adds	r2, r3, #4
 8004f9a:	6032      	str	r2, [r6, #0]
 8004f9c:	681e      	ldr	r6, [r3, #0]
 8004f9e:	6862      	ldr	r2, [r4, #4]
 8004fa0:	4630      	mov	r0, r6
 8004fa2:	f000 fc44 	bl	800582e <memchr>
 8004fa6:	b108      	cbz	r0, 8004fac <_printf_i+0x1e4>
 8004fa8:	1b80      	subs	r0, r0, r6
 8004faa:	6060      	str	r0, [r4, #4]
 8004fac:	6863      	ldr	r3, [r4, #4]
 8004fae:	6123      	str	r3, [r4, #16]
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fb6:	e7aa      	b.n	8004f0e <_printf_i+0x146>
 8004fb8:	4632      	mov	r2, r6
 8004fba:	4649      	mov	r1, r9
 8004fbc:	4640      	mov	r0, r8
 8004fbe:	6923      	ldr	r3, [r4, #16]
 8004fc0:	47d0      	blx	sl
 8004fc2:	3001      	adds	r0, #1
 8004fc4:	d0ad      	beq.n	8004f22 <_printf_i+0x15a>
 8004fc6:	6823      	ldr	r3, [r4, #0]
 8004fc8:	079b      	lsls	r3, r3, #30
 8004fca:	d413      	bmi.n	8004ff4 <_printf_i+0x22c>
 8004fcc:	68e0      	ldr	r0, [r4, #12]
 8004fce:	9b03      	ldr	r3, [sp, #12]
 8004fd0:	4298      	cmp	r0, r3
 8004fd2:	bfb8      	it	lt
 8004fd4:	4618      	movlt	r0, r3
 8004fd6:	e7a6      	b.n	8004f26 <_printf_i+0x15e>
 8004fd8:	2301      	movs	r3, #1
 8004fda:	4632      	mov	r2, r6
 8004fdc:	4649      	mov	r1, r9
 8004fde:	4640      	mov	r0, r8
 8004fe0:	47d0      	blx	sl
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d09d      	beq.n	8004f22 <_printf_i+0x15a>
 8004fe6:	3501      	adds	r5, #1
 8004fe8:	68e3      	ldr	r3, [r4, #12]
 8004fea:	9903      	ldr	r1, [sp, #12]
 8004fec:	1a5b      	subs	r3, r3, r1
 8004fee:	42ab      	cmp	r3, r5
 8004ff0:	dcf2      	bgt.n	8004fd8 <_printf_i+0x210>
 8004ff2:	e7eb      	b.n	8004fcc <_printf_i+0x204>
 8004ff4:	2500      	movs	r5, #0
 8004ff6:	f104 0619 	add.w	r6, r4, #25
 8004ffa:	e7f5      	b.n	8004fe8 <_printf_i+0x220>
 8004ffc:	080097c2 	.word	0x080097c2
 8005000:	080097d3 	.word	0x080097d3

08005004 <_scanf_float>:
 8005004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005008:	b087      	sub	sp, #28
 800500a:	9303      	str	r3, [sp, #12]
 800500c:	688b      	ldr	r3, [r1, #8]
 800500e:	4691      	mov	r9, r2
 8005010:	1e5a      	subs	r2, r3, #1
 8005012:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005016:	bf82      	ittt	hi
 8005018:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800501c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005020:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005024:	460a      	mov	r2, r1
 8005026:	f04f 0500 	mov.w	r5, #0
 800502a:	bf88      	it	hi
 800502c:	608b      	strhi	r3, [r1, #8]
 800502e:	680b      	ldr	r3, [r1, #0]
 8005030:	4680      	mov	r8, r0
 8005032:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005036:	f842 3b1c 	str.w	r3, [r2], #28
 800503a:	460c      	mov	r4, r1
 800503c:	bf98      	it	ls
 800503e:	f04f 0b00 	movls.w	fp, #0
 8005042:	4616      	mov	r6, r2
 8005044:	46aa      	mov	sl, r5
 8005046:	462f      	mov	r7, r5
 8005048:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800504c:	9201      	str	r2, [sp, #4]
 800504e:	9502      	str	r5, [sp, #8]
 8005050:	68a2      	ldr	r2, [r4, #8]
 8005052:	b15a      	cbz	r2, 800506c <_scanf_float+0x68>
 8005054:	f8d9 3000 	ldr.w	r3, [r9]
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	2b4e      	cmp	r3, #78	@ 0x4e
 800505c:	d862      	bhi.n	8005124 <_scanf_float+0x120>
 800505e:	2b40      	cmp	r3, #64	@ 0x40
 8005060:	d83a      	bhi.n	80050d8 <_scanf_float+0xd4>
 8005062:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005066:	b2c8      	uxtb	r0, r1
 8005068:	280e      	cmp	r0, #14
 800506a:	d938      	bls.n	80050de <_scanf_float+0xda>
 800506c:	b11f      	cbz	r7, 8005076 <_scanf_float+0x72>
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005074:	6023      	str	r3, [r4, #0]
 8005076:	f10a 3aff 	add.w	sl, sl, #4294967295
 800507a:	f1ba 0f01 	cmp.w	sl, #1
 800507e:	f200 8114 	bhi.w	80052aa <_scanf_float+0x2a6>
 8005082:	9b01      	ldr	r3, [sp, #4]
 8005084:	429e      	cmp	r6, r3
 8005086:	f200 8105 	bhi.w	8005294 <_scanf_float+0x290>
 800508a:	2001      	movs	r0, #1
 800508c:	b007      	add	sp, #28
 800508e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005092:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005096:	2a0d      	cmp	r2, #13
 8005098:	d8e8      	bhi.n	800506c <_scanf_float+0x68>
 800509a:	a101      	add	r1, pc, #4	@ (adr r1, 80050a0 <_scanf_float+0x9c>)
 800509c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80050a0:	080051e9 	.word	0x080051e9
 80050a4:	0800506d 	.word	0x0800506d
 80050a8:	0800506d 	.word	0x0800506d
 80050ac:	0800506d 	.word	0x0800506d
 80050b0:	08005245 	.word	0x08005245
 80050b4:	0800521f 	.word	0x0800521f
 80050b8:	0800506d 	.word	0x0800506d
 80050bc:	0800506d 	.word	0x0800506d
 80050c0:	080051f7 	.word	0x080051f7
 80050c4:	0800506d 	.word	0x0800506d
 80050c8:	0800506d 	.word	0x0800506d
 80050cc:	0800506d 	.word	0x0800506d
 80050d0:	0800506d 	.word	0x0800506d
 80050d4:	080051b3 	.word	0x080051b3
 80050d8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80050dc:	e7db      	b.n	8005096 <_scanf_float+0x92>
 80050de:	290e      	cmp	r1, #14
 80050e0:	d8c4      	bhi.n	800506c <_scanf_float+0x68>
 80050e2:	a001      	add	r0, pc, #4	@ (adr r0, 80050e8 <_scanf_float+0xe4>)
 80050e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80050e8:	080051a3 	.word	0x080051a3
 80050ec:	0800506d 	.word	0x0800506d
 80050f0:	080051a3 	.word	0x080051a3
 80050f4:	08005233 	.word	0x08005233
 80050f8:	0800506d 	.word	0x0800506d
 80050fc:	08005145 	.word	0x08005145
 8005100:	08005189 	.word	0x08005189
 8005104:	08005189 	.word	0x08005189
 8005108:	08005189 	.word	0x08005189
 800510c:	08005189 	.word	0x08005189
 8005110:	08005189 	.word	0x08005189
 8005114:	08005189 	.word	0x08005189
 8005118:	08005189 	.word	0x08005189
 800511c:	08005189 	.word	0x08005189
 8005120:	08005189 	.word	0x08005189
 8005124:	2b6e      	cmp	r3, #110	@ 0x6e
 8005126:	d809      	bhi.n	800513c <_scanf_float+0x138>
 8005128:	2b60      	cmp	r3, #96	@ 0x60
 800512a:	d8b2      	bhi.n	8005092 <_scanf_float+0x8e>
 800512c:	2b54      	cmp	r3, #84	@ 0x54
 800512e:	d07b      	beq.n	8005228 <_scanf_float+0x224>
 8005130:	2b59      	cmp	r3, #89	@ 0x59
 8005132:	d19b      	bne.n	800506c <_scanf_float+0x68>
 8005134:	2d07      	cmp	r5, #7
 8005136:	d199      	bne.n	800506c <_scanf_float+0x68>
 8005138:	2508      	movs	r5, #8
 800513a:	e02f      	b.n	800519c <_scanf_float+0x198>
 800513c:	2b74      	cmp	r3, #116	@ 0x74
 800513e:	d073      	beq.n	8005228 <_scanf_float+0x224>
 8005140:	2b79      	cmp	r3, #121	@ 0x79
 8005142:	e7f6      	b.n	8005132 <_scanf_float+0x12e>
 8005144:	6821      	ldr	r1, [r4, #0]
 8005146:	05c8      	lsls	r0, r1, #23
 8005148:	d51e      	bpl.n	8005188 <_scanf_float+0x184>
 800514a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800514e:	6021      	str	r1, [r4, #0]
 8005150:	3701      	adds	r7, #1
 8005152:	f1bb 0f00 	cmp.w	fp, #0
 8005156:	d003      	beq.n	8005160 <_scanf_float+0x15c>
 8005158:	3201      	adds	r2, #1
 800515a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800515e:	60a2      	str	r2, [r4, #8]
 8005160:	68a3      	ldr	r3, [r4, #8]
 8005162:	3b01      	subs	r3, #1
 8005164:	60a3      	str	r3, [r4, #8]
 8005166:	6923      	ldr	r3, [r4, #16]
 8005168:	3301      	adds	r3, #1
 800516a:	6123      	str	r3, [r4, #16]
 800516c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005170:	3b01      	subs	r3, #1
 8005172:	2b00      	cmp	r3, #0
 8005174:	f8c9 3004 	str.w	r3, [r9, #4]
 8005178:	f340 8083 	ble.w	8005282 <_scanf_float+0x27e>
 800517c:	f8d9 3000 	ldr.w	r3, [r9]
 8005180:	3301      	adds	r3, #1
 8005182:	f8c9 3000 	str.w	r3, [r9]
 8005186:	e763      	b.n	8005050 <_scanf_float+0x4c>
 8005188:	eb1a 0105 	adds.w	r1, sl, r5
 800518c:	f47f af6e 	bne.w	800506c <_scanf_float+0x68>
 8005190:	460d      	mov	r5, r1
 8005192:	468a      	mov	sl, r1
 8005194:	6822      	ldr	r2, [r4, #0]
 8005196:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800519a:	6022      	str	r2, [r4, #0]
 800519c:	f806 3b01 	strb.w	r3, [r6], #1
 80051a0:	e7de      	b.n	8005160 <_scanf_float+0x15c>
 80051a2:	6822      	ldr	r2, [r4, #0]
 80051a4:	0610      	lsls	r0, r2, #24
 80051a6:	f57f af61 	bpl.w	800506c <_scanf_float+0x68>
 80051aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80051ae:	6022      	str	r2, [r4, #0]
 80051b0:	e7f4      	b.n	800519c <_scanf_float+0x198>
 80051b2:	f1ba 0f00 	cmp.w	sl, #0
 80051b6:	d10c      	bne.n	80051d2 <_scanf_float+0x1ce>
 80051b8:	b977      	cbnz	r7, 80051d8 <_scanf_float+0x1d4>
 80051ba:	6822      	ldr	r2, [r4, #0]
 80051bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80051c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80051c4:	d108      	bne.n	80051d8 <_scanf_float+0x1d4>
 80051c6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80051ca:	f04f 0a01 	mov.w	sl, #1
 80051ce:	6022      	str	r2, [r4, #0]
 80051d0:	e7e4      	b.n	800519c <_scanf_float+0x198>
 80051d2:	f1ba 0f02 	cmp.w	sl, #2
 80051d6:	d051      	beq.n	800527c <_scanf_float+0x278>
 80051d8:	2d01      	cmp	r5, #1
 80051da:	d002      	beq.n	80051e2 <_scanf_float+0x1de>
 80051dc:	2d04      	cmp	r5, #4
 80051de:	f47f af45 	bne.w	800506c <_scanf_float+0x68>
 80051e2:	3501      	adds	r5, #1
 80051e4:	b2ed      	uxtb	r5, r5
 80051e6:	e7d9      	b.n	800519c <_scanf_float+0x198>
 80051e8:	f1ba 0f01 	cmp.w	sl, #1
 80051ec:	f47f af3e 	bne.w	800506c <_scanf_float+0x68>
 80051f0:	f04f 0a02 	mov.w	sl, #2
 80051f4:	e7d2      	b.n	800519c <_scanf_float+0x198>
 80051f6:	b975      	cbnz	r5, 8005216 <_scanf_float+0x212>
 80051f8:	2f00      	cmp	r7, #0
 80051fa:	f47f af38 	bne.w	800506e <_scanf_float+0x6a>
 80051fe:	6822      	ldr	r2, [r4, #0]
 8005200:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005204:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005208:	f040 80ff 	bne.w	800540a <_scanf_float+0x406>
 800520c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005210:	2501      	movs	r5, #1
 8005212:	6022      	str	r2, [r4, #0]
 8005214:	e7c2      	b.n	800519c <_scanf_float+0x198>
 8005216:	2d03      	cmp	r5, #3
 8005218:	d0e3      	beq.n	80051e2 <_scanf_float+0x1de>
 800521a:	2d05      	cmp	r5, #5
 800521c:	e7df      	b.n	80051de <_scanf_float+0x1da>
 800521e:	2d02      	cmp	r5, #2
 8005220:	f47f af24 	bne.w	800506c <_scanf_float+0x68>
 8005224:	2503      	movs	r5, #3
 8005226:	e7b9      	b.n	800519c <_scanf_float+0x198>
 8005228:	2d06      	cmp	r5, #6
 800522a:	f47f af1f 	bne.w	800506c <_scanf_float+0x68>
 800522e:	2507      	movs	r5, #7
 8005230:	e7b4      	b.n	800519c <_scanf_float+0x198>
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	0591      	lsls	r1, r2, #22
 8005236:	f57f af19 	bpl.w	800506c <_scanf_float+0x68>
 800523a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800523e:	6022      	str	r2, [r4, #0]
 8005240:	9702      	str	r7, [sp, #8]
 8005242:	e7ab      	b.n	800519c <_scanf_float+0x198>
 8005244:	6822      	ldr	r2, [r4, #0]
 8005246:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800524a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800524e:	d005      	beq.n	800525c <_scanf_float+0x258>
 8005250:	0550      	lsls	r0, r2, #21
 8005252:	f57f af0b 	bpl.w	800506c <_scanf_float+0x68>
 8005256:	2f00      	cmp	r7, #0
 8005258:	f000 80d7 	beq.w	800540a <_scanf_float+0x406>
 800525c:	0591      	lsls	r1, r2, #22
 800525e:	bf58      	it	pl
 8005260:	9902      	ldrpl	r1, [sp, #8]
 8005262:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005266:	bf58      	it	pl
 8005268:	1a79      	subpl	r1, r7, r1
 800526a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800526e:	f04f 0700 	mov.w	r7, #0
 8005272:	bf58      	it	pl
 8005274:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005278:	6022      	str	r2, [r4, #0]
 800527a:	e78f      	b.n	800519c <_scanf_float+0x198>
 800527c:	f04f 0a03 	mov.w	sl, #3
 8005280:	e78c      	b.n	800519c <_scanf_float+0x198>
 8005282:	4649      	mov	r1, r9
 8005284:	4640      	mov	r0, r8
 8005286:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800528a:	4798      	blx	r3
 800528c:	2800      	cmp	r0, #0
 800528e:	f43f aedf 	beq.w	8005050 <_scanf_float+0x4c>
 8005292:	e6eb      	b.n	800506c <_scanf_float+0x68>
 8005294:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005298:	464a      	mov	r2, r9
 800529a:	4640      	mov	r0, r8
 800529c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052a0:	4798      	blx	r3
 80052a2:	6923      	ldr	r3, [r4, #16]
 80052a4:	3b01      	subs	r3, #1
 80052a6:	6123      	str	r3, [r4, #16]
 80052a8:	e6eb      	b.n	8005082 <_scanf_float+0x7e>
 80052aa:	1e6b      	subs	r3, r5, #1
 80052ac:	2b06      	cmp	r3, #6
 80052ae:	d824      	bhi.n	80052fa <_scanf_float+0x2f6>
 80052b0:	2d02      	cmp	r5, #2
 80052b2:	d836      	bhi.n	8005322 <_scanf_float+0x31e>
 80052b4:	9b01      	ldr	r3, [sp, #4]
 80052b6:	429e      	cmp	r6, r3
 80052b8:	f67f aee7 	bls.w	800508a <_scanf_float+0x86>
 80052bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052c0:	464a      	mov	r2, r9
 80052c2:	4640      	mov	r0, r8
 80052c4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80052c8:	4798      	blx	r3
 80052ca:	6923      	ldr	r3, [r4, #16]
 80052cc:	3b01      	subs	r3, #1
 80052ce:	6123      	str	r3, [r4, #16]
 80052d0:	e7f0      	b.n	80052b4 <_scanf_float+0x2b0>
 80052d2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80052d6:	464a      	mov	r2, r9
 80052d8:	4640      	mov	r0, r8
 80052da:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80052de:	4798      	blx	r3
 80052e0:	6923      	ldr	r3, [r4, #16]
 80052e2:	3b01      	subs	r3, #1
 80052e4:	6123      	str	r3, [r4, #16]
 80052e6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052ea:	fa5f fa8a 	uxtb.w	sl, sl
 80052ee:	f1ba 0f02 	cmp.w	sl, #2
 80052f2:	d1ee      	bne.n	80052d2 <_scanf_float+0x2ce>
 80052f4:	3d03      	subs	r5, #3
 80052f6:	b2ed      	uxtb	r5, r5
 80052f8:	1b76      	subs	r6, r6, r5
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	05da      	lsls	r2, r3, #23
 80052fe:	d530      	bpl.n	8005362 <_scanf_float+0x35e>
 8005300:	055b      	lsls	r3, r3, #21
 8005302:	d511      	bpl.n	8005328 <_scanf_float+0x324>
 8005304:	9b01      	ldr	r3, [sp, #4]
 8005306:	429e      	cmp	r6, r3
 8005308:	f67f aebf 	bls.w	800508a <_scanf_float+0x86>
 800530c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005310:	464a      	mov	r2, r9
 8005312:	4640      	mov	r0, r8
 8005314:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005318:	4798      	blx	r3
 800531a:	6923      	ldr	r3, [r4, #16]
 800531c:	3b01      	subs	r3, #1
 800531e:	6123      	str	r3, [r4, #16]
 8005320:	e7f0      	b.n	8005304 <_scanf_float+0x300>
 8005322:	46aa      	mov	sl, r5
 8005324:	46b3      	mov	fp, r6
 8005326:	e7de      	b.n	80052e6 <_scanf_float+0x2e2>
 8005328:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800532c:	6923      	ldr	r3, [r4, #16]
 800532e:	2965      	cmp	r1, #101	@ 0x65
 8005330:	f103 33ff 	add.w	r3, r3, #4294967295
 8005334:	f106 35ff 	add.w	r5, r6, #4294967295
 8005338:	6123      	str	r3, [r4, #16]
 800533a:	d00c      	beq.n	8005356 <_scanf_float+0x352>
 800533c:	2945      	cmp	r1, #69	@ 0x45
 800533e:	d00a      	beq.n	8005356 <_scanf_float+0x352>
 8005340:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005344:	464a      	mov	r2, r9
 8005346:	4640      	mov	r0, r8
 8005348:	4798      	blx	r3
 800534a:	6923      	ldr	r3, [r4, #16]
 800534c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005350:	3b01      	subs	r3, #1
 8005352:	1eb5      	subs	r5, r6, #2
 8005354:	6123      	str	r3, [r4, #16]
 8005356:	464a      	mov	r2, r9
 8005358:	4640      	mov	r0, r8
 800535a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800535e:	4798      	blx	r3
 8005360:	462e      	mov	r6, r5
 8005362:	6822      	ldr	r2, [r4, #0]
 8005364:	f012 0210 	ands.w	r2, r2, #16
 8005368:	d001      	beq.n	800536e <_scanf_float+0x36a>
 800536a:	2000      	movs	r0, #0
 800536c:	e68e      	b.n	800508c <_scanf_float+0x88>
 800536e:	7032      	strb	r2, [r6, #0]
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800537a:	d125      	bne.n	80053c8 <_scanf_float+0x3c4>
 800537c:	9b02      	ldr	r3, [sp, #8]
 800537e:	429f      	cmp	r7, r3
 8005380:	d00a      	beq.n	8005398 <_scanf_float+0x394>
 8005382:	1bda      	subs	r2, r3, r7
 8005384:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005388:	429e      	cmp	r6, r3
 800538a:	bf28      	it	cs
 800538c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005390:	4630      	mov	r0, r6
 8005392:	491f      	ldr	r1, [pc, #124]	@ (8005410 <_scanf_float+0x40c>)
 8005394:	f000 f938 	bl	8005608 <siprintf>
 8005398:	2200      	movs	r2, #0
 800539a:	4640      	mov	r0, r8
 800539c:	9901      	ldr	r1, [sp, #4]
 800539e:	f002 fc5b 	bl	8007c58 <_strtod_r>
 80053a2:	9b03      	ldr	r3, [sp, #12]
 80053a4:	6825      	ldr	r5, [r4, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f015 0f02 	tst.w	r5, #2
 80053ac:	4606      	mov	r6, r0
 80053ae:	460f      	mov	r7, r1
 80053b0:	f103 0204 	add.w	r2, r3, #4
 80053b4:	d015      	beq.n	80053e2 <_scanf_float+0x3de>
 80053b6:	9903      	ldr	r1, [sp, #12]
 80053b8:	600a      	str	r2, [r1, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	e9c3 6700 	strd	r6, r7, [r3]
 80053c0:	68e3      	ldr	r3, [r4, #12]
 80053c2:	3301      	adds	r3, #1
 80053c4:	60e3      	str	r3, [r4, #12]
 80053c6:	e7d0      	b.n	800536a <_scanf_float+0x366>
 80053c8:	9b04      	ldr	r3, [sp, #16]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0e4      	beq.n	8005398 <_scanf_float+0x394>
 80053ce:	9905      	ldr	r1, [sp, #20]
 80053d0:	230a      	movs	r3, #10
 80053d2:	4640      	mov	r0, r8
 80053d4:	3101      	adds	r1, #1
 80053d6:	f002 fcbf 	bl	8007d58 <_strtol_r>
 80053da:	9b04      	ldr	r3, [sp, #16]
 80053dc:	9e05      	ldr	r6, [sp, #20]
 80053de:	1ac2      	subs	r2, r0, r3
 80053e0:	e7d0      	b.n	8005384 <_scanf_float+0x380>
 80053e2:	076d      	lsls	r5, r5, #29
 80053e4:	d4e7      	bmi.n	80053b6 <_scanf_float+0x3b2>
 80053e6:	9d03      	ldr	r5, [sp, #12]
 80053e8:	602a      	str	r2, [r5, #0]
 80053ea:	681d      	ldr	r5, [r3, #0]
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	f7fb fb0c 	bl	8000a0c <__aeabi_dcmpun>
 80053f4:	b120      	cbz	r0, 8005400 <_scanf_float+0x3fc>
 80053f6:	4807      	ldr	r0, [pc, #28]	@ (8005414 <_scanf_float+0x410>)
 80053f8:	f000 fa36 	bl	8005868 <nanf>
 80053fc:	6028      	str	r0, [r5, #0]
 80053fe:	e7df      	b.n	80053c0 <_scanf_float+0x3bc>
 8005400:	4630      	mov	r0, r6
 8005402:	4639      	mov	r1, r7
 8005404:	f7fb fb60 	bl	8000ac8 <__aeabi_d2f>
 8005408:	e7f8      	b.n	80053fc <_scanf_float+0x3f8>
 800540a:	2700      	movs	r7, #0
 800540c:	e633      	b.n	8005076 <_scanf_float+0x72>
 800540e:	bf00      	nop
 8005410:	080097e4 	.word	0x080097e4
 8005414:	08009940 	.word	0x08009940

08005418 <std>:
 8005418:	2300      	movs	r3, #0
 800541a:	b510      	push	{r4, lr}
 800541c:	4604      	mov	r4, r0
 800541e:	e9c0 3300 	strd	r3, r3, [r0]
 8005422:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005426:	6083      	str	r3, [r0, #8]
 8005428:	8181      	strh	r1, [r0, #12]
 800542a:	6643      	str	r3, [r0, #100]	@ 0x64
 800542c:	81c2      	strh	r2, [r0, #14]
 800542e:	6183      	str	r3, [r0, #24]
 8005430:	4619      	mov	r1, r3
 8005432:	2208      	movs	r2, #8
 8005434:	305c      	adds	r0, #92	@ 0x5c
 8005436:	f000 f97a 	bl	800572e <memset>
 800543a:	4b0d      	ldr	r3, [pc, #52]	@ (8005470 <std+0x58>)
 800543c:	6224      	str	r4, [r4, #32]
 800543e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005440:	4b0c      	ldr	r3, [pc, #48]	@ (8005474 <std+0x5c>)
 8005442:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005444:	4b0c      	ldr	r3, [pc, #48]	@ (8005478 <std+0x60>)
 8005446:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005448:	4b0c      	ldr	r3, [pc, #48]	@ (800547c <std+0x64>)
 800544a:	6323      	str	r3, [r4, #48]	@ 0x30
 800544c:	4b0c      	ldr	r3, [pc, #48]	@ (8005480 <std+0x68>)
 800544e:	429c      	cmp	r4, r3
 8005450:	d006      	beq.n	8005460 <std+0x48>
 8005452:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005456:	4294      	cmp	r4, r2
 8005458:	d002      	beq.n	8005460 <std+0x48>
 800545a:	33d0      	adds	r3, #208	@ 0xd0
 800545c:	429c      	cmp	r4, r3
 800545e:	d105      	bne.n	800546c <std+0x54>
 8005460:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005468:	f000 b9de 	b.w	8005828 <__retarget_lock_init_recursive>
 800546c:	bd10      	pop	{r4, pc}
 800546e:	bf00      	nop
 8005470:	080056a5 	.word	0x080056a5
 8005474:	080056cb 	.word	0x080056cb
 8005478:	08005703 	.word	0x08005703
 800547c:	08005727 	.word	0x08005727
 8005480:	200005b8 	.word	0x200005b8

08005484 <stdio_exit_handler>:
 8005484:	4a02      	ldr	r2, [pc, #8]	@ (8005490 <stdio_exit_handler+0xc>)
 8005486:	4903      	ldr	r1, [pc, #12]	@ (8005494 <stdio_exit_handler+0x10>)
 8005488:	4803      	ldr	r0, [pc, #12]	@ (8005498 <stdio_exit_handler+0x14>)
 800548a:	f000 b869 	b.w	8005560 <_fwalk_sglue>
 800548e:	bf00      	nop
 8005490:	20000010 	.word	0x20000010
 8005494:	08008741 	.word	0x08008741
 8005498:	20000020 	.word	0x20000020

0800549c <cleanup_stdio>:
 800549c:	6841      	ldr	r1, [r0, #4]
 800549e:	4b0c      	ldr	r3, [pc, #48]	@ (80054d0 <cleanup_stdio+0x34>)
 80054a0:	b510      	push	{r4, lr}
 80054a2:	4299      	cmp	r1, r3
 80054a4:	4604      	mov	r4, r0
 80054a6:	d001      	beq.n	80054ac <cleanup_stdio+0x10>
 80054a8:	f003 f94a 	bl	8008740 <_fflush_r>
 80054ac:	68a1      	ldr	r1, [r4, #8]
 80054ae:	4b09      	ldr	r3, [pc, #36]	@ (80054d4 <cleanup_stdio+0x38>)
 80054b0:	4299      	cmp	r1, r3
 80054b2:	d002      	beq.n	80054ba <cleanup_stdio+0x1e>
 80054b4:	4620      	mov	r0, r4
 80054b6:	f003 f943 	bl	8008740 <_fflush_r>
 80054ba:	68e1      	ldr	r1, [r4, #12]
 80054bc:	4b06      	ldr	r3, [pc, #24]	@ (80054d8 <cleanup_stdio+0x3c>)
 80054be:	4299      	cmp	r1, r3
 80054c0:	d004      	beq.n	80054cc <cleanup_stdio+0x30>
 80054c2:	4620      	mov	r0, r4
 80054c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054c8:	f003 b93a 	b.w	8008740 <_fflush_r>
 80054cc:	bd10      	pop	{r4, pc}
 80054ce:	bf00      	nop
 80054d0:	200005b8 	.word	0x200005b8
 80054d4:	20000620 	.word	0x20000620
 80054d8:	20000688 	.word	0x20000688

080054dc <global_stdio_init.part.0>:
 80054dc:	b510      	push	{r4, lr}
 80054de:	4b0b      	ldr	r3, [pc, #44]	@ (800550c <global_stdio_init.part.0+0x30>)
 80054e0:	4c0b      	ldr	r4, [pc, #44]	@ (8005510 <global_stdio_init.part.0+0x34>)
 80054e2:	4a0c      	ldr	r2, [pc, #48]	@ (8005514 <global_stdio_init.part.0+0x38>)
 80054e4:	4620      	mov	r0, r4
 80054e6:	601a      	str	r2, [r3, #0]
 80054e8:	2104      	movs	r1, #4
 80054ea:	2200      	movs	r2, #0
 80054ec:	f7ff ff94 	bl	8005418 <std>
 80054f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054f4:	2201      	movs	r2, #1
 80054f6:	2109      	movs	r1, #9
 80054f8:	f7ff ff8e 	bl	8005418 <std>
 80054fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005500:	2202      	movs	r2, #2
 8005502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005506:	2112      	movs	r1, #18
 8005508:	f7ff bf86 	b.w	8005418 <std>
 800550c:	200006f0 	.word	0x200006f0
 8005510:	200005b8 	.word	0x200005b8
 8005514:	08005485 	.word	0x08005485

08005518 <__sfp_lock_acquire>:
 8005518:	4801      	ldr	r0, [pc, #4]	@ (8005520 <__sfp_lock_acquire+0x8>)
 800551a:	f000 b986 	b.w	800582a <__retarget_lock_acquire_recursive>
 800551e:	bf00      	nop
 8005520:	200006f9 	.word	0x200006f9

08005524 <__sfp_lock_release>:
 8005524:	4801      	ldr	r0, [pc, #4]	@ (800552c <__sfp_lock_release+0x8>)
 8005526:	f000 b981 	b.w	800582c <__retarget_lock_release_recursive>
 800552a:	bf00      	nop
 800552c:	200006f9 	.word	0x200006f9

08005530 <__sinit>:
 8005530:	b510      	push	{r4, lr}
 8005532:	4604      	mov	r4, r0
 8005534:	f7ff fff0 	bl	8005518 <__sfp_lock_acquire>
 8005538:	6a23      	ldr	r3, [r4, #32]
 800553a:	b11b      	cbz	r3, 8005544 <__sinit+0x14>
 800553c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005540:	f7ff bff0 	b.w	8005524 <__sfp_lock_release>
 8005544:	4b04      	ldr	r3, [pc, #16]	@ (8005558 <__sinit+0x28>)
 8005546:	6223      	str	r3, [r4, #32]
 8005548:	4b04      	ldr	r3, [pc, #16]	@ (800555c <__sinit+0x2c>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1f5      	bne.n	800553c <__sinit+0xc>
 8005550:	f7ff ffc4 	bl	80054dc <global_stdio_init.part.0>
 8005554:	e7f2      	b.n	800553c <__sinit+0xc>
 8005556:	bf00      	nop
 8005558:	0800549d 	.word	0x0800549d
 800555c:	200006f0 	.word	0x200006f0

08005560 <_fwalk_sglue>:
 8005560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005564:	4607      	mov	r7, r0
 8005566:	4688      	mov	r8, r1
 8005568:	4614      	mov	r4, r2
 800556a:	2600      	movs	r6, #0
 800556c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005570:	f1b9 0901 	subs.w	r9, r9, #1
 8005574:	d505      	bpl.n	8005582 <_fwalk_sglue+0x22>
 8005576:	6824      	ldr	r4, [r4, #0]
 8005578:	2c00      	cmp	r4, #0
 800557a:	d1f7      	bne.n	800556c <_fwalk_sglue+0xc>
 800557c:	4630      	mov	r0, r6
 800557e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005582:	89ab      	ldrh	r3, [r5, #12]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d907      	bls.n	8005598 <_fwalk_sglue+0x38>
 8005588:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800558c:	3301      	adds	r3, #1
 800558e:	d003      	beq.n	8005598 <_fwalk_sglue+0x38>
 8005590:	4629      	mov	r1, r5
 8005592:	4638      	mov	r0, r7
 8005594:	47c0      	blx	r8
 8005596:	4306      	orrs	r6, r0
 8005598:	3568      	adds	r5, #104	@ 0x68
 800559a:	e7e9      	b.n	8005570 <_fwalk_sglue+0x10>

0800559c <sniprintf>:
 800559c:	b40c      	push	{r2, r3}
 800559e:	b530      	push	{r4, r5, lr}
 80055a0:	4b18      	ldr	r3, [pc, #96]	@ (8005604 <sniprintf+0x68>)
 80055a2:	1e0c      	subs	r4, r1, #0
 80055a4:	681d      	ldr	r5, [r3, #0]
 80055a6:	b09d      	sub	sp, #116	@ 0x74
 80055a8:	da08      	bge.n	80055bc <sniprintf+0x20>
 80055aa:	238b      	movs	r3, #139	@ 0x8b
 80055ac:	f04f 30ff 	mov.w	r0, #4294967295
 80055b0:	602b      	str	r3, [r5, #0]
 80055b2:	b01d      	add	sp, #116	@ 0x74
 80055b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055b8:	b002      	add	sp, #8
 80055ba:	4770      	bx	lr
 80055bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80055c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80055c4:	f04f 0300 	mov.w	r3, #0
 80055c8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80055ca:	bf0c      	ite	eq
 80055cc:	4623      	moveq	r3, r4
 80055ce:	f104 33ff 	addne.w	r3, r4, #4294967295
 80055d2:	9304      	str	r3, [sp, #16]
 80055d4:	9307      	str	r3, [sp, #28]
 80055d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80055da:	9002      	str	r0, [sp, #8]
 80055dc:	9006      	str	r0, [sp, #24]
 80055de:	f8ad 3016 	strh.w	r3, [sp, #22]
 80055e2:	4628      	mov	r0, r5
 80055e4:	ab21      	add	r3, sp, #132	@ 0x84
 80055e6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80055e8:	a902      	add	r1, sp, #8
 80055ea:	9301      	str	r3, [sp, #4]
 80055ec:	f002 fc12 	bl	8007e14 <_svfiprintf_r>
 80055f0:	1c43      	adds	r3, r0, #1
 80055f2:	bfbc      	itt	lt
 80055f4:	238b      	movlt	r3, #139	@ 0x8b
 80055f6:	602b      	strlt	r3, [r5, #0]
 80055f8:	2c00      	cmp	r4, #0
 80055fa:	d0da      	beq.n	80055b2 <sniprintf+0x16>
 80055fc:	2200      	movs	r2, #0
 80055fe:	9b02      	ldr	r3, [sp, #8]
 8005600:	701a      	strb	r2, [r3, #0]
 8005602:	e7d6      	b.n	80055b2 <sniprintf+0x16>
 8005604:	2000001c 	.word	0x2000001c

08005608 <siprintf>:
 8005608:	b40e      	push	{r1, r2, r3}
 800560a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800560e:	b510      	push	{r4, lr}
 8005610:	2400      	movs	r4, #0
 8005612:	b09d      	sub	sp, #116	@ 0x74
 8005614:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005616:	9002      	str	r0, [sp, #8]
 8005618:	9006      	str	r0, [sp, #24]
 800561a:	9107      	str	r1, [sp, #28]
 800561c:	9104      	str	r1, [sp, #16]
 800561e:	4809      	ldr	r0, [pc, #36]	@ (8005644 <siprintf+0x3c>)
 8005620:	4909      	ldr	r1, [pc, #36]	@ (8005648 <siprintf+0x40>)
 8005622:	f853 2b04 	ldr.w	r2, [r3], #4
 8005626:	9105      	str	r1, [sp, #20]
 8005628:	6800      	ldr	r0, [r0, #0]
 800562a:	a902      	add	r1, sp, #8
 800562c:	9301      	str	r3, [sp, #4]
 800562e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005630:	f002 fbf0 	bl	8007e14 <_svfiprintf_r>
 8005634:	9b02      	ldr	r3, [sp, #8]
 8005636:	701c      	strb	r4, [r3, #0]
 8005638:	b01d      	add	sp, #116	@ 0x74
 800563a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800563e:	b003      	add	sp, #12
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	2000001c 	.word	0x2000001c
 8005648:	ffff0208 	.word	0xffff0208

0800564c <siscanf>:
 800564c:	b40e      	push	{r1, r2, r3}
 800564e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8005652:	b570      	push	{r4, r5, r6, lr}
 8005654:	2500      	movs	r5, #0
 8005656:	b09d      	sub	sp, #116	@ 0x74
 8005658:	ac21      	add	r4, sp, #132	@ 0x84
 800565a:	f854 6b04 	ldr.w	r6, [r4], #4
 800565e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8005662:	951b      	str	r5, [sp, #108]	@ 0x6c
 8005664:	9002      	str	r0, [sp, #8]
 8005666:	9006      	str	r0, [sp, #24]
 8005668:	f7fa fd72 	bl	8000150 <strlen>
 800566c:	4b0b      	ldr	r3, [pc, #44]	@ (800569c <siscanf+0x50>)
 800566e:	9003      	str	r0, [sp, #12]
 8005670:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005672:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005676:	9007      	str	r0, [sp, #28]
 8005678:	4809      	ldr	r0, [pc, #36]	@ (80056a0 <siscanf+0x54>)
 800567a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800567e:	4632      	mov	r2, r6
 8005680:	4623      	mov	r3, r4
 8005682:	a902      	add	r1, sp, #8
 8005684:	6800      	ldr	r0, [r0, #0]
 8005686:	950f      	str	r5, [sp, #60]	@ 0x3c
 8005688:	9514      	str	r5, [sp, #80]	@ 0x50
 800568a:	9401      	str	r4, [sp, #4]
 800568c:	f002 fd18 	bl	80080c0 <__ssvfiscanf_r>
 8005690:	b01d      	add	sp, #116	@ 0x74
 8005692:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005696:	b003      	add	sp, #12
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	080056c7 	.word	0x080056c7
 80056a0:	2000001c 	.word	0x2000001c

080056a4 <__sread>:
 80056a4:	b510      	push	{r4, lr}
 80056a6:	460c      	mov	r4, r1
 80056a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056ac:	f000 f86e 	bl	800578c <_read_r>
 80056b0:	2800      	cmp	r0, #0
 80056b2:	bfab      	itete	ge
 80056b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056b6:	89a3      	ldrhlt	r3, [r4, #12]
 80056b8:	181b      	addge	r3, r3, r0
 80056ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056be:	bfac      	ite	ge
 80056c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056c2:	81a3      	strhlt	r3, [r4, #12]
 80056c4:	bd10      	pop	{r4, pc}

080056c6 <__seofread>:
 80056c6:	2000      	movs	r0, #0
 80056c8:	4770      	bx	lr

080056ca <__swrite>:
 80056ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056ce:	461f      	mov	r7, r3
 80056d0:	898b      	ldrh	r3, [r1, #12]
 80056d2:	4605      	mov	r5, r0
 80056d4:	05db      	lsls	r3, r3, #23
 80056d6:	460c      	mov	r4, r1
 80056d8:	4616      	mov	r6, r2
 80056da:	d505      	bpl.n	80056e8 <__swrite+0x1e>
 80056dc:	2302      	movs	r3, #2
 80056de:	2200      	movs	r2, #0
 80056e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056e4:	f000 f840 	bl	8005768 <_lseek_r>
 80056e8:	89a3      	ldrh	r3, [r4, #12]
 80056ea:	4632      	mov	r2, r6
 80056ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80056f0:	81a3      	strh	r3, [r4, #12]
 80056f2:	4628      	mov	r0, r5
 80056f4:	463b      	mov	r3, r7
 80056f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80056fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056fe:	f000 b857 	b.w	80057b0 <_write_r>

08005702 <__sseek>:
 8005702:	b510      	push	{r4, lr}
 8005704:	460c      	mov	r4, r1
 8005706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800570a:	f000 f82d 	bl	8005768 <_lseek_r>
 800570e:	1c43      	adds	r3, r0, #1
 8005710:	89a3      	ldrh	r3, [r4, #12]
 8005712:	bf15      	itete	ne
 8005714:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005716:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800571a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800571e:	81a3      	strheq	r3, [r4, #12]
 8005720:	bf18      	it	ne
 8005722:	81a3      	strhne	r3, [r4, #12]
 8005724:	bd10      	pop	{r4, pc}

08005726 <__sclose>:
 8005726:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800572a:	f000 b80d 	b.w	8005748 <_close_r>

0800572e <memset>:
 800572e:	4603      	mov	r3, r0
 8005730:	4402      	add	r2, r0
 8005732:	4293      	cmp	r3, r2
 8005734:	d100      	bne.n	8005738 <memset+0xa>
 8005736:	4770      	bx	lr
 8005738:	f803 1b01 	strb.w	r1, [r3], #1
 800573c:	e7f9      	b.n	8005732 <memset+0x4>
	...

08005740 <_localeconv_r>:
 8005740:	4800      	ldr	r0, [pc, #0]	@ (8005744 <_localeconv_r+0x4>)
 8005742:	4770      	bx	lr
 8005744:	2000015c 	.word	0x2000015c

08005748 <_close_r>:
 8005748:	b538      	push	{r3, r4, r5, lr}
 800574a:	2300      	movs	r3, #0
 800574c:	4d05      	ldr	r5, [pc, #20]	@ (8005764 <_close_r+0x1c>)
 800574e:	4604      	mov	r4, r0
 8005750:	4608      	mov	r0, r1
 8005752:	602b      	str	r3, [r5, #0]
 8005754:	f7fd f941 	bl	80029da <_close>
 8005758:	1c43      	adds	r3, r0, #1
 800575a:	d102      	bne.n	8005762 <_close_r+0x1a>
 800575c:	682b      	ldr	r3, [r5, #0]
 800575e:	b103      	cbz	r3, 8005762 <_close_r+0x1a>
 8005760:	6023      	str	r3, [r4, #0]
 8005762:	bd38      	pop	{r3, r4, r5, pc}
 8005764:	200006f4 	.word	0x200006f4

08005768 <_lseek_r>:
 8005768:	b538      	push	{r3, r4, r5, lr}
 800576a:	4604      	mov	r4, r0
 800576c:	4608      	mov	r0, r1
 800576e:	4611      	mov	r1, r2
 8005770:	2200      	movs	r2, #0
 8005772:	4d05      	ldr	r5, [pc, #20]	@ (8005788 <_lseek_r+0x20>)
 8005774:	602a      	str	r2, [r5, #0]
 8005776:	461a      	mov	r2, r3
 8005778:	f7fd f953 	bl	8002a22 <_lseek>
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	d102      	bne.n	8005786 <_lseek_r+0x1e>
 8005780:	682b      	ldr	r3, [r5, #0]
 8005782:	b103      	cbz	r3, 8005786 <_lseek_r+0x1e>
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	bd38      	pop	{r3, r4, r5, pc}
 8005788:	200006f4 	.word	0x200006f4

0800578c <_read_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4604      	mov	r4, r0
 8005790:	4608      	mov	r0, r1
 8005792:	4611      	mov	r1, r2
 8005794:	2200      	movs	r2, #0
 8005796:	4d05      	ldr	r5, [pc, #20]	@ (80057ac <_read_r+0x20>)
 8005798:	602a      	str	r2, [r5, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	f7fd f8e4 	bl	8002968 <_read>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_read_r+0x1e>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_read_r+0x1e>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	200006f4 	.word	0x200006f4

080057b0 <_write_r>:
 80057b0:	b538      	push	{r3, r4, r5, lr}
 80057b2:	4604      	mov	r4, r0
 80057b4:	4608      	mov	r0, r1
 80057b6:	4611      	mov	r1, r2
 80057b8:	2200      	movs	r2, #0
 80057ba:	4d05      	ldr	r5, [pc, #20]	@ (80057d0 <_write_r+0x20>)
 80057bc:	602a      	str	r2, [r5, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	f7fd f8ef 	bl	80029a2 <_write>
 80057c4:	1c43      	adds	r3, r0, #1
 80057c6:	d102      	bne.n	80057ce <_write_r+0x1e>
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	b103      	cbz	r3, 80057ce <_write_r+0x1e>
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
 80057d0:	200006f4 	.word	0x200006f4

080057d4 <__errno>:
 80057d4:	4b01      	ldr	r3, [pc, #4]	@ (80057dc <__errno+0x8>)
 80057d6:	6818      	ldr	r0, [r3, #0]
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	2000001c 	.word	0x2000001c

080057e0 <__libc_init_array>:
 80057e0:	b570      	push	{r4, r5, r6, lr}
 80057e2:	2600      	movs	r6, #0
 80057e4:	4d0c      	ldr	r5, [pc, #48]	@ (8005818 <__libc_init_array+0x38>)
 80057e6:	4c0d      	ldr	r4, [pc, #52]	@ (800581c <__libc_init_array+0x3c>)
 80057e8:	1b64      	subs	r4, r4, r5
 80057ea:	10a4      	asrs	r4, r4, #2
 80057ec:	42a6      	cmp	r6, r4
 80057ee:	d109      	bne.n	8005804 <__libc_init_array+0x24>
 80057f0:	f003 ff68 	bl	80096c4 <_init>
 80057f4:	2600      	movs	r6, #0
 80057f6:	4d0a      	ldr	r5, [pc, #40]	@ (8005820 <__libc_init_array+0x40>)
 80057f8:	4c0a      	ldr	r4, [pc, #40]	@ (8005824 <__libc_init_array+0x44>)
 80057fa:	1b64      	subs	r4, r4, r5
 80057fc:	10a4      	asrs	r4, r4, #2
 80057fe:	42a6      	cmp	r6, r4
 8005800:	d105      	bne.n	800580e <__libc_init_array+0x2e>
 8005802:	bd70      	pop	{r4, r5, r6, pc}
 8005804:	f855 3b04 	ldr.w	r3, [r5], #4
 8005808:	4798      	blx	r3
 800580a:	3601      	adds	r6, #1
 800580c:	e7ee      	b.n	80057ec <__libc_init_array+0xc>
 800580e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005812:	4798      	blx	r3
 8005814:	3601      	adds	r6, #1
 8005816:	e7f2      	b.n	80057fe <__libc_init_array+0x1e>
 8005818:	08009bfc 	.word	0x08009bfc
 800581c:	08009bfc 	.word	0x08009bfc
 8005820:	08009bfc 	.word	0x08009bfc
 8005824:	08009c00 	.word	0x08009c00

08005828 <__retarget_lock_init_recursive>:
 8005828:	4770      	bx	lr

0800582a <__retarget_lock_acquire_recursive>:
 800582a:	4770      	bx	lr

0800582c <__retarget_lock_release_recursive>:
 800582c:	4770      	bx	lr

0800582e <memchr>:
 800582e:	4603      	mov	r3, r0
 8005830:	b510      	push	{r4, lr}
 8005832:	b2c9      	uxtb	r1, r1
 8005834:	4402      	add	r2, r0
 8005836:	4293      	cmp	r3, r2
 8005838:	4618      	mov	r0, r3
 800583a:	d101      	bne.n	8005840 <memchr+0x12>
 800583c:	2000      	movs	r0, #0
 800583e:	e003      	b.n	8005848 <memchr+0x1a>
 8005840:	7804      	ldrb	r4, [r0, #0]
 8005842:	3301      	adds	r3, #1
 8005844:	428c      	cmp	r4, r1
 8005846:	d1f6      	bne.n	8005836 <memchr+0x8>
 8005848:	bd10      	pop	{r4, pc}

0800584a <memcpy>:
 800584a:	440a      	add	r2, r1
 800584c:	4291      	cmp	r1, r2
 800584e:	f100 33ff 	add.w	r3, r0, #4294967295
 8005852:	d100      	bne.n	8005856 <memcpy+0xc>
 8005854:	4770      	bx	lr
 8005856:	b510      	push	{r4, lr}
 8005858:	f811 4b01 	ldrb.w	r4, [r1], #1
 800585c:	4291      	cmp	r1, r2
 800585e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005862:	d1f9      	bne.n	8005858 <memcpy+0xe>
 8005864:	bd10      	pop	{r4, pc}
	...

08005868 <nanf>:
 8005868:	4800      	ldr	r0, [pc, #0]	@ (800586c <nanf+0x4>)
 800586a:	4770      	bx	lr
 800586c:	7fc00000 	.word	0x7fc00000

08005870 <quorem>:
 8005870:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005874:	6903      	ldr	r3, [r0, #16]
 8005876:	690c      	ldr	r4, [r1, #16]
 8005878:	4607      	mov	r7, r0
 800587a:	42a3      	cmp	r3, r4
 800587c:	db7e      	blt.n	800597c <quorem+0x10c>
 800587e:	3c01      	subs	r4, #1
 8005880:	00a3      	lsls	r3, r4, #2
 8005882:	f100 0514 	add.w	r5, r0, #20
 8005886:	f101 0814 	add.w	r8, r1, #20
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005890:	9301      	str	r3, [sp, #4]
 8005892:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005896:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800589a:	3301      	adds	r3, #1
 800589c:	429a      	cmp	r2, r3
 800589e:	fbb2 f6f3 	udiv	r6, r2, r3
 80058a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80058a6:	d32e      	bcc.n	8005906 <quorem+0x96>
 80058a8:	f04f 0a00 	mov.w	sl, #0
 80058ac:	46c4      	mov	ip, r8
 80058ae:	46ae      	mov	lr, r5
 80058b0:	46d3      	mov	fp, sl
 80058b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80058b6:	b298      	uxth	r0, r3
 80058b8:	fb06 a000 	mla	r0, r6, r0, sl
 80058bc:	0c1b      	lsrs	r3, r3, #16
 80058be:	0c02      	lsrs	r2, r0, #16
 80058c0:	fb06 2303 	mla	r3, r6, r3, r2
 80058c4:	f8de 2000 	ldr.w	r2, [lr]
 80058c8:	b280      	uxth	r0, r0
 80058ca:	b292      	uxth	r2, r2
 80058cc:	1a12      	subs	r2, r2, r0
 80058ce:	445a      	add	r2, fp
 80058d0:	f8de 0000 	ldr.w	r0, [lr]
 80058d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058d8:	b29b      	uxth	r3, r3
 80058da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80058de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80058e2:	b292      	uxth	r2, r2
 80058e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80058e8:	45e1      	cmp	r9, ip
 80058ea:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80058ee:	f84e 2b04 	str.w	r2, [lr], #4
 80058f2:	d2de      	bcs.n	80058b2 <quorem+0x42>
 80058f4:	9b00      	ldr	r3, [sp, #0]
 80058f6:	58eb      	ldr	r3, [r5, r3]
 80058f8:	b92b      	cbnz	r3, 8005906 <quorem+0x96>
 80058fa:	9b01      	ldr	r3, [sp, #4]
 80058fc:	3b04      	subs	r3, #4
 80058fe:	429d      	cmp	r5, r3
 8005900:	461a      	mov	r2, r3
 8005902:	d32f      	bcc.n	8005964 <quorem+0xf4>
 8005904:	613c      	str	r4, [r7, #16]
 8005906:	4638      	mov	r0, r7
 8005908:	f001 f9c8 	bl	8006c9c <__mcmp>
 800590c:	2800      	cmp	r0, #0
 800590e:	db25      	blt.n	800595c <quorem+0xec>
 8005910:	4629      	mov	r1, r5
 8005912:	2000      	movs	r0, #0
 8005914:	f858 2b04 	ldr.w	r2, [r8], #4
 8005918:	f8d1 c000 	ldr.w	ip, [r1]
 800591c:	fa1f fe82 	uxth.w	lr, r2
 8005920:	fa1f f38c 	uxth.w	r3, ip
 8005924:	eba3 030e 	sub.w	r3, r3, lr
 8005928:	4403      	add	r3, r0
 800592a:	0c12      	lsrs	r2, r2, #16
 800592c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005930:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005934:	b29b      	uxth	r3, r3
 8005936:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800593a:	45c1      	cmp	r9, r8
 800593c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005940:	f841 3b04 	str.w	r3, [r1], #4
 8005944:	d2e6      	bcs.n	8005914 <quorem+0xa4>
 8005946:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800594a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800594e:	b922      	cbnz	r2, 800595a <quorem+0xea>
 8005950:	3b04      	subs	r3, #4
 8005952:	429d      	cmp	r5, r3
 8005954:	461a      	mov	r2, r3
 8005956:	d30b      	bcc.n	8005970 <quorem+0x100>
 8005958:	613c      	str	r4, [r7, #16]
 800595a:	3601      	adds	r6, #1
 800595c:	4630      	mov	r0, r6
 800595e:	b003      	add	sp, #12
 8005960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005964:	6812      	ldr	r2, [r2, #0]
 8005966:	3b04      	subs	r3, #4
 8005968:	2a00      	cmp	r2, #0
 800596a:	d1cb      	bne.n	8005904 <quorem+0x94>
 800596c:	3c01      	subs	r4, #1
 800596e:	e7c6      	b.n	80058fe <quorem+0x8e>
 8005970:	6812      	ldr	r2, [r2, #0]
 8005972:	3b04      	subs	r3, #4
 8005974:	2a00      	cmp	r2, #0
 8005976:	d1ef      	bne.n	8005958 <quorem+0xe8>
 8005978:	3c01      	subs	r4, #1
 800597a:	e7ea      	b.n	8005952 <quorem+0xe2>
 800597c:	2000      	movs	r0, #0
 800597e:	e7ee      	b.n	800595e <quorem+0xee>

08005980 <_dtoa_r>:
 8005980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005984:	4614      	mov	r4, r2
 8005986:	461d      	mov	r5, r3
 8005988:	69c7      	ldr	r7, [r0, #28]
 800598a:	b097      	sub	sp, #92	@ 0x5c
 800598c:	4681      	mov	r9, r0
 800598e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005992:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005994:	b97f      	cbnz	r7, 80059b6 <_dtoa_r+0x36>
 8005996:	2010      	movs	r0, #16
 8005998:	f000 fe0e 	bl	80065b8 <malloc>
 800599c:	4602      	mov	r2, r0
 800599e:	f8c9 001c 	str.w	r0, [r9, #28]
 80059a2:	b920      	cbnz	r0, 80059ae <_dtoa_r+0x2e>
 80059a4:	21ef      	movs	r1, #239	@ 0xef
 80059a6:	4bac      	ldr	r3, [pc, #688]	@ (8005c58 <_dtoa_r+0x2d8>)
 80059a8:	48ac      	ldr	r0, [pc, #688]	@ (8005c5c <_dtoa_r+0x2dc>)
 80059aa:	f002 ffa5 	bl	80088f8 <__assert_func>
 80059ae:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80059b2:	6007      	str	r7, [r0, #0]
 80059b4:	60c7      	str	r7, [r0, #12]
 80059b6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059ba:	6819      	ldr	r1, [r3, #0]
 80059bc:	b159      	cbz	r1, 80059d6 <_dtoa_r+0x56>
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	2301      	movs	r3, #1
 80059c2:	4093      	lsls	r3, r2
 80059c4:	604a      	str	r2, [r1, #4]
 80059c6:	608b      	str	r3, [r1, #8]
 80059c8:	4648      	mov	r0, r9
 80059ca:	f000 feeb 	bl	80067a4 <_Bfree>
 80059ce:	2200      	movs	r2, #0
 80059d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	1e2b      	subs	r3, r5, #0
 80059d8:	bfaf      	iteee	ge
 80059da:	2300      	movge	r3, #0
 80059dc:	2201      	movlt	r2, #1
 80059de:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80059e2:	9307      	strlt	r3, [sp, #28]
 80059e4:	bfa8      	it	ge
 80059e6:	6033      	strge	r3, [r6, #0]
 80059e8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80059ec:	4b9c      	ldr	r3, [pc, #624]	@ (8005c60 <_dtoa_r+0x2e0>)
 80059ee:	bfb8      	it	lt
 80059f0:	6032      	strlt	r2, [r6, #0]
 80059f2:	ea33 0308 	bics.w	r3, r3, r8
 80059f6:	d112      	bne.n	8005a1e <_dtoa_r+0x9e>
 80059f8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80059fc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80059fe:	6013      	str	r3, [r2, #0]
 8005a00:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005a04:	4323      	orrs	r3, r4
 8005a06:	f000 855e 	beq.w	80064c6 <_dtoa_r+0xb46>
 8005a0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005a0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005c64 <_dtoa_r+0x2e4>
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 8560 	beq.w	80064d6 <_dtoa_r+0xb56>
 8005a16:	f10a 0303 	add.w	r3, sl, #3
 8005a1a:	f000 bd5a 	b.w	80064d2 <_dtoa_r+0xb52>
 8005a1e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a22:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005a26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	f7fa ffbb 	bl	80009a8 <__aeabi_dcmpeq>
 8005a32:	4607      	mov	r7, r0
 8005a34:	b158      	cbz	r0, 8005a4e <_dtoa_r+0xce>
 8005a36:	2301      	movs	r3, #1
 8005a38:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005a3a:	6013      	str	r3, [r2, #0]
 8005a3c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005a3e:	b113      	cbz	r3, 8005a46 <_dtoa_r+0xc6>
 8005a40:	4b89      	ldr	r3, [pc, #548]	@ (8005c68 <_dtoa_r+0x2e8>)
 8005a42:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005c6c <_dtoa_r+0x2ec>
 8005a4a:	f000 bd44 	b.w	80064d6 <_dtoa_r+0xb56>
 8005a4e:	ab14      	add	r3, sp, #80	@ 0x50
 8005a50:	9301      	str	r3, [sp, #4]
 8005a52:	ab15      	add	r3, sp, #84	@ 0x54
 8005a54:	9300      	str	r3, [sp, #0]
 8005a56:	4648      	mov	r0, r9
 8005a58:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005a5c:	f001 fa36 	bl	8006ecc <__d2b>
 8005a60:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005a64:	9003      	str	r0, [sp, #12]
 8005a66:	2e00      	cmp	r6, #0
 8005a68:	d078      	beq.n	8005b5c <_dtoa_r+0x1dc>
 8005a6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a70:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005a74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a78:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005a7c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005a80:	9712      	str	r7, [sp, #72]	@ 0x48
 8005a82:	4619      	mov	r1, r3
 8005a84:	2200      	movs	r2, #0
 8005a86:	4b7a      	ldr	r3, [pc, #488]	@ (8005c70 <_dtoa_r+0x2f0>)
 8005a88:	f7fa fb6e 	bl	8000168 <__aeabi_dsub>
 8005a8c:	a36c      	add	r3, pc, #432	@ (adr r3, 8005c40 <_dtoa_r+0x2c0>)
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f7fa fd21 	bl	80004d8 <__aeabi_dmul>
 8005a96:	a36c      	add	r3, pc, #432	@ (adr r3, 8005c48 <_dtoa_r+0x2c8>)
 8005a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a9c:	f7fa fb66 	bl	800016c <__adddf3>
 8005aa0:	4604      	mov	r4, r0
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	460d      	mov	r5, r1
 8005aa6:	f7fa fcad 	bl	8000404 <__aeabi_i2d>
 8005aaa:	a369      	add	r3, pc, #420	@ (adr r3, 8005c50 <_dtoa_r+0x2d0>)
 8005aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ab0:	f7fa fd12 	bl	80004d8 <__aeabi_dmul>
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4620      	mov	r0, r4
 8005aba:	4629      	mov	r1, r5
 8005abc:	f7fa fb56 	bl	800016c <__adddf3>
 8005ac0:	4604      	mov	r4, r0
 8005ac2:	460d      	mov	r5, r1
 8005ac4:	f7fa ffb8 	bl	8000a38 <__aeabi_d2iz>
 8005ac8:	2200      	movs	r2, #0
 8005aca:	4607      	mov	r7, r0
 8005acc:	2300      	movs	r3, #0
 8005ace:	4620      	mov	r0, r4
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	f7fa ff73 	bl	80009bc <__aeabi_dcmplt>
 8005ad6:	b140      	cbz	r0, 8005aea <_dtoa_r+0x16a>
 8005ad8:	4638      	mov	r0, r7
 8005ada:	f7fa fc93 	bl	8000404 <__aeabi_i2d>
 8005ade:	4622      	mov	r2, r4
 8005ae0:	462b      	mov	r3, r5
 8005ae2:	f7fa ff61 	bl	80009a8 <__aeabi_dcmpeq>
 8005ae6:	b900      	cbnz	r0, 8005aea <_dtoa_r+0x16a>
 8005ae8:	3f01      	subs	r7, #1
 8005aea:	2f16      	cmp	r7, #22
 8005aec:	d854      	bhi.n	8005b98 <_dtoa_r+0x218>
 8005aee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005af2:	4b60      	ldr	r3, [pc, #384]	@ (8005c74 <_dtoa_r+0x2f4>)
 8005af4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afc:	f7fa ff5e 	bl	80009bc <__aeabi_dcmplt>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	d04b      	beq.n	8005b9c <_dtoa_r+0x21c>
 8005b04:	2300      	movs	r3, #0
 8005b06:	3f01      	subs	r7, #1
 8005b08:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005b0a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b0c:	1b9b      	subs	r3, r3, r6
 8005b0e:	1e5a      	subs	r2, r3, #1
 8005b10:	bf49      	itett	mi
 8005b12:	f1c3 0301 	rsbmi	r3, r3, #1
 8005b16:	2300      	movpl	r3, #0
 8005b18:	9304      	strmi	r3, [sp, #16]
 8005b1a:	2300      	movmi	r3, #0
 8005b1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b1e:	bf54      	ite	pl
 8005b20:	9304      	strpl	r3, [sp, #16]
 8005b22:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005b24:	2f00      	cmp	r7, #0
 8005b26:	db3b      	blt.n	8005ba0 <_dtoa_r+0x220>
 8005b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b2a:	970e      	str	r7, [sp, #56]	@ 0x38
 8005b2c:	443b      	add	r3, r7
 8005b2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b30:	2300      	movs	r3, #0
 8005b32:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b34:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b36:	2b09      	cmp	r3, #9
 8005b38:	d865      	bhi.n	8005c06 <_dtoa_r+0x286>
 8005b3a:	2b05      	cmp	r3, #5
 8005b3c:	bfc4      	itt	gt
 8005b3e:	3b04      	subgt	r3, #4
 8005b40:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005b42:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005b44:	bfc8      	it	gt
 8005b46:	2400      	movgt	r4, #0
 8005b48:	f1a3 0302 	sub.w	r3, r3, #2
 8005b4c:	bfd8      	it	le
 8005b4e:	2401      	movle	r4, #1
 8005b50:	2b03      	cmp	r3, #3
 8005b52:	d864      	bhi.n	8005c1e <_dtoa_r+0x29e>
 8005b54:	e8df f003 	tbb	[pc, r3]
 8005b58:	2c385553 	.word	0x2c385553
 8005b5c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005b60:	441e      	add	r6, r3
 8005b62:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005b66:	2b20      	cmp	r3, #32
 8005b68:	bfc1      	itttt	gt
 8005b6a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005b6e:	fa08 f803 	lslgt.w	r8, r8, r3
 8005b72:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005b76:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005b7a:	bfd6      	itet	le
 8005b7c:	f1c3 0320 	rsble	r3, r3, #32
 8005b80:	ea48 0003 	orrgt.w	r0, r8, r3
 8005b84:	fa04 f003 	lslle.w	r0, r4, r3
 8005b88:	f7fa fc2c 	bl	80003e4 <__aeabi_ui2d>
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005b92:	3e01      	subs	r6, #1
 8005b94:	9212      	str	r2, [sp, #72]	@ 0x48
 8005b96:	e774      	b.n	8005a82 <_dtoa_r+0x102>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e7b5      	b.n	8005b08 <_dtoa_r+0x188>
 8005b9c:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005b9e:	e7b4      	b.n	8005b0a <_dtoa_r+0x18a>
 8005ba0:	9b04      	ldr	r3, [sp, #16]
 8005ba2:	1bdb      	subs	r3, r3, r7
 8005ba4:	9304      	str	r3, [sp, #16]
 8005ba6:	427b      	negs	r3, r7
 8005ba8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005baa:	2300      	movs	r3, #0
 8005bac:	930e      	str	r3, [sp, #56]	@ 0x38
 8005bae:	e7c1      	b.n	8005b34 <_dtoa_r+0x1b4>
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005bb4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005bb6:	eb07 0b03 	add.w	fp, r7, r3
 8005bba:	f10b 0301 	add.w	r3, fp, #1
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	9308      	str	r3, [sp, #32]
 8005bc2:	bfb8      	it	lt
 8005bc4:	2301      	movlt	r3, #1
 8005bc6:	e006      	b.n	8005bd6 <_dtoa_r+0x256>
 8005bc8:	2301      	movs	r3, #1
 8005bca:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005bcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	dd28      	ble.n	8005c24 <_dtoa_r+0x2a4>
 8005bd2:	469b      	mov	fp, r3
 8005bd4:	9308      	str	r3, [sp, #32]
 8005bd6:	2100      	movs	r1, #0
 8005bd8:	2204      	movs	r2, #4
 8005bda:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005bde:	f102 0514 	add.w	r5, r2, #20
 8005be2:	429d      	cmp	r5, r3
 8005be4:	d926      	bls.n	8005c34 <_dtoa_r+0x2b4>
 8005be6:	6041      	str	r1, [r0, #4]
 8005be8:	4648      	mov	r0, r9
 8005bea:	f000 fd9b 	bl	8006724 <_Balloc>
 8005bee:	4682      	mov	sl, r0
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d143      	bne.n	8005c7c <_dtoa_r+0x2fc>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	f240 11af 	movw	r1, #431	@ 0x1af
 8005bfa:	4b1f      	ldr	r3, [pc, #124]	@ (8005c78 <_dtoa_r+0x2f8>)
 8005bfc:	e6d4      	b.n	80059a8 <_dtoa_r+0x28>
 8005bfe:	2300      	movs	r3, #0
 8005c00:	e7e3      	b.n	8005bca <_dtoa_r+0x24a>
 8005c02:	2300      	movs	r3, #0
 8005c04:	e7d5      	b.n	8005bb2 <_dtoa_r+0x232>
 8005c06:	2401      	movs	r4, #1
 8005c08:	2300      	movs	r3, #0
 8005c0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005c0c:	9320      	str	r3, [sp, #128]	@ 0x80
 8005c0e:	f04f 3bff 	mov.w	fp, #4294967295
 8005c12:	2200      	movs	r2, #0
 8005c14:	2312      	movs	r3, #18
 8005c16:	f8cd b020 	str.w	fp, [sp, #32]
 8005c1a:	9221      	str	r2, [sp, #132]	@ 0x84
 8005c1c:	e7db      	b.n	8005bd6 <_dtoa_r+0x256>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c22:	e7f4      	b.n	8005c0e <_dtoa_r+0x28e>
 8005c24:	f04f 0b01 	mov.w	fp, #1
 8005c28:	465b      	mov	r3, fp
 8005c2a:	f8cd b020 	str.w	fp, [sp, #32]
 8005c2e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005c32:	e7d0      	b.n	8005bd6 <_dtoa_r+0x256>
 8005c34:	3101      	adds	r1, #1
 8005c36:	0052      	lsls	r2, r2, #1
 8005c38:	e7d1      	b.n	8005bde <_dtoa_r+0x25e>
 8005c3a:	bf00      	nop
 8005c3c:	f3af 8000 	nop.w
 8005c40:	636f4361 	.word	0x636f4361
 8005c44:	3fd287a7 	.word	0x3fd287a7
 8005c48:	8b60c8b3 	.word	0x8b60c8b3
 8005c4c:	3fc68a28 	.word	0x3fc68a28
 8005c50:	509f79fb 	.word	0x509f79fb
 8005c54:	3fd34413 	.word	0x3fd34413
 8005c58:	080097f6 	.word	0x080097f6
 8005c5c:	0800980d 	.word	0x0800980d
 8005c60:	7ff00000 	.word	0x7ff00000
 8005c64:	080097f2 	.word	0x080097f2
 8005c68:	080098f9 	.word	0x080098f9
 8005c6c:	080098f8 	.word	0x080098f8
 8005c70:	3ff80000 	.word	0x3ff80000
 8005c74:	080099d8 	.word	0x080099d8
 8005c78:	08009865 	.word	0x08009865
 8005c7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c80:	6018      	str	r0, [r3, #0]
 8005c82:	9b08      	ldr	r3, [sp, #32]
 8005c84:	2b0e      	cmp	r3, #14
 8005c86:	f200 80a1 	bhi.w	8005dcc <_dtoa_r+0x44c>
 8005c8a:	2c00      	cmp	r4, #0
 8005c8c:	f000 809e 	beq.w	8005dcc <_dtoa_r+0x44c>
 8005c90:	2f00      	cmp	r7, #0
 8005c92:	dd33      	ble.n	8005cfc <_dtoa_r+0x37c>
 8005c94:	4b9c      	ldr	r3, [pc, #624]	@ (8005f08 <_dtoa_r+0x588>)
 8005c96:	f007 020f 	and.w	r2, r7, #15
 8005c9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c9e:	05f8      	lsls	r0, r7, #23
 8005ca0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005ca4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005ca8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005cac:	d516      	bpl.n	8005cdc <_dtoa_r+0x35c>
 8005cae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005cb2:	4b96      	ldr	r3, [pc, #600]	@ (8005f0c <_dtoa_r+0x58c>)
 8005cb4:	2603      	movs	r6, #3
 8005cb6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005cba:	f7fa fd37 	bl	800072c <__aeabi_ddiv>
 8005cbe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005cc2:	f004 040f 	and.w	r4, r4, #15
 8005cc6:	4d91      	ldr	r5, [pc, #580]	@ (8005f0c <_dtoa_r+0x58c>)
 8005cc8:	b954      	cbnz	r4, 8005ce0 <_dtoa_r+0x360>
 8005cca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005cce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cd2:	f7fa fd2b 	bl	800072c <__aeabi_ddiv>
 8005cd6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005cda:	e028      	b.n	8005d2e <_dtoa_r+0x3ae>
 8005cdc:	2602      	movs	r6, #2
 8005cde:	e7f2      	b.n	8005cc6 <_dtoa_r+0x346>
 8005ce0:	07e1      	lsls	r1, r4, #31
 8005ce2:	d508      	bpl.n	8005cf6 <_dtoa_r+0x376>
 8005ce4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005ce8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005cec:	f7fa fbf4 	bl	80004d8 <__aeabi_dmul>
 8005cf0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005cf4:	3601      	adds	r6, #1
 8005cf6:	1064      	asrs	r4, r4, #1
 8005cf8:	3508      	adds	r5, #8
 8005cfa:	e7e5      	b.n	8005cc8 <_dtoa_r+0x348>
 8005cfc:	f000 80af 	beq.w	8005e5e <_dtoa_r+0x4de>
 8005d00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d04:	427c      	negs	r4, r7
 8005d06:	4b80      	ldr	r3, [pc, #512]	@ (8005f08 <_dtoa_r+0x588>)
 8005d08:	f004 020f 	and.w	r2, r4, #15
 8005d0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	f7fa fbe0 	bl	80004d8 <__aeabi_dmul>
 8005d18:	2602      	movs	r6, #2
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d20:	4d7a      	ldr	r5, [pc, #488]	@ (8005f0c <_dtoa_r+0x58c>)
 8005d22:	1124      	asrs	r4, r4, #4
 8005d24:	2c00      	cmp	r4, #0
 8005d26:	f040 808f 	bne.w	8005e48 <_dtoa_r+0x4c8>
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1d3      	bne.n	8005cd6 <_dtoa_r+0x356>
 8005d2e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005d32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 8094 	beq.w	8005e62 <_dtoa_r+0x4e2>
 8005d3a:	2200      	movs	r2, #0
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	4629      	mov	r1, r5
 8005d40:	4b73      	ldr	r3, [pc, #460]	@ (8005f10 <_dtoa_r+0x590>)
 8005d42:	f7fa fe3b 	bl	80009bc <__aeabi_dcmplt>
 8005d46:	2800      	cmp	r0, #0
 8005d48:	f000 808b 	beq.w	8005e62 <_dtoa_r+0x4e2>
 8005d4c:	9b08      	ldr	r3, [sp, #32]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	f000 8087 	beq.w	8005e62 <_dtoa_r+0x4e2>
 8005d54:	f1bb 0f00 	cmp.w	fp, #0
 8005d58:	dd34      	ble.n	8005dc4 <_dtoa_r+0x444>
 8005d5a:	4620      	mov	r0, r4
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	4629      	mov	r1, r5
 8005d60:	4b6c      	ldr	r3, [pc, #432]	@ (8005f14 <_dtoa_r+0x594>)
 8005d62:	f7fa fbb9 	bl	80004d8 <__aeabi_dmul>
 8005d66:	465c      	mov	r4, fp
 8005d68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d6c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005d70:	3601      	adds	r6, #1
 8005d72:	4630      	mov	r0, r6
 8005d74:	f7fa fb46 	bl	8000404 <__aeabi_i2d>
 8005d78:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d7c:	f7fa fbac 	bl	80004d8 <__aeabi_dmul>
 8005d80:	2200      	movs	r2, #0
 8005d82:	4b65      	ldr	r3, [pc, #404]	@ (8005f18 <_dtoa_r+0x598>)
 8005d84:	f7fa f9f2 	bl	800016c <__adddf3>
 8005d88:	4605      	mov	r5, r0
 8005d8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005d8e:	2c00      	cmp	r4, #0
 8005d90:	d16a      	bne.n	8005e68 <_dtoa_r+0x4e8>
 8005d92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d96:	2200      	movs	r2, #0
 8005d98:	4b60      	ldr	r3, [pc, #384]	@ (8005f1c <_dtoa_r+0x59c>)
 8005d9a:	f7fa f9e5 	bl	8000168 <__aeabi_dsub>
 8005d9e:	4602      	mov	r2, r0
 8005da0:	460b      	mov	r3, r1
 8005da2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005da6:	462a      	mov	r2, r5
 8005da8:	4633      	mov	r3, r6
 8005daa:	f7fa fe25 	bl	80009f8 <__aeabi_dcmpgt>
 8005dae:	2800      	cmp	r0, #0
 8005db0:	f040 8298 	bne.w	80062e4 <_dtoa_r+0x964>
 8005db4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005db8:	462a      	mov	r2, r5
 8005dba:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005dbe:	f7fa fdfd 	bl	80009bc <__aeabi_dcmplt>
 8005dc2:	bb38      	cbnz	r0, 8005e14 <_dtoa_r+0x494>
 8005dc4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005dc8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005dcc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	f2c0 8157 	blt.w	8006082 <_dtoa_r+0x702>
 8005dd4:	2f0e      	cmp	r7, #14
 8005dd6:	f300 8154 	bgt.w	8006082 <_dtoa_r+0x702>
 8005dda:	4b4b      	ldr	r3, [pc, #300]	@ (8005f08 <_dtoa_r+0x588>)
 8005ddc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005de0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005de4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005de8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f280 80e5 	bge.w	8005fba <_dtoa_r+0x63a>
 8005df0:	9b08      	ldr	r3, [sp, #32]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f300 80e1 	bgt.w	8005fba <_dtoa_r+0x63a>
 8005df8:	d10c      	bne.n	8005e14 <_dtoa_r+0x494>
 8005dfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	4b46      	ldr	r3, [pc, #280]	@ (8005f1c <_dtoa_r+0x59c>)
 8005e02:	f7fa fb69 	bl	80004d8 <__aeabi_dmul>
 8005e06:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005e0a:	f7fa fdeb 	bl	80009e4 <__aeabi_dcmpge>
 8005e0e:	2800      	cmp	r0, #0
 8005e10:	f000 8266 	beq.w	80062e0 <_dtoa_r+0x960>
 8005e14:	2400      	movs	r4, #0
 8005e16:	4625      	mov	r5, r4
 8005e18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e1a:	4656      	mov	r6, sl
 8005e1c:	ea6f 0803 	mvn.w	r8, r3
 8005e20:	2700      	movs	r7, #0
 8005e22:	4621      	mov	r1, r4
 8005e24:	4648      	mov	r0, r9
 8005e26:	f000 fcbd 	bl	80067a4 <_Bfree>
 8005e2a:	2d00      	cmp	r5, #0
 8005e2c:	f000 80bd 	beq.w	8005faa <_dtoa_r+0x62a>
 8005e30:	b12f      	cbz	r7, 8005e3e <_dtoa_r+0x4be>
 8005e32:	42af      	cmp	r7, r5
 8005e34:	d003      	beq.n	8005e3e <_dtoa_r+0x4be>
 8005e36:	4639      	mov	r1, r7
 8005e38:	4648      	mov	r0, r9
 8005e3a:	f000 fcb3 	bl	80067a4 <_Bfree>
 8005e3e:	4629      	mov	r1, r5
 8005e40:	4648      	mov	r0, r9
 8005e42:	f000 fcaf 	bl	80067a4 <_Bfree>
 8005e46:	e0b0      	b.n	8005faa <_dtoa_r+0x62a>
 8005e48:	07e2      	lsls	r2, r4, #31
 8005e4a:	d505      	bpl.n	8005e58 <_dtoa_r+0x4d8>
 8005e4c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e50:	f7fa fb42 	bl	80004d8 <__aeabi_dmul>
 8005e54:	2301      	movs	r3, #1
 8005e56:	3601      	adds	r6, #1
 8005e58:	1064      	asrs	r4, r4, #1
 8005e5a:	3508      	adds	r5, #8
 8005e5c:	e762      	b.n	8005d24 <_dtoa_r+0x3a4>
 8005e5e:	2602      	movs	r6, #2
 8005e60:	e765      	b.n	8005d2e <_dtoa_r+0x3ae>
 8005e62:	46b8      	mov	r8, r7
 8005e64:	9c08      	ldr	r4, [sp, #32]
 8005e66:	e784      	b.n	8005d72 <_dtoa_r+0x3f2>
 8005e68:	4b27      	ldr	r3, [pc, #156]	@ (8005f08 <_dtoa_r+0x588>)
 8005e6a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e6c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e74:	4454      	add	r4, sl
 8005e76:	2900      	cmp	r1, #0
 8005e78:	d054      	beq.n	8005f24 <_dtoa_r+0x5a4>
 8005e7a:	2000      	movs	r0, #0
 8005e7c:	4928      	ldr	r1, [pc, #160]	@ (8005f20 <_dtoa_r+0x5a0>)
 8005e7e:	f7fa fc55 	bl	800072c <__aeabi_ddiv>
 8005e82:	4633      	mov	r3, r6
 8005e84:	462a      	mov	r2, r5
 8005e86:	f7fa f96f 	bl	8000168 <__aeabi_dsub>
 8005e8a:	4656      	mov	r6, sl
 8005e8c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005e90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e94:	f7fa fdd0 	bl	8000a38 <__aeabi_d2iz>
 8005e98:	4605      	mov	r5, r0
 8005e9a:	f7fa fab3 	bl	8000404 <__aeabi_i2d>
 8005e9e:	4602      	mov	r2, r0
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ea6:	f7fa f95f 	bl	8000168 <__aeabi_dsub>
 8005eaa:	4602      	mov	r2, r0
 8005eac:	460b      	mov	r3, r1
 8005eae:	3530      	adds	r5, #48	@ 0x30
 8005eb0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005eb4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005eb8:	f806 5b01 	strb.w	r5, [r6], #1
 8005ebc:	f7fa fd7e 	bl	80009bc <__aeabi_dcmplt>
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	d172      	bne.n	8005faa <_dtoa_r+0x62a>
 8005ec4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ec8:	2000      	movs	r0, #0
 8005eca:	4911      	ldr	r1, [pc, #68]	@ (8005f10 <_dtoa_r+0x590>)
 8005ecc:	f7fa f94c 	bl	8000168 <__aeabi_dsub>
 8005ed0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005ed4:	f7fa fd72 	bl	80009bc <__aeabi_dcmplt>
 8005ed8:	2800      	cmp	r0, #0
 8005eda:	f040 80b4 	bne.w	8006046 <_dtoa_r+0x6c6>
 8005ede:	42a6      	cmp	r6, r4
 8005ee0:	f43f af70 	beq.w	8005dc4 <_dtoa_r+0x444>
 8005ee4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005ee8:	2200      	movs	r2, #0
 8005eea:	4b0a      	ldr	r3, [pc, #40]	@ (8005f14 <_dtoa_r+0x594>)
 8005eec:	f7fa faf4 	bl	80004d8 <__aeabi_dmul>
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005ef6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005efa:	4b06      	ldr	r3, [pc, #24]	@ (8005f14 <_dtoa_r+0x594>)
 8005efc:	f7fa faec 	bl	80004d8 <__aeabi_dmul>
 8005f00:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005f04:	e7c4      	b.n	8005e90 <_dtoa_r+0x510>
 8005f06:	bf00      	nop
 8005f08:	080099d8 	.word	0x080099d8
 8005f0c:	080099b0 	.word	0x080099b0
 8005f10:	3ff00000 	.word	0x3ff00000
 8005f14:	40240000 	.word	0x40240000
 8005f18:	401c0000 	.word	0x401c0000
 8005f1c:	40140000 	.word	0x40140000
 8005f20:	3fe00000 	.word	0x3fe00000
 8005f24:	4631      	mov	r1, r6
 8005f26:	4628      	mov	r0, r5
 8005f28:	f7fa fad6 	bl	80004d8 <__aeabi_dmul>
 8005f2c:	4656      	mov	r6, sl
 8005f2e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005f32:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005f34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f38:	f7fa fd7e 	bl	8000a38 <__aeabi_d2iz>
 8005f3c:	4605      	mov	r5, r0
 8005f3e:	f7fa fa61 	bl	8000404 <__aeabi_i2d>
 8005f42:	4602      	mov	r2, r0
 8005f44:	460b      	mov	r3, r1
 8005f46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f4a:	f7fa f90d 	bl	8000168 <__aeabi_dsub>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	3530      	adds	r5, #48	@ 0x30
 8005f54:	f806 5b01 	strb.w	r5, [r6], #1
 8005f58:	42a6      	cmp	r6, r4
 8005f5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005f5e:	f04f 0200 	mov.w	r2, #0
 8005f62:	d124      	bne.n	8005fae <_dtoa_r+0x62e>
 8005f64:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005f68:	4bae      	ldr	r3, [pc, #696]	@ (8006224 <_dtoa_r+0x8a4>)
 8005f6a:	f7fa f8ff 	bl	800016c <__adddf3>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	460b      	mov	r3, r1
 8005f72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f76:	f7fa fd3f 	bl	80009f8 <__aeabi_dcmpgt>
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	d163      	bne.n	8006046 <_dtoa_r+0x6c6>
 8005f7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005f82:	2000      	movs	r0, #0
 8005f84:	49a7      	ldr	r1, [pc, #668]	@ (8006224 <_dtoa_r+0x8a4>)
 8005f86:	f7fa f8ef 	bl	8000168 <__aeabi_dsub>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f92:	f7fa fd13 	bl	80009bc <__aeabi_dcmplt>
 8005f96:	2800      	cmp	r0, #0
 8005f98:	f43f af14 	beq.w	8005dc4 <_dtoa_r+0x444>
 8005f9c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005f9e:	1e73      	subs	r3, r6, #1
 8005fa0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005fa2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005fa6:	2b30      	cmp	r3, #48	@ 0x30
 8005fa8:	d0f8      	beq.n	8005f9c <_dtoa_r+0x61c>
 8005faa:	4647      	mov	r7, r8
 8005fac:	e03b      	b.n	8006026 <_dtoa_r+0x6a6>
 8005fae:	4b9e      	ldr	r3, [pc, #632]	@ (8006228 <_dtoa_r+0x8a8>)
 8005fb0:	f7fa fa92 	bl	80004d8 <__aeabi_dmul>
 8005fb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005fb8:	e7bc      	b.n	8005f34 <_dtoa_r+0x5b4>
 8005fba:	4656      	mov	r6, sl
 8005fbc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005fc0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fc4:	4620      	mov	r0, r4
 8005fc6:	4629      	mov	r1, r5
 8005fc8:	f7fa fbb0 	bl	800072c <__aeabi_ddiv>
 8005fcc:	f7fa fd34 	bl	8000a38 <__aeabi_d2iz>
 8005fd0:	4680      	mov	r8, r0
 8005fd2:	f7fa fa17 	bl	8000404 <__aeabi_i2d>
 8005fd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005fda:	f7fa fa7d 	bl	80004d8 <__aeabi_dmul>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	460b      	mov	r3, r1
 8005fe2:	4620      	mov	r0, r4
 8005fe4:	4629      	mov	r1, r5
 8005fe6:	f7fa f8bf 	bl	8000168 <__aeabi_dsub>
 8005fea:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005fee:	9d08      	ldr	r5, [sp, #32]
 8005ff0:	f806 4b01 	strb.w	r4, [r6], #1
 8005ff4:	eba6 040a 	sub.w	r4, r6, sl
 8005ff8:	42a5      	cmp	r5, r4
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	460b      	mov	r3, r1
 8005ffe:	d133      	bne.n	8006068 <_dtoa_r+0x6e8>
 8006000:	f7fa f8b4 	bl	800016c <__adddf3>
 8006004:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006008:	4604      	mov	r4, r0
 800600a:	460d      	mov	r5, r1
 800600c:	f7fa fcf4 	bl	80009f8 <__aeabi_dcmpgt>
 8006010:	b9c0      	cbnz	r0, 8006044 <_dtoa_r+0x6c4>
 8006012:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006016:	4620      	mov	r0, r4
 8006018:	4629      	mov	r1, r5
 800601a:	f7fa fcc5 	bl	80009a8 <__aeabi_dcmpeq>
 800601e:	b110      	cbz	r0, 8006026 <_dtoa_r+0x6a6>
 8006020:	f018 0f01 	tst.w	r8, #1
 8006024:	d10e      	bne.n	8006044 <_dtoa_r+0x6c4>
 8006026:	4648      	mov	r0, r9
 8006028:	9903      	ldr	r1, [sp, #12]
 800602a:	f000 fbbb 	bl	80067a4 <_Bfree>
 800602e:	2300      	movs	r3, #0
 8006030:	7033      	strb	r3, [r6, #0]
 8006032:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006034:	3701      	adds	r7, #1
 8006036:	601f      	str	r7, [r3, #0]
 8006038:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800603a:	2b00      	cmp	r3, #0
 800603c:	f000 824b 	beq.w	80064d6 <_dtoa_r+0xb56>
 8006040:	601e      	str	r6, [r3, #0]
 8006042:	e248      	b.n	80064d6 <_dtoa_r+0xb56>
 8006044:	46b8      	mov	r8, r7
 8006046:	4633      	mov	r3, r6
 8006048:	461e      	mov	r6, r3
 800604a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800604e:	2a39      	cmp	r2, #57	@ 0x39
 8006050:	d106      	bne.n	8006060 <_dtoa_r+0x6e0>
 8006052:	459a      	cmp	sl, r3
 8006054:	d1f8      	bne.n	8006048 <_dtoa_r+0x6c8>
 8006056:	2230      	movs	r2, #48	@ 0x30
 8006058:	f108 0801 	add.w	r8, r8, #1
 800605c:	f88a 2000 	strb.w	r2, [sl]
 8006060:	781a      	ldrb	r2, [r3, #0]
 8006062:	3201      	adds	r2, #1
 8006064:	701a      	strb	r2, [r3, #0]
 8006066:	e7a0      	b.n	8005faa <_dtoa_r+0x62a>
 8006068:	2200      	movs	r2, #0
 800606a:	4b6f      	ldr	r3, [pc, #444]	@ (8006228 <_dtoa_r+0x8a8>)
 800606c:	f7fa fa34 	bl	80004d8 <__aeabi_dmul>
 8006070:	2200      	movs	r2, #0
 8006072:	2300      	movs	r3, #0
 8006074:	4604      	mov	r4, r0
 8006076:	460d      	mov	r5, r1
 8006078:	f7fa fc96 	bl	80009a8 <__aeabi_dcmpeq>
 800607c:	2800      	cmp	r0, #0
 800607e:	d09f      	beq.n	8005fc0 <_dtoa_r+0x640>
 8006080:	e7d1      	b.n	8006026 <_dtoa_r+0x6a6>
 8006082:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006084:	2a00      	cmp	r2, #0
 8006086:	f000 80ea 	beq.w	800625e <_dtoa_r+0x8de>
 800608a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800608c:	2a01      	cmp	r2, #1
 800608e:	f300 80cd 	bgt.w	800622c <_dtoa_r+0x8ac>
 8006092:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006094:	2a00      	cmp	r2, #0
 8006096:	f000 80c1 	beq.w	800621c <_dtoa_r+0x89c>
 800609a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800609e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80060a0:	9e04      	ldr	r6, [sp, #16]
 80060a2:	9a04      	ldr	r2, [sp, #16]
 80060a4:	2101      	movs	r1, #1
 80060a6:	441a      	add	r2, r3
 80060a8:	9204      	str	r2, [sp, #16]
 80060aa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060ac:	4648      	mov	r0, r9
 80060ae:	441a      	add	r2, r3
 80060b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80060b2:	f000 fc75 	bl	80069a0 <__i2b>
 80060b6:	4605      	mov	r5, r0
 80060b8:	b166      	cbz	r6, 80060d4 <_dtoa_r+0x754>
 80060ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060bc:	2b00      	cmp	r3, #0
 80060be:	dd09      	ble.n	80060d4 <_dtoa_r+0x754>
 80060c0:	42b3      	cmp	r3, r6
 80060c2:	bfa8      	it	ge
 80060c4:	4633      	movge	r3, r6
 80060c6:	9a04      	ldr	r2, [sp, #16]
 80060c8:	1af6      	subs	r6, r6, r3
 80060ca:	1ad2      	subs	r2, r2, r3
 80060cc:	9204      	str	r2, [sp, #16]
 80060ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80060d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060d6:	b30b      	cbz	r3, 800611c <_dtoa_r+0x79c>
 80060d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f000 80c6 	beq.w	800626c <_dtoa_r+0x8ec>
 80060e0:	2c00      	cmp	r4, #0
 80060e2:	f000 80c0 	beq.w	8006266 <_dtoa_r+0x8e6>
 80060e6:	4629      	mov	r1, r5
 80060e8:	4622      	mov	r2, r4
 80060ea:	4648      	mov	r0, r9
 80060ec:	f000 fd10 	bl	8006b10 <__pow5mult>
 80060f0:	9a03      	ldr	r2, [sp, #12]
 80060f2:	4601      	mov	r1, r0
 80060f4:	4605      	mov	r5, r0
 80060f6:	4648      	mov	r0, r9
 80060f8:	f000 fc68 	bl	80069cc <__multiply>
 80060fc:	9903      	ldr	r1, [sp, #12]
 80060fe:	4680      	mov	r8, r0
 8006100:	4648      	mov	r0, r9
 8006102:	f000 fb4f 	bl	80067a4 <_Bfree>
 8006106:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006108:	1b1b      	subs	r3, r3, r4
 800610a:	930a      	str	r3, [sp, #40]	@ 0x28
 800610c:	f000 80b1 	beq.w	8006272 <_dtoa_r+0x8f2>
 8006110:	4641      	mov	r1, r8
 8006112:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006114:	4648      	mov	r0, r9
 8006116:	f000 fcfb 	bl	8006b10 <__pow5mult>
 800611a:	9003      	str	r0, [sp, #12]
 800611c:	2101      	movs	r1, #1
 800611e:	4648      	mov	r0, r9
 8006120:	f000 fc3e 	bl	80069a0 <__i2b>
 8006124:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006126:	4604      	mov	r4, r0
 8006128:	2b00      	cmp	r3, #0
 800612a:	f000 81d8 	beq.w	80064de <_dtoa_r+0xb5e>
 800612e:	461a      	mov	r2, r3
 8006130:	4601      	mov	r1, r0
 8006132:	4648      	mov	r0, r9
 8006134:	f000 fcec 	bl	8006b10 <__pow5mult>
 8006138:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800613a:	4604      	mov	r4, r0
 800613c:	2b01      	cmp	r3, #1
 800613e:	f300 809f 	bgt.w	8006280 <_dtoa_r+0x900>
 8006142:	9b06      	ldr	r3, [sp, #24]
 8006144:	2b00      	cmp	r3, #0
 8006146:	f040 8097 	bne.w	8006278 <_dtoa_r+0x8f8>
 800614a:	9b07      	ldr	r3, [sp, #28]
 800614c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006150:	2b00      	cmp	r3, #0
 8006152:	f040 8093 	bne.w	800627c <_dtoa_r+0x8fc>
 8006156:	9b07      	ldr	r3, [sp, #28]
 8006158:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800615c:	0d1b      	lsrs	r3, r3, #20
 800615e:	051b      	lsls	r3, r3, #20
 8006160:	b133      	cbz	r3, 8006170 <_dtoa_r+0x7f0>
 8006162:	9b04      	ldr	r3, [sp, #16]
 8006164:	3301      	adds	r3, #1
 8006166:	9304      	str	r3, [sp, #16]
 8006168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800616a:	3301      	adds	r3, #1
 800616c:	9309      	str	r3, [sp, #36]	@ 0x24
 800616e:	2301      	movs	r3, #1
 8006170:	930a      	str	r3, [sp, #40]	@ 0x28
 8006172:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006174:	2b00      	cmp	r3, #0
 8006176:	f000 81b8 	beq.w	80064ea <_dtoa_r+0xb6a>
 800617a:	6923      	ldr	r3, [r4, #16]
 800617c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006180:	6918      	ldr	r0, [r3, #16]
 8006182:	f000 fbc1 	bl	8006908 <__hi0bits>
 8006186:	f1c0 0020 	rsb	r0, r0, #32
 800618a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800618c:	4418      	add	r0, r3
 800618e:	f010 001f 	ands.w	r0, r0, #31
 8006192:	f000 8082 	beq.w	800629a <_dtoa_r+0x91a>
 8006196:	f1c0 0320 	rsb	r3, r0, #32
 800619a:	2b04      	cmp	r3, #4
 800619c:	dd73      	ble.n	8006286 <_dtoa_r+0x906>
 800619e:	9b04      	ldr	r3, [sp, #16]
 80061a0:	f1c0 001c 	rsb	r0, r0, #28
 80061a4:	4403      	add	r3, r0
 80061a6:	9304      	str	r3, [sp, #16]
 80061a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061aa:	4406      	add	r6, r0
 80061ac:	4403      	add	r3, r0
 80061ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80061b0:	9b04      	ldr	r3, [sp, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	dd05      	ble.n	80061c2 <_dtoa_r+0x842>
 80061b6:	461a      	mov	r2, r3
 80061b8:	4648      	mov	r0, r9
 80061ba:	9903      	ldr	r1, [sp, #12]
 80061bc:	f000 fd02 	bl	8006bc4 <__lshift>
 80061c0:	9003      	str	r0, [sp, #12]
 80061c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	dd05      	ble.n	80061d4 <_dtoa_r+0x854>
 80061c8:	4621      	mov	r1, r4
 80061ca:	461a      	mov	r2, r3
 80061cc:	4648      	mov	r0, r9
 80061ce:	f000 fcf9 	bl	8006bc4 <__lshift>
 80061d2:	4604      	mov	r4, r0
 80061d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d061      	beq.n	800629e <_dtoa_r+0x91e>
 80061da:	4621      	mov	r1, r4
 80061dc:	9803      	ldr	r0, [sp, #12]
 80061de:	f000 fd5d 	bl	8006c9c <__mcmp>
 80061e2:	2800      	cmp	r0, #0
 80061e4:	da5b      	bge.n	800629e <_dtoa_r+0x91e>
 80061e6:	2300      	movs	r3, #0
 80061e8:	220a      	movs	r2, #10
 80061ea:	4648      	mov	r0, r9
 80061ec:	9903      	ldr	r1, [sp, #12]
 80061ee:	f000 fafb 	bl	80067e8 <__multadd>
 80061f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80061f4:	f107 38ff 	add.w	r8, r7, #4294967295
 80061f8:	9003      	str	r0, [sp, #12]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f000 8177 	beq.w	80064ee <_dtoa_r+0xb6e>
 8006200:	4629      	mov	r1, r5
 8006202:	2300      	movs	r3, #0
 8006204:	220a      	movs	r2, #10
 8006206:	4648      	mov	r0, r9
 8006208:	f000 faee 	bl	80067e8 <__multadd>
 800620c:	f1bb 0f00 	cmp.w	fp, #0
 8006210:	4605      	mov	r5, r0
 8006212:	dc6f      	bgt.n	80062f4 <_dtoa_r+0x974>
 8006214:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006216:	2b02      	cmp	r3, #2
 8006218:	dc49      	bgt.n	80062ae <_dtoa_r+0x92e>
 800621a:	e06b      	b.n	80062f4 <_dtoa_r+0x974>
 800621c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800621e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006222:	e73c      	b.n	800609e <_dtoa_r+0x71e>
 8006224:	3fe00000 	.word	0x3fe00000
 8006228:	40240000 	.word	0x40240000
 800622c:	9b08      	ldr	r3, [sp, #32]
 800622e:	1e5c      	subs	r4, r3, #1
 8006230:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006232:	42a3      	cmp	r3, r4
 8006234:	db09      	blt.n	800624a <_dtoa_r+0x8ca>
 8006236:	1b1c      	subs	r4, r3, r4
 8006238:	9b08      	ldr	r3, [sp, #32]
 800623a:	2b00      	cmp	r3, #0
 800623c:	f6bf af30 	bge.w	80060a0 <_dtoa_r+0x720>
 8006240:	9b04      	ldr	r3, [sp, #16]
 8006242:	9a08      	ldr	r2, [sp, #32]
 8006244:	1a9e      	subs	r6, r3, r2
 8006246:	2300      	movs	r3, #0
 8006248:	e72b      	b.n	80060a2 <_dtoa_r+0x722>
 800624a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800624c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800624e:	1ae3      	subs	r3, r4, r3
 8006250:	441a      	add	r2, r3
 8006252:	940a      	str	r4, [sp, #40]	@ 0x28
 8006254:	9e04      	ldr	r6, [sp, #16]
 8006256:	2400      	movs	r4, #0
 8006258:	9b08      	ldr	r3, [sp, #32]
 800625a:	920e      	str	r2, [sp, #56]	@ 0x38
 800625c:	e721      	b.n	80060a2 <_dtoa_r+0x722>
 800625e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006260:	9e04      	ldr	r6, [sp, #16]
 8006262:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006264:	e728      	b.n	80060b8 <_dtoa_r+0x738>
 8006266:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800626a:	e751      	b.n	8006110 <_dtoa_r+0x790>
 800626c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800626e:	9903      	ldr	r1, [sp, #12]
 8006270:	e750      	b.n	8006114 <_dtoa_r+0x794>
 8006272:	f8cd 800c 	str.w	r8, [sp, #12]
 8006276:	e751      	b.n	800611c <_dtoa_r+0x79c>
 8006278:	2300      	movs	r3, #0
 800627a:	e779      	b.n	8006170 <_dtoa_r+0x7f0>
 800627c:	9b06      	ldr	r3, [sp, #24]
 800627e:	e777      	b.n	8006170 <_dtoa_r+0x7f0>
 8006280:	2300      	movs	r3, #0
 8006282:	930a      	str	r3, [sp, #40]	@ 0x28
 8006284:	e779      	b.n	800617a <_dtoa_r+0x7fa>
 8006286:	d093      	beq.n	80061b0 <_dtoa_r+0x830>
 8006288:	9a04      	ldr	r2, [sp, #16]
 800628a:	331c      	adds	r3, #28
 800628c:	441a      	add	r2, r3
 800628e:	9204      	str	r2, [sp, #16]
 8006290:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006292:	441e      	add	r6, r3
 8006294:	441a      	add	r2, r3
 8006296:	9209      	str	r2, [sp, #36]	@ 0x24
 8006298:	e78a      	b.n	80061b0 <_dtoa_r+0x830>
 800629a:	4603      	mov	r3, r0
 800629c:	e7f4      	b.n	8006288 <_dtoa_r+0x908>
 800629e:	9b08      	ldr	r3, [sp, #32]
 80062a0:	46b8      	mov	r8, r7
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	dc20      	bgt.n	80062e8 <_dtoa_r+0x968>
 80062a6:	469b      	mov	fp, r3
 80062a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	dd1e      	ble.n	80062ec <_dtoa_r+0x96c>
 80062ae:	f1bb 0f00 	cmp.w	fp, #0
 80062b2:	f47f adb1 	bne.w	8005e18 <_dtoa_r+0x498>
 80062b6:	4621      	mov	r1, r4
 80062b8:	465b      	mov	r3, fp
 80062ba:	2205      	movs	r2, #5
 80062bc:	4648      	mov	r0, r9
 80062be:	f000 fa93 	bl	80067e8 <__multadd>
 80062c2:	4601      	mov	r1, r0
 80062c4:	4604      	mov	r4, r0
 80062c6:	9803      	ldr	r0, [sp, #12]
 80062c8:	f000 fce8 	bl	8006c9c <__mcmp>
 80062cc:	2800      	cmp	r0, #0
 80062ce:	f77f ada3 	ble.w	8005e18 <_dtoa_r+0x498>
 80062d2:	4656      	mov	r6, sl
 80062d4:	2331      	movs	r3, #49	@ 0x31
 80062d6:	f108 0801 	add.w	r8, r8, #1
 80062da:	f806 3b01 	strb.w	r3, [r6], #1
 80062de:	e59f      	b.n	8005e20 <_dtoa_r+0x4a0>
 80062e0:	46b8      	mov	r8, r7
 80062e2:	9c08      	ldr	r4, [sp, #32]
 80062e4:	4625      	mov	r5, r4
 80062e6:	e7f4      	b.n	80062d2 <_dtoa_r+0x952>
 80062e8:	f8dd b020 	ldr.w	fp, [sp, #32]
 80062ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	f000 8101 	beq.w	80064f6 <_dtoa_r+0xb76>
 80062f4:	2e00      	cmp	r6, #0
 80062f6:	dd05      	ble.n	8006304 <_dtoa_r+0x984>
 80062f8:	4629      	mov	r1, r5
 80062fa:	4632      	mov	r2, r6
 80062fc:	4648      	mov	r0, r9
 80062fe:	f000 fc61 	bl	8006bc4 <__lshift>
 8006302:	4605      	mov	r5, r0
 8006304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006306:	2b00      	cmp	r3, #0
 8006308:	d05c      	beq.n	80063c4 <_dtoa_r+0xa44>
 800630a:	4648      	mov	r0, r9
 800630c:	6869      	ldr	r1, [r5, #4]
 800630e:	f000 fa09 	bl	8006724 <_Balloc>
 8006312:	4606      	mov	r6, r0
 8006314:	b928      	cbnz	r0, 8006322 <_dtoa_r+0x9a2>
 8006316:	4602      	mov	r2, r0
 8006318:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800631c:	4b80      	ldr	r3, [pc, #512]	@ (8006520 <_dtoa_r+0xba0>)
 800631e:	f7ff bb43 	b.w	80059a8 <_dtoa_r+0x28>
 8006322:	692a      	ldr	r2, [r5, #16]
 8006324:	f105 010c 	add.w	r1, r5, #12
 8006328:	3202      	adds	r2, #2
 800632a:	0092      	lsls	r2, r2, #2
 800632c:	300c      	adds	r0, #12
 800632e:	f7ff fa8c 	bl	800584a <memcpy>
 8006332:	2201      	movs	r2, #1
 8006334:	4631      	mov	r1, r6
 8006336:	4648      	mov	r0, r9
 8006338:	f000 fc44 	bl	8006bc4 <__lshift>
 800633c:	462f      	mov	r7, r5
 800633e:	4605      	mov	r5, r0
 8006340:	f10a 0301 	add.w	r3, sl, #1
 8006344:	9304      	str	r3, [sp, #16]
 8006346:	eb0a 030b 	add.w	r3, sl, fp
 800634a:	930a      	str	r3, [sp, #40]	@ 0x28
 800634c:	9b06      	ldr	r3, [sp, #24]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	9309      	str	r3, [sp, #36]	@ 0x24
 8006354:	9b04      	ldr	r3, [sp, #16]
 8006356:	4621      	mov	r1, r4
 8006358:	9803      	ldr	r0, [sp, #12]
 800635a:	f103 3bff 	add.w	fp, r3, #4294967295
 800635e:	f7ff fa87 	bl	8005870 <quorem>
 8006362:	4603      	mov	r3, r0
 8006364:	4639      	mov	r1, r7
 8006366:	3330      	adds	r3, #48	@ 0x30
 8006368:	9006      	str	r0, [sp, #24]
 800636a:	9803      	ldr	r0, [sp, #12]
 800636c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800636e:	f000 fc95 	bl	8006c9c <__mcmp>
 8006372:	462a      	mov	r2, r5
 8006374:	9008      	str	r0, [sp, #32]
 8006376:	4621      	mov	r1, r4
 8006378:	4648      	mov	r0, r9
 800637a:	f000 fcab 	bl	8006cd4 <__mdiff>
 800637e:	68c2      	ldr	r2, [r0, #12]
 8006380:	4606      	mov	r6, r0
 8006382:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006384:	bb02      	cbnz	r2, 80063c8 <_dtoa_r+0xa48>
 8006386:	4601      	mov	r1, r0
 8006388:	9803      	ldr	r0, [sp, #12]
 800638a:	f000 fc87 	bl	8006c9c <__mcmp>
 800638e:	4602      	mov	r2, r0
 8006390:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006392:	4631      	mov	r1, r6
 8006394:	4648      	mov	r0, r9
 8006396:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800639a:	f000 fa03 	bl	80067a4 <_Bfree>
 800639e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80063a0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80063a2:	9e04      	ldr	r6, [sp, #16]
 80063a4:	ea42 0103 	orr.w	r1, r2, r3
 80063a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063aa:	4319      	orrs	r1, r3
 80063ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063ae:	d10d      	bne.n	80063cc <_dtoa_r+0xa4c>
 80063b0:	2b39      	cmp	r3, #57	@ 0x39
 80063b2:	d027      	beq.n	8006404 <_dtoa_r+0xa84>
 80063b4:	9a08      	ldr	r2, [sp, #32]
 80063b6:	2a00      	cmp	r2, #0
 80063b8:	dd01      	ble.n	80063be <_dtoa_r+0xa3e>
 80063ba:	9b06      	ldr	r3, [sp, #24]
 80063bc:	3331      	adds	r3, #49	@ 0x31
 80063be:	f88b 3000 	strb.w	r3, [fp]
 80063c2:	e52e      	b.n	8005e22 <_dtoa_r+0x4a2>
 80063c4:	4628      	mov	r0, r5
 80063c6:	e7b9      	b.n	800633c <_dtoa_r+0x9bc>
 80063c8:	2201      	movs	r2, #1
 80063ca:	e7e2      	b.n	8006392 <_dtoa_r+0xa12>
 80063cc:	9908      	ldr	r1, [sp, #32]
 80063ce:	2900      	cmp	r1, #0
 80063d0:	db04      	blt.n	80063dc <_dtoa_r+0xa5c>
 80063d2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80063d4:	4301      	orrs	r1, r0
 80063d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80063d8:	4301      	orrs	r1, r0
 80063da:	d120      	bne.n	800641e <_dtoa_r+0xa9e>
 80063dc:	2a00      	cmp	r2, #0
 80063de:	ddee      	ble.n	80063be <_dtoa_r+0xa3e>
 80063e0:	2201      	movs	r2, #1
 80063e2:	9903      	ldr	r1, [sp, #12]
 80063e4:	4648      	mov	r0, r9
 80063e6:	9304      	str	r3, [sp, #16]
 80063e8:	f000 fbec 	bl	8006bc4 <__lshift>
 80063ec:	4621      	mov	r1, r4
 80063ee:	9003      	str	r0, [sp, #12]
 80063f0:	f000 fc54 	bl	8006c9c <__mcmp>
 80063f4:	2800      	cmp	r0, #0
 80063f6:	9b04      	ldr	r3, [sp, #16]
 80063f8:	dc02      	bgt.n	8006400 <_dtoa_r+0xa80>
 80063fa:	d1e0      	bne.n	80063be <_dtoa_r+0xa3e>
 80063fc:	07da      	lsls	r2, r3, #31
 80063fe:	d5de      	bpl.n	80063be <_dtoa_r+0xa3e>
 8006400:	2b39      	cmp	r3, #57	@ 0x39
 8006402:	d1da      	bne.n	80063ba <_dtoa_r+0xa3a>
 8006404:	2339      	movs	r3, #57	@ 0x39
 8006406:	f88b 3000 	strb.w	r3, [fp]
 800640a:	4633      	mov	r3, r6
 800640c:	461e      	mov	r6, r3
 800640e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006412:	3b01      	subs	r3, #1
 8006414:	2a39      	cmp	r2, #57	@ 0x39
 8006416:	d04e      	beq.n	80064b6 <_dtoa_r+0xb36>
 8006418:	3201      	adds	r2, #1
 800641a:	701a      	strb	r2, [r3, #0]
 800641c:	e501      	b.n	8005e22 <_dtoa_r+0x4a2>
 800641e:	2a00      	cmp	r2, #0
 8006420:	dd03      	ble.n	800642a <_dtoa_r+0xaaa>
 8006422:	2b39      	cmp	r3, #57	@ 0x39
 8006424:	d0ee      	beq.n	8006404 <_dtoa_r+0xa84>
 8006426:	3301      	adds	r3, #1
 8006428:	e7c9      	b.n	80063be <_dtoa_r+0xa3e>
 800642a:	9a04      	ldr	r2, [sp, #16]
 800642c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800642e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006432:	428a      	cmp	r2, r1
 8006434:	d028      	beq.n	8006488 <_dtoa_r+0xb08>
 8006436:	2300      	movs	r3, #0
 8006438:	220a      	movs	r2, #10
 800643a:	9903      	ldr	r1, [sp, #12]
 800643c:	4648      	mov	r0, r9
 800643e:	f000 f9d3 	bl	80067e8 <__multadd>
 8006442:	42af      	cmp	r7, r5
 8006444:	9003      	str	r0, [sp, #12]
 8006446:	f04f 0300 	mov.w	r3, #0
 800644a:	f04f 020a 	mov.w	r2, #10
 800644e:	4639      	mov	r1, r7
 8006450:	4648      	mov	r0, r9
 8006452:	d107      	bne.n	8006464 <_dtoa_r+0xae4>
 8006454:	f000 f9c8 	bl	80067e8 <__multadd>
 8006458:	4607      	mov	r7, r0
 800645a:	4605      	mov	r5, r0
 800645c:	9b04      	ldr	r3, [sp, #16]
 800645e:	3301      	adds	r3, #1
 8006460:	9304      	str	r3, [sp, #16]
 8006462:	e777      	b.n	8006354 <_dtoa_r+0x9d4>
 8006464:	f000 f9c0 	bl	80067e8 <__multadd>
 8006468:	4629      	mov	r1, r5
 800646a:	4607      	mov	r7, r0
 800646c:	2300      	movs	r3, #0
 800646e:	220a      	movs	r2, #10
 8006470:	4648      	mov	r0, r9
 8006472:	f000 f9b9 	bl	80067e8 <__multadd>
 8006476:	4605      	mov	r5, r0
 8006478:	e7f0      	b.n	800645c <_dtoa_r+0xadc>
 800647a:	f1bb 0f00 	cmp.w	fp, #0
 800647e:	bfcc      	ite	gt
 8006480:	465e      	movgt	r6, fp
 8006482:	2601      	movle	r6, #1
 8006484:	2700      	movs	r7, #0
 8006486:	4456      	add	r6, sl
 8006488:	2201      	movs	r2, #1
 800648a:	9903      	ldr	r1, [sp, #12]
 800648c:	4648      	mov	r0, r9
 800648e:	9304      	str	r3, [sp, #16]
 8006490:	f000 fb98 	bl	8006bc4 <__lshift>
 8006494:	4621      	mov	r1, r4
 8006496:	9003      	str	r0, [sp, #12]
 8006498:	f000 fc00 	bl	8006c9c <__mcmp>
 800649c:	2800      	cmp	r0, #0
 800649e:	dcb4      	bgt.n	800640a <_dtoa_r+0xa8a>
 80064a0:	d102      	bne.n	80064a8 <_dtoa_r+0xb28>
 80064a2:	9b04      	ldr	r3, [sp, #16]
 80064a4:	07db      	lsls	r3, r3, #31
 80064a6:	d4b0      	bmi.n	800640a <_dtoa_r+0xa8a>
 80064a8:	4633      	mov	r3, r6
 80064aa:	461e      	mov	r6, r3
 80064ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064b0:	2a30      	cmp	r2, #48	@ 0x30
 80064b2:	d0fa      	beq.n	80064aa <_dtoa_r+0xb2a>
 80064b4:	e4b5      	b.n	8005e22 <_dtoa_r+0x4a2>
 80064b6:	459a      	cmp	sl, r3
 80064b8:	d1a8      	bne.n	800640c <_dtoa_r+0xa8c>
 80064ba:	2331      	movs	r3, #49	@ 0x31
 80064bc:	f108 0801 	add.w	r8, r8, #1
 80064c0:	f88a 3000 	strb.w	r3, [sl]
 80064c4:	e4ad      	b.n	8005e22 <_dtoa_r+0x4a2>
 80064c6:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80064c8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006524 <_dtoa_r+0xba4>
 80064cc:	b11b      	cbz	r3, 80064d6 <_dtoa_r+0xb56>
 80064ce:	f10a 0308 	add.w	r3, sl, #8
 80064d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80064d4:	6013      	str	r3, [r2, #0]
 80064d6:	4650      	mov	r0, sl
 80064d8:	b017      	add	sp, #92	@ 0x5c
 80064da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	f77f ae2e 	ble.w	8006142 <_dtoa_r+0x7c2>
 80064e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80064ea:	2001      	movs	r0, #1
 80064ec:	e64d      	b.n	800618a <_dtoa_r+0x80a>
 80064ee:	f1bb 0f00 	cmp.w	fp, #0
 80064f2:	f77f aed9 	ble.w	80062a8 <_dtoa_r+0x928>
 80064f6:	4656      	mov	r6, sl
 80064f8:	4621      	mov	r1, r4
 80064fa:	9803      	ldr	r0, [sp, #12]
 80064fc:	f7ff f9b8 	bl	8005870 <quorem>
 8006500:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006504:	f806 3b01 	strb.w	r3, [r6], #1
 8006508:	eba6 020a 	sub.w	r2, r6, sl
 800650c:	4593      	cmp	fp, r2
 800650e:	ddb4      	ble.n	800647a <_dtoa_r+0xafa>
 8006510:	2300      	movs	r3, #0
 8006512:	220a      	movs	r2, #10
 8006514:	4648      	mov	r0, r9
 8006516:	9903      	ldr	r1, [sp, #12]
 8006518:	f000 f966 	bl	80067e8 <__multadd>
 800651c:	9003      	str	r0, [sp, #12]
 800651e:	e7eb      	b.n	80064f8 <_dtoa_r+0xb78>
 8006520:	08009865 	.word	0x08009865
 8006524:	080097e9 	.word	0x080097e9

08006528 <_free_r>:
 8006528:	b538      	push	{r3, r4, r5, lr}
 800652a:	4605      	mov	r5, r0
 800652c:	2900      	cmp	r1, #0
 800652e:	d040      	beq.n	80065b2 <_free_r+0x8a>
 8006530:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006534:	1f0c      	subs	r4, r1, #4
 8006536:	2b00      	cmp	r3, #0
 8006538:	bfb8      	it	lt
 800653a:	18e4      	addlt	r4, r4, r3
 800653c:	f000 f8e6 	bl	800670c <__malloc_lock>
 8006540:	4a1c      	ldr	r2, [pc, #112]	@ (80065b4 <_free_r+0x8c>)
 8006542:	6813      	ldr	r3, [r2, #0]
 8006544:	b933      	cbnz	r3, 8006554 <_free_r+0x2c>
 8006546:	6063      	str	r3, [r4, #4]
 8006548:	6014      	str	r4, [r2, #0]
 800654a:	4628      	mov	r0, r5
 800654c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006550:	f000 b8e2 	b.w	8006718 <__malloc_unlock>
 8006554:	42a3      	cmp	r3, r4
 8006556:	d908      	bls.n	800656a <_free_r+0x42>
 8006558:	6820      	ldr	r0, [r4, #0]
 800655a:	1821      	adds	r1, r4, r0
 800655c:	428b      	cmp	r3, r1
 800655e:	bf01      	itttt	eq
 8006560:	6819      	ldreq	r1, [r3, #0]
 8006562:	685b      	ldreq	r3, [r3, #4]
 8006564:	1809      	addeq	r1, r1, r0
 8006566:	6021      	streq	r1, [r4, #0]
 8006568:	e7ed      	b.n	8006546 <_free_r+0x1e>
 800656a:	461a      	mov	r2, r3
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	b10b      	cbz	r3, 8006574 <_free_r+0x4c>
 8006570:	42a3      	cmp	r3, r4
 8006572:	d9fa      	bls.n	800656a <_free_r+0x42>
 8006574:	6811      	ldr	r1, [r2, #0]
 8006576:	1850      	adds	r0, r2, r1
 8006578:	42a0      	cmp	r0, r4
 800657a:	d10b      	bne.n	8006594 <_free_r+0x6c>
 800657c:	6820      	ldr	r0, [r4, #0]
 800657e:	4401      	add	r1, r0
 8006580:	1850      	adds	r0, r2, r1
 8006582:	4283      	cmp	r3, r0
 8006584:	6011      	str	r1, [r2, #0]
 8006586:	d1e0      	bne.n	800654a <_free_r+0x22>
 8006588:	6818      	ldr	r0, [r3, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	4408      	add	r0, r1
 800658e:	6010      	str	r0, [r2, #0]
 8006590:	6053      	str	r3, [r2, #4]
 8006592:	e7da      	b.n	800654a <_free_r+0x22>
 8006594:	d902      	bls.n	800659c <_free_r+0x74>
 8006596:	230c      	movs	r3, #12
 8006598:	602b      	str	r3, [r5, #0]
 800659a:	e7d6      	b.n	800654a <_free_r+0x22>
 800659c:	6820      	ldr	r0, [r4, #0]
 800659e:	1821      	adds	r1, r4, r0
 80065a0:	428b      	cmp	r3, r1
 80065a2:	bf01      	itttt	eq
 80065a4:	6819      	ldreq	r1, [r3, #0]
 80065a6:	685b      	ldreq	r3, [r3, #4]
 80065a8:	1809      	addeq	r1, r1, r0
 80065aa:	6021      	streq	r1, [r4, #0]
 80065ac:	6063      	str	r3, [r4, #4]
 80065ae:	6054      	str	r4, [r2, #4]
 80065b0:	e7cb      	b.n	800654a <_free_r+0x22>
 80065b2:	bd38      	pop	{r3, r4, r5, pc}
 80065b4:	20000700 	.word	0x20000700

080065b8 <malloc>:
 80065b8:	4b02      	ldr	r3, [pc, #8]	@ (80065c4 <malloc+0xc>)
 80065ba:	4601      	mov	r1, r0
 80065bc:	6818      	ldr	r0, [r3, #0]
 80065be:	f000 b825 	b.w	800660c <_malloc_r>
 80065c2:	bf00      	nop
 80065c4:	2000001c 	.word	0x2000001c

080065c8 <sbrk_aligned>:
 80065c8:	b570      	push	{r4, r5, r6, lr}
 80065ca:	4e0f      	ldr	r6, [pc, #60]	@ (8006608 <sbrk_aligned+0x40>)
 80065cc:	460c      	mov	r4, r1
 80065ce:	6831      	ldr	r1, [r6, #0]
 80065d0:	4605      	mov	r5, r0
 80065d2:	b911      	cbnz	r1, 80065da <sbrk_aligned+0x12>
 80065d4:	f002 f97a 	bl	80088cc <_sbrk_r>
 80065d8:	6030      	str	r0, [r6, #0]
 80065da:	4621      	mov	r1, r4
 80065dc:	4628      	mov	r0, r5
 80065de:	f002 f975 	bl	80088cc <_sbrk_r>
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	d103      	bne.n	80065ee <sbrk_aligned+0x26>
 80065e6:	f04f 34ff 	mov.w	r4, #4294967295
 80065ea:	4620      	mov	r0, r4
 80065ec:	bd70      	pop	{r4, r5, r6, pc}
 80065ee:	1cc4      	adds	r4, r0, #3
 80065f0:	f024 0403 	bic.w	r4, r4, #3
 80065f4:	42a0      	cmp	r0, r4
 80065f6:	d0f8      	beq.n	80065ea <sbrk_aligned+0x22>
 80065f8:	1a21      	subs	r1, r4, r0
 80065fa:	4628      	mov	r0, r5
 80065fc:	f002 f966 	bl	80088cc <_sbrk_r>
 8006600:	3001      	adds	r0, #1
 8006602:	d1f2      	bne.n	80065ea <sbrk_aligned+0x22>
 8006604:	e7ef      	b.n	80065e6 <sbrk_aligned+0x1e>
 8006606:	bf00      	nop
 8006608:	200006fc 	.word	0x200006fc

0800660c <_malloc_r>:
 800660c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006610:	1ccd      	adds	r5, r1, #3
 8006612:	f025 0503 	bic.w	r5, r5, #3
 8006616:	3508      	adds	r5, #8
 8006618:	2d0c      	cmp	r5, #12
 800661a:	bf38      	it	cc
 800661c:	250c      	movcc	r5, #12
 800661e:	2d00      	cmp	r5, #0
 8006620:	4606      	mov	r6, r0
 8006622:	db01      	blt.n	8006628 <_malloc_r+0x1c>
 8006624:	42a9      	cmp	r1, r5
 8006626:	d904      	bls.n	8006632 <_malloc_r+0x26>
 8006628:	230c      	movs	r3, #12
 800662a:	6033      	str	r3, [r6, #0]
 800662c:	2000      	movs	r0, #0
 800662e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006632:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006708 <_malloc_r+0xfc>
 8006636:	f000 f869 	bl	800670c <__malloc_lock>
 800663a:	f8d8 3000 	ldr.w	r3, [r8]
 800663e:	461c      	mov	r4, r3
 8006640:	bb44      	cbnz	r4, 8006694 <_malloc_r+0x88>
 8006642:	4629      	mov	r1, r5
 8006644:	4630      	mov	r0, r6
 8006646:	f7ff ffbf 	bl	80065c8 <sbrk_aligned>
 800664a:	1c43      	adds	r3, r0, #1
 800664c:	4604      	mov	r4, r0
 800664e:	d158      	bne.n	8006702 <_malloc_r+0xf6>
 8006650:	f8d8 4000 	ldr.w	r4, [r8]
 8006654:	4627      	mov	r7, r4
 8006656:	2f00      	cmp	r7, #0
 8006658:	d143      	bne.n	80066e2 <_malloc_r+0xd6>
 800665a:	2c00      	cmp	r4, #0
 800665c:	d04b      	beq.n	80066f6 <_malloc_r+0xea>
 800665e:	6823      	ldr	r3, [r4, #0]
 8006660:	4639      	mov	r1, r7
 8006662:	4630      	mov	r0, r6
 8006664:	eb04 0903 	add.w	r9, r4, r3
 8006668:	f002 f930 	bl	80088cc <_sbrk_r>
 800666c:	4581      	cmp	r9, r0
 800666e:	d142      	bne.n	80066f6 <_malloc_r+0xea>
 8006670:	6821      	ldr	r1, [r4, #0]
 8006672:	4630      	mov	r0, r6
 8006674:	1a6d      	subs	r5, r5, r1
 8006676:	4629      	mov	r1, r5
 8006678:	f7ff ffa6 	bl	80065c8 <sbrk_aligned>
 800667c:	3001      	adds	r0, #1
 800667e:	d03a      	beq.n	80066f6 <_malloc_r+0xea>
 8006680:	6823      	ldr	r3, [r4, #0]
 8006682:	442b      	add	r3, r5
 8006684:	6023      	str	r3, [r4, #0]
 8006686:	f8d8 3000 	ldr.w	r3, [r8]
 800668a:	685a      	ldr	r2, [r3, #4]
 800668c:	bb62      	cbnz	r2, 80066e8 <_malloc_r+0xdc>
 800668e:	f8c8 7000 	str.w	r7, [r8]
 8006692:	e00f      	b.n	80066b4 <_malloc_r+0xa8>
 8006694:	6822      	ldr	r2, [r4, #0]
 8006696:	1b52      	subs	r2, r2, r5
 8006698:	d420      	bmi.n	80066dc <_malloc_r+0xd0>
 800669a:	2a0b      	cmp	r2, #11
 800669c:	d917      	bls.n	80066ce <_malloc_r+0xc2>
 800669e:	1961      	adds	r1, r4, r5
 80066a0:	42a3      	cmp	r3, r4
 80066a2:	6025      	str	r5, [r4, #0]
 80066a4:	bf18      	it	ne
 80066a6:	6059      	strne	r1, [r3, #4]
 80066a8:	6863      	ldr	r3, [r4, #4]
 80066aa:	bf08      	it	eq
 80066ac:	f8c8 1000 	streq.w	r1, [r8]
 80066b0:	5162      	str	r2, [r4, r5]
 80066b2:	604b      	str	r3, [r1, #4]
 80066b4:	4630      	mov	r0, r6
 80066b6:	f000 f82f 	bl	8006718 <__malloc_unlock>
 80066ba:	f104 000b 	add.w	r0, r4, #11
 80066be:	1d23      	adds	r3, r4, #4
 80066c0:	f020 0007 	bic.w	r0, r0, #7
 80066c4:	1ac2      	subs	r2, r0, r3
 80066c6:	bf1c      	itt	ne
 80066c8:	1a1b      	subne	r3, r3, r0
 80066ca:	50a3      	strne	r3, [r4, r2]
 80066cc:	e7af      	b.n	800662e <_malloc_r+0x22>
 80066ce:	6862      	ldr	r2, [r4, #4]
 80066d0:	42a3      	cmp	r3, r4
 80066d2:	bf0c      	ite	eq
 80066d4:	f8c8 2000 	streq.w	r2, [r8]
 80066d8:	605a      	strne	r2, [r3, #4]
 80066da:	e7eb      	b.n	80066b4 <_malloc_r+0xa8>
 80066dc:	4623      	mov	r3, r4
 80066de:	6864      	ldr	r4, [r4, #4]
 80066e0:	e7ae      	b.n	8006640 <_malloc_r+0x34>
 80066e2:	463c      	mov	r4, r7
 80066e4:	687f      	ldr	r7, [r7, #4]
 80066e6:	e7b6      	b.n	8006656 <_malloc_r+0x4a>
 80066e8:	461a      	mov	r2, r3
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	42a3      	cmp	r3, r4
 80066ee:	d1fb      	bne.n	80066e8 <_malloc_r+0xdc>
 80066f0:	2300      	movs	r3, #0
 80066f2:	6053      	str	r3, [r2, #4]
 80066f4:	e7de      	b.n	80066b4 <_malloc_r+0xa8>
 80066f6:	230c      	movs	r3, #12
 80066f8:	4630      	mov	r0, r6
 80066fa:	6033      	str	r3, [r6, #0]
 80066fc:	f000 f80c 	bl	8006718 <__malloc_unlock>
 8006700:	e794      	b.n	800662c <_malloc_r+0x20>
 8006702:	6005      	str	r5, [r0, #0]
 8006704:	e7d6      	b.n	80066b4 <_malloc_r+0xa8>
 8006706:	bf00      	nop
 8006708:	20000700 	.word	0x20000700

0800670c <__malloc_lock>:
 800670c:	4801      	ldr	r0, [pc, #4]	@ (8006714 <__malloc_lock+0x8>)
 800670e:	f7ff b88c 	b.w	800582a <__retarget_lock_acquire_recursive>
 8006712:	bf00      	nop
 8006714:	200006f8 	.word	0x200006f8

08006718 <__malloc_unlock>:
 8006718:	4801      	ldr	r0, [pc, #4]	@ (8006720 <__malloc_unlock+0x8>)
 800671a:	f7ff b887 	b.w	800582c <__retarget_lock_release_recursive>
 800671e:	bf00      	nop
 8006720:	200006f8 	.word	0x200006f8

08006724 <_Balloc>:
 8006724:	b570      	push	{r4, r5, r6, lr}
 8006726:	69c6      	ldr	r6, [r0, #28]
 8006728:	4604      	mov	r4, r0
 800672a:	460d      	mov	r5, r1
 800672c:	b976      	cbnz	r6, 800674c <_Balloc+0x28>
 800672e:	2010      	movs	r0, #16
 8006730:	f7ff ff42 	bl	80065b8 <malloc>
 8006734:	4602      	mov	r2, r0
 8006736:	61e0      	str	r0, [r4, #28]
 8006738:	b920      	cbnz	r0, 8006744 <_Balloc+0x20>
 800673a:	216b      	movs	r1, #107	@ 0x6b
 800673c:	4b17      	ldr	r3, [pc, #92]	@ (800679c <_Balloc+0x78>)
 800673e:	4818      	ldr	r0, [pc, #96]	@ (80067a0 <_Balloc+0x7c>)
 8006740:	f002 f8da 	bl	80088f8 <__assert_func>
 8006744:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006748:	6006      	str	r6, [r0, #0]
 800674a:	60c6      	str	r6, [r0, #12]
 800674c:	69e6      	ldr	r6, [r4, #28]
 800674e:	68f3      	ldr	r3, [r6, #12]
 8006750:	b183      	cbz	r3, 8006774 <_Balloc+0x50>
 8006752:	69e3      	ldr	r3, [r4, #28]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800675a:	b9b8      	cbnz	r0, 800678c <_Balloc+0x68>
 800675c:	2101      	movs	r1, #1
 800675e:	fa01 f605 	lsl.w	r6, r1, r5
 8006762:	1d72      	adds	r2, r6, #5
 8006764:	4620      	mov	r0, r4
 8006766:	0092      	lsls	r2, r2, #2
 8006768:	f002 f8e4 	bl	8008934 <_calloc_r>
 800676c:	b160      	cbz	r0, 8006788 <_Balloc+0x64>
 800676e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006772:	e00e      	b.n	8006792 <_Balloc+0x6e>
 8006774:	2221      	movs	r2, #33	@ 0x21
 8006776:	2104      	movs	r1, #4
 8006778:	4620      	mov	r0, r4
 800677a:	f002 f8db 	bl	8008934 <_calloc_r>
 800677e:	69e3      	ldr	r3, [r4, #28]
 8006780:	60f0      	str	r0, [r6, #12]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d1e4      	bne.n	8006752 <_Balloc+0x2e>
 8006788:	2000      	movs	r0, #0
 800678a:	bd70      	pop	{r4, r5, r6, pc}
 800678c:	6802      	ldr	r2, [r0, #0]
 800678e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006792:	2300      	movs	r3, #0
 8006794:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006798:	e7f7      	b.n	800678a <_Balloc+0x66>
 800679a:	bf00      	nop
 800679c:	080097f6 	.word	0x080097f6
 80067a0:	08009876 	.word	0x08009876

080067a4 <_Bfree>:
 80067a4:	b570      	push	{r4, r5, r6, lr}
 80067a6:	69c6      	ldr	r6, [r0, #28]
 80067a8:	4605      	mov	r5, r0
 80067aa:	460c      	mov	r4, r1
 80067ac:	b976      	cbnz	r6, 80067cc <_Bfree+0x28>
 80067ae:	2010      	movs	r0, #16
 80067b0:	f7ff ff02 	bl	80065b8 <malloc>
 80067b4:	4602      	mov	r2, r0
 80067b6:	61e8      	str	r0, [r5, #28]
 80067b8:	b920      	cbnz	r0, 80067c4 <_Bfree+0x20>
 80067ba:	218f      	movs	r1, #143	@ 0x8f
 80067bc:	4b08      	ldr	r3, [pc, #32]	@ (80067e0 <_Bfree+0x3c>)
 80067be:	4809      	ldr	r0, [pc, #36]	@ (80067e4 <_Bfree+0x40>)
 80067c0:	f002 f89a 	bl	80088f8 <__assert_func>
 80067c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067c8:	6006      	str	r6, [r0, #0]
 80067ca:	60c6      	str	r6, [r0, #12]
 80067cc:	b13c      	cbz	r4, 80067de <_Bfree+0x3a>
 80067ce:	69eb      	ldr	r3, [r5, #28]
 80067d0:	6862      	ldr	r2, [r4, #4]
 80067d2:	68db      	ldr	r3, [r3, #12]
 80067d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067d8:	6021      	str	r1, [r4, #0]
 80067da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067de:	bd70      	pop	{r4, r5, r6, pc}
 80067e0:	080097f6 	.word	0x080097f6
 80067e4:	08009876 	.word	0x08009876

080067e8 <__multadd>:
 80067e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067ec:	4607      	mov	r7, r0
 80067ee:	460c      	mov	r4, r1
 80067f0:	461e      	mov	r6, r3
 80067f2:	2000      	movs	r0, #0
 80067f4:	690d      	ldr	r5, [r1, #16]
 80067f6:	f101 0c14 	add.w	ip, r1, #20
 80067fa:	f8dc 3000 	ldr.w	r3, [ip]
 80067fe:	3001      	adds	r0, #1
 8006800:	b299      	uxth	r1, r3
 8006802:	fb02 6101 	mla	r1, r2, r1, r6
 8006806:	0c1e      	lsrs	r6, r3, #16
 8006808:	0c0b      	lsrs	r3, r1, #16
 800680a:	fb02 3306 	mla	r3, r2, r6, r3
 800680e:	b289      	uxth	r1, r1
 8006810:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006814:	4285      	cmp	r5, r0
 8006816:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800681a:	f84c 1b04 	str.w	r1, [ip], #4
 800681e:	dcec      	bgt.n	80067fa <__multadd+0x12>
 8006820:	b30e      	cbz	r6, 8006866 <__multadd+0x7e>
 8006822:	68a3      	ldr	r3, [r4, #8]
 8006824:	42ab      	cmp	r3, r5
 8006826:	dc19      	bgt.n	800685c <__multadd+0x74>
 8006828:	6861      	ldr	r1, [r4, #4]
 800682a:	4638      	mov	r0, r7
 800682c:	3101      	adds	r1, #1
 800682e:	f7ff ff79 	bl	8006724 <_Balloc>
 8006832:	4680      	mov	r8, r0
 8006834:	b928      	cbnz	r0, 8006842 <__multadd+0x5a>
 8006836:	4602      	mov	r2, r0
 8006838:	21ba      	movs	r1, #186	@ 0xba
 800683a:	4b0c      	ldr	r3, [pc, #48]	@ (800686c <__multadd+0x84>)
 800683c:	480c      	ldr	r0, [pc, #48]	@ (8006870 <__multadd+0x88>)
 800683e:	f002 f85b 	bl	80088f8 <__assert_func>
 8006842:	6922      	ldr	r2, [r4, #16]
 8006844:	f104 010c 	add.w	r1, r4, #12
 8006848:	3202      	adds	r2, #2
 800684a:	0092      	lsls	r2, r2, #2
 800684c:	300c      	adds	r0, #12
 800684e:	f7fe fffc 	bl	800584a <memcpy>
 8006852:	4621      	mov	r1, r4
 8006854:	4638      	mov	r0, r7
 8006856:	f7ff ffa5 	bl	80067a4 <_Bfree>
 800685a:	4644      	mov	r4, r8
 800685c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006860:	3501      	adds	r5, #1
 8006862:	615e      	str	r6, [r3, #20]
 8006864:	6125      	str	r5, [r4, #16]
 8006866:	4620      	mov	r0, r4
 8006868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800686c:	08009865 	.word	0x08009865
 8006870:	08009876 	.word	0x08009876

08006874 <__s2b>:
 8006874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006878:	4615      	mov	r5, r2
 800687a:	2209      	movs	r2, #9
 800687c:	461f      	mov	r7, r3
 800687e:	3308      	adds	r3, #8
 8006880:	460c      	mov	r4, r1
 8006882:	fb93 f3f2 	sdiv	r3, r3, r2
 8006886:	4606      	mov	r6, r0
 8006888:	2201      	movs	r2, #1
 800688a:	2100      	movs	r1, #0
 800688c:	429a      	cmp	r2, r3
 800688e:	db09      	blt.n	80068a4 <__s2b+0x30>
 8006890:	4630      	mov	r0, r6
 8006892:	f7ff ff47 	bl	8006724 <_Balloc>
 8006896:	b940      	cbnz	r0, 80068aa <__s2b+0x36>
 8006898:	4602      	mov	r2, r0
 800689a:	21d3      	movs	r1, #211	@ 0xd3
 800689c:	4b18      	ldr	r3, [pc, #96]	@ (8006900 <__s2b+0x8c>)
 800689e:	4819      	ldr	r0, [pc, #100]	@ (8006904 <__s2b+0x90>)
 80068a0:	f002 f82a 	bl	80088f8 <__assert_func>
 80068a4:	0052      	lsls	r2, r2, #1
 80068a6:	3101      	adds	r1, #1
 80068a8:	e7f0      	b.n	800688c <__s2b+0x18>
 80068aa:	9b08      	ldr	r3, [sp, #32]
 80068ac:	2d09      	cmp	r5, #9
 80068ae:	6143      	str	r3, [r0, #20]
 80068b0:	f04f 0301 	mov.w	r3, #1
 80068b4:	6103      	str	r3, [r0, #16]
 80068b6:	dd16      	ble.n	80068e6 <__s2b+0x72>
 80068b8:	f104 0909 	add.w	r9, r4, #9
 80068bc:	46c8      	mov	r8, r9
 80068be:	442c      	add	r4, r5
 80068c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80068c4:	4601      	mov	r1, r0
 80068c6:	220a      	movs	r2, #10
 80068c8:	4630      	mov	r0, r6
 80068ca:	3b30      	subs	r3, #48	@ 0x30
 80068cc:	f7ff ff8c 	bl	80067e8 <__multadd>
 80068d0:	45a0      	cmp	r8, r4
 80068d2:	d1f5      	bne.n	80068c0 <__s2b+0x4c>
 80068d4:	f1a5 0408 	sub.w	r4, r5, #8
 80068d8:	444c      	add	r4, r9
 80068da:	1b2d      	subs	r5, r5, r4
 80068dc:	1963      	adds	r3, r4, r5
 80068de:	42bb      	cmp	r3, r7
 80068e0:	db04      	blt.n	80068ec <__s2b+0x78>
 80068e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068e6:	2509      	movs	r5, #9
 80068e8:	340a      	adds	r4, #10
 80068ea:	e7f6      	b.n	80068da <__s2b+0x66>
 80068ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 80068f0:	4601      	mov	r1, r0
 80068f2:	220a      	movs	r2, #10
 80068f4:	4630      	mov	r0, r6
 80068f6:	3b30      	subs	r3, #48	@ 0x30
 80068f8:	f7ff ff76 	bl	80067e8 <__multadd>
 80068fc:	e7ee      	b.n	80068dc <__s2b+0x68>
 80068fe:	bf00      	nop
 8006900:	08009865 	.word	0x08009865
 8006904:	08009876 	.word	0x08009876

08006908 <__hi0bits>:
 8006908:	4603      	mov	r3, r0
 800690a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800690e:	bf3a      	itte	cc
 8006910:	0403      	lslcc	r3, r0, #16
 8006912:	2010      	movcc	r0, #16
 8006914:	2000      	movcs	r0, #0
 8006916:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800691a:	bf3c      	itt	cc
 800691c:	021b      	lslcc	r3, r3, #8
 800691e:	3008      	addcc	r0, #8
 8006920:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006924:	bf3c      	itt	cc
 8006926:	011b      	lslcc	r3, r3, #4
 8006928:	3004      	addcc	r0, #4
 800692a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800692e:	bf3c      	itt	cc
 8006930:	009b      	lslcc	r3, r3, #2
 8006932:	3002      	addcc	r0, #2
 8006934:	2b00      	cmp	r3, #0
 8006936:	db05      	blt.n	8006944 <__hi0bits+0x3c>
 8006938:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800693c:	f100 0001 	add.w	r0, r0, #1
 8006940:	bf08      	it	eq
 8006942:	2020      	moveq	r0, #32
 8006944:	4770      	bx	lr

08006946 <__lo0bits>:
 8006946:	6803      	ldr	r3, [r0, #0]
 8006948:	4602      	mov	r2, r0
 800694a:	f013 0007 	ands.w	r0, r3, #7
 800694e:	d00b      	beq.n	8006968 <__lo0bits+0x22>
 8006950:	07d9      	lsls	r1, r3, #31
 8006952:	d421      	bmi.n	8006998 <__lo0bits+0x52>
 8006954:	0798      	lsls	r0, r3, #30
 8006956:	bf49      	itett	mi
 8006958:	085b      	lsrmi	r3, r3, #1
 800695a:	089b      	lsrpl	r3, r3, #2
 800695c:	2001      	movmi	r0, #1
 800695e:	6013      	strmi	r3, [r2, #0]
 8006960:	bf5c      	itt	pl
 8006962:	2002      	movpl	r0, #2
 8006964:	6013      	strpl	r3, [r2, #0]
 8006966:	4770      	bx	lr
 8006968:	b299      	uxth	r1, r3
 800696a:	b909      	cbnz	r1, 8006970 <__lo0bits+0x2a>
 800696c:	2010      	movs	r0, #16
 800696e:	0c1b      	lsrs	r3, r3, #16
 8006970:	b2d9      	uxtb	r1, r3
 8006972:	b909      	cbnz	r1, 8006978 <__lo0bits+0x32>
 8006974:	3008      	adds	r0, #8
 8006976:	0a1b      	lsrs	r3, r3, #8
 8006978:	0719      	lsls	r1, r3, #28
 800697a:	bf04      	itt	eq
 800697c:	091b      	lsreq	r3, r3, #4
 800697e:	3004      	addeq	r0, #4
 8006980:	0799      	lsls	r1, r3, #30
 8006982:	bf04      	itt	eq
 8006984:	089b      	lsreq	r3, r3, #2
 8006986:	3002      	addeq	r0, #2
 8006988:	07d9      	lsls	r1, r3, #31
 800698a:	d403      	bmi.n	8006994 <__lo0bits+0x4e>
 800698c:	085b      	lsrs	r3, r3, #1
 800698e:	f100 0001 	add.w	r0, r0, #1
 8006992:	d003      	beq.n	800699c <__lo0bits+0x56>
 8006994:	6013      	str	r3, [r2, #0]
 8006996:	4770      	bx	lr
 8006998:	2000      	movs	r0, #0
 800699a:	4770      	bx	lr
 800699c:	2020      	movs	r0, #32
 800699e:	4770      	bx	lr

080069a0 <__i2b>:
 80069a0:	b510      	push	{r4, lr}
 80069a2:	460c      	mov	r4, r1
 80069a4:	2101      	movs	r1, #1
 80069a6:	f7ff febd 	bl	8006724 <_Balloc>
 80069aa:	4602      	mov	r2, r0
 80069ac:	b928      	cbnz	r0, 80069ba <__i2b+0x1a>
 80069ae:	f240 1145 	movw	r1, #325	@ 0x145
 80069b2:	4b04      	ldr	r3, [pc, #16]	@ (80069c4 <__i2b+0x24>)
 80069b4:	4804      	ldr	r0, [pc, #16]	@ (80069c8 <__i2b+0x28>)
 80069b6:	f001 ff9f 	bl	80088f8 <__assert_func>
 80069ba:	2301      	movs	r3, #1
 80069bc:	6144      	str	r4, [r0, #20]
 80069be:	6103      	str	r3, [r0, #16]
 80069c0:	bd10      	pop	{r4, pc}
 80069c2:	bf00      	nop
 80069c4:	08009865 	.word	0x08009865
 80069c8:	08009876 	.word	0x08009876

080069cc <__multiply>:
 80069cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d0:	4617      	mov	r7, r2
 80069d2:	690a      	ldr	r2, [r1, #16]
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	4689      	mov	r9, r1
 80069d8:	429a      	cmp	r2, r3
 80069da:	bfa2      	ittt	ge
 80069dc:	463b      	movge	r3, r7
 80069de:	460f      	movge	r7, r1
 80069e0:	4699      	movge	r9, r3
 80069e2:	693d      	ldr	r5, [r7, #16]
 80069e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80069e8:	68bb      	ldr	r3, [r7, #8]
 80069ea:	6879      	ldr	r1, [r7, #4]
 80069ec:	eb05 060a 	add.w	r6, r5, sl
 80069f0:	42b3      	cmp	r3, r6
 80069f2:	b085      	sub	sp, #20
 80069f4:	bfb8      	it	lt
 80069f6:	3101      	addlt	r1, #1
 80069f8:	f7ff fe94 	bl	8006724 <_Balloc>
 80069fc:	b930      	cbnz	r0, 8006a0c <__multiply+0x40>
 80069fe:	4602      	mov	r2, r0
 8006a00:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006a04:	4b40      	ldr	r3, [pc, #256]	@ (8006b08 <__multiply+0x13c>)
 8006a06:	4841      	ldr	r0, [pc, #260]	@ (8006b0c <__multiply+0x140>)
 8006a08:	f001 ff76 	bl	80088f8 <__assert_func>
 8006a0c:	f100 0414 	add.w	r4, r0, #20
 8006a10:	4623      	mov	r3, r4
 8006a12:	2200      	movs	r2, #0
 8006a14:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006a18:	4573      	cmp	r3, lr
 8006a1a:	d320      	bcc.n	8006a5e <__multiply+0x92>
 8006a1c:	f107 0814 	add.w	r8, r7, #20
 8006a20:	f109 0114 	add.w	r1, r9, #20
 8006a24:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006a28:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006a2c:	9302      	str	r3, [sp, #8]
 8006a2e:	1beb      	subs	r3, r5, r7
 8006a30:	3b15      	subs	r3, #21
 8006a32:	f023 0303 	bic.w	r3, r3, #3
 8006a36:	3304      	adds	r3, #4
 8006a38:	3715      	adds	r7, #21
 8006a3a:	42bd      	cmp	r5, r7
 8006a3c:	bf38      	it	cc
 8006a3e:	2304      	movcc	r3, #4
 8006a40:	9301      	str	r3, [sp, #4]
 8006a42:	9b02      	ldr	r3, [sp, #8]
 8006a44:	9103      	str	r1, [sp, #12]
 8006a46:	428b      	cmp	r3, r1
 8006a48:	d80c      	bhi.n	8006a64 <__multiply+0x98>
 8006a4a:	2e00      	cmp	r6, #0
 8006a4c:	dd03      	ble.n	8006a56 <__multiply+0x8a>
 8006a4e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d055      	beq.n	8006b02 <__multiply+0x136>
 8006a56:	6106      	str	r6, [r0, #16]
 8006a58:	b005      	add	sp, #20
 8006a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a5e:	f843 2b04 	str.w	r2, [r3], #4
 8006a62:	e7d9      	b.n	8006a18 <__multiply+0x4c>
 8006a64:	f8b1 a000 	ldrh.w	sl, [r1]
 8006a68:	f1ba 0f00 	cmp.w	sl, #0
 8006a6c:	d01f      	beq.n	8006aae <__multiply+0xe2>
 8006a6e:	46c4      	mov	ip, r8
 8006a70:	46a1      	mov	r9, r4
 8006a72:	2700      	movs	r7, #0
 8006a74:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006a78:	f8d9 3000 	ldr.w	r3, [r9]
 8006a7c:	fa1f fb82 	uxth.w	fp, r2
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	fb0a 330b 	mla	r3, sl, fp, r3
 8006a86:	443b      	add	r3, r7
 8006a88:	f8d9 7000 	ldr.w	r7, [r9]
 8006a8c:	0c12      	lsrs	r2, r2, #16
 8006a8e:	0c3f      	lsrs	r7, r7, #16
 8006a90:	fb0a 7202 	mla	r2, sl, r2, r7
 8006a94:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006a98:	b29b      	uxth	r3, r3
 8006a9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a9e:	4565      	cmp	r5, ip
 8006aa0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006aa4:	f849 3b04 	str.w	r3, [r9], #4
 8006aa8:	d8e4      	bhi.n	8006a74 <__multiply+0xa8>
 8006aaa:	9b01      	ldr	r3, [sp, #4]
 8006aac:	50e7      	str	r7, [r4, r3]
 8006aae:	9b03      	ldr	r3, [sp, #12]
 8006ab0:	3104      	adds	r1, #4
 8006ab2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006ab6:	f1b9 0f00 	cmp.w	r9, #0
 8006aba:	d020      	beq.n	8006afe <__multiply+0x132>
 8006abc:	4647      	mov	r7, r8
 8006abe:	46a4      	mov	ip, r4
 8006ac0:	f04f 0a00 	mov.w	sl, #0
 8006ac4:	6823      	ldr	r3, [r4, #0]
 8006ac6:	f8b7 b000 	ldrh.w	fp, [r7]
 8006aca:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	fb09 220b 	mla	r2, r9, fp, r2
 8006ad4:	4452      	add	r2, sl
 8006ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ada:	f84c 3b04 	str.w	r3, [ip], #4
 8006ade:	f857 3b04 	ldr.w	r3, [r7], #4
 8006ae2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ae6:	f8bc 3000 	ldrh.w	r3, [ip]
 8006aea:	42bd      	cmp	r5, r7
 8006aec:	fb09 330a 	mla	r3, r9, sl, r3
 8006af0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006af4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006af8:	d8e5      	bhi.n	8006ac6 <__multiply+0xfa>
 8006afa:	9a01      	ldr	r2, [sp, #4]
 8006afc:	50a3      	str	r3, [r4, r2]
 8006afe:	3404      	adds	r4, #4
 8006b00:	e79f      	b.n	8006a42 <__multiply+0x76>
 8006b02:	3e01      	subs	r6, #1
 8006b04:	e7a1      	b.n	8006a4a <__multiply+0x7e>
 8006b06:	bf00      	nop
 8006b08:	08009865 	.word	0x08009865
 8006b0c:	08009876 	.word	0x08009876

08006b10 <__pow5mult>:
 8006b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b14:	4615      	mov	r5, r2
 8006b16:	f012 0203 	ands.w	r2, r2, #3
 8006b1a:	4607      	mov	r7, r0
 8006b1c:	460e      	mov	r6, r1
 8006b1e:	d007      	beq.n	8006b30 <__pow5mult+0x20>
 8006b20:	4c25      	ldr	r4, [pc, #148]	@ (8006bb8 <__pow5mult+0xa8>)
 8006b22:	3a01      	subs	r2, #1
 8006b24:	2300      	movs	r3, #0
 8006b26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b2a:	f7ff fe5d 	bl	80067e8 <__multadd>
 8006b2e:	4606      	mov	r6, r0
 8006b30:	10ad      	asrs	r5, r5, #2
 8006b32:	d03d      	beq.n	8006bb0 <__pow5mult+0xa0>
 8006b34:	69fc      	ldr	r4, [r7, #28]
 8006b36:	b97c      	cbnz	r4, 8006b58 <__pow5mult+0x48>
 8006b38:	2010      	movs	r0, #16
 8006b3a:	f7ff fd3d 	bl	80065b8 <malloc>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	61f8      	str	r0, [r7, #28]
 8006b42:	b928      	cbnz	r0, 8006b50 <__pow5mult+0x40>
 8006b44:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006b48:	4b1c      	ldr	r3, [pc, #112]	@ (8006bbc <__pow5mult+0xac>)
 8006b4a:	481d      	ldr	r0, [pc, #116]	@ (8006bc0 <__pow5mult+0xb0>)
 8006b4c:	f001 fed4 	bl	80088f8 <__assert_func>
 8006b50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b54:	6004      	str	r4, [r0, #0]
 8006b56:	60c4      	str	r4, [r0, #12]
 8006b58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006b5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b60:	b94c      	cbnz	r4, 8006b76 <__pow5mult+0x66>
 8006b62:	f240 2171 	movw	r1, #625	@ 0x271
 8006b66:	4638      	mov	r0, r7
 8006b68:	f7ff ff1a 	bl	80069a0 <__i2b>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	4604      	mov	r4, r0
 8006b70:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b74:	6003      	str	r3, [r0, #0]
 8006b76:	f04f 0900 	mov.w	r9, #0
 8006b7a:	07eb      	lsls	r3, r5, #31
 8006b7c:	d50a      	bpl.n	8006b94 <__pow5mult+0x84>
 8006b7e:	4631      	mov	r1, r6
 8006b80:	4622      	mov	r2, r4
 8006b82:	4638      	mov	r0, r7
 8006b84:	f7ff ff22 	bl	80069cc <__multiply>
 8006b88:	4680      	mov	r8, r0
 8006b8a:	4631      	mov	r1, r6
 8006b8c:	4638      	mov	r0, r7
 8006b8e:	f7ff fe09 	bl	80067a4 <_Bfree>
 8006b92:	4646      	mov	r6, r8
 8006b94:	106d      	asrs	r5, r5, #1
 8006b96:	d00b      	beq.n	8006bb0 <__pow5mult+0xa0>
 8006b98:	6820      	ldr	r0, [r4, #0]
 8006b9a:	b938      	cbnz	r0, 8006bac <__pow5mult+0x9c>
 8006b9c:	4622      	mov	r2, r4
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	4638      	mov	r0, r7
 8006ba2:	f7ff ff13 	bl	80069cc <__multiply>
 8006ba6:	6020      	str	r0, [r4, #0]
 8006ba8:	f8c0 9000 	str.w	r9, [r0]
 8006bac:	4604      	mov	r4, r0
 8006bae:	e7e4      	b.n	8006b7a <__pow5mult+0x6a>
 8006bb0:	4630      	mov	r0, r6
 8006bb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bb6:	bf00      	nop
 8006bb8:	080099a4 	.word	0x080099a4
 8006bbc:	080097f6 	.word	0x080097f6
 8006bc0:	08009876 	.word	0x08009876

08006bc4 <__lshift>:
 8006bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bc8:	460c      	mov	r4, r1
 8006bca:	4607      	mov	r7, r0
 8006bcc:	4691      	mov	r9, r2
 8006bce:	6923      	ldr	r3, [r4, #16]
 8006bd0:	6849      	ldr	r1, [r1, #4]
 8006bd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006bd6:	68a3      	ldr	r3, [r4, #8]
 8006bd8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006bdc:	f108 0601 	add.w	r6, r8, #1
 8006be0:	42b3      	cmp	r3, r6
 8006be2:	db0b      	blt.n	8006bfc <__lshift+0x38>
 8006be4:	4638      	mov	r0, r7
 8006be6:	f7ff fd9d 	bl	8006724 <_Balloc>
 8006bea:	4605      	mov	r5, r0
 8006bec:	b948      	cbnz	r0, 8006c02 <__lshift+0x3e>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006bf4:	4b27      	ldr	r3, [pc, #156]	@ (8006c94 <__lshift+0xd0>)
 8006bf6:	4828      	ldr	r0, [pc, #160]	@ (8006c98 <__lshift+0xd4>)
 8006bf8:	f001 fe7e 	bl	80088f8 <__assert_func>
 8006bfc:	3101      	adds	r1, #1
 8006bfe:	005b      	lsls	r3, r3, #1
 8006c00:	e7ee      	b.n	8006be0 <__lshift+0x1c>
 8006c02:	2300      	movs	r3, #0
 8006c04:	f100 0114 	add.w	r1, r0, #20
 8006c08:	f100 0210 	add.w	r2, r0, #16
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	4553      	cmp	r3, sl
 8006c10:	db33      	blt.n	8006c7a <__lshift+0xb6>
 8006c12:	6920      	ldr	r0, [r4, #16]
 8006c14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c18:	f104 0314 	add.w	r3, r4, #20
 8006c1c:	f019 091f 	ands.w	r9, r9, #31
 8006c20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006c28:	d02b      	beq.n	8006c82 <__lshift+0xbe>
 8006c2a:	468a      	mov	sl, r1
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f1c9 0e20 	rsb	lr, r9, #32
 8006c32:	6818      	ldr	r0, [r3, #0]
 8006c34:	fa00 f009 	lsl.w	r0, r0, r9
 8006c38:	4310      	orrs	r0, r2
 8006c3a:	f84a 0b04 	str.w	r0, [sl], #4
 8006c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c42:	459c      	cmp	ip, r3
 8006c44:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c48:	d8f3      	bhi.n	8006c32 <__lshift+0x6e>
 8006c4a:	ebac 0304 	sub.w	r3, ip, r4
 8006c4e:	3b15      	subs	r3, #21
 8006c50:	f023 0303 	bic.w	r3, r3, #3
 8006c54:	3304      	adds	r3, #4
 8006c56:	f104 0015 	add.w	r0, r4, #21
 8006c5a:	4560      	cmp	r0, ip
 8006c5c:	bf88      	it	hi
 8006c5e:	2304      	movhi	r3, #4
 8006c60:	50ca      	str	r2, [r1, r3]
 8006c62:	b10a      	cbz	r2, 8006c68 <__lshift+0xa4>
 8006c64:	f108 0602 	add.w	r6, r8, #2
 8006c68:	3e01      	subs	r6, #1
 8006c6a:	4638      	mov	r0, r7
 8006c6c:	4621      	mov	r1, r4
 8006c6e:	612e      	str	r6, [r5, #16]
 8006c70:	f7ff fd98 	bl	80067a4 <_Bfree>
 8006c74:	4628      	mov	r0, r5
 8006c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c7e:	3301      	adds	r3, #1
 8006c80:	e7c5      	b.n	8006c0e <__lshift+0x4a>
 8006c82:	3904      	subs	r1, #4
 8006c84:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c88:	459c      	cmp	ip, r3
 8006c8a:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c8e:	d8f9      	bhi.n	8006c84 <__lshift+0xc0>
 8006c90:	e7ea      	b.n	8006c68 <__lshift+0xa4>
 8006c92:	bf00      	nop
 8006c94:	08009865 	.word	0x08009865
 8006c98:	08009876 	.word	0x08009876

08006c9c <__mcmp>:
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	690a      	ldr	r2, [r1, #16]
 8006ca0:	6900      	ldr	r0, [r0, #16]
 8006ca2:	b530      	push	{r4, r5, lr}
 8006ca4:	1a80      	subs	r0, r0, r2
 8006ca6:	d10e      	bne.n	8006cc6 <__mcmp+0x2a>
 8006ca8:	3314      	adds	r3, #20
 8006caa:	3114      	adds	r1, #20
 8006cac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006cb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006cb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006cb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006cbc:	4295      	cmp	r5, r2
 8006cbe:	d003      	beq.n	8006cc8 <__mcmp+0x2c>
 8006cc0:	d205      	bcs.n	8006cce <__mcmp+0x32>
 8006cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006cc6:	bd30      	pop	{r4, r5, pc}
 8006cc8:	42a3      	cmp	r3, r4
 8006cca:	d3f3      	bcc.n	8006cb4 <__mcmp+0x18>
 8006ccc:	e7fb      	b.n	8006cc6 <__mcmp+0x2a>
 8006cce:	2001      	movs	r0, #1
 8006cd0:	e7f9      	b.n	8006cc6 <__mcmp+0x2a>
	...

08006cd4 <__mdiff>:
 8006cd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cd8:	4689      	mov	r9, r1
 8006cda:	4606      	mov	r6, r0
 8006cdc:	4611      	mov	r1, r2
 8006cde:	4648      	mov	r0, r9
 8006ce0:	4614      	mov	r4, r2
 8006ce2:	f7ff ffdb 	bl	8006c9c <__mcmp>
 8006ce6:	1e05      	subs	r5, r0, #0
 8006ce8:	d112      	bne.n	8006d10 <__mdiff+0x3c>
 8006cea:	4629      	mov	r1, r5
 8006cec:	4630      	mov	r0, r6
 8006cee:	f7ff fd19 	bl	8006724 <_Balloc>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	b928      	cbnz	r0, 8006d02 <__mdiff+0x2e>
 8006cf6:	f240 2137 	movw	r1, #567	@ 0x237
 8006cfa:	4b3e      	ldr	r3, [pc, #248]	@ (8006df4 <__mdiff+0x120>)
 8006cfc:	483e      	ldr	r0, [pc, #248]	@ (8006df8 <__mdiff+0x124>)
 8006cfe:	f001 fdfb 	bl	80088f8 <__assert_func>
 8006d02:	2301      	movs	r3, #1
 8006d04:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d08:	4610      	mov	r0, r2
 8006d0a:	b003      	add	sp, #12
 8006d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d10:	bfbc      	itt	lt
 8006d12:	464b      	movlt	r3, r9
 8006d14:	46a1      	movlt	r9, r4
 8006d16:	4630      	mov	r0, r6
 8006d18:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006d1c:	bfba      	itte	lt
 8006d1e:	461c      	movlt	r4, r3
 8006d20:	2501      	movlt	r5, #1
 8006d22:	2500      	movge	r5, #0
 8006d24:	f7ff fcfe 	bl	8006724 <_Balloc>
 8006d28:	4602      	mov	r2, r0
 8006d2a:	b918      	cbnz	r0, 8006d34 <__mdiff+0x60>
 8006d2c:	f240 2145 	movw	r1, #581	@ 0x245
 8006d30:	4b30      	ldr	r3, [pc, #192]	@ (8006df4 <__mdiff+0x120>)
 8006d32:	e7e3      	b.n	8006cfc <__mdiff+0x28>
 8006d34:	f100 0b14 	add.w	fp, r0, #20
 8006d38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006d3c:	f109 0310 	add.w	r3, r9, #16
 8006d40:	60c5      	str	r5, [r0, #12]
 8006d42:	f04f 0c00 	mov.w	ip, #0
 8006d46:	f109 0514 	add.w	r5, r9, #20
 8006d4a:	46d9      	mov	r9, fp
 8006d4c:	6926      	ldr	r6, [r4, #16]
 8006d4e:	f104 0e14 	add.w	lr, r4, #20
 8006d52:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006d56:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006d5a:	9301      	str	r3, [sp, #4]
 8006d5c:	9b01      	ldr	r3, [sp, #4]
 8006d5e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006d62:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006d66:	b281      	uxth	r1, r0
 8006d68:	9301      	str	r3, [sp, #4]
 8006d6a:	fa1f f38a 	uxth.w	r3, sl
 8006d6e:	1a5b      	subs	r3, r3, r1
 8006d70:	0c00      	lsrs	r0, r0, #16
 8006d72:	4463      	add	r3, ip
 8006d74:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006d78:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006d7c:	b29b      	uxth	r3, r3
 8006d7e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d82:	4576      	cmp	r6, lr
 8006d84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d88:	f849 3b04 	str.w	r3, [r9], #4
 8006d8c:	d8e6      	bhi.n	8006d5c <__mdiff+0x88>
 8006d8e:	1b33      	subs	r3, r6, r4
 8006d90:	3b15      	subs	r3, #21
 8006d92:	f023 0303 	bic.w	r3, r3, #3
 8006d96:	3415      	adds	r4, #21
 8006d98:	3304      	adds	r3, #4
 8006d9a:	42a6      	cmp	r6, r4
 8006d9c:	bf38      	it	cc
 8006d9e:	2304      	movcc	r3, #4
 8006da0:	441d      	add	r5, r3
 8006da2:	445b      	add	r3, fp
 8006da4:	461e      	mov	r6, r3
 8006da6:	462c      	mov	r4, r5
 8006da8:	4544      	cmp	r4, r8
 8006daa:	d30e      	bcc.n	8006dca <__mdiff+0xf6>
 8006dac:	f108 0103 	add.w	r1, r8, #3
 8006db0:	1b49      	subs	r1, r1, r5
 8006db2:	f021 0103 	bic.w	r1, r1, #3
 8006db6:	3d03      	subs	r5, #3
 8006db8:	45a8      	cmp	r8, r5
 8006dba:	bf38      	it	cc
 8006dbc:	2100      	movcc	r1, #0
 8006dbe:	440b      	add	r3, r1
 8006dc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006dc4:	b199      	cbz	r1, 8006dee <__mdiff+0x11a>
 8006dc6:	6117      	str	r7, [r2, #16]
 8006dc8:	e79e      	b.n	8006d08 <__mdiff+0x34>
 8006dca:	46e6      	mov	lr, ip
 8006dcc:	f854 1b04 	ldr.w	r1, [r4], #4
 8006dd0:	fa1f fc81 	uxth.w	ip, r1
 8006dd4:	44f4      	add	ip, lr
 8006dd6:	0c08      	lsrs	r0, r1, #16
 8006dd8:	4471      	add	r1, lr
 8006dda:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006dde:	b289      	uxth	r1, r1
 8006de0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006de4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006de8:	f846 1b04 	str.w	r1, [r6], #4
 8006dec:	e7dc      	b.n	8006da8 <__mdiff+0xd4>
 8006dee:	3f01      	subs	r7, #1
 8006df0:	e7e6      	b.n	8006dc0 <__mdiff+0xec>
 8006df2:	bf00      	nop
 8006df4:	08009865 	.word	0x08009865
 8006df8:	08009876 	.word	0x08009876

08006dfc <__ulp>:
 8006dfc:	4b0e      	ldr	r3, [pc, #56]	@ (8006e38 <__ulp+0x3c>)
 8006dfe:	400b      	ands	r3, r1
 8006e00:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	dc08      	bgt.n	8006e1a <__ulp+0x1e>
 8006e08:	425b      	negs	r3, r3
 8006e0a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006e0e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006e12:	da04      	bge.n	8006e1e <__ulp+0x22>
 8006e14:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006e18:	4113      	asrs	r3, r2
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	e008      	b.n	8006e30 <__ulp+0x34>
 8006e1e:	f1a2 0314 	sub.w	r3, r2, #20
 8006e22:	2b1e      	cmp	r3, #30
 8006e24:	bfd6      	itet	le
 8006e26:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006e2a:	2201      	movgt	r2, #1
 8006e2c:	40da      	lsrle	r2, r3
 8006e2e:	2300      	movs	r3, #0
 8006e30:	4619      	mov	r1, r3
 8006e32:	4610      	mov	r0, r2
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop
 8006e38:	7ff00000 	.word	0x7ff00000

08006e3c <__b2d>:
 8006e3c:	6902      	ldr	r2, [r0, #16]
 8006e3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e40:	f100 0614 	add.w	r6, r0, #20
 8006e44:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8006e48:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8006e4c:	4f1e      	ldr	r7, [pc, #120]	@ (8006ec8 <__b2d+0x8c>)
 8006e4e:	4620      	mov	r0, r4
 8006e50:	f7ff fd5a 	bl	8006908 <__hi0bits>
 8006e54:	4603      	mov	r3, r0
 8006e56:	f1c0 0020 	rsb	r0, r0, #32
 8006e5a:	2b0a      	cmp	r3, #10
 8006e5c:	f1a2 0504 	sub.w	r5, r2, #4
 8006e60:	6008      	str	r0, [r1, #0]
 8006e62:	dc12      	bgt.n	8006e8a <__b2d+0x4e>
 8006e64:	42ae      	cmp	r6, r5
 8006e66:	bf2c      	ite	cs
 8006e68:	2200      	movcs	r2, #0
 8006e6a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006e6e:	f1c3 0c0b 	rsb	ip, r3, #11
 8006e72:	3315      	adds	r3, #21
 8006e74:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006e78:	fa04 f303 	lsl.w	r3, r4, r3
 8006e7c:	fa22 f20c 	lsr.w	r2, r2, ip
 8006e80:	ea4e 0107 	orr.w	r1, lr, r7
 8006e84:	431a      	orrs	r2, r3
 8006e86:	4610      	mov	r0, r2
 8006e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e8a:	42ae      	cmp	r6, r5
 8006e8c:	bf36      	itet	cc
 8006e8e:	f1a2 0508 	subcc.w	r5, r2, #8
 8006e92:	2200      	movcs	r2, #0
 8006e94:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006e98:	3b0b      	subs	r3, #11
 8006e9a:	d012      	beq.n	8006ec2 <__b2d+0x86>
 8006e9c:	f1c3 0720 	rsb	r7, r3, #32
 8006ea0:	fa22 f107 	lsr.w	r1, r2, r7
 8006ea4:	409c      	lsls	r4, r3
 8006ea6:	430c      	orrs	r4, r1
 8006ea8:	42b5      	cmp	r5, r6
 8006eaa:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006eae:	bf94      	ite	ls
 8006eb0:	2400      	movls	r4, #0
 8006eb2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006eb6:	409a      	lsls	r2, r3
 8006eb8:	40fc      	lsrs	r4, r7
 8006eba:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006ebe:	4322      	orrs	r2, r4
 8006ec0:	e7e1      	b.n	8006e86 <__b2d+0x4a>
 8006ec2:	ea44 0107 	orr.w	r1, r4, r7
 8006ec6:	e7de      	b.n	8006e86 <__b2d+0x4a>
 8006ec8:	3ff00000 	.word	0x3ff00000

08006ecc <__d2b>:
 8006ecc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006ed0:	2101      	movs	r1, #1
 8006ed2:	4690      	mov	r8, r2
 8006ed4:	4699      	mov	r9, r3
 8006ed6:	9e08      	ldr	r6, [sp, #32]
 8006ed8:	f7ff fc24 	bl	8006724 <_Balloc>
 8006edc:	4604      	mov	r4, r0
 8006ede:	b930      	cbnz	r0, 8006eee <__d2b+0x22>
 8006ee0:	4602      	mov	r2, r0
 8006ee2:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ee6:	4b23      	ldr	r3, [pc, #140]	@ (8006f74 <__d2b+0xa8>)
 8006ee8:	4823      	ldr	r0, [pc, #140]	@ (8006f78 <__d2b+0xac>)
 8006eea:	f001 fd05 	bl	80088f8 <__assert_func>
 8006eee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006ef2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ef6:	b10d      	cbz	r5, 8006efc <__d2b+0x30>
 8006ef8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006efc:	9301      	str	r3, [sp, #4]
 8006efe:	f1b8 0300 	subs.w	r3, r8, #0
 8006f02:	d024      	beq.n	8006f4e <__d2b+0x82>
 8006f04:	4668      	mov	r0, sp
 8006f06:	9300      	str	r3, [sp, #0]
 8006f08:	f7ff fd1d 	bl	8006946 <__lo0bits>
 8006f0c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006f10:	b1d8      	cbz	r0, 8006f4a <__d2b+0x7e>
 8006f12:	f1c0 0320 	rsb	r3, r0, #32
 8006f16:	fa02 f303 	lsl.w	r3, r2, r3
 8006f1a:	430b      	orrs	r3, r1
 8006f1c:	40c2      	lsrs	r2, r0
 8006f1e:	6163      	str	r3, [r4, #20]
 8006f20:	9201      	str	r2, [sp, #4]
 8006f22:	9b01      	ldr	r3, [sp, #4]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	bf0c      	ite	eq
 8006f28:	2201      	moveq	r2, #1
 8006f2a:	2202      	movne	r2, #2
 8006f2c:	61a3      	str	r3, [r4, #24]
 8006f2e:	6122      	str	r2, [r4, #16]
 8006f30:	b1ad      	cbz	r5, 8006f5e <__d2b+0x92>
 8006f32:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006f36:	4405      	add	r5, r0
 8006f38:	6035      	str	r5, [r6, #0]
 8006f3a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006f3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f40:	6018      	str	r0, [r3, #0]
 8006f42:	4620      	mov	r0, r4
 8006f44:	b002      	add	sp, #8
 8006f46:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006f4a:	6161      	str	r1, [r4, #20]
 8006f4c:	e7e9      	b.n	8006f22 <__d2b+0x56>
 8006f4e:	a801      	add	r0, sp, #4
 8006f50:	f7ff fcf9 	bl	8006946 <__lo0bits>
 8006f54:	9b01      	ldr	r3, [sp, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	6163      	str	r3, [r4, #20]
 8006f5a:	3020      	adds	r0, #32
 8006f5c:	e7e7      	b.n	8006f2e <__d2b+0x62>
 8006f5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006f62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f66:	6030      	str	r0, [r6, #0]
 8006f68:	6918      	ldr	r0, [r3, #16]
 8006f6a:	f7ff fccd 	bl	8006908 <__hi0bits>
 8006f6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f72:	e7e4      	b.n	8006f3e <__d2b+0x72>
 8006f74:	08009865 	.word	0x08009865
 8006f78:	08009876 	.word	0x08009876

08006f7c <__ratio>:
 8006f7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f80:	b085      	sub	sp, #20
 8006f82:	e9cd 1000 	strd	r1, r0, [sp]
 8006f86:	a902      	add	r1, sp, #8
 8006f88:	f7ff ff58 	bl	8006e3c <__b2d>
 8006f8c:	468b      	mov	fp, r1
 8006f8e:	4606      	mov	r6, r0
 8006f90:	460f      	mov	r7, r1
 8006f92:	9800      	ldr	r0, [sp, #0]
 8006f94:	a903      	add	r1, sp, #12
 8006f96:	f7ff ff51 	bl	8006e3c <__b2d>
 8006f9a:	460d      	mov	r5, r1
 8006f9c:	9b01      	ldr	r3, [sp, #4]
 8006f9e:	4689      	mov	r9, r1
 8006fa0:	6919      	ldr	r1, [r3, #16]
 8006fa2:	9b00      	ldr	r3, [sp, #0]
 8006fa4:	4604      	mov	r4, r0
 8006fa6:	691b      	ldr	r3, [r3, #16]
 8006fa8:	4630      	mov	r0, r6
 8006faa:	1ac9      	subs	r1, r1, r3
 8006fac:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006fb0:	1a9b      	subs	r3, r3, r2
 8006fb2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	bfcd      	iteet	gt
 8006fba:	463a      	movgt	r2, r7
 8006fbc:	462a      	movle	r2, r5
 8006fbe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006fc2:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006fc6:	bfd8      	it	le
 8006fc8:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006fcc:	464b      	mov	r3, r9
 8006fce:	4622      	mov	r2, r4
 8006fd0:	4659      	mov	r1, fp
 8006fd2:	f7f9 fbab 	bl	800072c <__aeabi_ddiv>
 8006fd6:	b005      	add	sp, #20
 8006fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006fdc <__copybits>:
 8006fdc:	3901      	subs	r1, #1
 8006fde:	b570      	push	{r4, r5, r6, lr}
 8006fe0:	1149      	asrs	r1, r1, #5
 8006fe2:	6914      	ldr	r4, [r2, #16]
 8006fe4:	3101      	adds	r1, #1
 8006fe6:	f102 0314 	add.w	r3, r2, #20
 8006fea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006fee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006ff2:	1f05      	subs	r5, r0, #4
 8006ff4:	42a3      	cmp	r3, r4
 8006ff6:	d30c      	bcc.n	8007012 <__copybits+0x36>
 8006ff8:	1aa3      	subs	r3, r4, r2
 8006ffa:	3b11      	subs	r3, #17
 8006ffc:	f023 0303 	bic.w	r3, r3, #3
 8007000:	3211      	adds	r2, #17
 8007002:	42a2      	cmp	r2, r4
 8007004:	bf88      	it	hi
 8007006:	2300      	movhi	r3, #0
 8007008:	4418      	add	r0, r3
 800700a:	2300      	movs	r3, #0
 800700c:	4288      	cmp	r0, r1
 800700e:	d305      	bcc.n	800701c <__copybits+0x40>
 8007010:	bd70      	pop	{r4, r5, r6, pc}
 8007012:	f853 6b04 	ldr.w	r6, [r3], #4
 8007016:	f845 6f04 	str.w	r6, [r5, #4]!
 800701a:	e7eb      	b.n	8006ff4 <__copybits+0x18>
 800701c:	f840 3b04 	str.w	r3, [r0], #4
 8007020:	e7f4      	b.n	800700c <__copybits+0x30>

08007022 <__any_on>:
 8007022:	f100 0214 	add.w	r2, r0, #20
 8007026:	6900      	ldr	r0, [r0, #16]
 8007028:	114b      	asrs	r3, r1, #5
 800702a:	4298      	cmp	r0, r3
 800702c:	b510      	push	{r4, lr}
 800702e:	db11      	blt.n	8007054 <__any_on+0x32>
 8007030:	dd0a      	ble.n	8007048 <__any_on+0x26>
 8007032:	f011 011f 	ands.w	r1, r1, #31
 8007036:	d007      	beq.n	8007048 <__any_on+0x26>
 8007038:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800703c:	fa24 f001 	lsr.w	r0, r4, r1
 8007040:	fa00 f101 	lsl.w	r1, r0, r1
 8007044:	428c      	cmp	r4, r1
 8007046:	d10b      	bne.n	8007060 <__any_on+0x3e>
 8007048:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800704c:	4293      	cmp	r3, r2
 800704e:	d803      	bhi.n	8007058 <__any_on+0x36>
 8007050:	2000      	movs	r0, #0
 8007052:	bd10      	pop	{r4, pc}
 8007054:	4603      	mov	r3, r0
 8007056:	e7f7      	b.n	8007048 <__any_on+0x26>
 8007058:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800705c:	2900      	cmp	r1, #0
 800705e:	d0f5      	beq.n	800704c <__any_on+0x2a>
 8007060:	2001      	movs	r0, #1
 8007062:	e7f6      	b.n	8007052 <__any_on+0x30>

08007064 <sulp>:
 8007064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007068:	460f      	mov	r7, r1
 800706a:	4690      	mov	r8, r2
 800706c:	f7ff fec6 	bl	8006dfc <__ulp>
 8007070:	4604      	mov	r4, r0
 8007072:	460d      	mov	r5, r1
 8007074:	f1b8 0f00 	cmp.w	r8, #0
 8007078:	d011      	beq.n	800709e <sulp+0x3a>
 800707a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800707e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007082:	2b00      	cmp	r3, #0
 8007084:	dd0b      	ble.n	800709e <sulp+0x3a>
 8007086:	2400      	movs	r4, #0
 8007088:	051b      	lsls	r3, r3, #20
 800708a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800708e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007092:	4622      	mov	r2, r4
 8007094:	462b      	mov	r3, r5
 8007096:	f7f9 fa1f 	bl	80004d8 <__aeabi_dmul>
 800709a:	4604      	mov	r4, r0
 800709c:	460d      	mov	r5, r1
 800709e:	4620      	mov	r0, r4
 80070a0:	4629      	mov	r1, r5
 80070a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080070a8 <_strtod_l>:
 80070a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	b09f      	sub	sp, #124	@ 0x7c
 80070ae:	9217      	str	r2, [sp, #92]	@ 0x5c
 80070b0:	2200      	movs	r2, #0
 80070b2:	460c      	mov	r4, r1
 80070b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80070b6:	f04f 0a00 	mov.w	sl, #0
 80070ba:	f04f 0b00 	mov.w	fp, #0
 80070be:	460a      	mov	r2, r1
 80070c0:	9005      	str	r0, [sp, #20]
 80070c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80070c4:	7811      	ldrb	r1, [r2, #0]
 80070c6:	292b      	cmp	r1, #43	@ 0x2b
 80070c8:	d048      	beq.n	800715c <_strtod_l+0xb4>
 80070ca:	d836      	bhi.n	800713a <_strtod_l+0x92>
 80070cc:	290d      	cmp	r1, #13
 80070ce:	d830      	bhi.n	8007132 <_strtod_l+0x8a>
 80070d0:	2908      	cmp	r1, #8
 80070d2:	d830      	bhi.n	8007136 <_strtod_l+0x8e>
 80070d4:	2900      	cmp	r1, #0
 80070d6:	d039      	beq.n	800714c <_strtod_l+0xa4>
 80070d8:	2200      	movs	r2, #0
 80070da:	920e      	str	r2, [sp, #56]	@ 0x38
 80070dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80070de:	782a      	ldrb	r2, [r5, #0]
 80070e0:	2a30      	cmp	r2, #48	@ 0x30
 80070e2:	f040 80b0 	bne.w	8007246 <_strtod_l+0x19e>
 80070e6:	786a      	ldrb	r2, [r5, #1]
 80070e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80070ec:	2a58      	cmp	r2, #88	@ 0x58
 80070ee:	d16c      	bne.n	80071ca <_strtod_l+0x122>
 80070f0:	9302      	str	r3, [sp, #8]
 80070f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070f4:	4a8f      	ldr	r2, [pc, #572]	@ (8007334 <_strtod_l+0x28c>)
 80070f6:	9301      	str	r3, [sp, #4]
 80070f8:	ab1a      	add	r3, sp, #104	@ 0x68
 80070fa:	9300      	str	r3, [sp, #0]
 80070fc:	9805      	ldr	r0, [sp, #20]
 80070fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007100:	a919      	add	r1, sp, #100	@ 0x64
 8007102:	f001 fc93 	bl	8008a2c <__gethex>
 8007106:	f010 060f 	ands.w	r6, r0, #15
 800710a:	4604      	mov	r4, r0
 800710c:	d005      	beq.n	800711a <_strtod_l+0x72>
 800710e:	2e06      	cmp	r6, #6
 8007110:	d126      	bne.n	8007160 <_strtod_l+0xb8>
 8007112:	2300      	movs	r3, #0
 8007114:	3501      	adds	r5, #1
 8007116:	9519      	str	r5, [sp, #100]	@ 0x64
 8007118:	930e      	str	r3, [sp, #56]	@ 0x38
 800711a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800711c:	2b00      	cmp	r3, #0
 800711e:	f040 8582 	bne.w	8007c26 <_strtod_l+0xb7e>
 8007122:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007124:	b1bb      	cbz	r3, 8007156 <_strtod_l+0xae>
 8007126:	4650      	mov	r0, sl
 8007128:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800712c:	b01f      	add	sp, #124	@ 0x7c
 800712e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007132:	2920      	cmp	r1, #32
 8007134:	d1d0      	bne.n	80070d8 <_strtod_l+0x30>
 8007136:	3201      	adds	r2, #1
 8007138:	e7c3      	b.n	80070c2 <_strtod_l+0x1a>
 800713a:	292d      	cmp	r1, #45	@ 0x2d
 800713c:	d1cc      	bne.n	80070d8 <_strtod_l+0x30>
 800713e:	2101      	movs	r1, #1
 8007140:	910e      	str	r1, [sp, #56]	@ 0x38
 8007142:	1c51      	adds	r1, r2, #1
 8007144:	9119      	str	r1, [sp, #100]	@ 0x64
 8007146:	7852      	ldrb	r2, [r2, #1]
 8007148:	2a00      	cmp	r2, #0
 800714a:	d1c7      	bne.n	80070dc <_strtod_l+0x34>
 800714c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800714e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007150:	2b00      	cmp	r3, #0
 8007152:	f040 8566 	bne.w	8007c22 <_strtod_l+0xb7a>
 8007156:	4650      	mov	r0, sl
 8007158:	4659      	mov	r1, fp
 800715a:	e7e7      	b.n	800712c <_strtod_l+0x84>
 800715c:	2100      	movs	r1, #0
 800715e:	e7ef      	b.n	8007140 <_strtod_l+0x98>
 8007160:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007162:	b13a      	cbz	r2, 8007174 <_strtod_l+0xcc>
 8007164:	2135      	movs	r1, #53	@ 0x35
 8007166:	a81c      	add	r0, sp, #112	@ 0x70
 8007168:	f7ff ff38 	bl	8006fdc <__copybits>
 800716c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800716e:	9805      	ldr	r0, [sp, #20]
 8007170:	f7ff fb18 	bl	80067a4 <_Bfree>
 8007174:	3e01      	subs	r6, #1
 8007176:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007178:	2e04      	cmp	r6, #4
 800717a:	d806      	bhi.n	800718a <_strtod_l+0xe2>
 800717c:	e8df f006 	tbb	[pc, r6]
 8007180:	201d0314 	.word	0x201d0314
 8007184:	14          	.byte	0x14
 8007185:	00          	.byte	0x00
 8007186:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800718a:	05e1      	lsls	r1, r4, #23
 800718c:	bf48      	it	mi
 800718e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007192:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007196:	0d1b      	lsrs	r3, r3, #20
 8007198:	051b      	lsls	r3, r3, #20
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1bd      	bne.n	800711a <_strtod_l+0x72>
 800719e:	f7fe fb19 	bl	80057d4 <__errno>
 80071a2:	2322      	movs	r3, #34	@ 0x22
 80071a4:	6003      	str	r3, [r0, #0]
 80071a6:	e7b8      	b.n	800711a <_strtod_l+0x72>
 80071a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80071ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80071b0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80071b4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80071b8:	e7e7      	b.n	800718a <_strtod_l+0xe2>
 80071ba:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007338 <_strtod_l+0x290>
 80071be:	e7e4      	b.n	800718a <_strtod_l+0xe2>
 80071c0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80071c4:	f04f 3aff 	mov.w	sl, #4294967295
 80071c8:	e7df      	b.n	800718a <_strtod_l+0xe2>
 80071ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071cc:	1c5a      	adds	r2, r3, #1
 80071ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80071d0:	785b      	ldrb	r3, [r3, #1]
 80071d2:	2b30      	cmp	r3, #48	@ 0x30
 80071d4:	d0f9      	beq.n	80071ca <_strtod_l+0x122>
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d09f      	beq.n	800711a <_strtod_l+0x72>
 80071da:	2301      	movs	r3, #1
 80071dc:	2700      	movs	r7, #0
 80071de:	220a      	movs	r2, #10
 80071e0:	46b9      	mov	r9, r7
 80071e2:	9308      	str	r3, [sp, #32]
 80071e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80071e6:	970b      	str	r7, [sp, #44]	@ 0x2c
 80071e8:	930c      	str	r3, [sp, #48]	@ 0x30
 80071ea:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80071ec:	7805      	ldrb	r5, [r0, #0]
 80071ee:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80071f2:	b2d9      	uxtb	r1, r3
 80071f4:	2909      	cmp	r1, #9
 80071f6:	d928      	bls.n	800724a <_strtod_l+0x1a2>
 80071f8:	2201      	movs	r2, #1
 80071fa:	4950      	ldr	r1, [pc, #320]	@ (800733c <_strtod_l+0x294>)
 80071fc:	f001 fb53 	bl	80088a6 <strncmp>
 8007200:	2800      	cmp	r0, #0
 8007202:	d032      	beq.n	800726a <_strtod_l+0x1c2>
 8007204:	2000      	movs	r0, #0
 8007206:	462a      	mov	r2, r5
 8007208:	4603      	mov	r3, r0
 800720a:	464d      	mov	r5, r9
 800720c:	900a      	str	r0, [sp, #40]	@ 0x28
 800720e:	2a65      	cmp	r2, #101	@ 0x65
 8007210:	d001      	beq.n	8007216 <_strtod_l+0x16e>
 8007212:	2a45      	cmp	r2, #69	@ 0x45
 8007214:	d114      	bne.n	8007240 <_strtod_l+0x198>
 8007216:	b91d      	cbnz	r5, 8007220 <_strtod_l+0x178>
 8007218:	9a08      	ldr	r2, [sp, #32]
 800721a:	4302      	orrs	r2, r0
 800721c:	d096      	beq.n	800714c <_strtod_l+0xa4>
 800721e:	2500      	movs	r5, #0
 8007220:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007222:	1c62      	adds	r2, r4, #1
 8007224:	9219      	str	r2, [sp, #100]	@ 0x64
 8007226:	7862      	ldrb	r2, [r4, #1]
 8007228:	2a2b      	cmp	r2, #43	@ 0x2b
 800722a:	d07a      	beq.n	8007322 <_strtod_l+0x27a>
 800722c:	2a2d      	cmp	r2, #45	@ 0x2d
 800722e:	d07e      	beq.n	800732e <_strtod_l+0x286>
 8007230:	f04f 0c00 	mov.w	ip, #0
 8007234:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007238:	2909      	cmp	r1, #9
 800723a:	f240 8085 	bls.w	8007348 <_strtod_l+0x2a0>
 800723e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007240:	f04f 0800 	mov.w	r8, #0
 8007244:	e0a5      	b.n	8007392 <_strtod_l+0x2ea>
 8007246:	2300      	movs	r3, #0
 8007248:	e7c8      	b.n	80071dc <_strtod_l+0x134>
 800724a:	f1b9 0f08 	cmp.w	r9, #8
 800724e:	bfd8      	it	le
 8007250:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007252:	f100 0001 	add.w	r0, r0, #1
 8007256:	bfd6      	itet	le
 8007258:	fb02 3301 	mlale	r3, r2, r1, r3
 800725c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007260:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007262:	f109 0901 	add.w	r9, r9, #1
 8007266:	9019      	str	r0, [sp, #100]	@ 0x64
 8007268:	e7bf      	b.n	80071ea <_strtod_l+0x142>
 800726a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800726c:	1c5a      	adds	r2, r3, #1
 800726e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007270:	785a      	ldrb	r2, [r3, #1]
 8007272:	f1b9 0f00 	cmp.w	r9, #0
 8007276:	d03b      	beq.n	80072f0 <_strtod_l+0x248>
 8007278:	464d      	mov	r5, r9
 800727a:	900a      	str	r0, [sp, #40]	@ 0x28
 800727c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007280:	2b09      	cmp	r3, #9
 8007282:	d912      	bls.n	80072aa <_strtod_l+0x202>
 8007284:	2301      	movs	r3, #1
 8007286:	e7c2      	b.n	800720e <_strtod_l+0x166>
 8007288:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800728a:	3001      	adds	r0, #1
 800728c:	1c5a      	adds	r2, r3, #1
 800728e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007290:	785a      	ldrb	r2, [r3, #1]
 8007292:	2a30      	cmp	r2, #48	@ 0x30
 8007294:	d0f8      	beq.n	8007288 <_strtod_l+0x1e0>
 8007296:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800729a:	2b08      	cmp	r3, #8
 800729c:	f200 84c8 	bhi.w	8007c30 <_strtod_l+0xb88>
 80072a0:	900a      	str	r0, [sp, #40]	@ 0x28
 80072a2:	2000      	movs	r0, #0
 80072a4:	4605      	mov	r5, r0
 80072a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072a8:	930c      	str	r3, [sp, #48]	@ 0x30
 80072aa:	3a30      	subs	r2, #48	@ 0x30
 80072ac:	f100 0301 	add.w	r3, r0, #1
 80072b0:	d018      	beq.n	80072e4 <_strtod_l+0x23c>
 80072b2:	462e      	mov	r6, r5
 80072b4:	f04f 0e0a 	mov.w	lr, #10
 80072b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80072ba:	4419      	add	r1, r3
 80072bc:	910a      	str	r1, [sp, #40]	@ 0x28
 80072be:	1c71      	adds	r1, r6, #1
 80072c0:	eba1 0c05 	sub.w	ip, r1, r5
 80072c4:	4563      	cmp	r3, ip
 80072c6:	dc15      	bgt.n	80072f4 <_strtod_l+0x24c>
 80072c8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80072cc:	182b      	adds	r3, r5, r0
 80072ce:	2b08      	cmp	r3, #8
 80072d0:	f105 0501 	add.w	r5, r5, #1
 80072d4:	4405      	add	r5, r0
 80072d6:	dc1a      	bgt.n	800730e <_strtod_l+0x266>
 80072d8:	230a      	movs	r3, #10
 80072da:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80072dc:	fb03 2301 	mla	r3, r3, r1, r2
 80072e0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80072e2:	2300      	movs	r3, #0
 80072e4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80072e6:	4618      	mov	r0, r3
 80072e8:	1c51      	adds	r1, r2, #1
 80072ea:	9119      	str	r1, [sp, #100]	@ 0x64
 80072ec:	7852      	ldrb	r2, [r2, #1]
 80072ee:	e7c5      	b.n	800727c <_strtod_l+0x1d4>
 80072f0:	4648      	mov	r0, r9
 80072f2:	e7ce      	b.n	8007292 <_strtod_l+0x1ea>
 80072f4:	2e08      	cmp	r6, #8
 80072f6:	dc05      	bgt.n	8007304 <_strtod_l+0x25c>
 80072f8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80072fa:	fb0e f606 	mul.w	r6, lr, r6
 80072fe:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007300:	460e      	mov	r6, r1
 8007302:	e7dc      	b.n	80072be <_strtod_l+0x216>
 8007304:	2910      	cmp	r1, #16
 8007306:	bfd8      	it	le
 8007308:	fb0e f707 	mulle.w	r7, lr, r7
 800730c:	e7f8      	b.n	8007300 <_strtod_l+0x258>
 800730e:	2b0f      	cmp	r3, #15
 8007310:	bfdc      	itt	le
 8007312:	230a      	movle	r3, #10
 8007314:	fb03 2707 	mlale	r7, r3, r7, r2
 8007318:	e7e3      	b.n	80072e2 <_strtod_l+0x23a>
 800731a:	2300      	movs	r3, #0
 800731c:	930a      	str	r3, [sp, #40]	@ 0x28
 800731e:	2301      	movs	r3, #1
 8007320:	e77a      	b.n	8007218 <_strtod_l+0x170>
 8007322:	f04f 0c00 	mov.w	ip, #0
 8007326:	1ca2      	adds	r2, r4, #2
 8007328:	9219      	str	r2, [sp, #100]	@ 0x64
 800732a:	78a2      	ldrb	r2, [r4, #2]
 800732c:	e782      	b.n	8007234 <_strtod_l+0x18c>
 800732e:	f04f 0c01 	mov.w	ip, #1
 8007332:	e7f8      	b.n	8007326 <_strtod_l+0x27e>
 8007334:	08009ab4 	.word	0x08009ab4
 8007338:	7ff00000 	.word	0x7ff00000
 800733c:	080098cf 	.word	0x080098cf
 8007340:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007342:	1c51      	adds	r1, r2, #1
 8007344:	9119      	str	r1, [sp, #100]	@ 0x64
 8007346:	7852      	ldrb	r2, [r2, #1]
 8007348:	2a30      	cmp	r2, #48	@ 0x30
 800734a:	d0f9      	beq.n	8007340 <_strtod_l+0x298>
 800734c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007350:	2908      	cmp	r1, #8
 8007352:	f63f af75 	bhi.w	8007240 <_strtod_l+0x198>
 8007356:	f04f 080a 	mov.w	r8, #10
 800735a:	3a30      	subs	r2, #48	@ 0x30
 800735c:	9209      	str	r2, [sp, #36]	@ 0x24
 800735e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007360:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007362:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007364:	1c56      	adds	r6, r2, #1
 8007366:	9619      	str	r6, [sp, #100]	@ 0x64
 8007368:	7852      	ldrb	r2, [r2, #1]
 800736a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800736e:	f1be 0f09 	cmp.w	lr, #9
 8007372:	d939      	bls.n	80073e8 <_strtod_l+0x340>
 8007374:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007376:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800737a:	1a76      	subs	r6, r6, r1
 800737c:	2e08      	cmp	r6, #8
 800737e:	dc03      	bgt.n	8007388 <_strtod_l+0x2e0>
 8007380:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007382:	4588      	cmp	r8, r1
 8007384:	bfa8      	it	ge
 8007386:	4688      	movge	r8, r1
 8007388:	f1bc 0f00 	cmp.w	ip, #0
 800738c:	d001      	beq.n	8007392 <_strtod_l+0x2ea>
 800738e:	f1c8 0800 	rsb	r8, r8, #0
 8007392:	2d00      	cmp	r5, #0
 8007394:	d14e      	bne.n	8007434 <_strtod_l+0x38c>
 8007396:	9908      	ldr	r1, [sp, #32]
 8007398:	4308      	orrs	r0, r1
 800739a:	f47f aebe 	bne.w	800711a <_strtod_l+0x72>
 800739e:	2b00      	cmp	r3, #0
 80073a0:	f47f aed4 	bne.w	800714c <_strtod_l+0xa4>
 80073a4:	2a69      	cmp	r2, #105	@ 0x69
 80073a6:	d028      	beq.n	80073fa <_strtod_l+0x352>
 80073a8:	dc25      	bgt.n	80073f6 <_strtod_l+0x34e>
 80073aa:	2a49      	cmp	r2, #73	@ 0x49
 80073ac:	d025      	beq.n	80073fa <_strtod_l+0x352>
 80073ae:	2a4e      	cmp	r2, #78	@ 0x4e
 80073b0:	f47f aecc 	bne.w	800714c <_strtod_l+0xa4>
 80073b4:	4999      	ldr	r1, [pc, #612]	@ (800761c <_strtod_l+0x574>)
 80073b6:	a819      	add	r0, sp, #100	@ 0x64
 80073b8:	f001 fd5a 	bl	8008e70 <__match>
 80073bc:	2800      	cmp	r0, #0
 80073be:	f43f aec5 	beq.w	800714c <_strtod_l+0xa4>
 80073c2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	2b28      	cmp	r3, #40	@ 0x28
 80073c8:	d12e      	bne.n	8007428 <_strtod_l+0x380>
 80073ca:	4995      	ldr	r1, [pc, #596]	@ (8007620 <_strtod_l+0x578>)
 80073cc:	aa1c      	add	r2, sp, #112	@ 0x70
 80073ce:	a819      	add	r0, sp, #100	@ 0x64
 80073d0:	f001 fd62 	bl	8008e98 <__hexnan>
 80073d4:	2805      	cmp	r0, #5
 80073d6:	d127      	bne.n	8007428 <_strtod_l+0x380>
 80073d8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80073da:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80073de:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80073e2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80073e6:	e698      	b.n	800711a <_strtod_l+0x72>
 80073e8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073ea:	fb08 2101 	mla	r1, r8, r1, r2
 80073ee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80073f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80073f4:	e7b5      	b.n	8007362 <_strtod_l+0x2ba>
 80073f6:	2a6e      	cmp	r2, #110	@ 0x6e
 80073f8:	e7da      	b.n	80073b0 <_strtod_l+0x308>
 80073fa:	498a      	ldr	r1, [pc, #552]	@ (8007624 <_strtod_l+0x57c>)
 80073fc:	a819      	add	r0, sp, #100	@ 0x64
 80073fe:	f001 fd37 	bl	8008e70 <__match>
 8007402:	2800      	cmp	r0, #0
 8007404:	f43f aea2 	beq.w	800714c <_strtod_l+0xa4>
 8007408:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800740a:	4987      	ldr	r1, [pc, #540]	@ (8007628 <_strtod_l+0x580>)
 800740c:	3b01      	subs	r3, #1
 800740e:	a819      	add	r0, sp, #100	@ 0x64
 8007410:	9319      	str	r3, [sp, #100]	@ 0x64
 8007412:	f001 fd2d 	bl	8008e70 <__match>
 8007416:	b910      	cbnz	r0, 800741e <_strtod_l+0x376>
 8007418:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800741a:	3301      	adds	r3, #1
 800741c:	9319      	str	r3, [sp, #100]	@ 0x64
 800741e:	f04f 0a00 	mov.w	sl, #0
 8007422:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800762c <_strtod_l+0x584>
 8007426:	e678      	b.n	800711a <_strtod_l+0x72>
 8007428:	4881      	ldr	r0, [pc, #516]	@ (8007630 <_strtod_l+0x588>)
 800742a:	f001 fa5f 	bl	80088ec <nan>
 800742e:	4682      	mov	sl, r0
 8007430:	468b      	mov	fp, r1
 8007432:	e672      	b.n	800711a <_strtod_l+0x72>
 8007434:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007436:	f1b9 0f00 	cmp.w	r9, #0
 800743a:	bf08      	it	eq
 800743c:	46a9      	moveq	r9, r5
 800743e:	eba8 0303 	sub.w	r3, r8, r3
 8007442:	2d10      	cmp	r5, #16
 8007444:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007446:	462c      	mov	r4, r5
 8007448:	9309      	str	r3, [sp, #36]	@ 0x24
 800744a:	bfa8      	it	ge
 800744c:	2410      	movge	r4, #16
 800744e:	f7f8 ffc9 	bl	80003e4 <__aeabi_ui2d>
 8007452:	2d09      	cmp	r5, #9
 8007454:	4682      	mov	sl, r0
 8007456:	468b      	mov	fp, r1
 8007458:	dc11      	bgt.n	800747e <_strtod_l+0x3d6>
 800745a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800745c:	2b00      	cmp	r3, #0
 800745e:	f43f ae5c 	beq.w	800711a <_strtod_l+0x72>
 8007462:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007464:	dd76      	ble.n	8007554 <_strtod_l+0x4ac>
 8007466:	2b16      	cmp	r3, #22
 8007468:	dc5d      	bgt.n	8007526 <_strtod_l+0x47e>
 800746a:	4972      	ldr	r1, [pc, #456]	@ (8007634 <_strtod_l+0x58c>)
 800746c:	4652      	mov	r2, sl
 800746e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007472:	465b      	mov	r3, fp
 8007474:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007478:	f7f9 f82e 	bl	80004d8 <__aeabi_dmul>
 800747c:	e7d7      	b.n	800742e <_strtod_l+0x386>
 800747e:	4b6d      	ldr	r3, [pc, #436]	@ (8007634 <_strtod_l+0x58c>)
 8007480:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007484:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007488:	f7f9 f826 	bl	80004d8 <__aeabi_dmul>
 800748c:	4682      	mov	sl, r0
 800748e:	4638      	mov	r0, r7
 8007490:	468b      	mov	fp, r1
 8007492:	f7f8 ffa7 	bl	80003e4 <__aeabi_ui2d>
 8007496:	4602      	mov	r2, r0
 8007498:	460b      	mov	r3, r1
 800749a:	4650      	mov	r0, sl
 800749c:	4659      	mov	r1, fp
 800749e:	f7f8 fe65 	bl	800016c <__adddf3>
 80074a2:	2d0f      	cmp	r5, #15
 80074a4:	4682      	mov	sl, r0
 80074a6:	468b      	mov	fp, r1
 80074a8:	ddd7      	ble.n	800745a <_strtod_l+0x3b2>
 80074aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074ac:	1b2c      	subs	r4, r5, r4
 80074ae:	441c      	add	r4, r3
 80074b0:	2c00      	cmp	r4, #0
 80074b2:	f340 8093 	ble.w	80075dc <_strtod_l+0x534>
 80074b6:	f014 030f 	ands.w	r3, r4, #15
 80074ba:	d00a      	beq.n	80074d2 <_strtod_l+0x42a>
 80074bc:	495d      	ldr	r1, [pc, #372]	@ (8007634 <_strtod_l+0x58c>)
 80074be:	4652      	mov	r2, sl
 80074c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80074c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80074c8:	465b      	mov	r3, fp
 80074ca:	f7f9 f805 	bl	80004d8 <__aeabi_dmul>
 80074ce:	4682      	mov	sl, r0
 80074d0:	468b      	mov	fp, r1
 80074d2:	f034 040f 	bics.w	r4, r4, #15
 80074d6:	d073      	beq.n	80075c0 <_strtod_l+0x518>
 80074d8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80074dc:	dd49      	ble.n	8007572 <_strtod_l+0x4ca>
 80074de:	2400      	movs	r4, #0
 80074e0:	46a0      	mov	r8, r4
 80074e2:	46a1      	mov	r9, r4
 80074e4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80074e6:	2322      	movs	r3, #34	@ 0x22
 80074e8:	f04f 0a00 	mov.w	sl, #0
 80074ec:	9a05      	ldr	r2, [sp, #20]
 80074ee:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800762c <_strtod_l+0x584>
 80074f2:	6013      	str	r3, [r2, #0]
 80074f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f43f ae0f 	beq.w	800711a <_strtod_l+0x72>
 80074fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80074fe:	9805      	ldr	r0, [sp, #20]
 8007500:	f7ff f950 	bl	80067a4 <_Bfree>
 8007504:	4649      	mov	r1, r9
 8007506:	9805      	ldr	r0, [sp, #20]
 8007508:	f7ff f94c 	bl	80067a4 <_Bfree>
 800750c:	4641      	mov	r1, r8
 800750e:	9805      	ldr	r0, [sp, #20]
 8007510:	f7ff f948 	bl	80067a4 <_Bfree>
 8007514:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007516:	9805      	ldr	r0, [sp, #20]
 8007518:	f7ff f944 	bl	80067a4 <_Bfree>
 800751c:	4621      	mov	r1, r4
 800751e:	9805      	ldr	r0, [sp, #20]
 8007520:	f7ff f940 	bl	80067a4 <_Bfree>
 8007524:	e5f9      	b.n	800711a <_strtod_l+0x72>
 8007526:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007528:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800752c:	4293      	cmp	r3, r2
 800752e:	dbbc      	blt.n	80074aa <_strtod_l+0x402>
 8007530:	4c40      	ldr	r4, [pc, #256]	@ (8007634 <_strtod_l+0x58c>)
 8007532:	f1c5 050f 	rsb	r5, r5, #15
 8007536:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800753a:	4652      	mov	r2, sl
 800753c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007540:	465b      	mov	r3, fp
 8007542:	f7f8 ffc9 	bl	80004d8 <__aeabi_dmul>
 8007546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007548:	1b5d      	subs	r5, r3, r5
 800754a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800754e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007552:	e791      	b.n	8007478 <_strtod_l+0x3d0>
 8007554:	3316      	adds	r3, #22
 8007556:	dba8      	blt.n	80074aa <_strtod_l+0x402>
 8007558:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800755a:	4650      	mov	r0, sl
 800755c:	eba3 0808 	sub.w	r8, r3, r8
 8007560:	4b34      	ldr	r3, [pc, #208]	@ (8007634 <_strtod_l+0x58c>)
 8007562:	4659      	mov	r1, fp
 8007564:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007568:	e9d8 2300 	ldrd	r2, r3, [r8]
 800756c:	f7f9 f8de 	bl	800072c <__aeabi_ddiv>
 8007570:	e75d      	b.n	800742e <_strtod_l+0x386>
 8007572:	2300      	movs	r3, #0
 8007574:	4650      	mov	r0, sl
 8007576:	4659      	mov	r1, fp
 8007578:	461e      	mov	r6, r3
 800757a:	4f2f      	ldr	r7, [pc, #188]	@ (8007638 <_strtod_l+0x590>)
 800757c:	1124      	asrs	r4, r4, #4
 800757e:	2c01      	cmp	r4, #1
 8007580:	dc21      	bgt.n	80075c6 <_strtod_l+0x51e>
 8007582:	b10b      	cbz	r3, 8007588 <_strtod_l+0x4e0>
 8007584:	4682      	mov	sl, r0
 8007586:	468b      	mov	fp, r1
 8007588:	492b      	ldr	r1, [pc, #172]	@ (8007638 <_strtod_l+0x590>)
 800758a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800758e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007592:	4652      	mov	r2, sl
 8007594:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007598:	465b      	mov	r3, fp
 800759a:	f7f8 ff9d 	bl	80004d8 <__aeabi_dmul>
 800759e:	4b23      	ldr	r3, [pc, #140]	@ (800762c <_strtod_l+0x584>)
 80075a0:	460a      	mov	r2, r1
 80075a2:	400b      	ands	r3, r1
 80075a4:	4925      	ldr	r1, [pc, #148]	@ (800763c <_strtod_l+0x594>)
 80075a6:	4682      	mov	sl, r0
 80075a8:	428b      	cmp	r3, r1
 80075aa:	d898      	bhi.n	80074de <_strtod_l+0x436>
 80075ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80075b0:	428b      	cmp	r3, r1
 80075b2:	bf86      	itte	hi
 80075b4:	f04f 3aff 	movhi.w	sl, #4294967295
 80075b8:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8007640 <_strtod_l+0x598>
 80075bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80075c0:	2300      	movs	r3, #0
 80075c2:	9308      	str	r3, [sp, #32]
 80075c4:	e076      	b.n	80076b4 <_strtod_l+0x60c>
 80075c6:	07e2      	lsls	r2, r4, #31
 80075c8:	d504      	bpl.n	80075d4 <_strtod_l+0x52c>
 80075ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80075ce:	f7f8 ff83 	bl	80004d8 <__aeabi_dmul>
 80075d2:	2301      	movs	r3, #1
 80075d4:	3601      	adds	r6, #1
 80075d6:	1064      	asrs	r4, r4, #1
 80075d8:	3708      	adds	r7, #8
 80075da:	e7d0      	b.n	800757e <_strtod_l+0x4d6>
 80075dc:	d0f0      	beq.n	80075c0 <_strtod_l+0x518>
 80075de:	4264      	negs	r4, r4
 80075e0:	f014 020f 	ands.w	r2, r4, #15
 80075e4:	d00a      	beq.n	80075fc <_strtod_l+0x554>
 80075e6:	4b13      	ldr	r3, [pc, #76]	@ (8007634 <_strtod_l+0x58c>)
 80075e8:	4650      	mov	r0, sl
 80075ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80075ee:	4659      	mov	r1, fp
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	f7f9 f89a 	bl	800072c <__aeabi_ddiv>
 80075f8:	4682      	mov	sl, r0
 80075fa:	468b      	mov	fp, r1
 80075fc:	1124      	asrs	r4, r4, #4
 80075fe:	d0df      	beq.n	80075c0 <_strtod_l+0x518>
 8007600:	2c1f      	cmp	r4, #31
 8007602:	dd1f      	ble.n	8007644 <_strtod_l+0x59c>
 8007604:	2400      	movs	r4, #0
 8007606:	46a0      	mov	r8, r4
 8007608:	46a1      	mov	r9, r4
 800760a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800760c:	2322      	movs	r3, #34	@ 0x22
 800760e:	9a05      	ldr	r2, [sp, #20]
 8007610:	f04f 0a00 	mov.w	sl, #0
 8007614:	f04f 0b00 	mov.w	fp, #0
 8007618:	6013      	str	r3, [r2, #0]
 800761a:	e76b      	b.n	80074f4 <_strtod_l+0x44c>
 800761c:	080097bf 	.word	0x080097bf
 8007620:	08009aa0 	.word	0x08009aa0
 8007624:	080097b7 	.word	0x080097b7
 8007628:	080097ec 	.word	0x080097ec
 800762c:	7ff00000 	.word	0x7ff00000
 8007630:	08009940 	.word	0x08009940
 8007634:	080099d8 	.word	0x080099d8
 8007638:	080099b0 	.word	0x080099b0
 800763c:	7ca00000 	.word	0x7ca00000
 8007640:	7fefffff 	.word	0x7fefffff
 8007644:	f014 0310 	ands.w	r3, r4, #16
 8007648:	bf18      	it	ne
 800764a:	236a      	movne	r3, #106	@ 0x6a
 800764c:	4650      	mov	r0, sl
 800764e:	9308      	str	r3, [sp, #32]
 8007650:	4659      	mov	r1, fp
 8007652:	2300      	movs	r3, #0
 8007654:	4e77      	ldr	r6, [pc, #476]	@ (8007834 <_strtod_l+0x78c>)
 8007656:	07e7      	lsls	r7, r4, #31
 8007658:	d504      	bpl.n	8007664 <_strtod_l+0x5bc>
 800765a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800765e:	f7f8 ff3b 	bl	80004d8 <__aeabi_dmul>
 8007662:	2301      	movs	r3, #1
 8007664:	1064      	asrs	r4, r4, #1
 8007666:	f106 0608 	add.w	r6, r6, #8
 800766a:	d1f4      	bne.n	8007656 <_strtod_l+0x5ae>
 800766c:	b10b      	cbz	r3, 8007672 <_strtod_l+0x5ca>
 800766e:	4682      	mov	sl, r0
 8007670:	468b      	mov	fp, r1
 8007672:	9b08      	ldr	r3, [sp, #32]
 8007674:	b1b3      	cbz	r3, 80076a4 <_strtod_l+0x5fc>
 8007676:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800767a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800767e:	2b00      	cmp	r3, #0
 8007680:	4659      	mov	r1, fp
 8007682:	dd0f      	ble.n	80076a4 <_strtod_l+0x5fc>
 8007684:	2b1f      	cmp	r3, #31
 8007686:	dd58      	ble.n	800773a <_strtod_l+0x692>
 8007688:	2b34      	cmp	r3, #52	@ 0x34
 800768a:	bfd8      	it	le
 800768c:	f04f 33ff 	movle.w	r3, #4294967295
 8007690:	f04f 0a00 	mov.w	sl, #0
 8007694:	bfcf      	iteee	gt
 8007696:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800769a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800769e:	4093      	lslle	r3, r2
 80076a0:	ea03 0b01 	andle.w	fp, r3, r1
 80076a4:	2200      	movs	r2, #0
 80076a6:	2300      	movs	r3, #0
 80076a8:	4650      	mov	r0, sl
 80076aa:	4659      	mov	r1, fp
 80076ac:	f7f9 f97c 	bl	80009a8 <__aeabi_dcmpeq>
 80076b0:	2800      	cmp	r0, #0
 80076b2:	d1a7      	bne.n	8007604 <_strtod_l+0x55c>
 80076b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076b6:	464a      	mov	r2, r9
 80076b8:	9300      	str	r3, [sp, #0]
 80076ba:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80076bc:	462b      	mov	r3, r5
 80076be:	9805      	ldr	r0, [sp, #20]
 80076c0:	f7ff f8d8 	bl	8006874 <__s2b>
 80076c4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80076c6:	2800      	cmp	r0, #0
 80076c8:	f43f af09 	beq.w	80074de <_strtod_l+0x436>
 80076cc:	2400      	movs	r4, #0
 80076ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80076d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076d2:	2a00      	cmp	r2, #0
 80076d4:	eba3 0308 	sub.w	r3, r3, r8
 80076d8:	bfa8      	it	ge
 80076da:	2300      	movge	r3, #0
 80076dc:	46a0      	mov	r8, r4
 80076de:	9312      	str	r3, [sp, #72]	@ 0x48
 80076e0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80076e4:	9316      	str	r3, [sp, #88]	@ 0x58
 80076e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076e8:	9805      	ldr	r0, [sp, #20]
 80076ea:	6859      	ldr	r1, [r3, #4]
 80076ec:	f7ff f81a 	bl	8006724 <_Balloc>
 80076f0:	4681      	mov	r9, r0
 80076f2:	2800      	cmp	r0, #0
 80076f4:	f43f aef7 	beq.w	80074e6 <_strtod_l+0x43e>
 80076f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076fa:	300c      	adds	r0, #12
 80076fc:	691a      	ldr	r2, [r3, #16]
 80076fe:	f103 010c 	add.w	r1, r3, #12
 8007702:	3202      	adds	r2, #2
 8007704:	0092      	lsls	r2, r2, #2
 8007706:	f7fe f8a0 	bl	800584a <memcpy>
 800770a:	ab1c      	add	r3, sp, #112	@ 0x70
 800770c:	9301      	str	r3, [sp, #4]
 800770e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	4652      	mov	r2, sl
 8007714:	465b      	mov	r3, fp
 8007716:	9805      	ldr	r0, [sp, #20]
 8007718:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800771c:	f7ff fbd6 	bl	8006ecc <__d2b>
 8007720:	901a      	str	r0, [sp, #104]	@ 0x68
 8007722:	2800      	cmp	r0, #0
 8007724:	f43f aedf 	beq.w	80074e6 <_strtod_l+0x43e>
 8007728:	2101      	movs	r1, #1
 800772a:	9805      	ldr	r0, [sp, #20]
 800772c:	f7ff f938 	bl	80069a0 <__i2b>
 8007730:	4680      	mov	r8, r0
 8007732:	b948      	cbnz	r0, 8007748 <_strtod_l+0x6a0>
 8007734:	f04f 0800 	mov.w	r8, #0
 8007738:	e6d5      	b.n	80074e6 <_strtod_l+0x43e>
 800773a:	f04f 32ff 	mov.w	r2, #4294967295
 800773e:	fa02 f303 	lsl.w	r3, r2, r3
 8007742:	ea03 0a0a 	and.w	sl, r3, sl
 8007746:	e7ad      	b.n	80076a4 <_strtod_l+0x5fc>
 8007748:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800774a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800774c:	2d00      	cmp	r5, #0
 800774e:	bfab      	itete	ge
 8007750:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007752:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007754:	18ef      	addge	r7, r5, r3
 8007756:	1b5e      	sublt	r6, r3, r5
 8007758:	9b08      	ldr	r3, [sp, #32]
 800775a:	bfa8      	it	ge
 800775c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800775e:	eba5 0503 	sub.w	r5, r5, r3
 8007762:	4415      	add	r5, r2
 8007764:	4b34      	ldr	r3, [pc, #208]	@ (8007838 <_strtod_l+0x790>)
 8007766:	f105 35ff 	add.w	r5, r5, #4294967295
 800776a:	bfb8      	it	lt
 800776c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800776e:	429d      	cmp	r5, r3
 8007770:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007774:	da50      	bge.n	8007818 <_strtod_l+0x770>
 8007776:	1b5b      	subs	r3, r3, r5
 8007778:	2b1f      	cmp	r3, #31
 800777a:	f04f 0101 	mov.w	r1, #1
 800777e:	eba2 0203 	sub.w	r2, r2, r3
 8007782:	dc3d      	bgt.n	8007800 <_strtod_l+0x758>
 8007784:	fa01 f303 	lsl.w	r3, r1, r3
 8007788:	9313      	str	r3, [sp, #76]	@ 0x4c
 800778a:	2300      	movs	r3, #0
 800778c:	9310      	str	r3, [sp, #64]	@ 0x40
 800778e:	18bd      	adds	r5, r7, r2
 8007790:	9b08      	ldr	r3, [sp, #32]
 8007792:	42af      	cmp	r7, r5
 8007794:	4416      	add	r6, r2
 8007796:	441e      	add	r6, r3
 8007798:	463b      	mov	r3, r7
 800779a:	bfa8      	it	ge
 800779c:	462b      	movge	r3, r5
 800779e:	42b3      	cmp	r3, r6
 80077a0:	bfa8      	it	ge
 80077a2:	4633      	movge	r3, r6
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	bfc2      	ittt	gt
 80077a8:	1aed      	subgt	r5, r5, r3
 80077aa:	1af6      	subgt	r6, r6, r3
 80077ac:	1aff      	subgt	r7, r7, r3
 80077ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	dd16      	ble.n	80077e2 <_strtod_l+0x73a>
 80077b4:	4641      	mov	r1, r8
 80077b6:	461a      	mov	r2, r3
 80077b8:	9805      	ldr	r0, [sp, #20]
 80077ba:	f7ff f9a9 	bl	8006b10 <__pow5mult>
 80077be:	4680      	mov	r8, r0
 80077c0:	2800      	cmp	r0, #0
 80077c2:	d0b7      	beq.n	8007734 <_strtod_l+0x68c>
 80077c4:	4601      	mov	r1, r0
 80077c6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80077c8:	9805      	ldr	r0, [sp, #20]
 80077ca:	f7ff f8ff 	bl	80069cc <__multiply>
 80077ce:	900a      	str	r0, [sp, #40]	@ 0x28
 80077d0:	2800      	cmp	r0, #0
 80077d2:	f43f ae88 	beq.w	80074e6 <_strtod_l+0x43e>
 80077d6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80077d8:	9805      	ldr	r0, [sp, #20]
 80077da:	f7fe ffe3 	bl	80067a4 <_Bfree>
 80077de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80077e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80077e2:	2d00      	cmp	r5, #0
 80077e4:	dc1d      	bgt.n	8007822 <_strtod_l+0x77a>
 80077e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	dd27      	ble.n	800783c <_strtod_l+0x794>
 80077ec:	4649      	mov	r1, r9
 80077ee:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80077f0:	9805      	ldr	r0, [sp, #20]
 80077f2:	f7ff f98d 	bl	8006b10 <__pow5mult>
 80077f6:	4681      	mov	r9, r0
 80077f8:	bb00      	cbnz	r0, 800783c <_strtod_l+0x794>
 80077fa:	f04f 0900 	mov.w	r9, #0
 80077fe:	e672      	b.n	80074e6 <_strtod_l+0x43e>
 8007800:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8007804:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8007808:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800780c:	35e2      	adds	r5, #226	@ 0xe2
 800780e:	fa01 f305 	lsl.w	r3, r1, r5
 8007812:	9310      	str	r3, [sp, #64]	@ 0x40
 8007814:	9113      	str	r1, [sp, #76]	@ 0x4c
 8007816:	e7ba      	b.n	800778e <_strtod_l+0x6e6>
 8007818:	2300      	movs	r3, #0
 800781a:	9310      	str	r3, [sp, #64]	@ 0x40
 800781c:	2301      	movs	r3, #1
 800781e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007820:	e7b5      	b.n	800778e <_strtod_l+0x6e6>
 8007822:	462a      	mov	r2, r5
 8007824:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007826:	9805      	ldr	r0, [sp, #20]
 8007828:	f7ff f9cc 	bl	8006bc4 <__lshift>
 800782c:	901a      	str	r0, [sp, #104]	@ 0x68
 800782e:	2800      	cmp	r0, #0
 8007830:	d1d9      	bne.n	80077e6 <_strtod_l+0x73e>
 8007832:	e658      	b.n	80074e6 <_strtod_l+0x43e>
 8007834:	08009ac8 	.word	0x08009ac8
 8007838:	fffffc02 	.word	0xfffffc02
 800783c:	2e00      	cmp	r6, #0
 800783e:	dd07      	ble.n	8007850 <_strtod_l+0x7a8>
 8007840:	4649      	mov	r1, r9
 8007842:	4632      	mov	r2, r6
 8007844:	9805      	ldr	r0, [sp, #20]
 8007846:	f7ff f9bd 	bl	8006bc4 <__lshift>
 800784a:	4681      	mov	r9, r0
 800784c:	2800      	cmp	r0, #0
 800784e:	d0d4      	beq.n	80077fa <_strtod_l+0x752>
 8007850:	2f00      	cmp	r7, #0
 8007852:	dd08      	ble.n	8007866 <_strtod_l+0x7be>
 8007854:	4641      	mov	r1, r8
 8007856:	463a      	mov	r2, r7
 8007858:	9805      	ldr	r0, [sp, #20]
 800785a:	f7ff f9b3 	bl	8006bc4 <__lshift>
 800785e:	4680      	mov	r8, r0
 8007860:	2800      	cmp	r0, #0
 8007862:	f43f ae40 	beq.w	80074e6 <_strtod_l+0x43e>
 8007866:	464a      	mov	r2, r9
 8007868:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800786a:	9805      	ldr	r0, [sp, #20]
 800786c:	f7ff fa32 	bl	8006cd4 <__mdiff>
 8007870:	4604      	mov	r4, r0
 8007872:	2800      	cmp	r0, #0
 8007874:	f43f ae37 	beq.w	80074e6 <_strtod_l+0x43e>
 8007878:	68c3      	ldr	r3, [r0, #12]
 800787a:	4641      	mov	r1, r8
 800787c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800787e:	2300      	movs	r3, #0
 8007880:	60c3      	str	r3, [r0, #12]
 8007882:	f7ff fa0b 	bl	8006c9c <__mcmp>
 8007886:	2800      	cmp	r0, #0
 8007888:	da3d      	bge.n	8007906 <_strtod_l+0x85e>
 800788a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800788c:	ea53 030a 	orrs.w	r3, r3, sl
 8007890:	d163      	bne.n	800795a <_strtod_l+0x8b2>
 8007892:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007896:	2b00      	cmp	r3, #0
 8007898:	d15f      	bne.n	800795a <_strtod_l+0x8b2>
 800789a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800789e:	0d1b      	lsrs	r3, r3, #20
 80078a0:	051b      	lsls	r3, r3, #20
 80078a2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80078a6:	d958      	bls.n	800795a <_strtod_l+0x8b2>
 80078a8:	6963      	ldr	r3, [r4, #20]
 80078aa:	b913      	cbnz	r3, 80078b2 <_strtod_l+0x80a>
 80078ac:	6923      	ldr	r3, [r4, #16]
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	dd53      	ble.n	800795a <_strtod_l+0x8b2>
 80078b2:	4621      	mov	r1, r4
 80078b4:	2201      	movs	r2, #1
 80078b6:	9805      	ldr	r0, [sp, #20]
 80078b8:	f7ff f984 	bl	8006bc4 <__lshift>
 80078bc:	4641      	mov	r1, r8
 80078be:	4604      	mov	r4, r0
 80078c0:	f7ff f9ec 	bl	8006c9c <__mcmp>
 80078c4:	2800      	cmp	r0, #0
 80078c6:	dd48      	ble.n	800795a <_strtod_l+0x8b2>
 80078c8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80078cc:	9a08      	ldr	r2, [sp, #32]
 80078ce:	0d1b      	lsrs	r3, r3, #20
 80078d0:	051b      	lsls	r3, r3, #20
 80078d2:	2a00      	cmp	r2, #0
 80078d4:	d062      	beq.n	800799c <_strtod_l+0x8f4>
 80078d6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80078da:	d85f      	bhi.n	800799c <_strtod_l+0x8f4>
 80078dc:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80078e0:	f67f ae94 	bls.w	800760c <_strtod_l+0x564>
 80078e4:	4650      	mov	r0, sl
 80078e6:	4659      	mov	r1, fp
 80078e8:	4ba3      	ldr	r3, [pc, #652]	@ (8007b78 <_strtod_l+0xad0>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	f7f8 fdf4 	bl	80004d8 <__aeabi_dmul>
 80078f0:	4ba2      	ldr	r3, [pc, #648]	@ (8007b7c <_strtod_l+0xad4>)
 80078f2:	4682      	mov	sl, r0
 80078f4:	400b      	ands	r3, r1
 80078f6:	468b      	mov	fp, r1
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	f47f adff 	bne.w	80074fc <_strtod_l+0x454>
 80078fe:	2322      	movs	r3, #34	@ 0x22
 8007900:	9a05      	ldr	r2, [sp, #20]
 8007902:	6013      	str	r3, [r2, #0]
 8007904:	e5fa      	b.n	80074fc <_strtod_l+0x454>
 8007906:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800790a:	d165      	bne.n	80079d8 <_strtod_l+0x930>
 800790c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800790e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007912:	b35a      	cbz	r2, 800796c <_strtod_l+0x8c4>
 8007914:	4a9a      	ldr	r2, [pc, #616]	@ (8007b80 <_strtod_l+0xad8>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d12b      	bne.n	8007972 <_strtod_l+0x8ca>
 800791a:	9b08      	ldr	r3, [sp, #32]
 800791c:	4651      	mov	r1, sl
 800791e:	b303      	cbz	r3, 8007962 <_strtod_l+0x8ba>
 8007920:	465a      	mov	r2, fp
 8007922:	4b96      	ldr	r3, [pc, #600]	@ (8007b7c <_strtod_l+0xad4>)
 8007924:	4013      	ands	r3, r2
 8007926:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800792a:	f04f 32ff 	mov.w	r2, #4294967295
 800792e:	d81b      	bhi.n	8007968 <_strtod_l+0x8c0>
 8007930:	0d1b      	lsrs	r3, r3, #20
 8007932:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007936:	fa02 f303 	lsl.w	r3, r2, r3
 800793a:	4299      	cmp	r1, r3
 800793c:	d119      	bne.n	8007972 <_strtod_l+0x8ca>
 800793e:	4b91      	ldr	r3, [pc, #580]	@ (8007b84 <_strtod_l+0xadc>)
 8007940:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007942:	429a      	cmp	r2, r3
 8007944:	d102      	bne.n	800794c <_strtod_l+0x8a4>
 8007946:	3101      	adds	r1, #1
 8007948:	f43f adcd 	beq.w	80074e6 <_strtod_l+0x43e>
 800794c:	f04f 0a00 	mov.w	sl, #0
 8007950:	4b8a      	ldr	r3, [pc, #552]	@ (8007b7c <_strtod_l+0xad4>)
 8007952:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007954:	401a      	ands	r2, r3
 8007956:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800795a:	9b08      	ldr	r3, [sp, #32]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d1c1      	bne.n	80078e4 <_strtod_l+0x83c>
 8007960:	e5cc      	b.n	80074fc <_strtod_l+0x454>
 8007962:	f04f 33ff 	mov.w	r3, #4294967295
 8007966:	e7e8      	b.n	800793a <_strtod_l+0x892>
 8007968:	4613      	mov	r3, r2
 800796a:	e7e6      	b.n	800793a <_strtod_l+0x892>
 800796c:	ea53 030a 	orrs.w	r3, r3, sl
 8007970:	d0aa      	beq.n	80078c8 <_strtod_l+0x820>
 8007972:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007974:	b1db      	cbz	r3, 80079ae <_strtod_l+0x906>
 8007976:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007978:	4213      	tst	r3, r2
 800797a:	d0ee      	beq.n	800795a <_strtod_l+0x8b2>
 800797c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800797e:	4650      	mov	r0, sl
 8007980:	4659      	mov	r1, fp
 8007982:	9a08      	ldr	r2, [sp, #32]
 8007984:	b1bb      	cbz	r3, 80079b6 <_strtod_l+0x90e>
 8007986:	f7ff fb6d 	bl	8007064 <sulp>
 800798a:	4602      	mov	r2, r0
 800798c:	460b      	mov	r3, r1
 800798e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007992:	f7f8 fbeb 	bl	800016c <__adddf3>
 8007996:	4682      	mov	sl, r0
 8007998:	468b      	mov	fp, r1
 800799a:	e7de      	b.n	800795a <_strtod_l+0x8b2>
 800799c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80079a0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80079a4:	f04f 3aff 	mov.w	sl, #4294967295
 80079a8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80079ac:	e7d5      	b.n	800795a <_strtod_l+0x8b2>
 80079ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80079b0:	ea13 0f0a 	tst.w	r3, sl
 80079b4:	e7e1      	b.n	800797a <_strtod_l+0x8d2>
 80079b6:	f7ff fb55 	bl	8007064 <sulp>
 80079ba:	4602      	mov	r2, r0
 80079bc:	460b      	mov	r3, r1
 80079be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079c2:	f7f8 fbd1 	bl	8000168 <__aeabi_dsub>
 80079c6:	2200      	movs	r2, #0
 80079c8:	2300      	movs	r3, #0
 80079ca:	4682      	mov	sl, r0
 80079cc:	468b      	mov	fp, r1
 80079ce:	f7f8 ffeb 	bl	80009a8 <__aeabi_dcmpeq>
 80079d2:	2800      	cmp	r0, #0
 80079d4:	d0c1      	beq.n	800795a <_strtod_l+0x8b2>
 80079d6:	e619      	b.n	800760c <_strtod_l+0x564>
 80079d8:	4641      	mov	r1, r8
 80079da:	4620      	mov	r0, r4
 80079dc:	f7ff face 	bl	8006f7c <__ratio>
 80079e0:	2200      	movs	r2, #0
 80079e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80079e6:	4606      	mov	r6, r0
 80079e8:	460f      	mov	r7, r1
 80079ea:	f7f8 fff1 	bl	80009d0 <__aeabi_dcmple>
 80079ee:	2800      	cmp	r0, #0
 80079f0:	d06d      	beq.n	8007ace <_strtod_l+0xa26>
 80079f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d178      	bne.n	8007aea <_strtod_l+0xa42>
 80079f8:	f1ba 0f00 	cmp.w	sl, #0
 80079fc:	d156      	bne.n	8007aac <_strtod_l+0xa04>
 80079fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d158      	bne.n	8007aba <_strtod_l+0xa12>
 8007a08:	2200      	movs	r2, #0
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	4639      	mov	r1, r7
 8007a0e:	4b5e      	ldr	r3, [pc, #376]	@ (8007b88 <_strtod_l+0xae0>)
 8007a10:	f7f8 ffd4 	bl	80009bc <__aeabi_dcmplt>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	d157      	bne.n	8007ac8 <_strtod_l+0xa20>
 8007a18:	4630      	mov	r0, r6
 8007a1a:	4639      	mov	r1, r7
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	4b5b      	ldr	r3, [pc, #364]	@ (8007b8c <_strtod_l+0xae4>)
 8007a20:	f7f8 fd5a 	bl	80004d8 <__aeabi_dmul>
 8007a24:	4606      	mov	r6, r0
 8007a26:	460f      	mov	r7, r1
 8007a28:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8007a2c:	9606      	str	r6, [sp, #24]
 8007a2e:	9307      	str	r3, [sp, #28]
 8007a30:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a34:	4d51      	ldr	r5, [pc, #324]	@ (8007b7c <_strtod_l+0xad4>)
 8007a36:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007a3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a3c:	401d      	ands	r5, r3
 8007a3e:	4b54      	ldr	r3, [pc, #336]	@ (8007b90 <_strtod_l+0xae8>)
 8007a40:	429d      	cmp	r5, r3
 8007a42:	f040 80ab 	bne.w	8007b9c <_strtod_l+0xaf4>
 8007a46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a48:	4650      	mov	r0, sl
 8007a4a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007a4e:	4659      	mov	r1, fp
 8007a50:	f7ff f9d4 	bl	8006dfc <__ulp>
 8007a54:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a58:	f7f8 fd3e 	bl	80004d8 <__aeabi_dmul>
 8007a5c:	4652      	mov	r2, sl
 8007a5e:	465b      	mov	r3, fp
 8007a60:	f7f8 fb84 	bl	800016c <__adddf3>
 8007a64:	460b      	mov	r3, r1
 8007a66:	4945      	ldr	r1, [pc, #276]	@ (8007b7c <_strtod_l+0xad4>)
 8007a68:	4a4a      	ldr	r2, [pc, #296]	@ (8007b94 <_strtod_l+0xaec>)
 8007a6a:	4019      	ands	r1, r3
 8007a6c:	4291      	cmp	r1, r2
 8007a6e:	4682      	mov	sl, r0
 8007a70:	d942      	bls.n	8007af8 <_strtod_l+0xa50>
 8007a72:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007a74:	4b43      	ldr	r3, [pc, #268]	@ (8007b84 <_strtod_l+0xadc>)
 8007a76:	429a      	cmp	r2, r3
 8007a78:	d103      	bne.n	8007a82 <_strtod_l+0x9da>
 8007a7a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	f43f ad32 	beq.w	80074e6 <_strtod_l+0x43e>
 8007a82:	f04f 3aff 	mov.w	sl, #4294967295
 8007a86:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8007b84 <_strtod_l+0xadc>
 8007a8a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007a8c:	9805      	ldr	r0, [sp, #20]
 8007a8e:	f7fe fe89 	bl	80067a4 <_Bfree>
 8007a92:	4649      	mov	r1, r9
 8007a94:	9805      	ldr	r0, [sp, #20]
 8007a96:	f7fe fe85 	bl	80067a4 <_Bfree>
 8007a9a:	4641      	mov	r1, r8
 8007a9c:	9805      	ldr	r0, [sp, #20]
 8007a9e:	f7fe fe81 	bl	80067a4 <_Bfree>
 8007aa2:	4621      	mov	r1, r4
 8007aa4:	9805      	ldr	r0, [sp, #20]
 8007aa6:	f7fe fe7d 	bl	80067a4 <_Bfree>
 8007aaa:	e61c      	b.n	80076e6 <_strtod_l+0x63e>
 8007aac:	f1ba 0f01 	cmp.w	sl, #1
 8007ab0:	d103      	bne.n	8007aba <_strtod_l+0xa12>
 8007ab2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f43f ada9 	beq.w	800760c <_strtod_l+0x564>
 8007aba:	2200      	movs	r2, #0
 8007abc:	4b36      	ldr	r3, [pc, #216]	@ (8007b98 <_strtod_l+0xaf0>)
 8007abe:	2600      	movs	r6, #0
 8007ac0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ac4:	4f30      	ldr	r7, [pc, #192]	@ (8007b88 <_strtod_l+0xae0>)
 8007ac6:	e7b3      	b.n	8007a30 <_strtod_l+0x988>
 8007ac8:	2600      	movs	r6, #0
 8007aca:	4f30      	ldr	r7, [pc, #192]	@ (8007b8c <_strtod_l+0xae4>)
 8007acc:	e7ac      	b.n	8007a28 <_strtod_l+0x980>
 8007ace:	4630      	mov	r0, r6
 8007ad0:	4639      	mov	r1, r7
 8007ad2:	4b2e      	ldr	r3, [pc, #184]	@ (8007b8c <_strtod_l+0xae4>)
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	f7f8 fcff 	bl	80004d8 <__aeabi_dmul>
 8007ada:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007adc:	4606      	mov	r6, r0
 8007ade:	460f      	mov	r7, r1
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d0a1      	beq.n	8007a28 <_strtod_l+0x980>
 8007ae4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8007ae8:	e7a2      	b.n	8007a30 <_strtod_l+0x988>
 8007aea:	2200      	movs	r2, #0
 8007aec:	4b26      	ldr	r3, [pc, #152]	@ (8007b88 <_strtod_l+0xae0>)
 8007aee:	4616      	mov	r6, r2
 8007af0:	461f      	mov	r7, r3
 8007af2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007af6:	e79b      	b.n	8007a30 <_strtod_l+0x988>
 8007af8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8007afc:	9b08      	ldr	r3, [sp, #32]
 8007afe:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1c1      	bne.n	8007a8a <_strtod_l+0x9e2>
 8007b06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007b0a:	0d1b      	lsrs	r3, r3, #20
 8007b0c:	051b      	lsls	r3, r3, #20
 8007b0e:	429d      	cmp	r5, r3
 8007b10:	d1bb      	bne.n	8007a8a <_strtod_l+0x9e2>
 8007b12:	4630      	mov	r0, r6
 8007b14:	4639      	mov	r1, r7
 8007b16:	f7f9 fa85 	bl	8001024 <__aeabi_d2lz>
 8007b1a:	f7f8 fcaf 	bl	800047c <__aeabi_l2d>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	460b      	mov	r3, r1
 8007b22:	4630      	mov	r0, r6
 8007b24:	4639      	mov	r1, r7
 8007b26:	f7f8 fb1f 	bl	8000168 <__aeabi_dsub>
 8007b2a:	460b      	mov	r3, r1
 8007b2c:	4602      	mov	r2, r0
 8007b2e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007b32:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007b36:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b38:	ea46 060a 	orr.w	r6, r6, sl
 8007b3c:	431e      	orrs	r6, r3
 8007b3e:	d06a      	beq.n	8007c16 <_strtod_l+0xb6e>
 8007b40:	a309      	add	r3, pc, #36	@ (adr r3, 8007b68 <_strtod_l+0xac0>)
 8007b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b46:	f7f8 ff39 	bl	80009bc <__aeabi_dcmplt>
 8007b4a:	2800      	cmp	r0, #0
 8007b4c:	f47f acd6 	bne.w	80074fc <_strtod_l+0x454>
 8007b50:	a307      	add	r3, pc, #28	@ (adr r3, 8007b70 <_strtod_l+0xac8>)
 8007b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b5a:	f7f8 ff4d 	bl	80009f8 <__aeabi_dcmpgt>
 8007b5e:	2800      	cmp	r0, #0
 8007b60:	d093      	beq.n	8007a8a <_strtod_l+0x9e2>
 8007b62:	e4cb      	b.n	80074fc <_strtod_l+0x454>
 8007b64:	f3af 8000 	nop.w
 8007b68:	94a03595 	.word	0x94a03595
 8007b6c:	3fdfffff 	.word	0x3fdfffff
 8007b70:	35afe535 	.word	0x35afe535
 8007b74:	3fe00000 	.word	0x3fe00000
 8007b78:	39500000 	.word	0x39500000
 8007b7c:	7ff00000 	.word	0x7ff00000
 8007b80:	000fffff 	.word	0x000fffff
 8007b84:	7fefffff 	.word	0x7fefffff
 8007b88:	3ff00000 	.word	0x3ff00000
 8007b8c:	3fe00000 	.word	0x3fe00000
 8007b90:	7fe00000 	.word	0x7fe00000
 8007b94:	7c9fffff 	.word	0x7c9fffff
 8007b98:	bff00000 	.word	0xbff00000
 8007b9c:	9b08      	ldr	r3, [sp, #32]
 8007b9e:	b323      	cbz	r3, 8007bea <_strtod_l+0xb42>
 8007ba0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007ba4:	d821      	bhi.n	8007bea <_strtod_l+0xb42>
 8007ba6:	a328      	add	r3, pc, #160	@ (adr r3, 8007c48 <_strtod_l+0xba0>)
 8007ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bac:	4630      	mov	r0, r6
 8007bae:	4639      	mov	r1, r7
 8007bb0:	f7f8 ff0e 	bl	80009d0 <__aeabi_dcmple>
 8007bb4:	b1a0      	cbz	r0, 8007be0 <_strtod_l+0xb38>
 8007bb6:	4639      	mov	r1, r7
 8007bb8:	4630      	mov	r0, r6
 8007bba:	f7f8 ff65 	bl	8000a88 <__aeabi_d2uiz>
 8007bbe:	2801      	cmp	r0, #1
 8007bc0:	bf38      	it	cc
 8007bc2:	2001      	movcc	r0, #1
 8007bc4:	f7f8 fc0e 	bl	80003e4 <__aeabi_ui2d>
 8007bc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007bca:	4606      	mov	r6, r0
 8007bcc:	460f      	mov	r7, r1
 8007bce:	b9fb      	cbnz	r3, 8007c10 <_strtod_l+0xb68>
 8007bd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007bd4:	9014      	str	r0, [sp, #80]	@ 0x50
 8007bd6:	9315      	str	r3, [sp, #84]	@ 0x54
 8007bd8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007bdc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007be0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007be2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007be6:	1b5b      	subs	r3, r3, r5
 8007be8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007bea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007bf2:	f7ff f903 	bl	8006dfc <__ulp>
 8007bf6:	4602      	mov	r2, r0
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	4650      	mov	r0, sl
 8007bfc:	4659      	mov	r1, fp
 8007bfe:	f7f8 fc6b 	bl	80004d8 <__aeabi_dmul>
 8007c02:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007c06:	f7f8 fab1 	bl	800016c <__adddf3>
 8007c0a:	4682      	mov	sl, r0
 8007c0c:	468b      	mov	fp, r1
 8007c0e:	e775      	b.n	8007afc <_strtod_l+0xa54>
 8007c10:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007c14:	e7e0      	b.n	8007bd8 <_strtod_l+0xb30>
 8007c16:	a30e      	add	r3, pc, #56	@ (adr r3, 8007c50 <_strtod_l+0xba8>)
 8007c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1c:	f7f8 fece 	bl	80009bc <__aeabi_dcmplt>
 8007c20:	e79d      	b.n	8007b5e <_strtod_l+0xab6>
 8007c22:	2300      	movs	r3, #0
 8007c24:	930e      	str	r3, [sp, #56]	@ 0x38
 8007c26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c28:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007c2a:	6013      	str	r3, [r2, #0]
 8007c2c:	f7ff ba79 	b.w	8007122 <_strtod_l+0x7a>
 8007c30:	2a65      	cmp	r2, #101	@ 0x65
 8007c32:	f43f ab72 	beq.w	800731a <_strtod_l+0x272>
 8007c36:	2a45      	cmp	r2, #69	@ 0x45
 8007c38:	f43f ab6f 	beq.w	800731a <_strtod_l+0x272>
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	f7ff bbaa 	b.w	8007396 <_strtod_l+0x2ee>
 8007c42:	bf00      	nop
 8007c44:	f3af 8000 	nop.w
 8007c48:	ffc00000 	.word	0xffc00000
 8007c4c:	41dfffff 	.word	0x41dfffff
 8007c50:	94a03595 	.word	0x94a03595
 8007c54:	3fcfffff 	.word	0x3fcfffff

08007c58 <_strtod_r>:
 8007c58:	4b01      	ldr	r3, [pc, #4]	@ (8007c60 <_strtod_r+0x8>)
 8007c5a:	f7ff ba25 	b.w	80070a8 <_strtod_l>
 8007c5e:	bf00      	nop
 8007c60:	2000006c 	.word	0x2000006c

08007c64 <_strtol_l.isra.0>:
 8007c64:	2b24      	cmp	r3, #36	@ 0x24
 8007c66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c6a:	4686      	mov	lr, r0
 8007c6c:	4690      	mov	r8, r2
 8007c6e:	d801      	bhi.n	8007c74 <_strtol_l.isra.0+0x10>
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d106      	bne.n	8007c82 <_strtol_l.isra.0+0x1e>
 8007c74:	f7fd fdae 	bl	80057d4 <__errno>
 8007c78:	2316      	movs	r3, #22
 8007c7a:	6003      	str	r3, [r0, #0]
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c82:	460d      	mov	r5, r1
 8007c84:	4833      	ldr	r0, [pc, #204]	@ (8007d54 <_strtol_l.isra.0+0xf0>)
 8007c86:	462a      	mov	r2, r5
 8007c88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c8c:	5d06      	ldrb	r6, [r0, r4]
 8007c8e:	f016 0608 	ands.w	r6, r6, #8
 8007c92:	d1f8      	bne.n	8007c86 <_strtol_l.isra.0+0x22>
 8007c94:	2c2d      	cmp	r4, #45	@ 0x2d
 8007c96:	d110      	bne.n	8007cba <_strtol_l.isra.0+0x56>
 8007c98:	2601      	movs	r6, #1
 8007c9a:	782c      	ldrb	r4, [r5, #0]
 8007c9c:	1c95      	adds	r5, r2, #2
 8007c9e:	f033 0210 	bics.w	r2, r3, #16
 8007ca2:	d115      	bne.n	8007cd0 <_strtol_l.isra.0+0x6c>
 8007ca4:	2c30      	cmp	r4, #48	@ 0x30
 8007ca6:	d10d      	bne.n	8007cc4 <_strtol_l.isra.0+0x60>
 8007ca8:	782a      	ldrb	r2, [r5, #0]
 8007caa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007cae:	2a58      	cmp	r2, #88	@ 0x58
 8007cb0:	d108      	bne.n	8007cc4 <_strtol_l.isra.0+0x60>
 8007cb2:	786c      	ldrb	r4, [r5, #1]
 8007cb4:	3502      	adds	r5, #2
 8007cb6:	2310      	movs	r3, #16
 8007cb8:	e00a      	b.n	8007cd0 <_strtol_l.isra.0+0x6c>
 8007cba:	2c2b      	cmp	r4, #43	@ 0x2b
 8007cbc:	bf04      	itt	eq
 8007cbe:	782c      	ldrbeq	r4, [r5, #0]
 8007cc0:	1c95      	addeq	r5, r2, #2
 8007cc2:	e7ec      	b.n	8007c9e <_strtol_l.isra.0+0x3a>
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d1f6      	bne.n	8007cb6 <_strtol_l.isra.0+0x52>
 8007cc8:	2c30      	cmp	r4, #48	@ 0x30
 8007cca:	bf14      	ite	ne
 8007ccc:	230a      	movne	r3, #10
 8007cce:	2308      	moveq	r3, #8
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007cd6:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007cda:	fbbc f9f3 	udiv	r9, ip, r3
 8007cde:	4610      	mov	r0, r2
 8007ce0:	fb03 ca19 	mls	sl, r3, r9, ip
 8007ce4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007ce8:	2f09      	cmp	r7, #9
 8007cea:	d80f      	bhi.n	8007d0c <_strtol_l.isra.0+0xa8>
 8007cec:	463c      	mov	r4, r7
 8007cee:	42a3      	cmp	r3, r4
 8007cf0:	dd1b      	ble.n	8007d2a <_strtol_l.isra.0+0xc6>
 8007cf2:	1c57      	adds	r7, r2, #1
 8007cf4:	d007      	beq.n	8007d06 <_strtol_l.isra.0+0xa2>
 8007cf6:	4581      	cmp	r9, r0
 8007cf8:	d314      	bcc.n	8007d24 <_strtol_l.isra.0+0xc0>
 8007cfa:	d101      	bne.n	8007d00 <_strtol_l.isra.0+0x9c>
 8007cfc:	45a2      	cmp	sl, r4
 8007cfe:	db11      	blt.n	8007d24 <_strtol_l.isra.0+0xc0>
 8007d00:	2201      	movs	r2, #1
 8007d02:	fb00 4003 	mla	r0, r0, r3, r4
 8007d06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d0a:	e7eb      	b.n	8007ce4 <_strtol_l.isra.0+0x80>
 8007d0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007d10:	2f19      	cmp	r7, #25
 8007d12:	d801      	bhi.n	8007d18 <_strtol_l.isra.0+0xb4>
 8007d14:	3c37      	subs	r4, #55	@ 0x37
 8007d16:	e7ea      	b.n	8007cee <_strtol_l.isra.0+0x8a>
 8007d18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007d1c:	2f19      	cmp	r7, #25
 8007d1e:	d804      	bhi.n	8007d2a <_strtol_l.isra.0+0xc6>
 8007d20:	3c57      	subs	r4, #87	@ 0x57
 8007d22:	e7e4      	b.n	8007cee <_strtol_l.isra.0+0x8a>
 8007d24:	f04f 32ff 	mov.w	r2, #4294967295
 8007d28:	e7ed      	b.n	8007d06 <_strtol_l.isra.0+0xa2>
 8007d2a:	1c53      	adds	r3, r2, #1
 8007d2c:	d108      	bne.n	8007d40 <_strtol_l.isra.0+0xdc>
 8007d2e:	2322      	movs	r3, #34	@ 0x22
 8007d30:	4660      	mov	r0, ip
 8007d32:	f8ce 3000 	str.w	r3, [lr]
 8007d36:	f1b8 0f00 	cmp.w	r8, #0
 8007d3a:	d0a0      	beq.n	8007c7e <_strtol_l.isra.0+0x1a>
 8007d3c:	1e69      	subs	r1, r5, #1
 8007d3e:	e006      	b.n	8007d4e <_strtol_l.isra.0+0xea>
 8007d40:	b106      	cbz	r6, 8007d44 <_strtol_l.isra.0+0xe0>
 8007d42:	4240      	negs	r0, r0
 8007d44:	f1b8 0f00 	cmp.w	r8, #0
 8007d48:	d099      	beq.n	8007c7e <_strtol_l.isra.0+0x1a>
 8007d4a:	2a00      	cmp	r2, #0
 8007d4c:	d1f6      	bne.n	8007d3c <_strtol_l.isra.0+0xd8>
 8007d4e:	f8c8 1000 	str.w	r1, [r8]
 8007d52:	e794      	b.n	8007c7e <_strtol_l.isra.0+0x1a>
 8007d54:	08009af1 	.word	0x08009af1

08007d58 <_strtol_r>:
 8007d58:	f7ff bf84 	b.w	8007c64 <_strtol_l.isra.0>

08007d5c <__ssputs_r>:
 8007d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d60:	461f      	mov	r7, r3
 8007d62:	688e      	ldr	r6, [r1, #8]
 8007d64:	4682      	mov	sl, r0
 8007d66:	42be      	cmp	r6, r7
 8007d68:	460c      	mov	r4, r1
 8007d6a:	4690      	mov	r8, r2
 8007d6c:	680b      	ldr	r3, [r1, #0]
 8007d6e:	d82d      	bhi.n	8007dcc <__ssputs_r+0x70>
 8007d70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007d78:	d026      	beq.n	8007dc8 <__ssputs_r+0x6c>
 8007d7a:	6965      	ldr	r5, [r4, #20]
 8007d7c:	6909      	ldr	r1, [r1, #16]
 8007d7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d82:	eba3 0901 	sub.w	r9, r3, r1
 8007d86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d8a:	1c7b      	adds	r3, r7, #1
 8007d8c:	444b      	add	r3, r9
 8007d8e:	106d      	asrs	r5, r5, #1
 8007d90:	429d      	cmp	r5, r3
 8007d92:	bf38      	it	cc
 8007d94:	461d      	movcc	r5, r3
 8007d96:	0553      	lsls	r3, r2, #21
 8007d98:	d527      	bpl.n	8007dea <__ssputs_r+0x8e>
 8007d9a:	4629      	mov	r1, r5
 8007d9c:	f7fe fc36 	bl	800660c <_malloc_r>
 8007da0:	4606      	mov	r6, r0
 8007da2:	b360      	cbz	r0, 8007dfe <__ssputs_r+0xa2>
 8007da4:	464a      	mov	r2, r9
 8007da6:	6921      	ldr	r1, [r4, #16]
 8007da8:	f7fd fd4f 	bl	800584a <memcpy>
 8007dac:	89a3      	ldrh	r3, [r4, #12]
 8007dae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007db2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007db6:	81a3      	strh	r3, [r4, #12]
 8007db8:	6126      	str	r6, [r4, #16]
 8007dba:	444e      	add	r6, r9
 8007dbc:	6026      	str	r6, [r4, #0]
 8007dbe:	463e      	mov	r6, r7
 8007dc0:	6165      	str	r5, [r4, #20]
 8007dc2:	eba5 0509 	sub.w	r5, r5, r9
 8007dc6:	60a5      	str	r5, [r4, #8]
 8007dc8:	42be      	cmp	r6, r7
 8007dca:	d900      	bls.n	8007dce <__ssputs_r+0x72>
 8007dcc:	463e      	mov	r6, r7
 8007dce:	4632      	mov	r2, r6
 8007dd0:	4641      	mov	r1, r8
 8007dd2:	6820      	ldr	r0, [r4, #0]
 8007dd4:	f000 fd4d 	bl	8008872 <memmove>
 8007dd8:	2000      	movs	r0, #0
 8007dda:	68a3      	ldr	r3, [r4, #8]
 8007ddc:	1b9b      	subs	r3, r3, r6
 8007dde:	60a3      	str	r3, [r4, #8]
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	4433      	add	r3, r6
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dea:	462a      	mov	r2, r5
 8007dec:	f001 f901 	bl	8008ff2 <_realloc_r>
 8007df0:	4606      	mov	r6, r0
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d1e0      	bne.n	8007db8 <__ssputs_r+0x5c>
 8007df6:	4650      	mov	r0, sl
 8007df8:	6921      	ldr	r1, [r4, #16]
 8007dfa:	f7fe fb95 	bl	8006528 <_free_r>
 8007dfe:	230c      	movs	r3, #12
 8007e00:	f8ca 3000 	str.w	r3, [sl]
 8007e04:	89a3      	ldrh	r3, [r4, #12]
 8007e06:	f04f 30ff 	mov.w	r0, #4294967295
 8007e0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e0e:	81a3      	strh	r3, [r4, #12]
 8007e10:	e7e9      	b.n	8007de6 <__ssputs_r+0x8a>
	...

08007e14 <_svfiprintf_r>:
 8007e14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e18:	4698      	mov	r8, r3
 8007e1a:	898b      	ldrh	r3, [r1, #12]
 8007e1c:	4607      	mov	r7, r0
 8007e1e:	061b      	lsls	r3, r3, #24
 8007e20:	460d      	mov	r5, r1
 8007e22:	4614      	mov	r4, r2
 8007e24:	b09d      	sub	sp, #116	@ 0x74
 8007e26:	d510      	bpl.n	8007e4a <_svfiprintf_r+0x36>
 8007e28:	690b      	ldr	r3, [r1, #16]
 8007e2a:	b973      	cbnz	r3, 8007e4a <_svfiprintf_r+0x36>
 8007e2c:	2140      	movs	r1, #64	@ 0x40
 8007e2e:	f7fe fbed 	bl	800660c <_malloc_r>
 8007e32:	6028      	str	r0, [r5, #0]
 8007e34:	6128      	str	r0, [r5, #16]
 8007e36:	b930      	cbnz	r0, 8007e46 <_svfiprintf_r+0x32>
 8007e38:	230c      	movs	r3, #12
 8007e3a:	603b      	str	r3, [r7, #0]
 8007e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e40:	b01d      	add	sp, #116	@ 0x74
 8007e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e46:	2340      	movs	r3, #64	@ 0x40
 8007e48:	616b      	str	r3, [r5, #20]
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e4e:	2320      	movs	r3, #32
 8007e50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e54:	2330      	movs	r3, #48	@ 0x30
 8007e56:	f04f 0901 	mov.w	r9, #1
 8007e5a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e5e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007ff8 <_svfiprintf_r+0x1e4>
 8007e62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e66:	4623      	mov	r3, r4
 8007e68:	469a      	mov	sl, r3
 8007e6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e6e:	b10a      	cbz	r2, 8007e74 <_svfiprintf_r+0x60>
 8007e70:	2a25      	cmp	r2, #37	@ 0x25
 8007e72:	d1f9      	bne.n	8007e68 <_svfiprintf_r+0x54>
 8007e74:	ebba 0b04 	subs.w	fp, sl, r4
 8007e78:	d00b      	beq.n	8007e92 <_svfiprintf_r+0x7e>
 8007e7a:	465b      	mov	r3, fp
 8007e7c:	4622      	mov	r2, r4
 8007e7e:	4629      	mov	r1, r5
 8007e80:	4638      	mov	r0, r7
 8007e82:	f7ff ff6b 	bl	8007d5c <__ssputs_r>
 8007e86:	3001      	adds	r0, #1
 8007e88:	f000 80a7 	beq.w	8007fda <_svfiprintf_r+0x1c6>
 8007e8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e8e:	445a      	add	r2, fp
 8007e90:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e92:	f89a 3000 	ldrb.w	r3, [sl]
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 809f 	beq.w	8007fda <_svfiprintf_r+0x1c6>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ea6:	f10a 0a01 	add.w	sl, sl, #1
 8007eaa:	9304      	str	r3, [sp, #16]
 8007eac:	9307      	str	r3, [sp, #28]
 8007eae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eb2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007eb4:	4654      	mov	r4, sl
 8007eb6:	2205      	movs	r2, #5
 8007eb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ebc:	484e      	ldr	r0, [pc, #312]	@ (8007ff8 <_svfiprintf_r+0x1e4>)
 8007ebe:	f7fd fcb6 	bl	800582e <memchr>
 8007ec2:	9a04      	ldr	r2, [sp, #16]
 8007ec4:	b9d8      	cbnz	r0, 8007efe <_svfiprintf_r+0xea>
 8007ec6:	06d0      	lsls	r0, r2, #27
 8007ec8:	bf44      	itt	mi
 8007eca:	2320      	movmi	r3, #32
 8007ecc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007ed0:	0711      	lsls	r1, r2, #28
 8007ed2:	bf44      	itt	mi
 8007ed4:	232b      	movmi	r3, #43	@ 0x2b
 8007ed6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007eda:	f89a 3000 	ldrb.w	r3, [sl]
 8007ede:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ee0:	d015      	beq.n	8007f0e <_svfiprintf_r+0xfa>
 8007ee2:	4654      	mov	r4, sl
 8007ee4:	2000      	movs	r0, #0
 8007ee6:	f04f 0c0a 	mov.w	ip, #10
 8007eea:	9a07      	ldr	r2, [sp, #28]
 8007eec:	4621      	mov	r1, r4
 8007eee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ef2:	3b30      	subs	r3, #48	@ 0x30
 8007ef4:	2b09      	cmp	r3, #9
 8007ef6:	d94b      	bls.n	8007f90 <_svfiprintf_r+0x17c>
 8007ef8:	b1b0      	cbz	r0, 8007f28 <_svfiprintf_r+0x114>
 8007efa:	9207      	str	r2, [sp, #28]
 8007efc:	e014      	b.n	8007f28 <_svfiprintf_r+0x114>
 8007efe:	eba0 0308 	sub.w	r3, r0, r8
 8007f02:	fa09 f303 	lsl.w	r3, r9, r3
 8007f06:	4313      	orrs	r3, r2
 8007f08:	46a2      	mov	sl, r4
 8007f0a:	9304      	str	r3, [sp, #16]
 8007f0c:	e7d2      	b.n	8007eb4 <_svfiprintf_r+0xa0>
 8007f0e:	9b03      	ldr	r3, [sp, #12]
 8007f10:	1d19      	adds	r1, r3, #4
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	9103      	str	r1, [sp, #12]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	bfbb      	ittet	lt
 8007f1a:	425b      	neglt	r3, r3
 8007f1c:	f042 0202 	orrlt.w	r2, r2, #2
 8007f20:	9307      	strge	r3, [sp, #28]
 8007f22:	9307      	strlt	r3, [sp, #28]
 8007f24:	bfb8      	it	lt
 8007f26:	9204      	strlt	r2, [sp, #16]
 8007f28:	7823      	ldrb	r3, [r4, #0]
 8007f2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f2c:	d10a      	bne.n	8007f44 <_svfiprintf_r+0x130>
 8007f2e:	7863      	ldrb	r3, [r4, #1]
 8007f30:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f32:	d132      	bne.n	8007f9a <_svfiprintf_r+0x186>
 8007f34:	9b03      	ldr	r3, [sp, #12]
 8007f36:	3402      	adds	r4, #2
 8007f38:	1d1a      	adds	r2, r3, #4
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	9203      	str	r2, [sp, #12]
 8007f3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f42:	9305      	str	r3, [sp, #20]
 8007f44:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007ffc <_svfiprintf_r+0x1e8>
 8007f48:	2203      	movs	r2, #3
 8007f4a:	4650      	mov	r0, sl
 8007f4c:	7821      	ldrb	r1, [r4, #0]
 8007f4e:	f7fd fc6e 	bl	800582e <memchr>
 8007f52:	b138      	cbz	r0, 8007f64 <_svfiprintf_r+0x150>
 8007f54:	2240      	movs	r2, #64	@ 0x40
 8007f56:	9b04      	ldr	r3, [sp, #16]
 8007f58:	eba0 000a 	sub.w	r0, r0, sl
 8007f5c:	4082      	lsls	r2, r0
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	3401      	adds	r4, #1
 8007f62:	9304      	str	r3, [sp, #16]
 8007f64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f68:	2206      	movs	r2, #6
 8007f6a:	4825      	ldr	r0, [pc, #148]	@ (8008000 <_svfiprintf_r+0x1ec>)
 8007f6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007f70:	f7fd fc5d 	bl	800582e <memchr>
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d036      	beq.n	8007fe6 <_svfiprintf_r+0x1d2>
 8007f78:	4b22      	ldr	r3, [pc, #136]	@ (8008004 <_svfiprintf_r+0x1f0>)
 8007f7a:	bb1b      	cbnz	r3, 8007fc4 <_svfiprintf_r+0x1b0>
 8007f7c:	9b03      	ldr	r3, [sp, #12]
 8007f7e:	3307      	adds	r3, #7
 8007f80:	f023 0307 	bic.w	r3, r3, #7
 8007f84:	3308      	adds	r3, #8
 8007f86:	9303      	str	r3, [sp, #12]
 8007f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f8a:	4433      	add	r3, r6
 8007f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f8e:	e76a      	b.n	8007e66 <_svfiprintf_r+0x52>
 8007f90:	460c      	mov	r4, r1
 8007f92:	2001      	movs	r0, #1
 8007f94:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f98:	e7a8      	b.n	8007eec <_svfiprintf_r+0xd8>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	f04f 0c0a 	mov.w	ip, #10
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	3401      	adds	r4, #1
 8007fa4:	9305      	str	r3, [sp, #20]
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fac:	3a30      	subs	r2, #48	@ 0x30
 8007fae:	2a09      	cmp	r2, #9
 8007fb0:	d903      	bls.n	8007fba <_svfiprintf_r+0x1a6>
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d0c6      	beq.n	8007f44 <_svfiprintf_r+0x130>
 8007fb6:	9105      	str	r1, [sp, #20]
 8007fb8:	e7c4      	b.n	8007f44 <_svfiprintf_r+0x130>
 8007fba:	4604      	mov	r4, r0
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fc2:	e7f0      	b.n	8007fa6 <_svfiprintf_r+0x192>
 8007fc4:	ab03      	add	r3, sp, #12
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	462a      	mov	r2, r5
 8007fca:	4638      	mov	r0, r7
 8007fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8008008 <_svfiprintf_r+0x1f4>)
 8007fce:	a904      	add	r1, sp, #16
 8007fd0:	f7fc fc5c 	bl	800488c <_printf_float>
 8007fd4:	1c42      	adds	r2, r0, #1
 8007fd6:	4606      	mov	r6, r0
 8007fd8:	d1d6      	bne.n	8007f88 <_svfiprintf_r+0x174>
 8007fda:	89ab      	ldrh	r3, [r5, #12]
 8007fdc:	065b      	lsls	r3, r3, #25
 8007fde:	f53f af2d 	bmi.w	8007e3c <_svfiprintf_r+0x28>
 8007fe2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007fe4:	e72c      	b.n	8007e40 <_svfiprintf_r+0x2c>
 8007fe6:	ab03      	add	r3, sp, #12
 8007fe8:	9300      	str	r3, [sp, #0]
 8007fea:	462a      	mov	r2, r5
 8007fec:	4638      	mov	r0, r7
 8007fee:	4b06      	ldr	r3, [pc, #24]	@ (8008008 <_svfiprintf_r+0x1f4>)
 8007ff0:	a904      	add	r1, sp, #16
 8007ff2:	f7fc fee9 	bl	8004dc8 <_printf_i>
 8007ff6:	e7ed      	b.n	8007fd4 <_svfiprintf_r+0x1c0>
 8007ff8:	080098d1 	.word	0x080098d1
 8007ffc:	080098d7 	.word	0x080098d7
 8008000:	080098db 	.word	0x080098db
 8008004:	0800488d 	.word	0x0800488d
 8008008:	08007d5d 	.word	0x08007d5d

0800800c <_sungetc_r>:
 800800c:	b538      	push	{r3, r4, r5, lr}
 800800e:	1c4b      	adds	r3, r1, #1
 8008010:	4614      	mov	r4, r2
 8008012:	d103      	bne.n	800801c <_sungetc_r+0x10>
 8008014:	f04f 35ff 	mov.w	r5, #4294967295
 8008018:	4628      	mov	r0, r5
 800801a:	bd38      	pop	{r3, r4, r5, pc}
 800801c:	8993      	ldrh	r3, [r2, #12]
 800801e:	b2cd      	uxtb	r5, r1
 8008020:	f023 0320 	bic.w	r3, r3, #32
 8008024:	8193      	strh	r3, [r2, #12]
 8008026:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008028:	6852      	ldr	r2, [r2, #4]
 800802a:	b18b      	cbz	r3, 8008050 <_sungetc_r+0x44>
 800802c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800802e:	4293      	cmp	r3, r2
 8008030:	dd08      	ble.n	8008044 <_sungetc_r+0x38>
 8008032:	6823      	ldr	r3, [r4, #0]
 8008034:	1e5a      	subs	r2, r3, #1
 8008036:	6022      	str	r2, [r4, #0]
 8008038:	f803 5c01 	strb.w	r5, [r3, #-1]
 800803c:	6863      	ldr	r3, [r4, #4]
 800803e:	3301      	adds	r3, #1
 8008040:	6063      	str	r3, [r4, #4]
 8008042:	e7e9      	b.n	8008018 <_sungetc_r+0xc>
 8008044:	4621      	mov	r1, r4
 8008046:	f000 fbdc 	bl	8008802 <__submore>
 800804a:	2800      	cmp	r0, #0
 800804c:	d0f1      	beq.n	8008032 <_sungetc_r+0x26>
 800804e:	e7e1      	b.n	8008014 <_sungetc_r+0x8>
 8008050:	6921      	ldr	r1, [r4, #16]
 8008052:	6823      	ldr	r3, [r4, #0]
 8008054:	b151      	cbz	r1, 800806c <_sungetc_r+0x60>
 8008056:	4299      	cmp	r1, r3
 8008058:	d208      	bcs.n	800806c <_sungetc_r+0x60>
 800805a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800805e:	42a9      	cmp	r1, r5
 8008060:	d104      	bne.n	800806c <_sungetc_r+0x60>
 8008062:	3b01      	subs	r3, #1
 8008064:	3201      	adds	r2, #1
 8008066:	6023      	str	r3, [r4, #0]
 8008068:	6062      	str	r2, [r4, #4]
 800806a:	e7d5      	b.n	8008018 <_sungetc_r+0xc>
 800806c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008070:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008074:	6363      	str	r3, [r4, #52]	@ 0x34
 8008076:	2303      	movs	r3, #3
 8008078:	63a3      	str	r3, [r4, #56]	@ 0x38
 800807a:	4623      	mov	r3, r4
 800807c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008080:	6023      	str	r3, [r4, #0]
 8008082:	2301      	movs	r3, #1
 8008084:	e7dc      	b.n	8008040 <_sungetc_r+0x34>

08008086 <__ssrefill_r>:
 8008086:	b510      	push	{r4, lr}
 8008088:	460c      	mov	r4, r1
 800808a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800808c:	b169      	cbz	r1, 80080aa <__ssrefill_r+0x24>
 800808e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008092:	4299      	cmp	r1, r3
 8008094:	d001      	beq.n	800809a <__ssrefill_r+0x14>
 8008096:	f7fe fa47 	bl	8006528 <_free_r>
 800809a:	2000      	movs	r0, #0
 800809c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800809e:	6360      	str	r0, [r4, #52]	@ 0x34
 80080a0:	6063      	str	r3, [r4, #4]
 80080a2:	b113      	cbz	r3, 80080aa <__ssrefill_r+0x24>
 80080a4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80080a6:	6023      	str	r3, [r4, #0]
 80080a8:	bd10      	pop	{r4, pc}
 80080aa:	6923      	ldr	r3, [r4, #16]
 80080ac:	f04f 30ff 	mov.w	r0, #4294967295
 80080b0:	6023      	str	r3, [r4, #0]
 80080b2:	2300      	movs	r3, #0
 80080b4:	6063      	str	r3, [r4, #4]
 80080b6:	89a3      	ldrh	r3, [r4, #12]
 80080b8:	f043 0320 	orr.w	r3, r3, #32
 80080bc:	81a3      	strh	r3, [r4, #12]
 80080be:	e7f3      	b.n	80080a8 <__ssrefill_r+0x22>

080080c0 <__ssvfiscanf_r>:
 80080c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c4:	460c      	mov	r4, r1
 80080c6:	2100      	movs	r1, #0
 80080c8:	4606      	mov	r6, r0
 80080ca:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 80080ce:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 80080d2:	49ab      	ldr	r1, [pc, #684]	@ (8008380 <__ssvfiscanf_r+0x2c0>)
 80080d4:	f10d 0804 	add.w	r8, sp, #4
 80080d8:	91a0      	str	r1, [sp, #640]	@ 0x280
 80080da:	49aa      	ldr	r1, [pc, #680]	@ (8008384 <__ssvfiscanf_r+0x2c4>)
 80080dc:	4faa      	ldr	r7, [pc, #680]	@ (8008388 <__ssvfiscanf_r+0x2c8>)
 80080de:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 80080e2:	91a1      	str	r1, [sp, #644]	@ 0x284
 80080e4:	9300      	str	r3, [sp, #0]
 80080e6:	f892 9000 	ldrb.w	r9, [r2]
 80080ea:	f1b9 0f00 	cmp.w	r9, #0
 80080ee:	f000 8159 	beq.w	80083a4 <__ssvfiscanf_r+0x2e4>
 80080f2:	f817 3009 	ldrb.w	r3, [r7, r9]
 80080f6:	1c55      	adds	r5, r2, #1
 80080f8:	f013 0308 	ands.w	r3, r3, #8
 80080fc:	d019      	beq.n	8008132 <__ssvfiscanf_r+0x72>
 80080fe:	6863      	ldr	r3, [r4, #4]
 8008100:	2b00      	cmp	r3, #0
 8008102:	dd0f      	ble.n	8008124 <__ssvfiscanf_r+0x64>
 8008104:	6823      	ldr	r3, [r4, #0]
 8008106:	781a      	ldrb	r2, [r3, #0]
 8008108:	5cba      	ldrb	r2, [r7, r2]
 800810a:	0712      	lsls	r2, r2, #28
 800810c:	d401      	bmi.n	8008112 <__ssvfiscanf_r+0x52>
 800810e:	462a      	mov	r2, r5
 8008110:	e7e9      	b.n	80080e6 <__ssvfiscanf_r+0x26>
 8008112:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008114:	3301      	adds	r3, #1
 8008116:	3201      	adds	r2, #1
 8008118:	9245      	str	r2, [sp, #276]	@ 0x114
 800811a:	6862      	ldr	r2, [r4, #4]
 800811c:	6023      	str	r3, [r4, #0]
 800811e:	3a01      	subs	r2, #1
 8008120:	6062      	str	r2, [r4, #4]
 8008122:	e7ec      	b.n	80080fe <__ssvfiscanf_r+0x3e>
 8008124:	4621      	mov	r1, r4
 8008126:	4630      	mov	r0, r6
 8008128:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800812a:	4798      	blx	r3
 800812c:	2800      	cmp	r0, #0
 800812e:	d0e9      	beq.n	8008104 <__ssvfiscanf_r+0x44>
 8008130:	e7ed      	b.n	800810e <__ssvfiscanf_r+0x4e>
 8008132:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008136:	f040 8086 	bne.w	8008246 <__ssvfiscanf_r+0x186>
 800813a:	9341      	str	r3, [sp, #260]	@ 0x104
 800813c:	9343      	str	r3, [sp, #268]	@ 0x10c
 800813e:	7853      	ldrb	r3, [r2, #1]
 8008140:	2b2a      	cmp	r3, #42	@ 0x2a
 8008142:	bf04      	itt	eq
 8008144:	2310      	moveq	r3, #16
 8008146:	1c95      	addeq	r5, r2, #2
 8008148:	f04f 020a 	mov.w	r2, #10
 800814c:	bf08      	it	eq
 800814e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008150:	46aa      	mov	sl, r5
 8008152:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008156:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800815a:	2b09      	cmp	r3, #9
 800815c:	d91e      	bls.n	800819c <__ssvfiscanf_r+0xdc>
 800815e:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 800838c <__ssvfiscanf_r+0x2cc>
 8008162:	2203      	movs	r2, #3
 8008164:	4658      	mov	r0, fp
 8008166:	f7fd fb62 	bl	800582e <memchr>
 800816a:	b138      	cbz	r0, 800817c <__ssvfiscanf_r+0xbc>
 800816c:	2301      	movs	r3, #1
 800816e:	4655      	mov	r5, sl
 8008170:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008172:	eba0 000b 	sub.w	r0, r0, fp
 8008176:	4083      	lsls	r3, r0
 8008178:	4313      	orrs	r3, r2
 800817a:	9341      	str	r3, [sp, #260]	@ 0x104
 800817c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008180:	2b78      	cmp	r3, #120	@ 0x78
 8008182:	d806      	bhi.n	8008192 <__ssvfiscanf_r+0xd2>
 8008184:	2b57      	cmp	r3, #87	@ 0x57
 8008186:	d810      	bhi.n	80081aa <__ssvfiscanf_r+0xea>
 8008188:	2b25      	cmp	r3, #37	@ 0x25
 800818a:	d05c      	beq.n	8008246 <__ssvfiscanf_r+0x186>
 800818c:	d856      	bhi.n	800823c <__ssvfiscanf_r+0x17c>
 800818e:	2b00      	cmp	r3, #0
 8008190:	d074      	beq.n	800827c <__ssvfiscanf_r+0x1bc>
 8008192:	2303      	movs	r3, #3
 8008194:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008196:	230a      	movs	r3, #10
 8008198:	9342      	str	r3, [sp, #264]	@ 0x108
 800819a:	e087      	b.n	80082ac <__ssvfiscanf_r+0x1ec>
 800819c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800819e:	4655      	mov	r5, sl
 80081a0:	fb02 1103 	mla	r1, r2, r3, r1
 80081a4:	3930      	subs	r1, #48	@ 0x30
 80081a6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80081a8:	e7d2      	b.n	8008150 <__ssvfiscanf_r+0x90>
 80081aa:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80081ae:	2a20      	cmp	r2, #32
 80081b0:	d8ef      	bhi.n	8008192 <__ssvfiscanf_r+0xd2>
 80081b2:	a101      	add	r1, pc, #4	@ (adr r1, 80081b8 <__ssvfiscanf_r+0xf8>)
 80081b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80081b8:	0800828b 	.word	0x0800828b
 80081bc:	08008193 	.word	0x08008193
 80081c0:	08008193 	.word	0x08008193
 80081c4:	080082e5 	.word	0x080082e5
 80081c8:	08008193 	.word	0x08008193
 80081cc:	08008193 	.word	0x08008193
 80081d0:	08008193 	.word	0x08008193
 80081d4:	08008193 	.word	0x08008193
 80081d8:	08008193 	.word	0x08008193
 80081dc:	08008193 	.word	0x08008193
 80081e0:	08008193 	.word	0x08008193
 80081e4:	080082fb 	.word	0x080082fb
 80081e8:	080082e1 	.word	0x080082e1
 80081ec:	08008243 	.word	0x08008243
 80081f0:	08008243 	.word	0x08008243
 80081f4:	08008243 	.word	0x08008243
 80081f8:	08008193 	.word	0x08008193
 80081fc:	0800829d 	.word	0x0800829d
 8008200:	08008193 	.word	0x08008193
 8008204:	08008193 	.word	0x08008193
 8008208:	08008193 	.word	0x08008193
 800820c:	08008193 	.word	0x08008193
 8008210:	0800830b 	.word	0x0800830b
 8008214:	080082a5 	.word	0x080082a5
 8008218:	08008283 	.word	0x08008283
 800821c:	08008193 	.word	0x08008193
 8008220:	08008193 	.word	0x08008193
 8008224:	08008307 	.word	0x08008307
 8008228:	08008193 	.word	0x08008193
 800822c:	080082e1 	.word	0x080082e1
 8008230:	08008193 	.word	0x08008193
 8008234:	08008193 	.word	0x08008193
 8008238:	0800828b 	.word	0x0800828b
 800823c:	3b45      	subs	r3, #69	@ 0x45
 800823e:	2b02      	cmp	r3, #2
 8008240:	d8a7      	bhi.n	8008192 <__ssvfiscanf_r+0xd2>
 8008242:	2305      	movs	r3, #5
 8008244:	e031      	b.n	80082aa <__ssvfiscanf_r+0x1ea>
 8008246:	6863      	ldr	r3, [r4, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	dd0d      	ble.n	8008268 <__ssvfiscanf_r+0x1a8>
 800824c:	6823      	ldr	r3, [r4, #0]
 800824e:	781a      	ldrb	r2, [r3, #0]
 8008250:	454a      	cmp	r2, r9
 8008252:	f040 80a7 	bne.w	80083a4 <__ssvfiscanf_r+0x2e4>
 8008256:	3301      	adds	r3, #1
 8008258:	6862      	ldr	r2, [r4, #4]
 800825a:	6023      	str	r3, [r4, #0]
 800825c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800825e:	3a01      	subs	r2, #1
 8008260:	3301      	adds	r3, #1
 8008262:	6062      	str	r2, [r4, #4]
 8008264:	9345      	str	r3, [sp, #276]	@ 0x114
 8008266:	e752      	b.n	800810e <__ssvfiscanf_r+0x4e>
 8008268:	4621      	mov	r1, r4
 800826a:	4630      	mov	r0, r6
 800826c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800826e:	4798      	blx	r3
 8008270:	2800      	cmp	r0, #0
 8008272:	d0eb      	beq.n	800824c <__ssvfiscanf_r+0x18c>
 8008274:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008276:	2800      	cmp	r0, #0
 8008278:	f040 808c 	bne.w	8008394 <__ssvfiscanf_r+0x2d4>
 800827c:	f04f 30ff 	mov.w	r0, #4294967295
 8008280:	e08c      	b.n	800839c <__ssvfiscanf_r+0x2dc>
 8008282:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008284:	f042 0220 	orr.w	r2, r2, #32
 8008288:	9241      	str	r2, [sp, #260]	@ 0x104
 800828a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800828c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008290:	9241      	str	r2, [sp, #260]	@ 0x104
 8008292:	2210      	movs	r2, #16
 8008294:	2b6e      	cmp	r3, #110	@ 0x6e
 8008296:	9242      	str	r2, [sp, #264]	@ 0x108
 8008298:	d902      	bls.n	80082a0 <__ssvfiscanf_r+0x1e0>
 800829a:	e005      	b.n	80082a8 <__ssvfiscanf_r+0x1e8>
 800829c:	2300      	movs	r3, #0
 800829e:	9342      	str	r3, [sp, #264]	@ 0x108
 80082a0:	2303      	movs	r3, #3
 80082a2:	e002      	b.n	80082aa <__ssvfiscanf_r+0x1ea>
 80082a4:	2308      	movs	r3, #8
 80082a6:	9342      	str	r3, [sp, #264]	@ 0x108
 80082a8:	2304      	movs	r3, #4
 80082aa:	9347      	str	r3, [sp, #284]	@ 0x11c
 80082ac:	6863      	ldr	r3, [r4, #4]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	dd39      	ble.n	8008326 <__ssvfiscanf_r+0x266>
 80082b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80082b4:	0659      	lsls	r1, r3, #25
 80082b6:	d404      	bmi.n	80082c2 <__ssvfiscanf_r+0x202>
 80082b8:	6823      	ldr	r3, [r4, #0]
 80082ba:	781a      	ldrb	r2, [r3, #0]
 80082bc:	5cba      	ldrb	r2, [r7, r2]
 80082be:	0712      	lsls	r2, r2, #28
 80082c0:	d438      	bmi.n	8008334 <__ssvfiscanf_r+0x274>
 80082c2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80082c4:	2b02      	cmp	r3, #2
 80082c6:	dc47      	bgt.n	8008358 <__ssvfiscanf_r+0x298>
 80082c8:	466b      	mov	r3, sp
 80082ca:	4622      	mov	r2, r4
 80082cc:	4630      	mov	r0, r6
 80082ce:	a941      	add	r1, sp, #260	@ 0x104
 80082d0:	f000 f86a 	bl	80083a8 <_scanf_chars>
 80082d4:	2801      	cmp	r0, #1
 80082d6:	d065      	beq.n	80083a4 <__ssvfiscanf_r+0x2e4>
 80082d8:	2802      	cmp	r0, #2
 80082da:	f47f af18 	bne.w	800810e <__ssvfiscanf_r+0x4e>
 80082de:	e7c9      	b.n	8008274 <__ssvfiscanf_r+0x1b4>
 80082e0:	220a      	movs	r2, #10
 80082e2:	e7d7      	b.n	8008294 <__ssvfiscanf_r+0x1d4>
 80082e4:	4629      	mov	r1, r5
 80082e6:	4640      	mov	r0, r8
 80082e8:	f000 fa52 	bl	8008790 <__sccl>
 80082ec:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80082ee:	4605      	mov	r5, r0
 80082f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082f4:	9341      	str	r3, [sp, #260]	@ 0x104
 80082f6:	2301      	movs	r3, #1
 80082f8:	e7d7      	b.n	80082aa <__ssvfiscanf_r+0x1ea>
 80082fa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80082fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008300:	9341      	str	r3, [sp, #260]	@ 0x104
 8008302:	2300      	movs	r3, #0
 8008304:	e7d1      	b.n	80082aa <__ssvfiscanf_r+0x1ea>
 8008306:	2302      	movs	r3, #2
 8008308:	e7cf      	b.n	80082aa <__ssvfiscanf_r+0x1ea>
 800830a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800830c:	06c3      	lsls	r3, r0, #27
 800830e:	f53f aefe 	bmi.w	800810e <__ssvfiscanf_r+0x4e>
 8008312:	9b00      	ldr	r3, [sp, #0]
 8008314:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008316:	1d19      	adds	r1, r3, #4
 8008318:	9100      	str	r1, [sp, #0]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	07c0      	lsls	r0, r0, #31
 800831e:	bf4c      	ite	mi
 8008320:	801a      	strhmi	r2, [r3, #0]
 8008322:	601a      	strpl	r2, [r3, #0]
 8008324:	e6f3      	b.n	800810e <__ssvfiscanf_r+0x4e>
 8008326:	4621      	mov	r1, r4
 8008328:	4630      	mov	r0, r6
 800832a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800832c:	4798      	blx	r3
 800832e:	2800      	cmp	r0, #0
 8008330:	d0bf      	beq.n	80082b2 <__ssvfiscanf_r+0x1f2>
 8008332:	e79f      	b.n	8008274 <__ssvfiscanf_r+0x1b4>
 8008334:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008336:	3201      	adds	r2, #1
 8008338:	9245      	str	r2, [sp, #276]	@ 0x114
 800833a:	6862      	ldr	r2, [r4, #4]
 800833c:	3a01      	subs	r2, #1
 800833e:	2a00      	cmp	r2, #0
 8008340:	6062      	str	r2, [r4, #4]
 8008342:	dd02      	ble.n	800834a <__ssvfiscanf_r+0x28a>
 8008344:	3301      	adds	r3, #1
 8008346:	6023      	str	r3, [r4, #0]
 8008348:	e7b6      	b.n	80082b8 <__ssvfiscanf_r+0x1f8>
 800834a:	4621      	mov	r1, r4
 800834c:	4630      	mov	r0, r6
 800834e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008350:	4798      	blx	r3
 8008352:	2800      	cmp	r0, #0
 8008354:	d0b0      	beq.n	80082b8 <__ssvfiscanf_r+0x1f8>
 8008356:	e78d      	b.n	8008274 <__ssvfiscanf_r+0x1b4>
 8008358:	2b04      	cmp	r3, #4
 800835a:	dc06      	bgt.n	800836a <__ssvfiscanf_r+0x2aa>
 800835c:	466b      	mov	r3, sp
 800835e:	4622      	mov	r2, r4
 8008360:	4630      	mov	r0, r6
 8008362:	a941      	add	r1, sp, #260	@ 0x104
 8008364:	f000 f87a 	bl	800845c <_scanf_i>
 8008368:	e7b4      	b.n	80082d4 <__ssvfiscanf_r+0x214>
 800836a:	4b09      	ldr	r3, [pc, #36]	@ (8008390 <__ssvfiscanf_r+0x2d0>)
 800836c:	2b00      	cmp	r3, #0
 800836e:	f43f aece 	beq.w	800810e <__ssvfiscanf_r+0x4e>
 8008372:	466b      	mov	r3, sp
 8008374:	4622      	mov	r2, r4
 8008376:	4630      	mov	r0, r6
 8008378:	a941      	add	r1, sp, #260	@ 0x104
 800837a:	f7fc fe43 	bl	8005004 <_scanf_float>
 800837e:	e7a9      	b.n	80082d4 <__ssvfiscanf_r+0x214>
 8008380:	0800800d 	.word	0x0800800d
 8008384:	08008087 	.word	0x08008087
 8008388:	08009af1 	.word	0x08009af1
 800838c:	080098d7 	.word	0x080098d7
 8008390:	08005005 	.word	0x08005005
 8008394:	89a3      	ldrh	r3, [r4, #12]
 8008396:	065b      	lsls	r3, r3, #25
 8008398:	f53f af70 	bmi.w	800827c <__ssvfiscanf_r+0x1bc>
 800839c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80083a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80083a6:	e7f9      	b.n	800839c <__ssvfiscanf_r+0x2dc>

080083a8 <_scanf_chars>:
 80083a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083ac:	4615      	mov	r5, r2
 80083ae:	688a      	ldr	r2, [r1, #8]
 80083b0:	4680      	mov	r8, r0
 80083b2:	460c      	mov	r4, r1
 80083b4:	b932      	cbnz	r2, 80083c4 <_scanf_chars+0x1c>
 80083b6:	698a      	ldr	r2, [r1, #24]
 80083b8:	2a00      	cmp	r2, #0
 80083ba:	bf14      	ite	ne
 80083bc:	f04f 32ff 	movne.w	r2, #4294967295
 80083c0:	2201      	moveq	r2, #1
 80083c2:	608a      	str	r2, [r1, #8]
 80083c4:	2700      	movs	r7, #0
 80083c6:	6822      	ldr	r2, [r4, #0]
 80083c8:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008458 <_scanf_chars+0xb0>
 80083cc:	06d1      	lsls	r1, r2, #27
 80083ce:	bf5f      	itttt	pl
 80083d0:	681a      	ldrpl	r2, [r3, #0]
 80083d2:	1d11      	addpl	r1, r2, #4
 80083d4:	6019      	strpl	r1, [r3, #0]
 80083d6:	6816      	ldrpl	r6, [r2, #0]
 80083d8:	69a0      	ldr	r0, [r4, #24]
 80083da:	b188      	cbz	r0, 8008400 <_scanf_chars+0x58>
 80083dc:	2801      	cmp	r0, #1
 80083de:	d107      	bne.n	80083f0 <_scanf_chars+0x48>
 80083e0:	682b      	ldr	r3, [r5, #0]
 80083e2:	781a      	ldrb	r2, [r3, #0]
 80083e4:	6963      	ldr	r3, [r4, #20]
 80083e6:	5c9b      	ldrb	r3, [r3, r2]
 80083e8:	b953      	cbnz	r3, 8008400 <_scanf_chars+0x58>
 80083ea:	2f00      	cmp	r7, #0
 80083ec:	d031      	beq.n	8008452 <_scanf_chars+0xaa>
 80083ee:	e022      	b.n	8008436 <_scanf_chars+0x8e>
 80083f0:	2802      	cmp	r0, #2
 80083f2:	d120      	bne.n	8008436 <_scanf_chars+0x8e>
 80083f4:	682b      	ldr	r3, [r5, #0]
 80083f6:	781b      	ldrb	r3, [r3, #0]
 80083f8:	f819 3003 	ldrb.w	r3, [r9, r3]
 80083fc:	071b      	lsls	r3, r3, #28
 80083fe:	d41a      	bmi.n	8008436 <_scanf_chars+0x8e>
 8008400:	6823      	ldr	r3, [r4, #0]
 8008402:	3701      	adds	r7, #1
 8008404:	06da      	lsls	r2, r3, #27
 8008406:	bf5e      	ittt	pl
 8008408:	682b      	ldrpl	r3, [r5, #0]
 800840a:	781b      	ldrbpl	r3, [r3, #0]
 800840c:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008410:	682a      	ldr	r2, [r5, #0]
 8008412:	686b      	ldr	r3, [r5, #4]
 8008414:	3201      	adds	r2, #1
 8008416:	602a      	str	r2, [r5, #0]
 8008418:	68a2      	ldr	r2, [r4, #8]
 800841a:	3b01      	subs	r3, #1
 800841c:	3a01      	subs	r2, #1
 800841e:	606b      	str	r3, [r5, #4]
 8008420:	60a2      	str	r2, [r4, #8]
 8008422:	b142      	cbz	r2, 8008436 <_scanf_chars+0x8e>
 8008424:	2b00      	cmp	r3, #0
 8008426:	dcd7      	bgt.n	80083d8 <_scanf_chars+0x30>
 8008428:	4629      	mov	r1, r5
 800842a:	4640      	mov	r0, r8
 800842c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008430:	4798      	blx	r3
 8008432:	2800      	cmp	r0, #0
 8008434:	d0d0      	beq.n	80083d8 <_scanf_chars+0x30>
 8008436:	6823      	ldr	r3, [r4, #0]
 8008438:	f013 0310 	ands.w	r3, r3, #16
 800843c:	d105      	bne.n	800844a <_scanf_chars+0xa2>
 800843e:	68e2      	ldr	r2, [r4, #12]
 8008440:	3201      	adds	r2, #1
 8008442:	60e2      	str	r2, [r4, #12]
 8008444:	69a2      	ldr	r2, [r4, #24]
 8008446:	b102      	cbz	r2, 800844a <_scanf_chars+0xa2>
 8008448:	7033      	strb	r3, [r6, #0]
 800844a:	2000      	movs	r0, #0
 800844c:	6923      	ldr	r3, [r4, #16]
 800844e:	443b      	add	r3, r7
 8008450:	6123      	str	r3, [r4, #16]
 8008452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008456:	bf00      	nop
 8008458:	08009af1 	.word	0x08009af1

0800845c <_scanf_i>:
 800845c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008460:	460c      	mov	r4, r1
 8008462:	4698      	mov	r8, r3
 8008464:	4b72      	ldr	r3, [pc, #456]	@ (8008630 <_scanf_i+0x1d4>)
 8008466:	b087      	sub	sp, #28
 8008468:	4682      	mov	sl, r0
 800846a:	4616      	mov	r6, r2
 800846c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008470:	ab03      	add	r3, sp, #12
 8008472:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008476:	4b6f      	ldr	r3, [pc, #444]	@ (8008634 <_scanf_i+0x1d8>)
 8008478:	69a1      	ldr	r1, [r4, #24]
 800847a:	4a6f      	ldr	r2, [pc, #444]	@ (8008638 <_scanf_i+0x1dc>)
 800847c:	4627      	mov	r7, r4
 800847e:	2903      	cmp	r1, #3
 8008480:	bf08      	it	eq
 8008482:	461a      	moveq	r2, r3
 8008484:	68a3      	ldr	r3, [r4, #8]
 8008486:	9201      	str	r2, [sp, #4]
 8008488:	1e5a      	subs	r2, r3, #1
 800848a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800848e:	bf81      	itttt	hi
 8008490:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008494:	eb03 0905 	addhi.w	r9, r3, r5
 8008498:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800849c:	60a3      	strhi	r3, [r4, #8]
 800849e:	f857 3b1c 	ldr.w	r3, [r7], #28
 80084a2:	bf98      	it	ls
 80084a4:	f04f 0900 	movls.w	r9, #0
 80084a8:	463d      	mov	r5, r7
 80084aa:	f04f 0b00 	mov.w	fp, #0
 80084ae:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80084b2:	6023      	str	r3, [r4, #0]
 80084b4:	6831      	ldr	r1, [r6, #0]
 80084b6:	ab03      	add	r3, sp, #12
 80084b8:	2202      	movs	r2, #2
 80084ba:	7809      	ldrb	r1, [r1, #0]
 80084bc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80084c0:	f7fd f9b5 	bl	800582e <memchr>
 80084c4:	b328      	cbz	r0, 8008512 <_scanf_i+0xb6>
 80084c6:	f1bb 0f01 	cmp.w	fp, #1
 80084ca:	d159      	bne.n	8008580 <_scanf_i+0x124>
 80084cc:	6862      	ldr	r2, [r4, #4]
 80084ce:	b92a      	cbnz	r2, 80084dc <_scanf_i+0x80>
 80084d0:	2108      	movs	r1, #8
 80084d2:	6822      	ldr	r2, [r4, #0]
 80084d4:	6061      	str	r1, [r4, #4]
 80084d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084da:	6022      	str	r2, [r4, #0]
 80084dc:	6822      	ldr	r2, [r4, #0]
 80084de:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 80084e2:	6022      	str	r2, [r4, #0]
 80084e4:	68a2      	ldr	r2, [r4, #8]
 80084e6:	1e51      	subs	r1, r2, #1
 80084e8:	60a1      	str	r1, [r4, #8]
 80084ea:	b192      	cbz	r2, 8008512 <_scanf_i+0xb6>
 80084ec:	6832      	ldr	r2, [r6, #0]
 80084ee:	1c51      	adds	r1, r2, #1
 80084f0:	6031      	str	r1, [r6, #0]
 80084f2:	7812      	ldrb	r2, [r2, #0]
 80084f4:	f805 2b01 	strb.w	r2, [r5], #1
 80084f8:	6872      	ldr	r2, [r6, #4]
 80084fa:	3a01      	subs	r2, #1
 80084fc:	2a00      	cmp	r2, #0
 80084fe:	6072      	str	r2, [r6, #4]
 8008500:	dc07      	bgt.n	8008512 <_scanf_i+0xb6>
 8008502:	4631      	mov	r1, r6
 8008504:	4650      	mov	r0, sl
 8008506:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800850a:	4790      	blx	r2
 800850c:	2800      	cmp	r0, #0
 800850e:	f040 8085 	bne.w	800861c <_scanf_i+0x1c0>
 8008512:	f10b 0b01 	add.w	fp, fp, #1
 8008516:	f1bb 0f03 	cmp.w	fp, #3
 800851a:	d1cb      	bne.n	80084b4 <_scanf_i+0x58>
 800851c:	6863      	ldr	r3, [r4, #4]
 800851e:	b90b      	cbnz	r3, 8008524 <_scanf_i+0xc8>
 8008520:	230a      	movs	r3, #10
 8008522:	6063      	str	r3, [r4, #4]
 8008524:	6863      	ldr	r3, [r4, #4]
 8008526:	4945      	ldr	r1, [pc, #276]	@ (800863c <_scanf_i+0x1e0>)
 8008528:	6960      	ldr	r0, [r4, #20]
 800852a:	1ac9      	subs	r1, r1, r3
 800852c:	f000 f930 	bl	8008790 <__sccl>
 8008530:	f04f 0b00 	mov.w	fp, #0
 8008534:	68a3      	ldr	r3, [r4, #8]
 8008536:	6822      	ldr	r2, [r4, #0]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d03d      	beq.n	80085b8 <_scanf_i+0x15c>
 800853c:	6831      	ldr	r1, [r6, #0]
 800853e:	6960      	ldr	r0, [r4, #20]
 8008540:	f891 c000 	ldrb.w	ip, [r1]
 8008544:	f810 000c 	ldrb.w	r0, [r0, ip]
 8008548:	2800      	cmp	r0, #0
 800854a:	d035      	beq.n	80085b8 <_scanf_i+0x15c>
 800854c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008550:	d124      	bne.n	800859c <_scanf_i+0x140>
 8008552:	0510      	lsls	r0, r2, #20
 8008554:	d522      	bpl.n	800859c <_scanf_i+0x140>
 8008556:	f10b 0b01 	add.w	fp, fp, #1
 800855a:	f1b9 0f00 	cmp.w	r9, #0
 800855e:	d003      	beq.n	8008568 <_scanf_i+0x10c>
 8008560:	3301      	adds	r3, #1
 8008562:	f109 39ff 	add.w	r9, r9, #4294967295
 8008566:	60a3      	str	r3, [r4, #8]
 8008568:	6873      	ldr	r3, [r6, #4]
 800856a:	3b01      	subs	r3, #1
 800856c:	2b00      	cmp	r3, #0
 800856e:	6073      	str	r3, [r6, #4]
 8008570:	dd1b      	ble.n	80085aa <_scanf_i+0x14e>
 8008572:	6833      	ldr	r3, [r6, #0]
 8008574:	3301      	adds	r3, #1
 8008576:	6033      	str	r3, [r6, #0]
 8008578:	68a3      	ldr	r3, [r4, #8]
 800857a:	3b01      	subs	r3, #1
 800857c:	60a3      	str	r3, [r4, #8]
 800857e:	e7d9      	b.n	8008534 <_scanf_i+0xd8>
 8008580:	f1bb 0f02 	cmp.w	fp, #2
 8008584:	d1ae      	bne.n	80084e4 <_scanf_i+0x88>
 8008586:	6822      	ldr	r2, [r4, #0]
 8008588:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800858c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8008590:	d1c4      	bne.n	800851c <_scanf_i+0xc0>
 8008592:	2110      	movs	r1, #16
 8008594:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008598:	6061      	str	r1, [r4, #4]
 800859a:	e7a2      	b.n	80084e2 <_scanf_i+0x86>
 800859c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80085a0:	6022      	str	r2, [r4, #0]
 80085a2:	780b      	ldrb	r3, [r1, #0]
 80085a4:	f805 3b01 	strb.w	r3, [r5], #1
 80085a8:	e7de      	b.n	8008568 <_scanf_i+0x10c>
 80085aa:	4631      	mov	r1, r6
 80085ac:	4650      	mov	r0, sl
 80085ae:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80085b2:	4798      	blx	r3
 80085b4:	2800      	cmp	r0, #0
 80085b6:	d0df      	beq.n	8008578 <_scanf_i+0x11c>
 80085b8:	6823      	ldr	r3, [r4, #0]
 80085ba:	05d9      	lsls	r1, r3, #23
 80085bc:	d50d      	bpl.n	80085da <_scanf_i+0x17e>
 80085be:	42bd      	cmp	r5, r7
 80085c0:	d909      	bls.n	80085d6 <_scanf_i+0x17a>
 80085c2:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80085c6:	4632      	mov	r2, r6
 80085c8:	4650      	mov	r0, sl
 80085ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80085ce:	f105 39ff 	add.w	r9, r5, #4294967295
 80085d2:	4798      	blx	r3
 80085d4:	464d      	mov	r5, r9
 80085d6:	42bd      	cmp	r5, r7
 80085d8:	d028      	beq.n	800862c <_scanf_i+0x1d0>
 80085da:	6822      	ldr	r2, [r4, #0]
 80085dc:	f012 0210 	ands.w	r2, r2, #16
 80085e0:	d113      	bne.n	800860a <_scanf_i+0x1ae>
 80085e2:	702a      	strb	r2, [r5, #0]
 80085e4:	4639      	mov	r1, r7
 80085e6:	6863      	ldr	r3, [r4, #4]
 80085e8:	4650      	mov	r0, sl
 80085ea:	9e01      	ldr	r6, [sp, #4]
 80085ec:	47b0      	blx	r6
 80085ee:	f8d8 3000 	ldr.w	r3, [r8]
 80085f2:	6821      	ldr	r1, [r4, #0]
 80085f4:	1d1a      	adds	r2, r3, #4
 80085f6:	f8c8 2000 	str.w	r2, [r8]
 80085fa:	f011 0f20 	tst.w	r1, #32
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	d00f      	beq.n	8008622 <_scanf_i+0x1c6>
 8008602:	6018      	str	r0, [r3, #0]
 8008604:	68e3      	ldr	r3, [r4, #12]
 8008606:	3301      	adds	r3, #1
 8008608:	60e3      	str	r3, [r4, #12]
 800860a:	2000      	movs	r0, #0
 800860c:	6923      	ldr	r3, [r4, #16]
 800860e:	1bed      	subs	r5, r5, r7
 8008610:	445d      	add	r5, fp
 8008612:	442b      	add	r3, r5
 8008614:	6123      	str	r3, [r4, #16]
 8008616:	b007      	add	sp, #28
 8008618:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800861c:	f04f 0b00 	mov.w	fp, #0
 8008620:	e7ca      	b.n	80085b8 <_scanf_i+0x15c>
 8008622:	07ca      	lsls	r2, r1, #31
 8008624:	bf4c      	ite	mi
 8008626:	8018      	strhmi	r0, [r3, #0]
 8008628:	6018      	strpl	r0, [r3, #0]
 800862a:	e7eb      	b.n	8008604 <_scanf_i+0x1a8>
 800862c:	2001      	movs	r0, #1
 800862e:	e7f2      	b.n	8008616 <_scanf_i+0x1ba>
 8008630:	0800977c 	.word	0x0800977c
 8008634:	08007d59 	.word	0x08007d59
 8008638:	0800912d 	.word	0x0800912d
 800863c:	080098f2 	.word	0x080098f2

08008640 <__sflush_r>:
 8008640:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008646:	0716      	lsls	r6, r2, #28
 8008648:	4605      	mov	r5, r0
 800864a:	460c      	mov	r4, r1
 800864c:	d454      	bmi.n	80086f8 <__sflush_r+0xb8>
 800864e:	684b      	ldr	r3, [r1, #4]
 8008650:	2b00      	cmp	r3, #0
 8008652:	dc02      	bgt.n	800865a <__sflush_r+0x1a>
 8008654:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008656:	2b00      	cmp	r3, #0
 8008658:	dd48      	ble.n	80086ec <__sflush_r+0xac>
 800865a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800865c:	2e00      	cmp	r6, #0
 800865e:	d045      	beq.n	80086ec <__sflush_r+0xac>
 8008660:	2300      	movs	r3, #0
 8008662:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008666:	682f      	ldr	r7, [r5, #0]
 8008668:	6a21      	ldr	r1, [r4, #32]
 800866a:	602b      	str	r3, [r5, #0]
 800866c:	d030      	beq.n	80086d0 <__sflush_r+0x90>
 800866e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008670:	89a3      	ldrh	r3, [r4, #12]
 8008672:	0759      	lsls	r1, r3, #29
 8008674:	d505      	bpl.n	8008682 <__sflush_r+0x42>
 8008676:	6863      	ldr	r3, [r4, #4]
 8008678:	1ad2      	subs	r2, r2, r3
 800867a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800867c:	b10b      	cbz	r3, 8008682 <__sflush_r+0x42>
 800867e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008680:	1ad2      	subs	r2, r2, r3
 8008682:	2300      	movs	r3, #0
 8008684:	4628      	mov	r0, r5
 8008686:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008688:	6a21      	ldr	r1, [r4, #32]
 800868a:	47b0      	blx	r6
 800868c:	1c43      	adds	r3, r0, #1
 800868e:	89a3      	ldrh	r3, [r4, #12]
 8008690:	d106      	bne.n	80086a0 <__sflush_r+0x60>
 8008692:	6829      	ldr	r1, [r5, #0]
 8008694:	291d      	cmp	r1, #29
 8008696:	d82b      	bhi.n	80086f0 <__sflush_r+0xb0>
 8008698:	4a28      	ldr	r2, [pc, #160]	@ (800873c <__sflush_r+0xfc>)
 800869a:	40ca      	lsrs	r2, r1
 800869c:	07d6      	lsls	r6, r2, #31
 800869e:	d527      	bpl.n	80086f0 <__sflush_r+0xb0>
 80086a0:	2200      	movs	r2, #0
 80086a2:	6062      	str	r2, [r4, #4]
 80086a4:	6922      	ldr	r2, [r4, #16]
 80086a6:	04d9      	lsls	r1, r3, #19
 80086a8:	6022      	str	r2, [r4, #0]
 80086aa:	d504      	bpl.n	80086b6 <__sflush_r+0x76>
 80086ac:	1c42      	adds	r2, r0, #1
 80086ae:	d101      	bne.n	80086b4 <__sflush_r+0x74>
 80086b0:	682b      	ldr	r3, [r5, #0]
 80086b2:	b903      	cbnz	r3, 80086b6 <__sflush_r+0x76>
 80086b4:	6560      	str	r0, [r4, #84]	@ 0x54
 80086b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086b8:	602f      	str	r7, [r5, #0]
 80086ba:	b1b9      	cbz	r1, 80086ec <__sflush_r+0xac>
 80086bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086c0:	4299      	cmp	r1, r3
 80086c2:	d002      	beq.n	80086ca <__sflush_r+0x8a>
 80086c4:	4628      	mov	r0, r5
 80086c6:	f7fd ff2f 	bl	8006528 <_free_r>
 80086ca:	2300      	movs	r3, #0
 80086cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80086ce:	e00d      	b.n	80086ec <__sflush_r+0xac>
 80086d0:	2301      	movs	r3, #1
 80086d2:	4628      	mov	r0, r5
 80086d4:	47b0      	blx	r6
 80086d6:	4602      	mov	r2, r0
 80086d8:	1c50      	adds	r0, r2, #1
 80086da:	d1c9      	bne.n	8008670 <__sflush_r+0x30>
 80086dc:	682b      	ldr	r3, [r5, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d0c6      	beq.n	8008670 <__sflush_r+0x30>
 80086e2:	2b1d      	cmp	r3, #29
 80086e4:	d001      	beq.n	80086ea <__sflush_r+0xaa>
 80086e6:	2b16      	cmp	r3, #22
 80086e8:	d11d      	bne.n	8008726 <__sflush_r+0xe6>
 80086ea:	602f      	str	r7, [r5, #0]
 80086ec:	2000      	movs	r0, #0
 80086ee:	e021      	b.n	8008734 <__sflush_r+0xf4>
 80086f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086f4:	b21b      	sxth	r3, r3
 80086f6:	e01a      	b.n	800872e <__sflush_r+0xee>
 80086f8:	690f      	ldr	r7, [r1, #16]
 80086fa:	2f00      	cmp	r7, #0
 80086fc:	d0f6      	beq.n	80086ec <__sflush_r+0xac>
 80086fe:	0793      	lsls	r3, r2, #30
 8008700:	bf18      	it	ne
 8008702:	2300      	movne	r3, #0
 8008704:	680e      	ldr	r6, [r1, #0]
 8008706:	bf08      	it	eq
 8008708:	694b      	ldreq	r3, [r1, #20]
 800870a:	1bf6      	subs	r6, r6, r7
 800870c:	600f      	str	r7, [r1, #0]
 800870e:	608b      	str	r3, [r1, #8]
 8008710:	2e00      	cmp	r6, #0
 8008712:	ddeb      	ble.n	80086ec <__sflush_r+0xac>
 8008714:	4633      	mov	r3, r6
 8008716:	463a      	mov	r2, r7
 8008718:	4628      	mov	r0, r5
 800871a:	6a21      	ldr	r1, [r4, #32]
 800871c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008720:	47e0      	blx	ip
 8008722:	2800      	cmp	r0, #0
 8008724:	dc07      	bgt.n	8008736 <__sflush_r+0xf6>
 8008726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800872a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800872e:	f04f 30ff 	mov.w	r0, #4294967295
 8008732:	81a3      	strh	r3, [r4, #12]
 8008734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008736:	4407      	add	r7, r0
 8008738:	1a36      	subs	r6, r6, r0
 800873a:	e7e9      	b.n	8008710 <__sflush_r+0xd0>
 800873c:	20400001 	.word	0x20400001

08008740 <_fflush_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	690b      	ldr	r3, [r1, #16]
 8008744:	4605      	mov	r5, r0
 8008746:	460c      	mov	r4, r1
 8008748:	b913      	cbnz	r3, 8008750 <_fflush_r+0x10>
 800874a:	2500      	movs	r5, #0
 800874c:	4628      	mov	r0, r5
 800874e:	bd38      	pop	{r3, r4, r5, pc}
 8008750:	b118      	cbz	r0, 800875a <_fflush_r+0x1a>
 8008752:	6a03      	ldr	r3, [r0, #32]
 8008754:	b90b      	cbnz	r3, 800875a <_fflush_r+0x1a>
 8008756:	f7fc feeb 	bl	8005530 <__sinit>
 800875a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d0f3      	beq.n	800874a <_fflush_r+0xa>
 8008762:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008764:	07d0      	lsls	r0, r2, #31
 8008766:	d404      	bmi.n	8008772 <_fflush_r+0x32>
 8008768:	0599      	lsls	r1, r3, #22
 800876a:	d402      	bmi.n	8008772 <_fflush_r+0x32>
 800876c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800876e:	f7fd f85c 	bl	800582a <__retarget_lock_acquire_recursive>
 8008772:	4628      	mov	r0, r5
 8008774:	4621      	mov	r1, r4
 8008776:	f7ff ff63 	bl	8008640 <__sflush_r>
 800877a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800877c:	4605      	mov	r5, r0
 800877e:	07da      	lsls	r2, r3, #31
 8008780:	d4e4      	bmi.n	800874c <_fflush_r+0xc>
 8008782:	89a3      	ldrh	r3, [r4, #12]
 8008784:	059b      	lsls	r3, r3, #22
 8008786:	d4e1      	bmi.n	800874c <_fflush_r+0xc>
 8008788:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800878a:	f7fd f84f 	bl	800582c <__retarget_lock_release_recursive>
 800878e:	e7dd      	b.n	800874c <_fflush_r+0xc>

08008790 <__sccl>:
 8008790:	b570      	push	{r4, r5, r6, lr}
 8008792:	780b      	ldrb	r3, [r1, #0]
 8008794:	4604      	mov	r4, r0
 8008796:	2b5e      	cmp	r3, #94	@ 0x5e
 8008798:	bf0b      	itete	eq
 800879a:	784b      	ldrbeq	r3, [r1, #1]
 800879c:	1c4a      	addne	r2, r1, #1
 800879e:	1c8a      	addeq	r2, r1, #2
 80087a0:	2100      	movne	r1, #0
 80087a2:	bf08      	it	eq
 80087a4:	2101      	moveq	r1, #1
 80087a6:	3801      	subs	r0, #1
 80087a8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80087ac:	f800 1f01 	strb.w	r1, [r0, #1]!
 80087b0:	42a8      	cmp	r0, r5
 80087b2:	d1fb      	bne.n	80087ac <__sccl+0x1c>
 80087b4:	b90b      	cbnz	r3, 80087ba <__sccl+0x2a>
 80087b6:	1e50      	subs	r0, r2, #1
 80087b8:	bd70      	pop	{r4, r5, r6, pc}
 80087ba:	f081 0101 	eor.w	r1, r1, #1
 80087be:	4610      	mov	r0, r2
 80087c0:	54e1      	strb	r1, [r4, r3]
 80087c2:	4602      	mov	r2, r0
 80087c4:	f812 5b01 	ldrb.w	r5, [r2], #1
 80087c8:	2d2d      	cmp	r5, #45	@ 0x2d
 80087ca:	d005      	beq.n	80087d8 <__sccl+0x48>
 80087cc:	2d5d      	cmp	r5, #93	@ 0x5d
 80087ce:	d016      	beq.n	80087fe <__sccl+0x6e>
 80087d0:	2d00      	cmp	r5, #0
 80087d2:	d0f1      	beq.n	80087b8 <__sccl+0x28>
 80087d4:	462b      	mov	r3, r5
 80087d6:	e7f2      	b.n	80087be <__sccl+0x2e>
 80087d8:	7846      	ldrb	r6, [r0, #1]
 80087da:	2e5d      	cmp	r6, #93	@ 0x5d
 80087dc:	d0fa      	beq.n	80087d4 <__sccl+0x44>
 80087de:	42b3      	cmp	r3, r6
 80087e0:	dcf8      	bgt.n	80087d4 <__sccl+0x44>
 80087e2:	461a      	mov	r2, r3
 80087e4:	3002      	adds	r0, #2
 80087e6:	3201      	adds	r2, #1
 80087e8:	4296      	cmp	r6, r2
 80087ea:	54a1      	strb	r1, [r4, r2]
 80087ec:	dcfb      	bgt.n	80087e6 <__sccl+0x56>
 80087ee:	1af2      	subs	r2, r6, r3
 80087f0:	3a01      	subs	r2, #1
 80087f2:	42b3      	cmp	r3, r6
 80087f4:	bfa8      	it	ge
 80087f6:	2200      	movge	r2, #0
 80087f8:	1c5d      	adds	r5, r3, #1
 80087fa:	18ab      	adds	r3, r5, r2
 80087fc:	e7e1      	b.n	80087c2 <__sccl+0x32>
 80087fe:	4610      	mov	r0, r2
 8008800:	e7da      	b.n	80087b8 <__sccl+0x28>

08008802 <__submore>:
 8008802:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008806:	460c      	mov	r4, r1
 8008808:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800880a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800880e:	4299      	cmp	r1, r3
 8008810:	d11b      	bne.n	800884a <__submore+0x48>
 8008812:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008816:	f7fd fef9 	bl	800660c <_malloc_r>
 800881a:	b918      	cbnz	r0, 8008824 <__submore+0x22>
 800881c:	f04f 30ff 	mov.w	r0, #4294967295
 8008820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008824:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008828:	63a3      	str	r3, [r4, #56]	@ 0x38
 800882a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800882e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008830:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008834:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008838:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800883c:	7043      	strb	r3, [r0, #1]
 800883e:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008842:	7003      	strb	r3, [r0, #0]
 8008844:	6020      	str	r0, [r4, #0]
 8008846:	2000      	movs	r0, #0
 8008848:	e7ea      	b.n	8008820 <__submore+0x1e>
 800884a:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800884c:	0077      	lsls	r7, r6, #1
 800884e:	463a      	mov	r2, r7
 8008850:	f000 fbcf 	bl	8008ff2 <_realloc_r>
 8008854:	4605      	mov	r5, r0
 8008856:	2800      	cmp	r0, #0
 8008858:	d0e0      	beq.n	800881c <__submore+0x1a>
 800885a:	eb00 0806 	add.w	r8, r0, r6
 800885e:	4601      	mov	r1, r0
 8008860:	4632      	mov	r2, r6
 8008862:	4640      	mov	r0, r8
 8008864:	f7fc fff1 	bl	800584a <memcpy>
 8008868:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800886c:	f8c4 8000 	str.w	r8, [r4]
 8008870:	e7e9      	b.n	8008846 <__submore+0x44>

08008872 <memmove>:
 8008872:	4288      	cmp	r0, r1
 8008874:	b510      	push	{r4, lr}
 8008876:	eb01 0402 	add.w	r4, r1, r2
 800887a:	d902      	bls.n	8008882 <memmove+0x10>
 800887c:	4284      	cmp	r4, r0
 800887e:	4623      	mov	r3, r4
 8008880:	d807      	bhi.n	8008892 <memmove+0x20>
 8008882:	1e43      	subs	r3, r0, #1
 8008884:	42a1      	cmp	r1, r4
 8008886:	d008      	beq.n	800889a <memmove+0x28>
 8008888:	f811 2b01 	ldrb.w	r2, [r1], #1
 800888c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008890:	e7f8      	b.n	8008884 <memmove+0x12>
 8008892:	4601      	mov	r1, r0
 8008894:	4402      	add	r2, r0
 8008896:	428a      	cmp	r2, r1
 8008898:	d100      	bne.n	800889c <memmove+0x2a>
 800889a:	bd10      	pop	{r4, pc}
 800889c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088a0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80088a4:	e7f7      	b.n	8008896 <memmove+0x24>

080088a6 <strncmp>:
 80088a6:	b510      	push	{r4, lr}
 80088a8:	b16a      	cbz	r2, 80088c6 <strncmp+0x20>
 80088aa:	3901      	subs	r1, #1
 80088ac:	1884      	adds	r4, r0, r2
 80088ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80088b2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80088b6:	429a      	cmp	r2, r3
 80088b8:	d103      	bne.n	80088c2 <strncmp+0x1c>
 80088ba:	42a0      	cmp	r0, r4
 80088bc:	d001      	beq.n	80088c2 <strncmp+0x1c>
 80088be:	2a00      	cmp	r2, #0
 80088c0:	d1f5      	bne.n	80088ae <strncmp+0x8>
 80088c2:	1ad0      	subs	r0, r2, r3
 80088c4:	bd10      	pop	{r4, pc}
 80088c6:	4610      	mov	r0, r2
 80088c8:	e7fc      	b.n	80088c4 <strncmp+0x1e>
	...

080088cc <_sbrk_r>:
 80088cc:	b538      	push	{r3, r4, r5, lr}
 80088ce:	2300      	movs	r3, #0
 80088d0:	4d05      	ldr	r5, [pc, #20]	@ (80088e8 <_sbrk_r+0x1c>)
 80088d2:	4604      	mov	r4, r0
 80088d4:	4608      	mov	r0, r1
 80088d6:	602b      	str	r3, [r5, #0]
 80088d8:	f7fa f8b0 	bl	8002a3c <_sbrk>
 80088dc:	1c43      	adds	r3, r0, #1
 80088de:	d102      	bne.n	80088e6 <_sbrk_r+0x1a>
 80088e0:	682b      	ldr	r3, [r5, #0]
 80088e2:	b103      	cbz	r3, 80088e6 <_sbrk_r+0x1a>
 80088e4:	6023      	str	r3, [r4, #0]
 80088e6:	bd38      	pop	{r3, r4, r5, pc}
 80088e8:	200006f4 	.word	0x200006f4

080088ec <nan>:
 80088ec:	2000      	movs	r0, #0
 80088ee:	4901      	ldr	r1, [pc, #4]	@ (80088f4 <nan+0x8>)
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop
 80088f4:	7ff80000 	.word	0x7ff80000

080088f8 <__assert_func>:
 80088f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80088fa:	4614      	mov	r4, r2
 80088fc:	461a      	mov	r2, r3
 80088fe:	4b09      	ldr	r3, [pc, #36]	@ (8008924 <__assert_func+0x2c>)
 8008900:	4605      	mov	r5, r0
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68d8      	ldr	r0, [r3, #12]
 8008906:	b14c      	cbz	r4, 800891c <__assert_func+0x24>
 8008908:	4b07      	ldr	r3, [pc, #28]	@ (8008928 <__assert_func+0x30>)
 800890a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800890e:	9100      	str	r1, [sp, #0]
 8008910:	462b      	mov	r3, r5
 8008912:	4906      	ldr	r1, [pc, #24]	@ (800892c <__assert_func+0x34>)
 8008914:	f000 fc1a 	bl	800914c <fiprintf>
 8008918:	f000 fc2a 	bl	8009170 <abort>
 800891c:	4b04      	ldr	r3, [pc, #16]	@ (8008930 <__assert_func+0x38>)
 800891e:	461c      	mov	r4, r3
 8008920:	e7f3      	b.n	800890a <__assert_func+0x12>
 8008922:	bf00      	nop
 8008924:	2000001c 	.word	0x2000001c
 8008928:	08009905 	.word	0x08009905
 800892c:	08009912 	.word	0x08009912
 8008930:	08009940 	.word	0x08009940

08008934 <_calloc_r>:
 8008934:	b570      	push	{r4, r5, r6, lr}
 8008936:	fba1 5402 	umull	r5, r4, r1, r2
 800893a:	b934      	cbnz	r4, 800894a <_calloc_r+0x16>
 800893c:	4629      	mov	r1, r5
 800893e:	f7fd fe65 	bl	800660c <_malloc_r>
 8008942:	4606      	mov	r6, r0
 8008944:	b928      	cbnz	r0, 8008952 <_calloc_r+0x1e>
 8008946:	4630      	mov	r0, r6
 8008948:	bd70      	pop	{r4, r5, r6, pc}
 800894a:	220c      	movs	r2, #12
 800894c:	2600      	movs	r6, #0
 800894e:	6002      	str	r2, [r0, #0]
 8008950:	e7f9      	b.n	8008946 <_calloc_r+0x12>
 8008952:	462a      	mov	r2, r5
 8008954:	4621      	mov	r1, r4
 8008956:	f7fc feea 	bl	800572e <memset>
 800895a:	e7f4      	b.n	8008946 <_calloc_r+0x12>

0800895c <rshift>:
 800895c:	6903      	ldr	r3, [r0, #16]
 800895e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008962:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008966:	f100 0414 	add.w	r4, r0, #20
 800896a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800896e:	dd46      	ble.n	80089fe <rshift+0xa2>
 8008970:	f011 011f 	ands.w	r1, r1, #31
 8008974:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008978:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800897c:	d10c      	bne.n	8008998 <rshift+0x3c>
 800897e:	4629      	mov	r1, r5
 8008980:	f100 0710 	add.w	r7, r0, #16
 8008984:	42b1      	cmp	r1, r6
 8008986:	d335      	bcc.n	80089f4 <rshift+0x98>
 8008988:	1a9b      	subs	r3, r3, r2
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	1eea      	subs	r2, r5, #3
 800898e:	4296      	cmp	r6, r2
 8008990:	bf38      	it	cc
 8008992:	2300      	movcc	r3, #0
 8008994:	4423      	add	r3, r4
 8008996:	e015      	b.n	80089c4 <rshift+0x68>
 8008998:	46a1      	mov	r9, r4
 800899a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800899e:	f1c1 0820 	rsb	r8, r1, #32
 80089a2:	40cf      	lsrs	r7, r1
 80089a4:	f105 0e04 	add.w	lr, r5, #4
 80089a8:	4576      	cmp	r6, lr
 80089aa:	46f4      	mov	ip, lr
 80089ac:	d816      	bhi.n	80089dc <rshift+0x80>
 80089ae:	1a9a      	subs	r2, r3, r2
 80089b0:	0092      	lsls	r2, r2, #2
 80089b2:	3a04      	subs	r2, #4
 80089b4:	3501      	adds	r5, #1
 80089b6:	42ae      	cmp	r6, r5
 80089b8:	bf38      	it	cc
 80089ba:	2200      	movcc	r2, #0
 80089bc:	18a3      	adds	r3, r4, r2
 80089be:	50a7      	str	r7, [r4, r2]
 80089c0:	b107      	cbz	r7, 80089c4 <rshift+0x68>
 80089c2:	3304      	adds	r3, #4
 80089c4:	42a3      	cmp	r3, r4
 80089c6:	eba3 0204 	sub.w	r2, r3, r4
 80089ca:	bf08      	it	eq
 80089cc:	2300      	moveq	r3, #0
 80089ce:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80089d2:	6102      	str	r2, [r0, #16]
 80089d4:	bf08      	it	eq
 80089d6:	6143      	streq	r3, [r0, #20]
 80089d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089dc:	f8dc c000 	ldr.w	ip, [ip]
 80089e0:	fa0c fc08 	lsl.w	ip, ip, r8
 80089e4:	ea4c 0707 	orr.w	r7, ip, r7
 80089e8:	f849 7b04 	str.w	r7, [r9], #4
 80089ec:	f85e 7b04 	ldr.w	r7, [lr], #4
 80089f0:	40cf      	lsrs	r7, r1
 80089f2:	e7d9      	b.n	80089a8 <rshift+0x4c>
 80089f4:	f851 cb04 	ldr.w	ip, [r1], #4
 80089f8:	f847 cf04 	str.w	ip, [r7, #4]!
 80089fc:	e7c2      	b.n	8008984 <rshift+0x28>
 80089fe:	4623      	mov	r3, r4
 8008a00:	e7e0      	b.n	80089c4 <rshift+0x68>

08008a02 <__hexdig_fun>:
 8008a02:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008a06:	2b09      	cmp	r3, #9
 8008a08:	d802      	bhi.n	8008a10 <__hexdig_fun+0xe>
 8008a0a:	3820      	subs	r0, #32
 8008a0c:	b2c0      	uxtb	r0, r0
 8008a0e:	4770      	bx	lr
 8008a10:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008a14:	2b05      	cmp	r3, #5
 8008a16:	d801      	bhi.n	8008a1c <__hexdig_fun+0x1a>
 8008a18:	3847      	subs	r0, #71	@ 0x47
 8008a1a:	e7f7      	b.n	8008a0c <__hexdig_fun+0xa>
 8008a1c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008a20:	2b05      	cmp	r3, #5
 8008a22:	d801      	bhi.n	8008a28 <__hexdig_fun+0x26>
 8008a24:	3827      	subs	r0, #39	@ 0x27
 8008a26:	e7f1      	b.n	8008a0c <__hexdig_fun+0xa>
 8008a28:	2000      	movs	r0, #0
 8008a2a:	4770      	bx	lr

08008a2c <__gethex>:
 8008a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a30:	468a      	mov	sl, r1
 8008a32:	4690      	mov	r8, r2
 8008a34:	b085      	sub	sp, #20
 8008a36:	9302      	str	r3, [sp, #8]
 8008a38:	680b      	ldr	r3, [r1, #0]
 8008a3a:	9001      	str	r0, [sp, #4]
 8008a3c:	1c9c      	adds	r4, r3, #2
 8008a3e:	46a1      	mov	r9, r4
 8008a40:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008a44:	2830      	cmp	r0, #48	@ 0x30
 8008a46:	d0fa      	beq.n	8008a3e <__gethex+0x12>
 8008a48:	eba9 0303 	sub.w	r3, r9, r3
 8008a4c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008a50:	f7ff ffd7 	bl	8008a02 <__hexdig_fun>
 8008a54:	4605      	mov	r5, r0
 8008a56:	2800      	cmp	r0, #0
 8008a58:	d168      	bne.n	8008b2c <__gethex+0x100>
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	4648      	mov	r0, r9
 8008a5e:	499f      	ldr	r1, [pc, #636]	@ (8008cdc <__gethex+0x2b0>)
 8008a60:	f7ff ff21 	bl	80088a6 <strncmp>
 8008a64:	4607      	mov	r7, r0
 8008a66:	2800      	cmp	r0, #0
 8008a68:	d167      	bne.n	8008b3a <__gethex+0x10e>
 8008a6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008a6e:	4626      	mov	r6, r4
 8008a70:	f7ff ffc7 	bl	8008a02 <__hexdig_fun>
 8008a74:	2800      	cmp	r0, #0
 8008a76:	d062      	beq.n	8008b3e <__gethex+0x112>
 8008a78:	4623      	mov	r3, r4
 8008a7a:	7818      	ldrb	r0, [r3, #0]
 8008a7c:	4699      	mov	r9, r3
 8008a7e:	2830      	cmp	r0, #48	@ 0x30
 8008a80:	f103 0301 	add.w	r3, r3, #1
 8008a84:	d0f9      	beq.n	8008a7a <__gethex+0x4e>
 8008a86:	f7ff ffbc 	bl	8008a02 <__hexdig_fun>
 8008a8a:	fab0 f580 	clz	r5, r0
 8008a8e:	f04f 0b01 	mov.w	fp, #1
 8008a92:	096d      	lsrs	r5, r5, #5
 8008a94:	464a      	mov	r2, r9
 8008a96:	4616      	mov	r6, r2
 8008a98:	7830      	ldrb	r0, [r6, #0]
 8008a9a:	3201      	adds	r2, #1
 8008a9c:	f7ff ffb1 	bl	8008a02 <__hexdig_fun>
 8008aa0:	2800      	cmp	r0, #0
 8008aa2:	d1f8      	bne.n	8008a96 <__gethex+0x6a>
 8008aa4:	2201      	movs	r2, #1
 8008aa6:	4630      	mov	r0, r6
 8008aa8:	498c      	ldr	r1, [pc, #560]	@ (8008cdc <__gethex+0x2b0>)
 8008aaa:	f7ff fefc 	bl	80088a6 <strncmp>
 8008aae:	2800      	cmp	r0, #0
 8008ab0:	d13f      	bne.n	8008b32 <__gethex+0x106>
 8008ab2:	b944      	cbnz	r4, 8008ac6 <__gethex+0x9a>
 8008ab4:	1c74      	adds	r4, r6, #1
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	4616      	mov	r6, r2
 8008aba:	7830      	ldrb	r0, [r6, #0]
 8008abc:	3201      	adds	r2, #1
 8008abe:	f7ff ffa0 	bl	8008a02 <__hexdig_fun>
 8008ac2:	2800      	cmp	r0, #0
 8008ac4:	d1f8      	bne.n	8008ab8 <__gethex+0x8c>
 8008ac6:	1ba4      	subs	r4, r4, r6
 8008ac8:	00a7      	lsls	r7, r4, #2
 8008aca:	7833      	ldrb	r3, [r6, #0]
 8008acc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008ad0:	2b50      	cmp	r3, #80	@ 0x50
 8008ad2:	d13e      	bne.n	8008b52 <__gethex+0x126>
 8008ad4:	7873      	ldrb	r3, [r6, #1]
 8008ad6:	2b2b      	cmp	r3, #43	@ 0x2b
 8008ad8:	d033      	beq.n	8008b42 <__gethex+0x116>
 8008ada:	2b2d      	cmp	r3, #45	@ 0x2d
 8008adc:	d034      	beq.n	8008b48 <__gethex+0x11c>
 8008ade:	2400      	movs	r4, #0
 8008ae0:	1c71      	adds	r1, r6, #1
 8008ae2:	7808      	ldrb	r0, [r1, #0]
 8008ae4:	f7ff ff8d 	bl	8008a02 <__hexdig_fun>
 8008ae8:	1e43      	subs	r3, r0, #1
 8008aea:	b2db      	uxtb	r3, r3
 8008aec:	2b18      	cmp	r3, #24
 8008aee:	d830      	bhi.n	8008b52 <__gethex+0x126>
 8008af0:	f1a0 0210 	sub.w	r2, r0, #16
 8008af4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008af8:	f7ff ff83 	bl	8008a02 <__hexdig_fun>
 8008afc:	f100 3cff 	add.w	ip, r0, #4294967295
 8008b00:	fa5f fc8c 	uxtb.w	ip, ip
 8008b04:	f1bc 0f18 	cmp.w	ip, #24
 8008b08:	f04f 030a 	mov.w	r3, #10
 8008b0c:	d91e      	bls.n	8008b4c <__gethex+0x120>
 8008b0e:	b104      	cbz	r4, 8008b12 <__gethex+0xe6>
 8008b10:	4252      	negs	r2, r2
 8008b12:	4417      	add	r7, r2
 8008b14:	f8ca 1000 	str.w	r1, [sl]
 8008b18:	b1ed      	cbz	r5, 8008b56 <__gethex+0x12a>
 8008b1a:	f1bb 0f00 	cmp.w	fp, #0
 8008b1e:	bf0c      	ite	eq
 8008b20:	2506      	moveq	r5, #6
 8008b22:	2500      	movne	r5, #0
 8008b24:	4628      	mov	r0, r5
 8008b26:	b005      	add	sp, #20
 8008b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b2c:	2500      	movs	r5, #0
 8008b2e:	462c      	mov	r4, r5
 8008b30:	e7b0      	b.n	8008a94 <__gethex+0x68>
 8008b32:	2c00      	cmp	r4, #0
 8008b34:	d1c7      	bne.n	8008ac6 <__gethex+0x9a>
 8008b36:	4627      	mov	r7, r4
 8008b38:	e7c7      	b.n	8008aca <__gethex+0x9e>
 8008b3a:	464e      	mov	r6, r9
 8008b3c:	462f      	mov	r7, r5
 8008b3e:	2501      	movs	r5, #1
 8008b40:	e7c3      	b.n	8008aca <__gethex+0x9e>
 8008b42:	2400      	movs	r4, #0
 8008b44:	1cb1      	adds	r1, r6, #2
 8008b46:	e7cc      	b.n	8008ae2 <__gethex+0xb6>
 8008b48:	2401      	movs	r4, #1
 8008b4a:	e7fb      	b.n	8008b44 <__gethex+0x118>
 8008b4c:	fb03 0002 	mla	r0, r3, r2, r0
 8008b50:	e7ce      	b.n	8008af0 <__gethex+0xc4>
 8008b52:	4631      	mov	r1, r6
 8008b54:	e7de      	b.n	8008b14 <__gethex+0xe8>
 8008b56:	4629      	mov	r1, r5
 8008b58:	eba6 0309 	sub.w	r3, r6, r9
 8008b5c:	3b01      	subs	r3, #1
 8008b5e:	2b07      	cmp	r3, #7
 8008b60:	dc0a      	bgt.n	8008b78 <__gethex+0x14c>
 8008b62:	9801      	ldr	r0, [sp, #4]
 8008b64:	f7fd fdde 	bl	8006724 <_Balloc>
 8008b68:	4604      	mov	r4, r0
 8008b6a:	b940      	cbnz	r0, 8008b7e <__gethex+0x152>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	21e4      	movs	r1, #228	@ 0xe4
 8008b70:	4b5b      	ldr	r3, [pc, #364]	@ (8008ce0 <__gethex+0x2b4>)
 8008b72:	485c      	ldr	r0, [pc, #368]	@ (8008ce4 <__gethex+0x2b8>)
 8008b74:	f7ff fec0 	bl	80088f8 <__assert_func>
 8008b78:	3101      	adds	r1, #1
 8008b7a:	105b      	asrs	r3, r3, #1
 8008b7c:	e7ef      	b.n	8008b5e <__gethex+0x132>
 8008b7e:	2300      	movs	r3, #0
 8008b80:	f100 0a14 	add.w	sl, r0, #20
 8008b84:	4655      	mov	r5, sl
 8008b86:	469b      	mov	fp, r3
 8008b88:	45b1      	cmp	r9, r6
 8008b8a:	d337      	bcc.n	8008bfc <__gethex+0x1d0>
 8008b8c:	f845 bb04 	str.w	fp, [r5], #4
 8008b90:	eba5 050a 	sub.w	r5, r5, sl
 8008b94:	10ad      	asrs	r5, r5, #2
 8008b96:	6125      	str	r5, [r4, #16]
 8008b98:	4658      	mov	r0, fp
 8008b9a:	f7fd feb5 	bl	8006908 <__hi0bits>
 8008b9e:	016d      	lsls	r5, r5, #5
 8008ba0:	f8d8 6000 	ldr.w	r6, [r8]
 8008ba4:	1a2d      	subs	r5, r5, r0
 8008ba6:	42b5      	cmp	r5, r6
 8008ba8:	dd54      	ble.n	8008c54 <__gethex+0x228>
 8008baa:	1bad      	subs	r5, r5, r6
 8008bac:	4629      	mov	r1, r5
 8008bae:	4620      	mov	r0, r4
 8008bb0:	f7fe fa37 	bl	8007022 <__any_on>
 8008bb4:	4681      	mov	r9, r0
 8008bb6:	b178      	cbz	r0, 8008bd8 <__gethex+0x1ac>
 8008bb8:	f04f 0901 	mov.w	r9, #1
 8008bbc:	1e6b      	subs	r3, r5, #1
 8008bbe:	1159      	asrs	r1, r3, #5
 8008bc0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008bc4:	f003 021f 	and.w	r2, r3, #31
 8008bc8:	fa09 f202 	lsl.w	r2, r9, r2
 8008bcc:	420a      	tst	r2, r1
 8008bce:	d003      	beq.n	8008bd8 <__gethex+0x1ac>
 8008bd0:	454b      	cmp	r3, r9
 8008bd2:	dc36      	bgt.n	8008c42 <__gethex+0x216>
 8008bd4:	f04f 0902 	mov.w	r9, #2
 8008bd8:	4629      	mov	r1, r5
 8008bda:	4620      	mov	r0, r4
 8008bdc:	f7ff febe 	bl	800895c <rshift>
 8008be0:	442f      	add	r7, r5
 8008be2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008be6:	42bb      	cmp	r3, r7
 8008be8:	da42      	bge.n	8008c70 <__gethex+0x244>
 8008bea:	4621      	mov	r1, r4
 8008bec:	9801      	ldr	r0, [sp, #4]
 8008bee:	f7fd fdd9 	bl	80067a4 <_Bfree>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008bf6:	25a3      	movs	r5, #163	@ 0xa3
 8008bf8:	6013      	str	r3, [r2, #0]
 8008bfa:	e793      	b.n	8008b24 <__gethex+0xf8>
 8008bfc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008c00:	2a2e      	cmp	r2, #46	@ 0x2e
 8008c02:	d012      	beq.n	8008c2a <__gethex+0x1fe>
 8008c04:	2b20      	cmp	r3, #32
 8008c06:	d104      	bne.n	8008c12 <__gethex+0x1e6>
 8008c08:	f845 bb04 	str.w	fp, [r5], #4
 8008c0c:	f04f 0b00 	mov.w	fp, #0
 8008c10:	465b      	mov	r3, fp
 8008c12:	7830      	ldrb	r0, [r6, #0]
 8008c14:	9303      	str	r3, [sp, #12]
 8008c16:	f7ff fef4 	bl	8008a02 <__hexdig_fun>
 8008c1a:	9b03      	ldr	r3, [sp, #12]
 8008c1c:	f000 000f 	and.w	r0, r0, #15
 8008c20:	4098      	lsls	r0, r3
 8008c22:	ea4b 0b00 	orr.w	fp, fp, r0
 8008c26:	3304      	adds	r3, #4
 8008c28:	e7ae      	b.n	8008b88 <__gethex+0x15c>
 8008c2a:	45b1      	cmp	r9, r6
 8008c2c:	d8ea      	bhi.n	8008c04 <__gethex+0x1d8>
 8008c2e:	2201      	movs	r2, #1
 8008c30:	4630      	mov	r0, r6
 8008c32:	492a      	ldr	r1, [pc, #168]	@ (8008cdc <__gethex+0x2b0>)
 8008c34:	9303      	str	r3, [sp, #12]
 8008c36:	f7ff fe36 	bl	80088a6 <strncmp>
 8008c3a:	9b03      	ldr	r3, [sp, #12]
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d1e1      	bne.n	8008c04 <__gethex+0x1d8>
 8008c40:	e7a2      	b.n	8008b88 <__gethex+0x15c>
 8008c42:	4620      	mov	r0, r4
 8008c44:	1ea9      	subs	r1, r5, #2
 8008c46:	f7fe f9ec 	bl	8007022 <__any_on>
 8008c4a:	2800      	cmp	r0, #0
 8008c4c:	d0c2      	beq.n	8008bd4 <__gethex+0x1a8>
 8008c4e:	f04f 0903 	mov.w	r9, #3
 8008c52:	e7c1      	b.n	8008bd8 <__gethex+0x1ac>
 8008c54:	da09      	bge.n	8008c6a <__gethex+0x23e>
 8008c56:	1b75      	subs	r5, r6, r5
 8008c58:	4621      	mov	r1, r4
 8008c5a:	462a      	mov	r2, r5
 8008c5c:	9801      	ldr	r0, [sp, #4]
 8008c5e:	f7fd ffb1 	bl	8006bc4 <__lshift>
 8008c62:	4604      	mov	r4, r0
 8008c64:	1b7f      	subs	r7, r7, r5
 8008c66:	f100 0a14 	add.w	sl, r0, #20
 8008c6a:	f04f 0900 	mov.w	r9, #0
 8008c6e:	e7b8      	b.n	8008be2 <__gethex+0x1b6>
 8008c70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008c74:	42bd      	cmp	r5, r7
 8008c76:	dd6f      	ble.n	8008d58 <__gethex+0x32c>
 8008c78:	1bed      	subs	r5, r5, r7
 8008c7a:	42ae      	cmp	r6, r5
 8008c7c:	dc34      	bgt.n	8008ce8 <__gethex+0x2bc>
 8008c7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d022      	beq.n	8008ccc <__gethex+0x2a0>
 8008c86:	2b03      	cmp	r3, #3
 8008c88:	d024      	beq.n	8008cd4 <__gethex+0x2a8>
 8008c8a:	2b01      	cmp	r3, #1
 8008c8c:	d115      	bne.n	8008cba <__gethex+0x28e>
 8008c8e:	42ae      	cmp	r6, r5
 8008c90:	d113      	bne.n	8008cba <__gethex+0x28e>
 8008c92:	2e01      	cmp	r6, #1
 8008c94:	d10b      	bne.n	8008cae <__gethex+0x282>
 8008c96:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008c9a:	9a02      	ldr	r2, [sp, #8]
 8008c9c:	2562      	movs	r5, #98	@ 0x62
 8008c9e:	6013      	str	r3, [r2, #0]
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	6123      	str	r3, [r4, #16]
 8008ca4:	f8ca 3000 	str.w	r3, [sl]
 8008ca8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008caa:	601c      	str	r4, [r3, #0]
 8008cac:	e73a      	b.n	8008b24 <__gethex+0xf8>
 8008cae:	4620      	mov	r0, r4
 8008cb0:	1e71      	subs	r1, r6, #1
 8008cb2:	f7fe f9b6 	bl	8007022 <__any_on>
 8008cb6:	2800      	cmp	r0, #0
 8008cb8:	d1ed      	bne.n	8008c96 <__gethex+0x26a>
 8008cba:	4621      	mov	r1, r4
 8008cbc:	9801      	ldr	r0, [sp, #4]
 8008cbe:	f7fd fd71 	bl	80067a4 <_Bfree>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cc6:	2550      	movs	r5, #80	@ 0x50
 8008cc8:	6013      	str	r3, [r2, #0]
 8008cca:	e72b      	b.n	8008b24 <__gethex+0xf8>
 8008ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d1f3      	bne.n	8008cba <__gethex+0x28e>
 8008cd2:	e7e0      	b.n	8008c96 <__gethex+0x26a>
 8008cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d1dd      	bne.n	8008c96 <__gethex+0x26a>
 8008cda:	e7ee      	b.n	8008cba <__gethex+0x28e>
 8008cdc:	080098cf 	.word	0x080098cf
 8008ce0:	08009865 	.word	0x08009865
 8008ce4:	08009941 	.word	0x08009941
 8008ce8:	1e6f      	subs	r7, r5, #1
 8008cea:	f1b9 0f00 	cmp.w	r9, #0
 8008cee:	d130      	bne.n	8008d52 <__gethex+0x326>
 8008cf0:	b127      	cbz	r7, 8008cfc <__gethex+0x2d0>
 8008cf2:	4639      	mov	r1, r7
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f7fe f994 	bl	8007022 <__any_on>
 8008cfa:	4681      	mov	r9, r0
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	4629      	mov	r1, r5
 8008d00:	1b76      	subs	r6, r6, r5
 8008d02:	2502      	movs	r5, #2
 8008d04:	117a      	asrs	r2, r7, #5
 8008d06:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008d0a:	f007 071f 	and.w	r7, r7, #31
 8008d0e:	40bb      	lsls	r3, r7
 8008d10:	4213      	tst	r3, r2
 8008d12:	4620      	mov	r0, r4
 8008d14:	bf18      	it	ne
 8008d16:	f049 0902 	orrne.w	r9, r9, #2
 8008d1a:	f7ff fe1f 	bl	800895c <rshift>
 8008d1e:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008d22:	f1b9 0f00 	cmp.w	r9, #0
 8008d26:	d047      	beq.n	8008db8 <__gethex+0x38c>
 8008d28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d2c:	2b02      	cmp	r3, #2
 8008d2e:	d015      	beq.n	8008d5c <__gethex+0x330>
 8008d30:	2b03      	cmp	r3, #3
 8008d32:	d017      	beq.n	8008d64 <__gethex+0x338>
 8008d34:	2b01      	cmp	r3, #1
 8008d36:	d109      	bne.n	8008d4c <__gethex+0x320>
 8008d38:	f019 0f02 	tst.w	r9, #2
 8008d3c:	d006      	beq.n	8008d4c <__gethex+0x320>
 8008d3e:	f8da 3000 	ldr.w	r3, [sl]
 8008d42:	ea49 0903 	orr.w	r9, r9, r3
 8008d46:	f019 0f01 	tst.w	r9, #1
 8008d4a:	d10e      	bne.n	8008d6a <__gethex+0x33e>
 8008d4c:	f045 0510 	orr.w	r5, r5, #16
 8008d50:	e032      	b.n	8008db8 <__gethex+0x38c>
 8008d52:	f04f 0901 	mov.w	r9, #1
 8008d56:	e7d1      	b.n	8008cfc <__gethex+0x2d0>
 8008d58:	2501      	movs	r5, #1
 8008d5a:	e7e2      	b.n	8008d22 <__gethex+0x2f6>
 8008d5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d5e:	f1c3 0301 	rsb	r3, r3, #1
 8008d62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008d64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d0f0      	beq.n	8008d4c <__gethex+0x320>
 8008d6a:	f04f 0c00 	mov.w	ip, #0
 8008d6e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008d72:	f104 0314 	add.w	r3, r4, #20
 8008d76:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008d7a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d84:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008d88:	d01b      	beq.n	8008dc2 <__gethex+0x396>
 8008d8a:	3201      	adds	r2, #1
 8008d8c:	6002      	str	r2, [r0, #0]
 8008d8e:	2d02      	cmp	r5, #2
 8008d90:	f104 0314 	add.w	r3, r4, #20
 8008d94:	d13c      	bne.n	8008e10 <__gethex+0x3e4>
 8008d96:	f8d8 2000 	ldr.w	r2, [r8]
 8008d9a:	3a01      	subs	r2, #1
 8008d9c:	42b2      	cmp	r2, r6
 8008d9e:	d109      	bne.n	8008db4 <__gethex+0x388>
 8008da0:	2201      	movs	r2, #1
 8008da2:	1171      	asrs	r1, r6, #5
 8008da4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008da8:	f006 061f 	and.w	r6, r6, #31
 8008dac:	fa02 f606 	lsl.w	r6, r2, r6
 8008db0:	421e      	tst	r6, r3
 8008db2:	d13a      	bne.n	8008e2a <__gethex+0x3fe>
 8008db4:	f045 0520 	orr.w	r5, r5, #32
 8008db8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dba:	601c      	str	r4, [r3, #0]
 8008dbc:	9b02      	ldr	r3, [sp, #8]
 8008dbe:	601f      	str	r7, [r3, #0]
 8008dc0:	e6b0      	b.n	8008b24 <__gethex+0xf8>
 8008dc2:	4299      	cmp	r1, r3
 8008dc4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008dc8:	d8d9      	bhi.n	8008d7e <__gethex+0x352>
 8008dca:	68a3      	ldr	r3, [r4, #8]
 8008dcc:	459b      	cmp	fp, r3
 8008dce:	db17      	blt.n	8008e00 <__gethex+0x3d4>
 8008dd0:	6861      	ldr	r1, [r4, #4]
 8008dd2:	9801      	ldr	r0, [sp, #4]
 8008dd4:	3101      	adds	r1, #1
 8008dd6:	f7fd fca5 	bl	8006724 <_Balloc>
 8008dda:	4681      	mov	r9, r0
 8008ddc:	b918      	cbnz	r0, 8008de6 <__gethex+0x3ba>
 8008dde:	4602      	mov	r2, r0
 8008de0:	2184      	movs	r1, #132	@ 0x84
 8008de2:	4b19      	ldr	r3, [pc, #100]	@ (8008e48 <__gethex+0x41c>)
 8008de4:	e6c5      	b.n	8008b72 <__gethex+0x146>
 8008de6:	6922      	ldr	r2, [r4, #16]
 8008de8:	f104 010c 	add.w	r1, r4, #12
 8008dec:	3202      	adds	r2, #2
 8008dee:	0092      	lsls	r2, r2, #2
 8008df0:	300c      	adds	r0, #12
 8008df2:	f7fc fd2a 	bl	800584a <memcpy>
 8008df6:	4621      	mov	r1, r4
 8008df8:	9801      	ldr	r0, [sp, #4]
 8008dfa:	f7fd fcd3 	bl	80067a4 <_Bfree>
 8008dfe:	464c      	mov	r4, r9
 8008e00:	6923      	ldr	r3, [r4, #16]
 8008e02:	1c5a      	adds	r2, r3, #1
 8008e04:	6122      	str	r2, [r4, #16]
 8008e06:	2201      	movs	r2, #1
 8008e08:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e0c:	615a      	str	r2, [r3, #20]
 8008e0e:	e7be      	b.n	8008d8e <__gethex+0x362>
 8008e10:	6922      	ldr	r2, [r4, #16]
 8008e12:	455a      	cmp	r2, fp
 8008e14:	dd0b      	ble.n	8008e2e <__gethex+0x402>
 8008e16:	2101      	movs	r1, #1
 8008e18:	4620      	mov	r0, r4
 8008e1a:	f7ff fd9f 	bl	800895c <rshift>
 8008e1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e22:	3701      	adds	r7, #1
 8008e24:	42bb      	cmp	r3, r7
 8008e26:	f6ff aee0 	blt.w	8008bea <__gethex+0x1be>
 8008e2a:	2501      	movs	r5, #1
 8008e2c:	e7c2      	b.n	8008db4 <__gethex+0x388>
 8008e2e:	f016 061f 	ands.w	r6, r6, #31
 8008e32:	d0fa      	beq.n	8008e2a <__gethex+0x3fe>
 8008e34:	4453      	add	r3, sl
 8008e36:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008e3a:	f7fd fd65 	bl	8006908 <__hi0bits>
 8008e3e:	f1c6 0620 	rsb	r6, r6, #32
 8008e42:	42b0      	cmp	r0, r6
 8008e44:	dbe7      	blt.n	8008e16 <__gethex+0x3ea>
 8008e46:	e7f0      	b.n	8008e2a <__gethex+0x3fe>
 8008e48:	08009865 	.word	0x08009865

08008e4c <L_shift>:
 8008e4c:	f1c2 0208 	rsb	r2, r2, #8
 8008e50:	0092      	lsls	r2, r2, #2
 8008e52:	b570      	push	{r4, r5, r6, lr}
 8008e54:	f1c2 0620 	rsb	r6, r2, #32
 8008e58:	6843      	ldr	r3, [r0, #4]
 8008e5a:	6804      	ldr	r4, [r0, #0]
 8008e5c:	fa03 f506 	lsl.w	r5, r3, r6
 8008e60:	432c      	orrs	r4, r5
 8008e62:	40d3      	lsrs	r3, r2
 8008e64:	6004      	str	r4, [r0, #0]
 8008e66:	f840 3f04 	str.w	r3, [r0, #4]!
 8008e6a:	4288      	cmp	r0, r1
 8008e6c:	d3f4      	bcc.n	8008e58 <L_shift+0xc>
 8008e6e:	bd70      	pop	{r4, r5, r6, pc}

08008e70 <__match>:
 8008e70:	b530      	push	{r4, r5, lr}
 8008e72:	6803      	ldr	r3, [r0, #0]
 8008e74:	3301      	adds	r3, #1
 8008e76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e7a:	b914      	cbnz	r4, 8008e82 <__match+0x12>
 8008e7c:	6003      	str	r3, [r0, #0]
 8008e7e:	2001      	movs	r0, #1
 8008e80:	bd30      	pop	{r4, r5, pc}
 8008e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008e8a:	2d19      	cmp	r5, #25
 8008e8c:	bf98      	it	ls
 8008e8e:	3220      	addls	r2, #32
 8008e90:	42a2      	cmp	r2, r4
 8008e92:	d0f0      	beq.n	8008e76 <__match+0x6>
 8008e94:	2000      	movs	r0, #0
 8008e96:	e7f3      	b.n	8008e80 <__match+0x10>

08008e98 <__hexnan>:
 8008e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e9c:	2500      	movs	r5, #0
 8008e9e:	680b      	ldr	r3, [r1, #0]
 8008ea0:	4682      	mov	sl, r0
 8008ea2:	115e      	asrs	r6, r3, #5
 8008ea4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008ea8:	f013 031f 	ands.w	r3, r3, #31
 8008eac:	bf18      	it	ne
 8008eae:	3604      	addne	r6, #4
 8008eb0:	1f37      	subs	r7, r6, #4
 8008eb2:	4690      	mov	r8, r2
 8008eb4:	46b9      	mov	r9, r7
 8008eb6:	463c      	mov	r4, r7
 8008eb8:	46ab      	mov	fp, r5
 8008eba:	b087      	sub	sp, #28
 8008ebc:	6801      	ldr	r1, [r0, #0]
 8008ebe:	9301      	str	r3, [sp, #4]
 8008ec0:	f846 5c04 	str.w	r5, [r6, #-4]
 8008ec4:	9502      	str	r5, [sp, #8]
 8008ec6:	784a      	ldrb	r2, [r1, #1]
 8008ec8:	1c4b      	adds	r3, r1, #1
 8008eca:	9303      	str	r3, [sp, #12]
 8008ecc:	b342      	cbz	r2, 8008f20 <__hexnan+0x88>
 8008ece:	4610      	mov	r0, r2
 8008ed0:	9105      	str	r1, [sp, #20]
 8008ed2:	9204      	str	r2, [sp, #16]
 8008ed4:	f7ff fd95 	bl	8008a02 <__hexdig_fun>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	d151      	bne.n	8008f80 <__hexnan+0xe8>
 8008edc:	9a04      	ldr	r2, [sp, #16]
 8008ede:	9905      	ldr	r1, [sp, #20]
 8008ee0:	2a20      	cmp	r2, #32
 8008ee2:	d818      	bhi.n	8008f16 <__hexnan+0x7e>
 8008ee4:	9b02      	ldr	r3, [sp, #8]
 8008ee6:	459b      	cmp	fp, r3
 8008ee8:	dd13      	ble.n	8008f12 <__hexnan+0x7a>
 8008eea:	454c      	cmp	r4, r9
 8008eec:	d206      	bcs.n	8008efc <__hexnan+0x64>
 8008eee:	2d07      	cmp	r5, #7
 8008ef0:	dc04      	bgt.n	8008efc <__hexnan+0x64>
 8008ef2:	462a      	mov	r2, r5
 8008ef4:	4649      	mov	r1, r9
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	f7ff ffa8 	bl	8008e4c <L_shift>
 8008efc:	4544      	cmp	r4, r8
 8008efe:	d952      	bls.n	8008fa6 <__hexnan+0x10e>
 8008f00:	2300      	movs	r3, #0
 8008f02:	f1a4 0904 	sub.w	r9, r4, #4
 8008f06:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f0a:	461d      	mov	r5, r3
 8008f0c:	464c      	mov	r4, r9
 8008f0e:	f8cd b008 	str.w	fp, [sp, #8]
 8008f12:	9903      	ldr	r1, [sp, #12]
 8008f14:	e7d7      	b.n	8008ec6 <__hexnan+0x2e>
 8008f16:	2a29      	cmp	r2, #41	@ 0x29
 8008f18:	d157      	bne.n	8008fca <__hexnan+0x132>
 8008f1a:	3102      	adds	r1, #2
 8008f1c:	f8ca 1000 	str.w	r1, [sl]
 8008f20:	f1bb 0f00 	cmp.w	fp, #0
 8008f24:	d051      	beq.n	8008fca <__hexnan+0x132>
 8008f26:	454c      	cmp	r4, r9
 8008f28:	d206      	bcs.n	8008f38 <__hexnan+0xa0>
 8008f2a:	2d07      	cmp	r5, #7
 8008f2c:	dc04      	bgt.n	8008f38 <__hexnan+0xa0>
 8008f2e:	462a      	mov	r2, r5
 8008f30:	4649      	mov	r1, r9
 8008f32:	4620      	mov	r0, r4
 8008f34:	f7ff ff8a 	bl	8008e4c <L_shift>
 8008f38:	4544      	cmp	r4, r8
 8008f3a:	d936      	bls.n	8008faa <__hexnan+0x112>
 8008f3c:	4623      	mov	r3, r4
 8008f3e:	f1a8 0204 	sub.w	r2, r8, #4
 8008f42:	f853 1b04 	ldr.w	r1, [r3], #4
 8008f46:	429f      	cmp	r7, r3
 8008f48:	f842 1f04 	str.w	r1, [r2, #4]!
 8008f4c:	d2f9      	bcs.n	8008f42 <__hexnan+0xaa>
 8008f4e:	1b3b      	subs	r3, r7, r4
 8008f50:	f023 0303 	bic.w	r3, r3, #3
 8008f54:	3304      	adds	r3, #4
 8008f56:	3401      	adds	r4, #1
 8008f58:	3e03      	subs	r6, #3
 8008f5a:	42b4      	cmp	r4, r6
 8008f5c:	bf88      	it	hi
 8008f5e:	2304      	movhi	r3, #4
 8008f60:	2200      	movs	r2, #0
 8008f62:	4443      	add	r3, r8
 8008f64:	f843 2b04 	str.w	r2, [r3], #4
 8008f68:	429f      	cmp	r7, r3
 8008f6a:	d2fb      	bcs.n	8008f64 <__hexnan+0xcc>
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	b91b      	cbnz	r3, 8008f78 <__hexnan+0xe0>
 8008f70:	4547      	cmp	r7, r8
 8008f72:	d128      	bne.n	8008fc6 <__hexnan+0x12e>
 8008f74:	2301      	movs	r3, #1
 8008f76:	603b      	str	r3, [r7, #0]
 8008f78:	2005      	movs	r0, #5
 8008f7a:	b007      	add	sp, #28
 8008f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f80:	3501      	adds	r5, #1
 8008f82:	2d08      	cmp	r5, #8
 8008f84:	f10b 0b01 	add.w	fp, fp, #1
 8008f88:	dd06      	ble.n	8008f98 <__hexnan+0x100>
 8008f8a:	4544      	cmp	r4, r8
 8008f8c:	d9c1      	bls.n	8008f12 <__hexnan+0x7a>
 8008f8e:	2300      	movs	r3, #0
 8008f90:	2501      	movs	r5, #1
 8008f92:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f96:	3c04      	subs	r4, #4
 8008f98:	6822      	ldr	r2, [r4, #0]
 8008f9a:	f000 000f 	and.w	r0, r0, #15
 8008f9e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008fa2:	6020      	str	r0, [r4, #0]
 8008fa4:	e7b5      	b.n	8008f12 <__hexnan+0x7a>
 8008fa6:	2508      	movs	r5, #8
 8008fa8:	e7b3      	b.n	8008f12 <__hexnan+0x7a>
 8008faa:	9b01      	ldr	r3, [sp, #4]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d0dd      	beq.n	8008f6c <__hexnan+0xd4>
 8008fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8008fb4:	f1c3 0320 	rsb	r3, r3, #32
 8008fb8:	40da      	lsrs	r2, r3
 8008fba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008fbe:	4013      	ands	r3, r2
 8008fc0:	f846 3c04 	str.w	r3, [r6, #-4]
 8008fc4:	e7d2      	b.n	8008f6c <__hexnan+0xd4>
 8008fc6:	3f04      	subs	r7, #4
 8008fc8:	e7d0      	b.n	8008f6c <__hexnan+0xd4>
 8008fca:	2004      	movs	r0, #4
 8008fcc:	e7d5      	b.n	8008f7a <__hexnan+0xe2>

08008fce <__ascii_mbtowc>:
 8008fce:	b082      	sub	sp, #8
 8008fd0:	b901      	cbnz	r1, 8008fd4 <__ascii_mbtowc+0x6>
 8008fd2:	a901      	add	r1, sp, #4
 8008fd4:	b142      	cbz	r2, 8008fe8 <__ascii_mbtowc+0x1a>
 8008fd6:	b14b      	cbz	r3, 8008fec <__ascii_mbtowc+0x1e>
 8008fd8:	7813      	ldrb	r3, [r2, #0]
 8008fda:	600b      	str	r3, [r1, #0]
 8008fdc:	7812      	ldrb	r2, [r2, #0]
 8008fde:	1e10      	subs	r0, r2, #0
 8008fe0:	bf18      	it	ne
 8008fe2:	2001      	movne	r0, #1
 8008fe4:	b002      	add	sp, #8
 8008fe6:	4770      	bx	lr
 8008fe8:	4610      	mov	r0, r2
 8008fea:	e7fb      	b.n	8008fe4 <__ascii_mbtowc+0x16>
 8008fec:	f06f 0001 	mvn.w	r0, #1
 8008ff0:	e7f8      	b.n	8008fe4 <__ascii_mbtowc+0x16>

08008ff2 <_realloc_r>:
 8008ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ff6:	4607      	mov	r7, r0
 8008ff8:	4614      	mov	r4, r2
 8008ffa:	460d      	mov	r5, r1
 8008ffc:	b921      	cbnz	r1, 8009008 <_realloc_r+0x16>
 8008ffe:	4611      	mov	r1, r2
 8009000:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009004:	f7fd bb02 	b.w	800660c <_malloc_r>
 8009008:	b92a      	cbnz	r2, 8009016 <_realloc_r+0x24>
 800900a:	f7fd fa8d 	bl	8006528 <_free_r>
 800900e:	4625      	mov	r5, r4
 8009010:	4628      	mov	r0, r5
 8009012:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009016:	f000 f8b2 	bl	800917e <_malloc_usable_size_r>
 800901a:	4284      	cmp	r4, r0
 800901c:	4606      	mov	r6, r0
 800901e:	d802      	bhi.n	8009026 <_realloc_r+0x34>
 8009020:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009024:	d8f4      	bhi.n	8009010 <_realloc_r+0x1e>
 8009026:	4621      	mov	r1, r4
 8009028:	4638      	mov	r0, r7
 800902a:	f7fd faef 	bl	800660c <_malloc_r>
 800902e:	4680      	mov	r8, r0
 8009030:	b908      	cbnz	r0, 8009036 <_realloc_r+0x44>
 8009032:	4645      	mov	r5, r8
 8009034:	e7ec      	b.n	8009010 <_realloc_r+0x1e>
 8009036:	42b4      	cmp	r4, r6
 8009038:	4622      	mov	r2, r4
 800903a:	4629      	mov	r1, r5
 800903c:	bf28      	it	cs
 800903e:	4632      	movcs	r2, r6
 8009040:	f7fc fc03 	bl	800584a <memcpy>
 8009044:	4629      	mov	r1, r5
 8009046:	4638      	mov	r0, r7
 8009048:	f7fd fa6e 	bl	8006528 <_free_r>
 800904c:	e7f1      	b.n	8009032 <_realloc_r+0x40>
	...

08009050 <_strtoul_l.isra.0>:
 8009050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009054:	4686      	mov	lr, r0
 8009056:	460d      	mov	r5, r1
 8009058:	4e33      	ldr	r6, [pc, #204]	@ (8009128 <_strtoul_l.isra.0+0xd8>)
 800905a:	4628      	mov	r0, r5
 800905c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009060:	5d37      	ldrb	r7, [r6, r4]
 8009062:	f017 0708 	ands.w	r7, r7, #8
 8009066:	d1f8      	bne.n	800905a <_strtoul_l.isra.0+0xa>
 8009068:	2c2d      	cmp	r4, #45	@ 0x2d
 800906a:	d110      	bne.n	800908e <_strtoul_l.isra.0+0x3e>
 800906c:	2701      	movs	r7, #1
 800906e:	782c      	ldrb	r4, [r5, #0]
 8009070:	1c85      	adds	r5, r0, #2
 8009072:	f033 0010 	bics.w	r0, r3, #16
 8009076:	d115      	bne.n	80090a4 <_strtoul_l.isra.0+0x54>
 8009078:	2c30      	cmp	r4, #48	@ 0x30
 800907a:	d10d      	bne.n	8009098 <_strtoul_l.isra.0+0x48>
 800907c:	7828      	ldrb	r0, [r5, #0]
 800907e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009082:	2858      	cmp	r0, #88	@ 0x58
 8009084:	d108      	bne.n	8009098 <_strtoul_l.isra.0+0x48>
 8009086:	786c      	ldrb	r4, [r5, #1]
 8009088:	3502      	adds	r5, #2
 800908a:	2310      	movs	r3, #16
 800908c:	e00a      	b.n	80090a4 <_strtoul_l.isra.0+0x54>
 800908e:	2c2b      	cmp	r4, #43	@ 0x2b
 8009090:	bf04      	itt	eq
 8009092:	782c      	ldrbeq	r4, [r5, #0]
 8009094:	1c85      	addeq	r5, r0, #2
 8009096:	e7ec      	b.n	8009072 <_strtoul_l.isra.0+0x22>
 8009098:	2b00      	cmp	r3, #0
 800909a:	d1f6      	bne.n	800908a <_strtoul_l.isra.0+0x3a>
 800909c:	2c30      	cmp	r4, #48	@ 0x30
 800909e:	bf14      	ite	ne
 80090a0:	230a      	movne	r3, #10
 80090a2:	2308      	moveq	r3, #8
 80090a4:	f04f 38ff 	mov.w	r8, #4294967295
 80090a8:	fbb8 f8f3 	udiv	r8, r8, r3
 80090ac:	2600      	movs	r6, #0
 80090ae:	fb03 f908 	mul.w	r9, r3, r8
 80090b2:	4630      	mov	r0, r6
 80090b4:	ea6f 0909 	mvn.w	r9, r9
 80090b8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80090bc:	f1bc 0f09 	cmp.w	ip, #9
 80090c0:	d810      	bhi.n	80090e4 <_strtoul_l.isra.0+0x94>
 80090c2:	4664      	mov	r4, ip
 80090c4:	42a3      	cmp	r3, r4
 80090c6:	dd1e      	ble.n	8009106 <_strtoul_l.isra.0+0xb6>
 80090c8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80090cc:	d007      	beq.n	80090de <_strtoul_l.isra.0+0x8e>
 80090ce:	4580      	cmp	r8, r0
 80090d0:	d316      	bcc.n	8009100 <_strtoul_l.isra.0+0xb0>
 80090d2:	d101      	bne.n	80090d8 <_strtoul_l.isra.0+0x88>
 80090d4:	45a1      	cmp	r9, r4
 80090d6:	db13      	blt.n	8009100 <_strtoul_l.isra.0+0xb0>
 80090d8:	2601      	movs	r6, #1
 80090da:	fb00 4003 	mla	r0, r0, r3, r4
 80090de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80090e2:	e7e9      	b.n	80090b8 <_strtoul_l.isra.0+0x68>
 80090e4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80090e8:	f1bc 0f19 	cmp.w	ip, #25
 80090ec:	d801      	bhi.n	80090f2 <_strtoul_l.isra.0+0xa2>
 80090ee:	3c37      	subs	r4, #55	@ 0x37
 80090f0:	e7e8      	b.n	80090c4 <_strtoul_l.isra.0+0x74>
 80090f2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80090f6:	f1bc 0f19 	cmp.w	ip, #25
 80090fa:	d804      	bhi.n	8009106 <_strtoul_l.isra.0+0xb6>
 80090fc:	3c57      	subs	r4, #87	@ 0x57
 80090fe:	e7e1      	b.n	80090c4 <_strtoul_l.isra.0+0x74>
 8009100:	f04f 36ff 	mov.w	r6, #4294967295
 8009104:	e7eb      	b.n	80090de <_strtoul_l.isra.0+0x8e>
 8009106:	1c73      	adds	r3, r6, #1
 8009108:	d106      	bne.n	8009118 <_strtoul_l.isra.0+0xc8>
 800910a:	2322      	movs	r3, #34	@ 0x22
 800910c:	4630      	mov	r0, r6
 800910e:	f8ce 3000 	str.w	r3, [lr]
 8009112:	b932      	cbnz	r2, 8009122 <_strtoul_l.isra.0+0xd2>
 8009114:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009118:	b107      	cbz	r7, 800911c <_strtoul_l.isra.0+0xcc>
 800911a:	4240      	negs	r0, r0
 800911c:	2a00      	cmp	r2, #0
 800911e:	d0f9      	beq.n	8009114 <_strtoul_l.isra.0+0xc4>
 8009120:	b106      	cbz	r6, 8009124 <_strtoul_l.isra.0+0xd4>
 8009122:	1e69      	subs	r1, r5, #1
 8009124:	6011      	str	r1, [r2, #0]
 8009126:	e7f5      	b.n	8009114 <_strtoul_l.isra.0+0xc4>
 8009128:	08009af1 	.word	0x08009af1

0800912c <_strtoul_r>:
 800912c:	f7ff bf90 	b.w	8009050 <_strtoul_l.isra.0>

08009130 <__ascii_wctomb>:
 8009130:	4603      	mov	r3, r0
 8009132:	4608      	mov	r0, r1
 8009134:	b141      	cbz	r1, 8009148 <__ascii_wctomb+0x18>
 8009136:	2aff      	cmp	r2, #255	@ 0xff
 8009138:	d904      	bls.n	8009144 <__ascii_wctomb+0x14>
 800913a:	228a      	movs	r2, #138	@ 0x8a
 800913c:	f04f 30ff 	mov.w	r0, #4294967295
 8009140:	601a      	str	r2, [r3, #0]
 8009142:	4770      	bx	lr
 8009144:	2001      	movs	r0, #1
 8009146:	700a      	strb	r2, [r1, #0]
 8009148:	4770      	bx	lr
	...

0800914c <fiprintf>:
 800914c:	b40e      	push	{r1, r2, r3}
 800914e:	b503      	push	{r0, r1, lr}
 8009150:	4601      	mov	r1, r0
 8009152:	ab03      	add	r3, sp, #12
 8009154:	4805      	ldr	r0, [pc, #20]	@ (800916c <fiprintf+0x20>)
 8009156:	f853 2b04 	ldr.w	r2, [r3], #4
 800915a:	6800      	ldr	r0, [r0, #0]
 800915c:	9301      	str	r3, [sp, #4]
 800915e:	f000 f83d 	bl	80091dc <_vfiprintf_r>
 8009162:	b002      	add	sp, #8
 8009164:	f85d eb04 	ldr.w	lr, [sp], #4
 8009168:	b003      	add	sp, #12
 800916a:	4770      	bx	lr
 800916c:	2000001c 	.word	0x2000001c

08009170 <abort>:
 8009170:	2006      	movs	r0, #6
 8009172:	b508      	push	{r3, lr}
 8009174:	f000 fa06 	bl	8009584 <raise>
 8009178:	2001      	movs	r0, #1
 800917a:	f7f9 fbea 	bl	8002952 <_exit>

0800917e <_malloc_usable_size_r>:
 800917e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009182:	1f18      	subs	r0, r3, #4
 8009184:	2b00      	cmp	r3, #0
 8009186:	bfbc      	itt	lt
 8009188:	580b      	ldrlt	r3, [r1, r0]
 800918a:	18c0      	addlt	r0, r0, r3
 800918c:	4770      	bx	lr

0800918e <__sfputc_r>:
 800918e:	6893      	ldr	r3, [r2, #8]
 8009190:	b410      	push	{r4}
 8009192:	3b01      	subs	r3, #1
 8009194:	2b00      	cmp	r3, #0
 8009196:	6093      	str	r3, [r2, #8]
 8009198:	da07      	bge.n	80091aa <__sfputc_r+0x1c>
 800919a:	6994      	ldr	r4, [r2, #24]
 800919c:	42a3      	cmp	r3, r4
 800919e:	db01      	blt.n	80091a4 <__sfputc_r+0x16>
 80091a0:	290a      	cmp	r1, #10
 80091a2:	d102      	bne.n	80091aa <__sfputc_r+0x1c>
 80091a4:	bc10      	pop	{r4}
 80091a6:	f000 b931 	b.w	800940c <__swbuf_r>
 80091aa:	6813      	ldr	r3, [r2, #0]
 80091ac:	1c58      	adds	r0, r3, #1
 80091ae:	6010      	str	r0, [r2, #0]
 80091b0:	7019      	strb	r1, [r3, #0]
 80091b2:	4608      	mov	r0, r1
 80091b4:	bc10      	pop	{r4}
 80091b6:	4770      	bx	lr

080091b8 <__sfputs_r>:
 80091b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ba:	4606      	mov	r6, r0
 80091bc:	460f      	mov	r7, r1
 80091be:	4614      	mov	r4, r2
 80091c0:	18d5      	adds	r5, r2, r3
 80091c2:	42ac      	cmp	r4, r5
 80091c4:	d101      	bne.n	80091ca <__sfputs_r+0x12>
 80091c6:	2000      	movs	r0, #0
 80091c8:	e007      	b.n	80091da <__sfputs_r+0x22>
 80091ca:	463a      	mov	r2, r7
 80091cc:	4630      	mov	r0, r6
 80091ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091d2:	f7ff ffdc 	bl	800918e <__sfputc_r>
 80091d6:	1c43      	adds	r3, r0, #1
 80091d8:	d1f3      	bne.n	80091c2 <__sfputs_r+0xa>
 80091da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080091dc <_vfiprintf_r>:
 80091dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e0:	460d      	mov	r5, r1
 80091e2:	4614      	mov	r4, r2
 80091e4:	4698      	mov	r8, r3
 80091e6:	4606      	mov	r6, r0
 80091e8:	b09d      	sub	sp, #116	@ 0x74
 80091ea:	b118      	cbz	r0, 80091f4 <_vfiprintf_r+0x18>
 80091ec:	6a03      	ldr	r3, [r0, #32]
 80091ee:	b90b      	cbnz	r3, 80091f4 <_vfiprintf_r+0x18>
 80091f0:	f7fc f99e 	bl	8005530 <__sinit>
 80091f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091f6:	07d9      	lsls	r1, r3, #31
 80091f8:	d405      	bmi.n	8009206 <_vfiprintf_r+0x2a>
 80091fa:	89ab      	ldrh	r3, [r5, #12]
 80091fc:	059a      	lsls	r2, r3, #22
 80091fe:	d402      	bmi.n	8009206 <_vfiprintf_r+0x2a>
 8009200:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009202:	f7fc fb12 	bl	800582a <__retarget_lock_acquire_recursive>
 8009206:	89ab      	ldrh	r3, [r5, #12]
 8009208:	071b      	lsls	r3, r3, #28
 800920a:	d501      	bpl.n	8009210 <_vfiprintf_r+0x34>
 800920c:	692b      	ldr	r3, [r5, #16]
 800920e:	b99b      	cbnz	r3, 8009238 <_vfiprintf_r+0x5c>
 8009210:	4629      	mov	r1, r5
 8009212:	4630      	mov	r0, r6
 8009214:	f000 f938 	bl	8009488 <__swsetup_r>
 8009218:	b170      	cbz	r0, 8009238 <_vfiprintf_r+0x5c>
 800921a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800921c:	07dc      	lsls	r4, r3, #31
 800921e:	d504      	bpl.n	800922a <_vfiprintf_r+0x4e>
 8009220:	f04f 30ff 	mov.w	r0, #4294967295
 8009224:	b01d      	add	sp, #116	@ 0x74
 8009226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800922a:	89ab      	ldrh	r3, [r5, #12]
 800922c:	0598      	lsls	r0, r3, #22
 800922e:	d4f7      	bmi.n	8009220 <_vfiprintf_r+0x44>
 8009230:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009232:	f7fc fafb 	bl	800582c <__retarget_lock_release_recursive>
 8009236:	e7f3      	b.n	8009220 <_vfiprintf_r+0x44>
 8009238:	2300      	movs	r3, #0
 800923a:	9309      	str	r3, [sp, #36]	@ 0x24
 800923c:	2320      	movs	r3, #32
 800923e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009242:	2330      	movs	r3, #48	@ 0x30
 8009244:	f04f 0901 	mov.w	r9, #1
 8009248:	f8cd 800c 	str.w	r8, [sp, #12]
 800924c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80093f8 <_vfiprintf_r+0x21c>
 8009250:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009254:	4623      	mov	r3, r4
 8009256:	469a      	mov	sl, r3
 8009258:	f813 2b01 	ldrb.w	r2, [r3], #1
 800925c:	b10a      	cbz	r2, 8009262 <_vfiprintf_r+0x86>
 800925e:	2a25      	cmp	r2, #37	@ 0x25
 8009260:	d1f9      	bne.n	8009256 <_vfiprintf_r+0x7a>
 8009262:	ebba 0b04 	subs.w	fp, sl, r4
 8009266:	d00b      	beq.n	8009280 <_vfiprintf_r+0xa4>
 8009268:	465b      	mov	r3, fp
 800926a:	4622      	mov	r2, r4
 800926c:	4629      	mov	r1, r5
 800926e:	4630      	mov	r0, r6
 8009270:	f7ff ffa2 	bl	80091b8 <__sfputs_r>
 8009274:	3001      	adds	r0, #1
 8009276:	f000 80a7 	beq.w	80093c8 <_vfiprintf_r+0x1ec>
 800927a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800927c:	445a      	add	r2, fp
 800927e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009280:	f89a 3000 	ldrb.w	r3, [sl]
 8009284:	2b00      	cmp	r3, #0
 8009286:	f000 809f 	beq.w	80093c8 <_vfiprintf_r+0x1ec>
 800928a:	2300      	movs	r3, #0
 800928c:	f04f 32ff 	mov.w	r2, #4294967295
 8009290:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009294:	f10a 0a01 	add.w	sl, sl, #1
 8009298:	9304      	str	r3, [sp, #16]
 800929a:	9307      	str	r3, [sp, #28]
 800929c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80092a2:	4654      	mov	r4, sl
 80092a4:	2205      	movs	r2, #5
 80092a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092aa:	4853      	ldr	r0, [pc, #332]	@ (80093f8 <_vfiprintf_r+0x21c>)
 80092ac:	f7fc fabf 	bl	800582e <memchr>
 80092b0:	9a04      	ldr	r2, [sp, #16]
 80092b2:	b9d8      	cbnz	r0, 80092ec <_vfiprintf_r+0x110>
 80092b4:	06d1      	lsls	r1, r2, #27
 80092b6:	bf44      	itt	mi
 80092b8:	2320      	movmi	r3, #32
 80092ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092be:	0713      	lsls	r3, r2, #28
 80092c0:	bf44      	itt	mi
 80092c2:	232b      	movmi	r3, #43	@ 0x2b
 80092c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80092c8:	f89a 3000 	ldrb.w	r3, [sl]
 80092cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80092ce:	d015      	beq.n	80092fc <_vfiprintf_r+0x120>
 80092d0:	4654      	mov	r4, sl
 80092d2:	2000      	movs	r0, #0
 80092d4:	f04f 0c0a 	mov.w	ip, #10
 80092d8:	9a07      	ldr	r2, [sp, #28]
 80092da:	4621      	mov	r1, r4
 80092dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092e0:	3b30      	subs	r3, #48	@ 0x30
 80092e2:	2b09      	cmp	r3, #9
 80092e4:	d94b      	bls.n	800937e <_vfiprintf_r+0x1a2>
 80092e6:	b1b0      	cbz	r0, 8009316 <_vfiprintf_r+0x13a>
 80092e8:	9207      	str	r2, [sp, #28]
 80092ea:	e014      	b.n	8009316 <_vfiprintf_r+0x13a>
 80092ec:	eba0 0308 	sub.w	r3, r0, r8
 80092f0:	fa09 f303 	lsl.w	r3, r9, r3
 80092f4:	4313      	orrs	r3, r2
 80092f6:	46a2      	mov	sl, r4
 80092f8:	9304      	str	r3, [sp, #16]
 80092fa:	e7d2      	b.n	80092a2 <_vfiprintf_r+0xc6>
 80092fc:	9b03      	ldr	r3, [sp, #12]
 80092fe:	1d19      	adds	r1, r3, #4
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	9103      	str	r1, [sp, #12]
 8009304:	2b00      	cmp	r3, #0
 8009306:	bfbb      	ittet	lt
 8009308:	425b      	neglt	r3, r3
 800930a:	f042 0202 	orrlt.w	r2, r2, #2
 800930e:	9307      	strge	r3, [sp, #28]
 8009310:	9307      	strlt	r3, [sp, #28]
 8009312:	bfb8      	it	lt
 8009314:	9204      	strlt	r2, [sp, #16]
 8009316:	7823      	ldrb	r3, [r4, #0]
 8009318:	2b2e      	cmp	r3, #46	@ 0x2e
 800931a:	d10a      	bne.n	8009332 <_vfiprintf_r+0x156>
 800931c:	7863      	ldrb	r3, [r4, #1]
 800931e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009320:	d132      	bne.n	8009388 <_vfiprintf_r+0x1ac>
 8009322:	9b03      	ldr	r3, [sp, #12]
 8009324:	3402      	adds	r4, #2
 8009326:	1d1a      	adds	r2, r3, #4
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	9203      	str	r2, [sp, #12]
 800932c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009330:	9305      	str	r3, [sp, #20]
 8009332:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80093fc <_vfiprintf_r+0x220>
 8009336:	2203      	movs	r2, #3
 8009338:	4650      	mov	r0, sl
 800933a:	7821      	ldrb	r1, [r4, #0]
 800933c:	f7fc fa77 	bl	800582e <memchr>
 8009340:	b138      	cbz	r0, 8009352 <_vfiprintf_r+0x176>
 8009342:	2240      	movs	r2, #64	@ 0x40
 8009344:	9b04      	ldr	r3, [sp, #16]
 8009346:	eba0 000a 	sub.w	r0, r0, sl
 800934a:	4082      	lsls	r2, r0
 800934c:	4313      	orrs	r3, r2
 800934e:	3401      	adds	r4, #1
 8009350:	9304      	str	r3, [sp, #16]
 8009352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009356:	2206      	movs	r2, #6
 8009358:	4829      	ldr	r0, [pc, #164]	@ (8009400 <_vfiprintf_r+0x224>)
 800935a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800935e:	f7fc fa66 	bl	800582e <memchr>
 8009362:	2800      	cmp	r0, #0
 8009364:	d03f      	beq.n	80093e6 <_vfiprintf_r+0x20a>
 8009366:	4b27      	ldr	r3, [pc, #156]	@ (8009404 <_vfiprintf_r+0x228>)
 8009368:	bb1b      	cbnz	r3, 80093b2 <_vfiprintf_r+0x1d6>
 800936a:	9b03      	ldr	r3, [sp, #12]
 800936c:	3307      	adds	r3, #7
 800936e:	f023 0307 	bic.w	r3, r3, #7
 8009372:	3308      	adds	r3, #8
 8009374:	9303      	str	r3, [sp, #12]
 8009376:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009378:	443b      	add	r3, r7
 800937a:	9309      	str	r3, [sp, #36]	@ 0x24
 800937c:	e76a      	b.n	8009254 <_vfiprintf_r+0x78>
 800937e:	460c      	mov	r4, r1
 8009380:	2001      	movs	r0, #1
 8009382:	fb0c 3202 	mla	r2, ip, r2, r3
 8009386:	e7a8      	b.n	80092da <_vfiprintf_r+0xfe>
 8009388:	2300      	movs	r3, #0
 800938a:	f04f 0c0a 	mov.w	ip, #10
 800938e:	4619      	mov	r1, r3
 8009390:	3401      	adds	r4, #1
 8009392:	9305      	str	r3, [sp, #20]
 8009394:	4620      	mov	r0, r4
 8009396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800939a:	3a30      	subs	r2, #48	@ 0x30
 800939c:	2a09      	cmp	r2, #9
 800939e:	d903      	bls.n	80093a8 <_vfiprintf_r+0x1cc>
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d0c6      	beq.n	8009332 <_vfiprintf_r+0x156>
 80093a4:	9105      	str	r1, [sp, #20]
 80093a6:	e7c4      	b.n	8009332 <_vfiprintf_r+0x156>
 80093a8:	4604      	mov	r4, r0
 80093aa:	2301      	movs	r3, #1
 80093ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80093b0:	e7f0      	b.n	8009394 <_vfiprintf_r+0x1b8>
 80093b2:	ab03      	add	r3, sp, #12
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	462a      	mov	r2, r5
 80093b8:	4630      	mov	r0, r6
 80093ba:	4b13      	ldr	r3, [pc, #76]	@ (8009408 <_vfiprintf_r+0x22c>)
 80093bc:	a904      	add	r1, sp, #16
 80093be:	f7fb fa65 	bl	800488c <_printf_float>
 80093c2:	4607      	mov	r7, r0
 80093c4:	1c78      	adds	r0, r7, #1
 80093c6:	d1d6      	bne.n	8009376 <_vfiprintf_r+0x19a>
 80093c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093ca:	07d9      	lsls	r1, r3, #31
 80093cc:	d405      	bmi.n	80093da <_vfiprintf_r+0x1fe>
 80093ce:	89ab      	ldrh	r3, [r5, #12]
 80093d0:	059a      	lsls	r2, r3, #22
 80093d2:	d402      	bmi.n	80093da <_vfiprintf_r+0x1fe>
 80093d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093d6:	f7fc fa29 	bl	800582c <__retarget_lock_release_recursive>
 80093da:	89ab      	ldrh	r3, [r5, #12]
 80093dc:	065b      	lsls	r3, r3, #25
 80093de:	f53f af1f 	bmi.w	8009220 <_vfiprintf_r+0x44>
 80093e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093e4:	e71e      	b.n	8009224 <_vfiprintf_r+0x48>
 80093e6:	ab03      	add	r3, sp, #12
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	462a      	mov	r2, r5
 80093ec:	4630      	mov	r0, r6
 80093ee:	4b06      	ldr	r3, [pc, #24]	@ (8009408 <_vfiprintf_r+0x22c>)
 80093f0:	a904      	add	r1, sp, #16
 80093f2:	f7fb fce9 	bl	8004dc8 <_printf_i>
 80093f6:	e7e4      	b.n	80093c2 <_vfiprintf_r+0x1e6>
 80093f8:	080098d1 	.word	0x080098d1
 80093fc:	080098d7 	.word	0x080098d7
 8009400:	080098db 	.word	0x080098db
 8009404:	0800488d 	.word	0x0800488d
 8009408:	080091b9 	.word	0x080091b9

0800940c <__swbuf_r>:
 800940c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940e:	460e      	mov	r6, r1
 8009410:	4614      	mov	r4, r2
 8009412:	4605      	mov	r5, r0
 8009414:	b118      	cbz	r0, 800941e <__swbuf_r+0x12>
 8009416:	6a03      	ldr	r3, [r0, #32]
 8009418:	b90b      	cbnz	r3, 800941e <__swbuf_r+0x12>
 800941a:	f7fc f889 	bl	8005530 <__sinit>
 800941e:	69a3      	ldr	r3, [r4, #24]
 8009420:	60a3      	str	r3, [r4, #8]
 8009422:	89a3      	ldrh	r3, [r4, #12]
 8009424:	071a      	lsls	r2, r3, #28
 8009426:	d501      	bpl.n	800942c <__swbuf_r+0x20>
 8009428:	6923      	ldr	r3, [r4, #16]
 800942a:	b943      	cbnz	r3, 800943e <__swbuf_r+0x32>
 800942c:	4621      	mov	r1, r4
 800942e:	4628      	mov	r0, r5
 8009430:	f000 f82a 	bl	8009488 <__swsetup_r>
 8009434:	b118      	cbz	r0, 800943e <__swbuf_r+0x32>
 8009436:	f04f 37ff 	mov.w	r7, #4294967295
 800943a:	4638      	mov	r0, r7
 800943c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800943e:	6823      	ldr	r3, [r4, #0]
 8009440:	6922      	ldr	r2, [r4, #16]
 8009442:	b2f6      	uxtb	r6, r6
 8009444:	1a98      	subs	r0, r3, r2
 8009446:	6963      	ldr	r3, [r4, #20]
 8009448:	4637      	mov	r7, r6
 800944a:	4283      	cmp	r3, r0
 800944c:	dc05      	bgt.n	800945a <__swbuf_r+0x4e>
 800944e:	4621      	mov	r1, r4
 8009450:	4628      	mov	r0, r5
 8009452:	f7ff f975 	bl	8008740 <_fflush_r>
 8009456:	2800      	cmp	r0, #0
 8009458:	d1ed      	bne.n	8009436 <__swbuf_r+0x2a>
 800945a:	68a3      	ldr	r3, [r4, #8]
 800945c:	3b01      	subs	r3, #1
 800945e:	60a3      	str	r3, [r4, #8]
 8009460:	6823      	ldr	r3, [r4, #0]
 8009462:	1c5a      	adds	r2, r3, #1
 8009464:	6022      	str	r2, [r4, #0]
 8009466:	701e      	strb	r6, [r3, #0]
 8009468:	6962      	ldr	r2, [r4, #20]
 800946a:	1c43      	adds	r3, r0, #1
 800946c:	429a      	cmp	r2, r3
 800946e:	d004      	beq.n	800947a <__swbuf_r+0x6e>
 8009470:	89a3      	ldrh	r3, [r4, #12]
 8009472:	07db      	lsls	r3, r3, #31
 8009474:	d5e1      	bpl.n	800943a <__swbuf_r+0x2e>
 8009476:	2e0a      	cmp	r6, #10
 8009478:	d1df      	bne.n	800943a <__swbuf_r+0x2e>
 800947a:	4621      	mov	r1, r4
 800947c:	4628      	mov	r0, r5
 800947e:	f7ff f95f 	bl	8008740 <_fflush_r>
 8009482:	2800      	cmp	r0, #0
 8009484:	d0d9      	beq.n	800943a <__swbuf_r+0x2e>
 8009486:	e7d6      	b.n	8009436 <__swbuf_r+0x2a>

08009488 <__swsetup_r>:
 8009488:	b538      	push	{r3, r4, r5, lr}
 800948a:	4b29      	ldr	r3, [pc, #164]	@ (8009530 <__swsetup_r+0xa8>)
 800948c:	4605      	mov	r5, r0
 800948e:	6818      	ldr	r0, [r3, #0]
 8009490:	460c      	mov	r4, r1
 8009492:	b118      	cbz	r0, 800949c <__swsetup_r+0x14>
 8009494:	6a03      	ldr	r3, [r0, #32]
 8009496:	b90b      	cbnz	r3, 800949c <__swsetup_r+0x14>
 8009498:	f7fc f84a 	bl	8005530 <__sinit>
 800949c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094a0:	0719      	lsls	r1, r3, #28
 80094a2:	d422      	bmi.n	80094ea <__swsetup_r+0x62>
 80094a4:	06da      	lsls	r2, r3, #27
 80094a6:	d407      	bmi.n	80094b8 <__swsetup_r+0x30>
 80094a8:	2209      	movs	r2, #9
 80094aa:	602a      	str	r2, [r5, #0]
 80094ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094b0:	f04f 30ff 	mov.w	r0, #4294967295
 80094b4:	81a3      	strh	r3, [r4, #12]
 80094b6:	e033      	b.n	8009520 <__swsetup_r+0x98>
 80094b8:	0758      	lsls	r0, r3, #29
 80094ba:	d512      	bpl.n	80094e2 <__swsetup_r+0x5a>
 80094bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80094be:	b141      	cbz	r1, 80094d2 <__swsetup_r+0x4a>
 80094c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80094c4:	4299      	cmp	r1, r3
 80094c6:	d002      	beq.n	80094ce <__swsetup_r+0x46>
 80094c8:	4628      	mov	r0, r5
 80094ca:	f7fd f82d 	bl	8006528 <_free_r>
 80094ce:	2300      	movs	r3, #0
 80094d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80094d2:	89a3      	ldrh	r3, [r4, #12]
 80094d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80094d8:	81a3      	strh	r3, [r4, #12]
 80094da:	2300      	movs	r3, #0
 80094dc:	6063      	str	r3, [r4, #4]
 80094de:	6923      	ldr	r3, [r4, #16]
 80094e0:	6023      	str	r3, [r4, #0]
 80094e2:	89a3      	ldrh	r3, [r4, #12]
 80094e4:	f043 0308 	orr.w	r3, r3, #8
 80094e8:	81a3      	strh	r3, [r4, #12]
 80094ea:	6923      	ldr	r3, [r4, #16]
 80094ec:	b94b      	cbnz	r3, 8009502 <__swsetup_r+0x7a>
 80094ee:	89a3      	ldrh	r3, [r4, #12]
 80094f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80094f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094f8:	d003      	beq.n	8009502 <__swsetup_r+0x7a>
 80094fa:	4621      	mov	r1, r4
 80094fc:	4628      	mov	r0, r5
 80094fe:	f000 f882 	bl	8009606 <__smakebuf_r>
 8009502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009506:	f013 0201 	ands.w	r2, r3, #1
 800950a:	d00a      	beq.n	8009522 <__swsetup_r+0x9a>
 800950c:	2200      	movs	r2, #0
 800950e:	60a2      	str	r2, [r4, #8]
 8009510:	6962      	ldr	r2, [r4, #20]
 8009512:	4252      	negs	r2, r2
 8009514:	61a2      	str	r2, [r4, #24]
 8009516:	6922      	ldr	r2, [r4, #16]
 8009518:	b942      	cbnz	r2, 800952c <__swsetup_r+0xa4>
 800951a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800951e:	d1c5      	bne.n	80094ac <__swsetup_r+0x24>
 8009520:	bd38      	pop	{r3, r4, r5, pc}
 8009522:	0799      	lsls	r1, r3, #30
 8009524:	bf58      	it	pl
 8009526:	6962      	ldrpl	r2, [r4, #20]
 8009528:	60a2      	str	r2, [r4, #8]
 800952a:	e7f4      	b.n	8009516 <__swsetup_r+0x8e>
 800952c:	2000      	movs	r0, #0
 800952e:	e7f7      	b.n	8009520 <__swsetup_r+0x98>
 8009530:	2000001c 	.word	0x2000001c

08009534 <_raise_r>:
 8009534:	291f      	cmp	r1, #31
 8009536:	b538      	push	{r3, r4, r5, lr}
 8009538:	4605      	mov	r5, r0
 800953a:	460c      	mov	r4, r1
 800953c:	d904      	bls.n	8009548 <_raise_r+0x14>
 800953e:	2316      	movs	r3, #22
 8009540:	6003      	str	r3, [r0, #0]
 8009542:	f04f 30ff 	mov.w	r0, #4294967295
 8009546:	bd38      	pop	{r3, r4, r5, pc}
 8009548:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800954a:	b112      	cbz	r2, 8009552 <_raise_r+0x1e>
 800954c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009550:	b94b      	cbnz	r3, 8009566 <_raise_r+0x32>
 8009552:	4628      	mov	r0, r5
 8009554:	f000 f830 	bl	80095b8 <_getpid_r>
 8009558:	4622      	mov	r2, r4
 800955a:	4601      	mov	r1, r0
 800955c:	4628      	mov	r0, r5
 800955e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009562:	f000 b817 	b.w	8009594 <_kill_r>
 8009566:	2b01      	cmp	r3, #1
 8009568:	d00a      	beq.n	8009580 <_raise_r+0x4c>
 800956a:	1c59      	adds	r1, r3, #1
 800956c:	d103      	bne.n	8009576 <_raise_r+0x42>
 800956e:	2316      	movs	r3, #22
 8009570:	6003      	str	r3, [r0, #0]
 8009572:	2001      	movs	r0, #1
 8009574:	e7e7      	b.n	8009546 <_raise_r+0x12>
 8009576:	2100      	movs	r1, #0
 8009578:	4620      	mov	r0, r4
 800957a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800957e:	4798      	blx	r3
 8009580:	2000      	movs	r0, #0
 8009582:	e7e0      	b.n	8009546 <_raise_r+0x12>

08009584 <raise>:
 8009584:	4b02      	ldr	r3, [pc, #8]	@ (8009590 <raise+0xc>)
 8009586:	4601      	mov	r1, r0
 8009588:	6818      	ldr	r0, [r3, #0]
 800958a:	f7ff bfd3 	b.w	8009534 <_raise_r>
 800958e:	bf00      	nop
 8009590:	2000001c 	.word	0x2000001c

08009594 <_kill_r>:
 8009594:	b538      	push	{r3, r4, r5, lr}
 8009596:	2300      	movs	r3, #0
 8009598:	4d06      	ldr	r5, [pc, #24]	@ (80095b4 <_kill_r+0x20>)
 800959a:	4604      	mov	r4, r0
 800959c:	4608      	mov	r0, r1
 800959e:	4611      	mov	r1, r2
 80095a0:	602b      	str	r3, [r5, #0]
 80095a2:	f7f9 f9c6 	bl	8002932 <_kill>
 80095a6:	1c43      	adds	r3, r0, #1
 80095a8:	d102      	bne.n	80095b0 <_kill_r+0x1c>
 80095aa:	682b      	ldr	r3, [r5, #0]
 80095ac:	b103      	cbz	r3, 80095b0 <_kill_r+0x1c>
 80095ae:	6023      	str	r3, [r4, #0]
 80095b0:	bd38      	pop	{r3, r4, r5, pc}
 80095b2:	bf00      	nop
 80095b4:	200006f4 	.word	0x200006f4

080095b8 <_getpid_r>:
 80095b8:	f7f9 b9b4 	b.w	8002924 <_getpid>

080095bc <__swhatbuf_r>:
 80095bc:	b570      	push	{r4, r5, r6, lr}
 80095be:	460c      	mov	r4, r1
 80095c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095c4:	4615      	mov	r5, r2
 80095c6:	2900      	cmp	r1, #0
 80095c8:	461e      	mov	r6, r3
 80095ca:	b096      	sub	sp, #88	@ 0x58
 80095cc:	da0c      	bge.n	80095e8 <__swhatbuf_r+0x2c>
 80095ce:	89a3      	ldrh	r3, [r4, #12]
 80095d0:	2100      	movs	r1, #0
 80095d2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80095d6:	bf14      	ite	ne
 80095d8:	2340      	movne	r3, #64	@ 0x40
 80095da:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80095de:	2000      	movs	r0, #0
 80095e0:	6031      	str	r1, [r6, #0]
 80095e2:	602b      	str	r3, [r5, #0]
 80095e4:	b016      	add	sp, #88	@ 0x58
 80095e6:	bd70      	pop	{r4, r5, r6, pc}
 80095e8:	466a      	mov	r2, sp
 80095ea:	f000 f849 	bl	8009680 <_fstat_r>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	dbed      	blt.n	80095ce <__swhatbuf_r+0x12>
 80095f2:	9901      	ldr	r1, [sp, #4]
 80095f4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80095f8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80095fc:	4259      	negs	r1, r3
 80095fe:	4159      	adcs	r1, r3
 8009600:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009604:	e7eb      	b.n	80095de <__swhatbuf_r+0x22>

08009606 <__smakebuf_r>:
 8009606:	898b      	ldrh	r3, [r1, #12]
 8009608:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800960a:	079d      	lsls	r5, r3, #30
 800960c:	4606      	mov	r6, r0
 800960e:	460c      	mov	r4, r1
 8009610:	d507      	bpl.n	8009622 <__smakebuf_r+0x1c>
 8009612:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009616:	6023      	str	r3, [r4, #0]
 8009618:	6123      	str	r3, [r4, #16]
 800961a:	2301      	movs	r3, #1
 800961c:	6163      	str	r3, [r4, #20]
 800961e:	b003      	add	sp, #12
 8009620:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009622:	466a      	mov	r2, sp
 8009624:	ab01      	add	r3, sp, #4
 8009626:	f7ff ffc9 	bl	80095bc <__swhatbuf_r>
 800962a:	9f00      	ldr	r7, [sp, #0]
 800962c:	4605      	mov	r5, r0
 800962e:	4639      	mov	r1, r7
 8009630:	4630      	mov	r0, r6
 8009632:	f7fc ffeb 	bl	800660c <_malloc_r>
 8009636:	b948      	cbnz	r0, 800964c <__smakebuf_r+0x46>
 8009638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800963c:	059a      	lsls	r2, r3, #22
 800963e:	d4ee      	bmi.n	800961e <__smakebuf_r+0x18>
 8009640:	f023 0303 	bic.w	r3, r3, #3
 8009644:	f043 0302 	orr.w	r3, r3, #2
 8009648:	81a3      	strh	r3, [r4, #12]
 800964a:	e7e2      	b.n	8009612 <__smakebuf_r+0xc>
 800964c:	89a3      	ldrh	r3, [r4, #12]
 800964e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009656:	81a3      	strh	r3, [r4, #12]
 8009658:	9b01      	ldr	r3, [sp, #4]
 800965a:	6020      	str	r0, [r4, #0]
 800965c:	b15b      	cbz	r3, 8009676 <__smakebuf_r+0x70>
 800965e:	4630      	mov	r0, r6
 8009660:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009664:	f000 f81e 	bl	80096a4 <_isatty_r>
 8009668:	b128      	cbz	r0, 8009676 <__smakebuf_r+0x70>
 800966a:	89a3      	ldrh	r3, [r4, #12]
 800966c:	f023 0303 	bic.w	r3, r3, #3
 8009670:	f043 0301 	orr.w	r3, r3, #1
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	89a3      	ldrh	r3, [r4, #12]
 8009678:	431d      	orrs	r5, r3
 800967a:	81a5      	strh	r5, [r4, #12]
 800967c:	e7cf      	b.n	800961e <__smakebuf_r+0x18>
	...

08009680 <_fstat_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	2300      	movs	r3, #0
 8009684:	4d06      	ldr	r5, [pc, #24]	@ (80096a0 <_fstat_r+0x20>)
 8009686:	4604      	mov	r4, r0
 8009688:	4608      	mov	r0, r1
 800968a:	4611      	mov	r1, r2
 800968c:	602b      	str	r3, [r5, #0]
 800968e:	f7f9 f9af 	bl	80029f0 <_fstat>
 8009692:	1c43      	adds	r3, r0, #1
 8009694:	d102      	bne.n	800969c <_fstat_r+0x1c>
 8009696:	682b      	ldr	r3, [r5, #0]
 8009698:	b103      	cbz	r3, 800969c <_fstat_r+0x1c>
 800969a:	6023      	str	r3, [r4, #0]
 800969c:	bd38      	pop	{r3, r4, r5, pc}
 800969e:	bf00      	nop
 80096a0:	200006f4 	.word	0x200006f4

080096a4 <_isatty_r>:
 80096a4:	b538      	push	{r3, r4, r5, lr}
 80096a6:	2300      	movs	r3, #0
 80096a8:	4d05      	ldr	r5, [pc, #20]	@ (80096c0 <_isatty_r+0x1c>)
 80096aa:	4604      	mov	r4, r0
 80096ac:	4608      	mov	r0, r1
 80096ae:	602b      	str	r3, [r5, #0]
 80096b0:	f7f9 f9ad 	bl	8002a0e <_isatty>
 80096b4:	1c43      	adds	r3, r0, #1
 80096b6:	d102      	bne.n	80096be <_isatty_r+0x1a>
 80096b8:	682b      	ldr	r3, [r5, #0]
 80096ba:	b103      	cbz	r3, 80096be <_isatty_r+0x1a>
 80096bc:	6023      	str	r3, [r4, #0]
 80096be:	bd38      	pop	{r3, r4, r5, pc}
 80096c0:	200006f4 	.word	0x200006f4

080096c4 <_init>:
 80096c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096c6:	bf00      	nop
 80096c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096ca:	bc08      	pop	{r3}
 80096cc:	469e      	mov	lr, r3
 80096ce:	4770      	bx	lr

080096d0 <_fini>:
 80096d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096d2:	bf00      	nop
 80096d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096d6:	bc08      	pop	{r3}
 80096d8:	469e      	mov	lr, r3
 80096da:	4770      	bx	lr
