Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 11 15:55:37 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : A7BoardTop
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       191         
DPIR-1     Warning           Asynchronous driver check         16          
HPDR-1     Warning           Port pin direction inconsistency  1           
SYNTH-10   Warning           Wide multiplier                   12          
TIMING-16  Warning           Large setup violation             751         
TIMING-18  Warning           Missing input or output delay     6           
TIMING-20  Warning           Non-clocked latch                 1           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (192)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (416)
5. checking no_input_delay (38)
6. checking no_output_delay (73)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (192)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED (HIGH)

 There are 191 register/latch pins with no clock driven by root clock pin: tangerineSOCInst/i2sControllerInst/i2sClock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (416)
--------------------------------------------------
 There are 416 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (38)
-------------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (73)
--------------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.505    -1537.604                   1293                18843        0.003        0.000                      0                18825        3.500        0.000                       0                  6556  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk50              {0.000 10.000}       20.000          50.000          
  clk100_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk100ps_clk_wiz_0  {5.750 10.750}       10.000          100.000         
  clk125_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk12_clk_wiz_1     {0.000 41.667}       83.333          12.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk50_clk_wiz_0     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                7.000        0.000                       0                     4  
  clk100_clk_wiz_0         -2.505    -1532.054                   1265                15952        0.037        0.000                      0                15952        4.020        0.000                       0                  5391  
  clk100ps_clk_wiz_0                                                                                                                                                    4.500        0.000                       0                    34  
  clk125_clk_wiz_0          1.798        0.000                      0                   48        0.151        0.000                      0                   48        3.500        0.000                       0                    46  
  clk12_clk_wiz_1          72.779        0.000                      0                 1092        0.046        0.000                      0                 1092       41.167        0.000                       0                   558  
  clk25_clk_wiz_0          16.032        0.000                      0                  813        0.101        0.000                      0                  813       19.500        0.000                       0                   399  
  clk50_clk_wiz_0          14.608        0.000                      0                  206        0.191        0.000                      0                  206        9.500        0.000                       0                   118  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                    clk100_clk_wiz_0        998.744        0.000                      0                    9                                                                        
clk100ps_clk_wiz_0  clk100_clk_wiz_0          0.107        0.000                      0                  112        5.478        0.000                      0                  112  
clk12_clk_wiz_1     clk100_clk_wiz_0         -1.442       -5.550                     28                   85        0.003        0.000                      0                   85  
clk25_clk_wiz_0     clk100_clk_wiz_0          5.011        0.000                      0                   60        0.345        0.000                      0                   60  
clk50_clk_wiz_0     clk100_clk_wiz_0          1.158        0.000                      0                 1080        0.140        0.000                      0                 1080  
clk25_clk_wiz_0     clk125_clk_wiz_0          5.068        0.000                      0                   30        0.124        0.000                      0                   30  
clk100_clk_wiz_0    clk25_clk_wiz_0           3.000        0.000                      0                  109        0.145        0.000                      0                  109  
clk100_clk_wiz_0    clk50_clk_wiz_0           1.450        0.000                      0                  102        0.266        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100_clk_wiz_0   clk100_clk_wiz_0         2.908        0.000                      0                  504        1.029        0.000                      0                  504  
**default**        clk100_clk_wiz_0                            8.640        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk100_clk_wiz_0                    
(none)                              clk100_clk_wiz_0  
(none)            clk100_clk_wiz_0  clk100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk100_clk_wiz_0                        
(none)              clk100ps_clk_wiz_0                      
(none)              clk125_clk_wiz_0                        
(none)              clk12_clk_wiz_1                         
(none)              clk50_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk100_clk_wiz_0    
(none)                                  clk100ps_clk_wiz_0  
(none)                                  clk12_clk_wiz_1     
(none)                                  clk25_clk_wiz_0     
(none)                                  clk50_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    clk_wiz_0Inst/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y11   clk_wiz_1Inst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :         1265  Failing Endpoints,  Worst Slack       -2.505ns,  Total Violation    -1532.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 4.027ns (33.834%)  route 7.875ns (66.166%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 15.559 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.547    15.757    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124    15.881 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9/O
                         net (fo=1, routed)           0.000    15.881    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    16.126 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3/O
                         net (fo=1, routed)           0.960    17.086    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.298    17.384 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1/O
                         net (fo=7, routed)           0.717    18.102    tangerineSOCInst/nekoRvInst/regs[0]_32[20]
    SLICE_X54Y79         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.703    15.559    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y79         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5/C
                         clock pessimism              0.215    15.774    
                         clock uncertainty           -0.085    15.689    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.092    15.597    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                         -18.102    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.496ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[26]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.923ns  (logic 3.995ns (33.506%)  route 7.928ns (66.494%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.564ns = ( 15.564 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.781    15.990    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X52Y84         LUT6 (Prop_lut6_I4_O)        0.124    16.114 r  tangerineSOCInst/nekoRvInst/rs2Val[26]_i_9/O
                         net (fo=1, routed)           0.000    16.114    tangerineSOCInst/nekoRvInst/rs2Val[26]_i_9_n_0
    SLICE_X52Y84         MUXF7 (Prop_muxf7_I1_O)      0.214    16.328 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[26]_i_3/O
                         net (fo=1, routed)           0.814    17.141    tangerineSOCInst/nekoRvInst/rs2Val_reg[26]_i_3_n_0
    SLICE_X52Y85         LUT6 (Prop_lut6_I1_O)        0.297    17.438 r  tangerineSOCInst/nekoRvInst/rs2Val[26]_i_1/O
                         net (fo=7, routed)           0.684    18.123    tangerineSOCInst/nekoRvInst/regs[0]_32[26]
    SLICE_X53Y83         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[26]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.708    15.564    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X53Y83         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[26]_i_1_psdsp_2/C
                         clock pessimism              0.215    15.779    
                         clock uncertainty           -0.085    15.694    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)       -0.067    15.627    tangerineSOCInst/nekoRvInst/rs2Val[26]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                 -2.496    

Slack (VIOLATED) :        -2.451ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.862ns  (logic 4.023ns (33.916%)  route 7.839ns (66.084%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.823    16.032    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.156 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_10/O
                         net (fo=1, routed)           0.000    16.156    tangerineSOCInst/nekoRvInst/rs2Val[25]_i_10_n_0
    SLICE_X52Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    16.397 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4/O
                         net (fo=1, routed)           0.793    17.190    tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I3_O)        0.298    17.488 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1/O
                         net (fo=7, routed)           0.574    18.061    tangerineSOCInst/nekoRvInst/regs[0]_32[25]
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]/C
                         clock pessimism              0.215    15.784    
                         clock uncertainty           -0.085    15.699    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)       -0.089    15.610    tangerineSOCInst/nekoRvInst/rs2Val_reg[25]
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                         -18.061    
  -------------------------------------------------------------------
                         slack                                 -2.451    

Slack (VIOLATED) :        -2.444ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.882ns  (logic 3.995ns (33.623%)  route 7.887ns (66.377%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.735    15.945    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_6/O
                         net (fo=1, routed)           0.000    16.069    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_6_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    16.281 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_2/O
                         net (fo=1, routed)           0.936    17.217    tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_2_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.299    17.516 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1/O
                         net (fo=7, routed)           0.565    18.081    tangerineSOCInst/nekoRvInst/regs[0]_32[24]
    SLICE_X50Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_4/C
                         clock pessimism              0.215    15.784    
                         clock uncertainty           -0.085    15.699    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.062    15.637    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -18.081    
  -------------------------------------------------------------------
                         slack                                 -2.444    

Slack (VIOLATED) :        -2.439ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.862ns  (logic 4.023ns (33.916%)  route 7.839ns (66.084%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.823    16.032    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I4_O)        0.124    16.156 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_10/O
                         net (fo=1, routed)           0.000    16.156    tangerineSOCInst/nekoRvInst/rs2Val[25]_i_10_n_0
    SLICE_X52Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    16.397 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4/O
                         net (fo=1, routed)           0.793    17.190    tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I3_O)        0.298    17.488 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1/O
                         net (fo=7, routed)           0.574    18.061    tangerineSOCInst/nekoRvInst/regs[0]_32[25]
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5/C
                         clock pessimism              0.215    15.784    
                         clock uncertainty           -0.085    15.699    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)       -0.077    15.622    tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.622    
                         arrival time                         -18.061    
  -------------------------------------------------------------------
                         slack                                 -2.439    

Slack (VIOLATED) :        -2.435ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 3.995ns (33.606%)  route 7.893ns (66.394%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.735    15.945    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_6/O
                         net (fo=1, routed)           0.000    16.069    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_6_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    16.281 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_2/O
                         net (fo=1, routed)           0.936    17.217    tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_2_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.299    17.516 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1/O
                         net (fo=7, routed)           0.571    18.087    tangerineSOCInst/nekoRvInst/regs[0]_32[24]
    SLICE_X50Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]/C
                         clock pessimism              0.215    15.784    
                         clock uncertainty           -0.085    15.699    
    SLICE_X50Y89         FDRE (Setup_fdre_C_D)       -0.047    15.652    tangerineSOCInst/nekoRvInst/rs2Val_reg[24]
  -------------------------------------------------------------------
                         required time                         15.652    
                         arrival time                         -18.087    
  -------------------------------------------------------------------
                         slack                                 -2.435    

Slack (VIOLATED) :        -2.435ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_3/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.851ns  (logic 4.000ns (33.752%)  route 7.851ns (66.248%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.567ns = ( 15.567 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.753    15.962    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I4_O)        0.124    16.086 r  tangerineSOCInst/nekoRvInst/rs2Val[14]_i_7/O
                         net (fo=1, routed)           0.000    16.086    tangerineSOCInst/nekoRvInst/rs2Val[14]_i_7_n_0
    SLICE_X59Y88         MUXF7 (Prop_muxf7_I1_O)      0.217    16.303 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[14]_i_2/O
                         net (fo=1, routed)           0.864    17.167    tangerineSOCInst/nekoRvInst/rs2Val_reg[14]_i_2_n_0
    SLICE_X59Y88         LUT6 (Prop_lut6_I0_O)        0.299    17.466 r  tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1/O
                         net (fo=7, routed)           0.584    18.051    tangerineSOCInst/nekoRvInst/regs[0]_32[14]
    SLICE_X57Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.711    15.567    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X57Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_3/C
                         clock pessimism              0.215    15.782    
                         clock uncertainty           -0.085    15.697    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)       -0.081    15.616    tangerineSOCInst/nekoRvInst/rs2Val[14]_i_1_psdsp_3
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                         -18.051    
  -------------------------------------------------------------------
                         slack                                 -2.435    

Slack (VIOLATED) :        -2.427ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.865ns  (logic 3.995ns (33.672%)  route 7.870ns (66.328%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.735    15.945    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I4_O)        0.124    16.069 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_6/O
                         net (fo=1, routed)           0.000    16.069    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_6_n_0
    SLICE_X57Y84         MUXF7 (Prop_muxf7_I0_O)      0.212    16.281 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_2/O
                         net (fo=1, routed)           0.936    17.217    tangerineSOCInst/nekoRvInst/rs2Val_reg[24]_i_2_n_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.299    17.516 r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1/O
                         net (fo=7, routed)           0.548    18.064    tangerineSOCInst/nekoRvInst/regs[0]_32[24]
    SLICE_X51Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X51Y90         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp/C
                         clock pessimism              0.215    15.784    
                         clock uncertainty           -0.085    15.699    
    SLICE_X51Y90         FDRE (Setup_fdre_C_D)       -0.062    15.637    tangerineSOCInst/nekoRvInst/rs2Val[24]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.637    
                         arrival time                         -18.064    
  -------------------------------------------------------------------
                         slack                                 -2.427    

Slack (VIOLATED) :        -2.420ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.866ns  (logic 4.027ns (33.938%)  route 7.839ns (66.062%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 15.560 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.547    15.757    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124    15.881 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9/O
                         net (fo=1, routed)           0.000    15.881    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    16.126 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3/O
                         net (fo=1, routed)           0.960    17.086    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.298    17.384 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1/O
                         net (fo=7, routed)           0.681    18.065    tangerineSOCInst/nekoRvInst/regs[0]_32[20]
    SLICE_X52Y80         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.704    15.560    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X52Y80         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2/C
                         clock pessimism              0.215    15.775    
                         clock uncertainty           -0.085    15.690    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.045    15.645    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.645    
                         arrival time                         -18.065    
  -------------------------------------------------------------------
                         slack                                 -2.420    

Slack (VIOLATED) :        -2.413ns  (required time - arrival time)
  Source:                 tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[19]_i_1_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.843ns  (logic 4.000ns (33.775%)  route 7.843ns (66.225%))
  Logic Levels:           8  (LUT5=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.562ns = ( 15.562 - 10.000 ) 
    Source Clock Delay      (SCD):    6.199ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        2.145     6.199    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clka
    RAMB36_X8Y4          RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     8.653 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.046    10.699    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_11_3[4]
    SLICE_X121Y30        LUT6 (Prop_lut6_I5_O)        0.124    10.823 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25/O
                         net (fo=1, routed)           0.000    10.823    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_25_n_0
    SLICE_X121Y30        MUXF7 (Prop_muxf7_I0_O)      0.238    11.061 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    11.061    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_11_n_0
    SLICE_X121Y30        MUXF8 (Prop_muxf8_I0_O)      0.104    11.165 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4/O
                         net (fo=1, routed)           1.156    12.321    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0_i_4_n_0
    SLICE_X109Y54        LUT6 (Prop_lut6_I5_O)        0.316    12.637 r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[20]_INST_0/O
                         net (fo=1, routed)           1.448    14.085    tangerineSOCInst/nekoRvInst/funct7_reg[6]_rep_1[20]
    SLICE_X83Y76         LUT5 (Prop_lut5_I4_O)        0.124    14.209 r  tangerineSOCInst/nekoRvInst/itImm[0]_i_1_comp/O
                         net (fo=260, routed)         1.824    16.034    tangerineSOCInst/nekoRvInst/itImm[0]_i_1_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I4_O)        0.124    16.158 r  tangerineSOCInst/nekoRvInst/rs2Val[19]_i_11/O
                         net (fo=1, routed)           0.000    16.158    tangerineSOCInst/nekoRvInst/rs2Val[19]_i_11_n_0
    SLICE_X51Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    16.375 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[19]_i_4/O
                         net (fo=1, routed)           0.801    17.175    tangerineSOCInst/nekoRvInst/rs2Val_reg[19]_i_4_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I3_O)        0.299    17.474 r  tangerineSOCInst/nekoRvInst/rs2Val[19]_i_1/O
                         net (fo=7, routed)           0.568    18.043    tangerineSOCInst/nekoRvInst/regs[0]_32[19]
    SLICE_X49Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[19]_i_1_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.706    15.562    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[19]_i_1_psdsp/C
                         clock pessimism              0.215    15.777    
                         clock uncertainty           -0.085    15.692    
    SLICE_X49Y81         FDRE (Setup_fdre_C_D)       -0.062    15.630    tangerineSOCInst/nekoRvInst/rs2Val[19]_i_1_psdsp
  -------------------------------------------------------------------
                         required time                         15.630    
                         arrival time                         -18.043    
  -------------------------------------------------------------------
                         slack                                 -2.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.209ns (32.304%)  route 0.438ns (67.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.571     1.709    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X76Y139        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y139        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[27]/Q
                         net (fo=1, routed)           0.163     2.036    tangerineSOCInst/i2sControllerInst/fifoDinCpu[27]
    SLICE_X76Y139        LUT4 (Prop_lut4_I3_O)        0.045     2.081 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst_i_5/O
                         net (fo=1, routed)           0.275     2.356    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.885     2.282    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.024    
    RAMB18_X4Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     2.320    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/paletteRamDInB_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.865%)  route 0.247ns (60.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.585     1.723    tangerineSOCInst/pixelGenGfxInst/clk100
    SLICE_X42Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/paletteRamDInB_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/pixelGenGfxInst/paletteRamDInB_reg[16]/Q
                         net (fo=1, routed)           0.247     2.135    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[16]
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.899     2.296    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.783    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.296     2.079    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/paletteRamDInB_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.684%)  route 0.249ns (60.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.585     1.723    tangerineSOCInst/pixelGenGfxInst/clk100
    SLICE_X42Y140        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/paletteRamDInB_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y140        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/pixelGenGfxInst/paletteRamDInB_reg[20]/Q
                         net (fo=1, routed)           0.249     2.137    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[20]
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.899     2.296    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.783    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[26])
                                                      0.296     2.079    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.173%)  route 0.118ns (41.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.584     1.722    tangerineSOCInst/UARTInst/clk100
    SLICE_X42Y155        FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  tangerineSOCInst/UARTInst/rxBuffer_reg[1]/Q
                         net (fo=2, routed)           0.118     2.004    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y62         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.897     2.294    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y62         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.513     1.781    
    RAMB18_X2Y62         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.155     1.936    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.209ns (30.477%)  route 0.477ns (69.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.576     1.714    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X70Y140        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDRE (Prop_fdre_C_Q)         0.164     1.878 r  tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[25]/Q
                         net (fo=1, routed)           0.134     2.012    tangerineSOCInst/i2sControllerInst/fifoDinCpu[25]
    SLICE_X70Y140        LUT4 (Prop_lut4_I3_O)        0.045     2.057 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst_i_7/O
                         net (fo=1, routed)           0.343     2.400    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.885     2.282    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.024    
    RAMB18_X4Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     2.320    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.209ns (30.384%)  route 0.479ns (69.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.574     1.712    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X74Y140        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y140        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  tangerineSOCInst/i2sControllerInst/fifoDinCpu_reg[23]/Q
                         net (fo=1, routed)           0.143     2.019    tangerineSOCInst/i2sControllerInst/fifoDinCpu[23]
    SLICE_X74Y140        LUT4 (Prop_lut4_I3_O)        0.045     2.064 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst_i_9/O
                         net (fo=1, routed)           0.336     2.400    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.885     2.282    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.024    
    RAMB18_X4Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     2.320    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.858%)  route 0.247ns (60.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.585     1.723    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clk
    SLICE_X46Y150        FDSE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y150        FDSE (Prop_fdse_C_Q)         0.164     1.887 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.247     2.135    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly
    SLICE_X46Y149        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.857     2.254    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/clk
    SLICE_X46Y149        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
                         clock pessimism             -0.258     1.995    
    SLICE_X46Y149        FDRE (Hold_fdre_C_D)         0.059     2.054    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 tangerineSOCInst/nekoRvInst/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.619%)  route 0.296ns (64.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.779ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.640     1.779    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X52Y76         FDRE                                         r  tangerineSOCInst/nekoRvInst/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.164     1.943 r  tangerineSOCInst/nekoRvInst/dout_reg[10]/Q
                         net (fo=101, routed)         0.296     2.239    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y15         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.957     2.354    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.496     1.858    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.154    tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[85].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tangerineSOCInst/i2sControllerInst/fifoDinDma_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.171%)  route 0.484ns (69.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.575     1.713    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X68Y137        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoDinDma_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y137        FDRE (Prop_fdre_C_Q)         0.164     1.877 r  tangerineSOCInst/i2sControllerInst/fifoDinDma_reg[28]/Q
                         net (fo=1, routed)           0.052     1.929    tangerineSOCInst/i2sControllerInst/fifoDinDma[28]
    SLICE_X69Y137        LUT4 (Prop_lut4_I0_O)        0.045     1.974 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst_i_4/O
                         net (fo=1, routed)           0.432     2.406    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[28]
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.885     2.282    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X4Y60         RAMB18E1                                     r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.024    
    RAMB18_X4Y60         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     2.320    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.164ns (23.346%)  route 0.538ns (76.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.582     1.720    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X52Y134        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDCE (Prop_fdce_C_Q)         0.164     1.884 r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[1]/Q
                         net (fo=1, routed)           0.538     2.423    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.898     2.295    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.258     2.037    
    RAMB36_X2Y30         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     2.333    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y62     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y62     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y33     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y33     tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8      tangerineSOCInst/fastRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X48Y151    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X48Y151    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X48Y151    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X48Y151    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X76Y130    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y140    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100ps_clk_wiz_0
Waveform(ns):       { 5.750 10.750 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz_0Inst/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X71Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y100    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y108    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y112    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X77Y138    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y100    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y100    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y108    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y108    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X71Y125    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y100    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y100    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y107    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y108    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y108    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk125_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.798ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 0.704ns (13.019%)  route 4.704ns (86.981%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.378    11.289    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X43Y133        FDRE                                         r  dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.543    13.400    dvidInst/clk125
    SLICE_X43Y133        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.198    13.598    
                         clock uncertainty           -0.082    13.516    
    SLICE_X43Y133        FDRE (Setup_fdre_C_R)       -0.429    13.087    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         13.087    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.704ns (13.270%)  route 4.601ns (86.730%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.276    11.187    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X44Y132        FDRE                                         r  dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.543    13.400    dvidInst/clk125
    SLICE_X44Y132        FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.198    13.598    
                         clock uncertainty           -0.082    13.516    
    SLICE_X44Y132        FDRE (Setup_fdre_C_R)       -0.524    12.992    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         12.992    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.704ns (13.584%)  route 4.478ns (86.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.153    11.064    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X48Y136        FDRE                                         r  dvidInst/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.546    13.403    dvidInst/clk125
    SLICE_X48Y136        FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.198    13.601    
                         clock uncertainty           -0.082    13.519    
    SLICE_X48Y136        FDRE (Setup_fdre_C_R)       -0.524    12.995    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.704ns (13.584%)  route 4.478ns (86.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.153    11.064    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X48Y136        FDRE                                         r  dvidInst/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.546    13.403    dvidInst/clk125
    SLICE_X48Y136        FDRE                                         r  dvidInst/shift_red_reg[9]/C
                         clock pessimism              0.198    13.601    
                         clock uncertainty           -0.082    13.519    
    SLICE_X48Y136        FDRE (Setup_fdre_C_R)       -0.524    12.995    dvidInst/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         12.995    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 0.828ns (14.699%)  route 4.805ns (85.301%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.480    11.391    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X47Y136        LUT3 (Prop_lut3_I1_O)        0.124    11.515 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    11.515    dvidInst/shift_red[6]
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.546    13.403    dvidInst/clk125
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.198    13.601    
                         clock uncertainty           -0.082    13.519    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)        0.029    13.548    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.548    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.051ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 0.856ns (15.121%)  route 4.805ns (84.879%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.480    11.391    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X47Y136        LUT3 (Prop_lut3_I1_O)        0.152    11.543 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000    11.543    dvidInst/shift_red[7]
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.546    13.403    dvidInst/clk125
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.198    13.601    
                         clock uncertainty           -0.082    13.519    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)        0.075    13.594    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -11.543    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 0.828ns (14.866%)  route 4.742ns (85.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 13.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.417    11.327    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X42Y132        LUT3 (Prop_lut3_I1_O)        0.124    11.451 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    11.451    dvidInst/shift_blue_0[6]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.542    13.399    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.198    13.597    
                         clock uncertainty           -0.082    13.515    
    SLICE_X42Y132        FDRE (Setup_fdre_C_D)        0.079    13.594    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -11.451    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.860ns (15.352%)  route 4.742ns (84.648%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 13.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.417    11.327    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X42Y132        LUT3 (Prop_lut3_I1_O)        0.156    11.483 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    11.483    dvidInst/shift_blue_0[7]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.542    13.399    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism              0.198    13.597    
                         clock uncertainty           -0.082    13.515    
    SLICE_X42Y132        FDRE (Setup_fdre_C_D)        0.118    13.633    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.828ns (14.916%)  route 4.723ns (85.084%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 13.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.398    11.308    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X42Y132        LUT3 (Prop_lut3_I1_O)        0.124    11.432 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    11.432    dvidInst/shift_blue_0[4]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.542    13.399    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.198    13.597    
                         clock uncertainty           -0.082    13.515    
    SLICE_X42Y132        FDRE (Setup_fdre_C_D)        0.079    13.594    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         13.594    
                         arrival time                         -11.432    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.171ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.857ns (15.359%)  route 4.723ns (84.641%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 13.399 - 8.000 ) 
    Source Clock Delay      (SCD):    5.882ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.827     5.882    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.456     6.338 f  dvidInst/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.682     7.020    dvidInst/shift_clock[0]
    SLICE_X0Y169         LUT6 (Prop_lut6_I5_O)        0.124     7.144 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.643     7.787    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X1Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.911 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          3.398    11.308    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X42Y132        LUT3 (Prop_lut3_I1_O)        0.153    11.461 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    11.461    dvidInst/shift_blue_0[5]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.542    13.399    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.198    13.597    
                         clock uncertainty           -0.082    13.515    
    SLICE_X42Y132        FDRE (Setup_fdre_C_D)        0.118    13.633    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  2.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.021%)  route 0.069ns (32.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.069     1.994    dvidInst/shift_clock_reg_n_0_[3]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
                         clock pessimism             -0.517     1.796    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.046     1.842    dvidInst/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.128     2.052    dvidInst/shift_clock_reg_n_0_[4]
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X1Y169         FDRE                                         r  dvidInst/shift_clock_reg[2]/C
                         clock pessimism             -0.530     1.783    
    SLICE_X1Y169         FDRE (Hold_fdre_C_D)         0.066     1.849    dvidInst/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.584     1.722    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.128     1.850 r  dvidInst/shift_red_reg[5]/Q
                         net (fo=1, routed)           0.086     1.936    dvidInst/data1[3]
    SLICE_X47Y138        LUT3 (Prop_lut3_I0_O)        0.102     2.038 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.038    dvidInst/shift_red[3]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.854     2.251    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X47Y138        FDRE (Hold_fdre_C_D)         0.107     1.829    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.540%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.612     1.750    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.148     1.898 r  dvidInst/shift_green_reg[5]/Q
                         net (fo=1, routed)           0.094     1.993    dvidInst/shift_green[5]
    SLICE_X36Y136        LUT3 (Prop_lut3_I0_O)        0.101     2.094 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.094    dvidInst/shift_green_1[3]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.883     2.280    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.529     1.750    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.131     1.881    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.212ns (62.690%)  route 0.126ns (37.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.582     1.720    dvidInst/clk125
    SLICE_X48Y136        FDRE                                         r  dvidInst/shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDRE (Prop_fdre_C_Q)         0.164     1.884 r  dvidInst/shift_red_reg[9]/Q
                         net (fo=1, routed)           0.126     2.010    dvidInst/data1[7]
    SLICE_X47Y136        LUT3 (Prop_lut3_I0_O)        0.048     2.058 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.058    dvidInst/shift_red[7]
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.851     2.248    dvidInst/clk125
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.512     1.735    
    SLICE_X47Y136        FDRE (Hold_fdre_C_D)         0.107     1.842    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.474%)  route 0.178ns (48.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.581     1.719    dvidInst/clk125
    SLICE_X43Y133        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  dvidInst/shift_blue_reg[9]/Q
                         net (fo=1, routed)           0.178     2.038    dvidInst/shift_blue[9]
    SLICE_X42Y132        LUT3 (Prop_lut3_I0_O)        0.048     2.086 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.086    dvidInst/shift_blue_0[7]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.849     2.246    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.513     1.732    
    SLICE_X42Y132        FDRE (Hold_fdre_C_D)         0.131     1.863    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.515%)  route 0.148ns (41.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.580     1.718    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  dvidInst/shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.148     2.030    dvidInst/shift_blue[4]
    SLICE_X42Y132        LUT3 (Prop_lut3_I0_O)        0.045     2.075 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     2.075    dvidInst/shift_blue_0[2]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.849     2.246    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X42Y132        FDRE (Hold_fdre_C_D)         0.121     1.839    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.584     1.722    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  dvidInst/shift_red_reg[2]/Q
                         net (fo=1, routed)           0.142     2.006    dvidInst/data1[0]
    SLICE_X47Y138        LUT3 (Prop_lut3_I0_O)        0.045     2.051 r  dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.051    dvidInst/shift_red[0]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.854     2.251    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[0]/C
                         clock pessimism             -0.528     1.722    
    SLICE_X47Y138        FDRE (Hold_fdre_C_D)         0.091     1.813    dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.612     1.750    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y136        FDRE (Prop_fdre_C_Q)         0.164     1.914 r  dvidInst/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.162     2.076    dvidInst/shift_green[6]
    SLICE_X36Y136        LUT3 (Prop_lut3_I0_O)        0.045     2.121 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.121    dvidInst/shift_green_1[4]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.883     2.280    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism             -0.529     1.750    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.121     1.871    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.318%)  route 0.162ns (43.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.580     1.718    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y132        FDRE (Prop_fdre_C_Q)         0.164     1.882 r  dvidInst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.162     2.044    dvidInst/shift_blue[6]
    SLICE_X42Y132        LUT3 (Prop_lut3_I0_O)        0.045     2.089 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.089    dvidInst/shift_blue_0[4]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.849     2.246    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.527     1.718    
    SLICE_X42Y132        FDRE (Hold_fdre_C_D)         0.121     1.839    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz_0Inst/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166    dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y170    dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y156    dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y160    dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y132    dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y132    dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y132    dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X42Y132    dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X42Y132    dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk12_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       72.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             72.779ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 3.074ns (30.123%)  route 7.131ns (69.877%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 88.726 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[1]
                         net (fo=33, routed)          2.281    10.468    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[1]
    SLICE_X63Y153        LUT6 (Prop_lut6_I4_O)        0.124    10.592 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_16/O
                         net (fo=1, routed)           0.817    11.409    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_16_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I0_O)        0.124    11.533 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=1, routed)           0.966    12.499    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X66Y151        LUT6 (Prop_lut6_I5_O)        0.124    12.623 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_8/O
                         net (fo=1, routed)           0.998    13.622    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_8_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I1_O)        0.124    13.746 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_5/O
                         net (fo=2, routed)           1.053    14.799    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_5_n_0
    SLICE_X60Y153        LUT4 (Prop_lut4_I2_O)        0.124    14.923 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.015    15.938    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1__0_n_0
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537    88.726    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/C
                         clock pessimism              0.277    89.003    
                         clock uncertainty           -0.117    88.886    
    SLICE_X60Y159        FDRE (Setup_fdre_C_CE)      -0.169    88.717    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         88.717    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 72.779    

Slack (MET) :             72.779ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 3.074ns (30.123%)  route 7.131ns (69.877%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 88.726 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[1]
                         net (fo=33, routed)          2.281    10.468    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[1]
    SLICE_X63Y153        LUT6 (Prop_lut6_I4_O)        0.124    10.592 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_16/O
                         net (fo=1, routed)           0.817    11.409    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_16_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I0_O)        0.124    11.533 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=1, routed)           0.966    12.499    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X66Y151        LUT6 (Prop_lut6_I5_O)        0.124    12.623 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_8/O
                         net (fo=1, routed)           0.998    13.622    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_8_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I1_O)        0.124    13.746 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_5/O
                         net (fo=2, routed)           1.053    14.799    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_5_n_0
    SLICE_X60Y153        LUT4 (Prop_lut4_I2_O)        0.124    14.923 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.015    15.938    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1__0_n_0
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537    88.726    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C
                         clock pessimism              0.277    89.003    
                         clock uncertainty           -0.117    88.886    
    SLICE_X60Y159        FDRE (Setup_fdre_C_CE)      -0.169    88.717    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         88.717    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 72.779    

Slack (MET) :             72.779ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 3.074ns (30.123%)  route 7.131ns (69.877%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 88.726 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[1]
                         net (fo=33, routed)          2.281    10.468    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[1]
    SLICE_X63Y153        LUT6 (Prop_lut6_I4_O)        0.124    10.592 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_16/O
                         net (fo=1, routed)           0.817    11.409    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_16_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I0_O)        0.124    11.533 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14/O
                         net (fo=1, routed)           0.966    12.499    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_14_n_0
    SLICE_X66Y151        LUT6 (Prop_lut6_I5_O)        0.124    12.623 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_8/O
                         net (fo=1, routed)           0.998    13.622    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_8_n_0
    SLICE_X64Y152        LUT6 (Prop_lut6_I1_O)        0.124    13.746 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_5/O
                         net (fo=2, routed)           1.053    14.799    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_5_n_0
    SLICE_X60Y153        LUT4 (Prop_lut4_I2_O)        0.124    14.923 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1__0/O
                         net (fo=11, routed)          1.015    15.938    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_1__0_n_0
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537    88.726    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C
                         clock pessimism              0.277    89.003    
                         clock uncertainty           -0.117    88.886    
    SLICE_X60Y159        FDRE (Setup_fdre_C_CE)      -0.169    88.717    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         88.717    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 72.779    

Slack (MET) :             72.881ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 3.304ns (32.914%)  route 6.734ns (67.086%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 88.740 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=31, routed)          2.814    11.001    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[0]
    SLICE_X62Y151        LUT2 (Prop_lut2_I0_O)        0.124    11.125 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6/O
                         net (fo=1, routed)           0.670    11.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.920 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5/O
                         net (fo=1, routed)           0.162    12.082    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    12.206 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4/O
                         net (fo=3, routed)           0.904    13.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4_n_0
    SLICE_X61Y151        LUT2 (Prop_lut2_I1_O)        0.152    13.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2/O
                         net (fo=8, routed)           1.493    14.754    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2_n_0
    SLICE_X61Y151        LUT4 (Prop_lut4_I0_O)        0.326    15.080 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_1/O
                         net (fo=8, routed)           0.691    15.771    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.550    88.740    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/C
                         clock pessimism              0.198    88.938    
                         clock uncertainty           -0.117    88.821    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    88.652    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.652    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 72.881    

Slack (MET) :             72.881ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 3.304ns (32.914%)  route 6.734ns (67.086%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 88.740 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=31, routed)          2.814    11.001    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[0]
    SLICE_X62Y151        LUT2 (Prop_lut2_I0_O)        0.124    11.125 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6/O
                         net (fo=1, routed)           0.670    11.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.920 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5/O
                         net (fo=1, routed)           0.162    12.082    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    12.206 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4/O
                         net (fo=3, routed)           0.904    13.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4_n_0
    SLICE_X61Y151        LUT2 (Prop_lut2_I1_O)        0.152    13.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2/O
                         net (fo=8, routed)           1.493    14.754    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2_n_0
    SLICE_X61Y151        LUT4 (Prop_lut4_I0_O)        0.326    15.080 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_1/O
                         net (fo=8, routed)           0.691    15.771    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.550    88.740    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/C
                         clock pessimism              0.198    88.938    
                         clock uncertainty           -0.117    88.821    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    88.652    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.652    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 72.881    

Slack (MET) :             72.881ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 3.304ns (32.914%)  route 6.734ns (67.086%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 88.740 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=31, routed)          2.814    11.001    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[0]
    SLICE_X62Y151        LUT2 (Prop_lut2_I0_O)        0.124    11.125 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6/O
                         net (fo=1, routed)           0.670    11.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.920 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5/O
                         net (fo=1, routed)           0.162    12.082    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    12.206 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4/O
                         net (fo=3, routed)           0.904    13.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4_n_0
    SLICE_X61Y151        LUT2 (Prop_lut2_I1_O)        0.152    13.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2/O
                         net (fo=8, routed)           1.493    14.754    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2_n_0
    SLICE_X61Y151        LUT4 (Prop_lut4_I0_O)        0.326    15.080 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_1/O
                         net (fo=8, routed)           0.691    15.771    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.550    88.740    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]/C
                         clock pessimism              0.198    88.938    
                         clock uncertainty           -0.117    88.821    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    88.652    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.652    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 72.881    

Slack (MET) :             72.881ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 3.304ns (32.914%)  route 6.734ns (67.086%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 88.740 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=31, routed)          2.814    11.001    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[0]
    SLICE_X62Y151        LUT2 (Prop_lut2_I0_O)        0.124    11.125 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6/O
                         net (fo=1, routed)           0.670    11.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.920 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5/O
                         net (fo=1, routed)           0.162    12.082    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    12.206 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4/O
                         net (fo=3, routed)           0.904    13.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4_n_0
    SLICE_X61Y151        LUT2 (Prop_lut2_I1_O)        0.152    13.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2/O
                         net (fo=8, routed)           1.493    14.754    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2_n_0
    SLICE_X61Y151        LUT4 (Prop_lut4_I0_O)        0.326    15.080 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_1/O
                         net (fo=8, routed)           0.691    15.771    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.550    88.740    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[3]/C
                         clock pessimism              0.198    88.938    
                         clock uncertainty           -0.117    88.821    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    88.652    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[3]
  -------------------------------------------------------------------
                         required time                         88.652    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 72.881    

Slack (MET) :             72.881ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 3.304ns (32.914%)  route 6.734ns (67.086%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 88.740 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=31, routed)          2.814    11.001    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[0]
    SLICE_X62Y151        LUT2 (Prop_lut2_I0_O)        0.124    11.125 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6/O
                         net (fo=1, routed)           0.670    11.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.920 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5/O
                         net (fo=1, routed)           0.162    12.082    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    12.206 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4/O
                         net (fo=3, routed)           0.904    13.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4_n_0
    SLICE_X61Y151        LUT2 (Prop_lut2_I1_O)        0.152    13.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2/O
                         net (fo=8, routed)           1.493    14.754    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2_n_0
    SLICE_X61Y151        LUT4 (Prop_lut4_I0_O)        0.326    15.080 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_1/O
                         net (fo=8, routed)           0.691    15.771    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.550    88.740    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[4]/C
                         clock pessimism              0.198    88.938    
                         clock uncertainty           -0.117    88.821    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    88.652    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[4]
  -------------------------------------------------------------------
                         required time                         88.652    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 72.881    

Slack (MET) :             72.881ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 3.304ns (32.914%)  route 6.734ns (67.086%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 88.740 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=31, routed)          2.814    11.001    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[0]
    SLICE_X62Y151        LUT2 (Prop_lut2_I0_O)        0.124    11.125 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6/O
                         net (fo=1, routed)           0.670    11.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.920 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5/O
                         net (fo=1, routed)           0.162    12.082    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    12.206 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4/O
                         net (fo=3, routed)           0.904    13.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4_n_0
    SLICE_X61Y151        LUT2 (Prop_lut2_I1_O)        0.152    13.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2/O
                         net (fo=8, routed)           1.493    14.754    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2_n_0
    SLICE_X61Y151        LUT4 (Prop_lut4_I0_O)        0.326    15.080 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_1/O
                         net (fo=8, routed)           0.691    15.771    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.550    88.740    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]/C
                         clock pessimism              0.198    88.938    
                         clock uncertainty           -0.117    88.821    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    88.652    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[5]
  -------------------------------------------------------------------
                         required time                         88.652    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 72.881    

Slack (MET) :             72.881ns  (required time - arrival time)
  Source:                 usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 3.304ns (32.914%)  route 6.734ns (67.086%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 88.740 - 83.333 ) 
    Source Clock Delay      (SCD):    5.733ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.678     5.733    clk12
    RAMB18_X4Y64         RAMB18E1                                     r  usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y64         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.187 r  usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=31, routed)          2.814    11.001    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/DOADO[0]
    SLICE_X62Y151        LUT2 (Prop_lut2_I0_O)        0.124    11.125 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6/O
                         net (fo=1, routed)           0.670    11.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_6_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    11.920 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5/O
                         net (fo=1, routed)           0.162    12.082    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_5_n_0
    SLICE_X62Y151        LUT6 (Prop_lut6_I0_O)        0.124    12.206 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4/O
                         net (fo=3, routed)           0.904    13.110    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_4_n_0
    SLICE_X61Y151        LUT2 (Prop_lut2_I1_O)        0.152    13.262 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2/O
                         net (fo=8, routed)           1.493    14.754    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzrxct[2]_i_2_n_0
    SLICE_X61Y151        LUT4 (Prop_lut4_I0_O)        0.326    15.080 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[7]_i_1/O
                         net (fo=8, routed)           0.691    15.771    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.550    88.740    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]/C
                         clock pessimism              0.198    88.938    
                         clock uncertainty           -0.117    88.821    
    SLICE_X60Y148        FDRE (Setup_fdre_C_CE)      -0.169    88.652    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[6]
  -------------------------------------------------------------------
                         required time                         88.652    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                 72.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.246ns (56.556%)  route 0.189ns (43.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.582     1.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X62Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y149        FDRE (Prop_fdre_C_Q)         0.148     1.868 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/Q
                         net (fo=4, routed)           0.189     2.057    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr[6]
    SLICE_X62Y150        LUT6 (Prop_lut6_I4_O)        0.098     2.155 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_i_1/O
                         net (fo=1, routed)           0.000     2.155    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_i_1_n_0
    SLICE_X62Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.850     2.248    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X62Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg/C
                         clock pessimism             -0.258     1.989    
    SLICE_X62Y150        FDRE (Hold_fdre_C_D)         0.120     2.109    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprdy_reg
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.191%)  route 0.234ns (52.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.579     1.717    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X64Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y150        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[0]/Q
                         net (fo=10, routed)          0.234     2.115    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg_n_0_[0]
    SLICE_X64Y149        LUT6 (Prop_lut6_I3_O)        0.045     2.160 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing[2]_i_1/O
                         net (fo=1, routed)           0.000     2.160    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing[2]_i_1_n_0
    SLICE_X64Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.852     2.249    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X64Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[2]/C
                         clock pessimism             -0.258     1.990    
    SLICE_X64Y149        FDRE (Hold_fdre_C_D)         0.121     2.111    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.300%)  route 0.234ns (55.700%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.582     1.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X61Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y151        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg/Q
                         net (fo=3, routed)           0.234     2.095    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nrzon_reg_n_0
    SLICE_X61Y149        LUT4 (Prop_lut4_I2_O)        0.045     2.140 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_strobe_r_i_1/O
                         net (fo=1, routed)           0.000     2.140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe
    SLICE_X61Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.855     2.252    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X61Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg/C
                         clock pessimism             -0.258     1.993    
    SLICE_X61Y149        FDRE (Hold_fdre_C_D)         0.091     2.084    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_strobe_r_reg
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.577%)  route 0.234ns (62.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X59Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[2]/Q
                         net (fo=12, routed)          0.234     2.097    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp_n_64
    SLICE_X55Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.854     2.252    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X55Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]/C
                         clock pessimism             -0.258     1.993    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.047     2.040    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.095%)  route 0.237ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X59Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.128     1.850 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[6]/Q
                         net (fo=12, routed)          0.237     2.087    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/p_0_in_0[0]
    SLICE_X54Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.854     2.252    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X54Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[6]/C
                         clock pessimism             -0.258     1.993    
    SLICE_X54Y151        FDRE (Hold_fdre_C_D)         0.022     2.015    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.393%)  route 0.281ns (66.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X61Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y148        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/Q
                         net (fo=12, routed)          0.281     2.145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp_n_62
    SLICE_X53Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.854     2.252    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X53Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[4]/C
                         clock pessimism             -0.258     1.993    
    SLICE_X53Y151        FDRE (Hold_fdre_C_D)         0.075     2.068    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.578     1.716    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X70Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[2]/Q
                         net (fo=1, routed)           0.114     1.995    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg_n_0_[2]
    SLICE_X70Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.151 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.151    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry_n_0
    SLICE_X70Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.204 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     2.204    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__0_n_7
    SLICE_X70Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.847     2.244    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X70Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[4]/C
                         clock pessimism             -0.258     1.985    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.134     2.119    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.355ns (76.332%)  route 0.110ns (23.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X59Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y149        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[2]/Q
                         net (fo=1, routed)           0.109     1.973    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg_n_0_[2]
    SLICE_X59Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.133 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.133    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/i_/i_/i__carry_n_0
    SLICE_X59Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.187 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/i_/i_/i__carry__0/O[0]
                         net (fo=1, routed)           0.000     2.187    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/i_/i_/i__carry__0_n_7
    SLICE_X59Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.853     2.250    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X59Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[4]/C
                         clock pessimism             -0.258     1.991    
    SLICE_X59Y150        FDRE (Hold_fdre_C_D)         0.105     2.096    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.393%)  route 0.281ns (66.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X61Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y148        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/Q
                         net (fo=12, routed)          0.281     2.145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp_n_62
    SLICE_X52Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.854     2.252    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X52Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/C
                         clock pessimism             -0.258     1.993    
    SLICE_X52Y151        FDRE (Hold_fdre_C_D)         0.060     2.053    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.578     1.716    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X70Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y149        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[2]/Q
                         net (fo=1, routed)           0.114     1.995    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg_n_0_[2]
    SLICE_X70Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.151 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry/CO[3]
                         net (fo=1, routed)           0.001     2.151    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry_n_0
    SLICE_X70Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.217 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__0/O[2]
                         net (fo=1, routed)           0.000     2.217    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/i_/i_/i__carry__0_n_5
    SLICE_X70Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.847     2.244    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X70Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]/C
                         clock pessimism             -0.258     1.985    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.134     2.119    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/conct_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X4Y64     usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.333      80.757     RAMB18_X4Y64     usb_hid_host0Inst/ukp/ukprom/data_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    clk_wiz_1Inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X60Y160    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         83.333      82.333     SLICE_X71Y161    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X60Y151    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X57Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X60Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X54Y147    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y160    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y160    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y161    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y161    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y151    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y151    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X57Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X57Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y160    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y160    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y161    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X71Y161    usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_5_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y151    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y151    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X57Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X57Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X60Y145    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.032ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.655ns  (logic 2.454ns (67.140%)  route 1.201ns (32.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 45.408 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           1.201    29.411    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[25]
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.551    45.408    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/C
                         clock pessimism              0.198    45.606    
                         clock uncertainty           -0.105    45.501    
    SLICE_X43Y148        FDRE (Setup_fdre_C_D)       -0.058    45.443    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                         -29.411    
  -------------------------------------------------------------------
                         slack                                 16.032    

Slack (MET) :             16.325ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.325ns  (logic 2.454ns (73.802%)  route 0.871ns (26.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 45.408 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=1, routed)           0.871    29.081    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[13]
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.551    45.408    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C
                         clock pessimism              0.198    45.606    
                         clock uncertainty           -0.105    45.501    
    SLICE_X43Y148        FDRE (Setup_fdre_C_D)       -0.095    45.406    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]
  -------------------------------------------------------------------
                         required time                         45.406    
                         arrival time                         -29.081    
  -------------------------------------------------------------------
                         slack                                 16.325    

Slack (MET) :             16.352ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.346ns  (logic 2.454ns (73.339%)  route 0.892ns (26.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 45.408 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[29]
                         net (fo=1, routed)           0.892    29.102    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[29]
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.551    45.408    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]/C
                         clock pessimism              0.198    45.606    
                         clock uncertainty           -0.105    45.501    
    SLICE_X43Y148        FDRE (Setup_fdre_C_D)       -0.047    45.454    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[29]
  -------------------------------------------------------------------
                         required time                         45.454    
                         arrival time                         -29.102    
  -------------------------------------------------------------------
                         slack                                 16.352    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.427ns  (logic 2.454ns (71.609%)  route 0.973ns (28.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=1, routed)           0.973    29.183    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[9]
    SLICE_X43Y150        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.541    45.397    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y150        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]/C
                         clock pessimism              0.293    45.690    
                         clock uncertainty           -0.105    45.584    
    SLICE_X43Y150        FDRE (Setup_fdre_C_D)       -0.047    45.537    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[9]
  -------------------------------------------------------------------
                         required time                         45.537    
                         arrival time                         -29.183    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.368ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.448ns  (logic 2.454ns (71.175%)  route 0.994ns (28.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.994    29.204    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[8]
    SLICE_X42Y150        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.541    45.397    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y150        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/C
                         clock pessimism              0.293    45.690    
                         clock uncertainty           -0.105    45.584    
    SLICE_X42Y150        FDRE (Setup_fdre_C_D)       -0.013    45.571    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]
  -------------------------------------------------------------------
                         required time                         45.571    
                         arrival time                         -29.204    
  -------------------------------------------------------------------
                         slack                                 16.368    

Slack (MET) :             16.385ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.267ns  (logic 2.454ns (75.110%)  route 0.813ns (24.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 45.408 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           0.813    29.023    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[16]
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.551    45.408    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/C
                         clock pessimism              0.198    45.606    
                         clock uncertainty           -0.105    45.501    
    SLICE_X43Y148        FDRE (Setup_fdre_C_D)       -0.093    45.408    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]
  -------------------------------------------------------------------
                         required time                         45.408    
                         arrival time                         -29.023    
  -------------------------------------------------------------------
                         slack                                 16.385    

Slack (MET) :             16.396ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.288ns  (logic 2.454ns (74.645%)  route 0.834ns (25.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 45.408 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[20]
                         net (fo=1, routed)           0.834    29.044    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[20]
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.551    45.408    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]/C
                         clock pessimism              0.198    45.606    
                         clock uncertainty           -0.105    45.501    
    SLICE_X43Y148        FDRE (Setup_fdre_C_D)       -0.061    45.440    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[20]
  -------------------------------------------------------------------
                         required time                         45.440    
                         arrival time                         -29.044    
  -------------------------------------------------------------------
                         slack                                 16.396    

Slack (MET) :             16.437ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.300ns  (logic 2.454ns (74.371%)  route 0.846ns (25.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           0.846    29.056    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[1]
    SLICE_X43Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.541    45.397    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]/C
                         clock pessimism              0.293    45.690    
                         clock uncertainty           -0.105    45.584    
    SLICE_X43Y152        FDRE (Setup_fdre_C_D)       -0.092    45.492    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[1]
  -------------------------------------------------------------------
                         required time                         45.492    
                         arrival time                         -29.056    
  -------------------------------------------------------------------
                         slack                                 16.437    

Slack (MET) :             16.470ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.213ns  (logic 2.454ns (76.371%)  route 0.759ns (23.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.408ns = ( 45.408 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           0.759    28.969    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[5]
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.551    45.408    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]/C
                         clock pessimism              0.198    45.606    
                         clock uncertainty           -0.105    45.501    
    SLICE_X43Y148        FDRE (Setup_fdre_C_D)       -0.062    45.439    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[5]
  -------------------------------------------------------------------
                         required time                         45.439    
                         arrival time                         -28.969    
  -------------------------------------------------------------------
                         slack                                 16.470    

Slack (MET) :             16.487ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.248ns  (logic 2.454ns (75.548%)  route 0.794ns (24.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.397ns = ( 45.397 - 40.000 ) 
    Source Clock Delay      (SCD):    5.756ns = ( 25.756 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.701    25.756    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y30         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y30         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454    28.210 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           0.794    29.004    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[14]
    SLICE_X43Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.541    45.397    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/C
                         clock pessimism              0.293    45.690    
                         clock uncertainty           -0.105    45.584    
    SLICE_X43Y152        FDRE (Setup_fdre_C_D)       -0.093    45.491    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]
  -------------------------------------------------------------------
                         required time                         45.491    
                         arrival time                         -29.004    
  -------------------------------------------------------------------
                         slack                                 16.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.209ns (42.399%)  route 0.284ns (57.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.585     1.723    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y150        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y150        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/Q
                         net (fo=4, routed)           0.284     2.171    tangerineSOCInst/pixelGenGfxInst/in29[3]
    SLICE_X42Y146        LUT3 (Prop_lut3_I0_O)        0.045     2.216 r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA[0]_i_1/O
                         net (fo=1, routed)           0.000     2.216    tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA[0]_i_1_n_0
    SLICE_X42Y146        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.857     2.254    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y146        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[0]/C
                         clock pessimism             -0.258     1.995    
    SLICE_X42Y146        FDRE (Hold_fdre_C_D)         0.120     2.115    tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.153%)  route 0.162ns (55.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.587     1.725    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.128     1.853 r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[7]/Q
                         net (fo=1, routed)           0.162     2.015    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.900     2.297    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.513     1.784    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.914    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.509%)  route 0.372ns (72.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.586     1.724    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X43Y143        FDCE                                         r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y143        FDCE (Prop_fdce_C_Q)         0.141     1.865 r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.372     2.237    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X2Y63         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.896     2.293    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y63         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.258     2.035    
    RAMB18_X2Y63         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.131    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.271ns (52.623%)  route 0.244ns (47.377%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.585     1.723    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y150        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y150        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[0]/Q
                         net (fo=4, routed)           0.244     2.131    tangerineSOCInst/pixelGenGfxInst/in29[3]
    SLICE_X42Y148        LUT6 (Prop_lut6_I3_O)        0.045     2.176 r  tangerineSOCInst/pixelGenGfxInst/pggB[3]_i_2/O
                         net (fo=1, routed)           0.000     2.176    tangerineSOCInst/pixelGenGfxInst/pggB[3]_i_2_n_0
    SLICE_X42Y148        MUXF7 (Prop_muxf7_I0_O)      0.062     2.238 r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.238    tangerineSOCInst/pixelGenGfxInst/pggB_reg[3]_i_1_n_0
    SLICE_X42Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.858     2.255    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X42Y148        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggB_reg[3]/C
                         clock pessimism             -0.258     1.996    
    SLICE_X42Y148        FDRE (Hold_fdre_C_D)         0.134     2.130    tangerineSOCInst/pixelGenGfxInst/pggB_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/videoRamBA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.141ns (21.249%)  route 0.523ns (78.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.587     1.725    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y101        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     1.866 r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[1]/Q
                         net (fo=8, routed)           0.523     2.389    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y19         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.964     2.361    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X3Y19         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.263     2.098    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.281    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.261ns (50.310%)  route 0.258ns (49.690%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.584     1.722    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y153        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y153        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/Q
                         net (fo=3, routed)           0.258     2.121    tangerineSOCInst/pixelGenGfxInst/in20[7]
    SLICE_X44Y149        LUT5 (Prop_lut5_I1_O)        0.045     2.166 r  tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_5/O
                         net (fo=1, routed)           0.000     2.166    tangerineSOCInst/pixelGenGfxInst/pggR[7]_i_5_n_0
    SLICE_X44Y149        MUXF7 (Prop_muxf7_I1_O)      0.075     2.241 r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     2.241    tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]_i_2_n_0
    SLICE_X44Y149        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.858     2.255    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y149        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]/C
                         clock pessimism             -0.258     1.996    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.134     2.130    tangerineSOCInst/pixelGenGfxInst/pggR_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.990%)  route 0.212ns (60.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.587     1.725    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.141     1.866 r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[2]/Q
                         net (fo=1, routed)           0.212     2.078    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.900     2.297    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.513     1.784    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.967    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.587     1.725    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y147        FDRE (Prop_fdre_C_Q)         0.141     1.866 r  tangerineSOCInst/pixelGenGfxInst/paletteRamAddrA_reg[6]/Q
                         net (fo=1, routed)           0.219     2.086    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.900     2.297    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y29         RAMB36E1                                     r  tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.513     1.784    
    RAMB36_X2Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.967    tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.250ns (47.293%)  route 0.279ns (52.707%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.585     1.723    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X43Y152        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[14]/Q
                         net (fo=3, routed)           0.279     2.143    tangerineSOCInst/pixelGenGfxInst/in20[6]
    SLICE_X44Y147        LUT5 (Prop_lut5_I1_O)        0.045     2.188 r  tangerineSOCInst/pixelGenGfxInst/pggR[6]_i_3/O
                         net (fo=1, routed)           0.000     2.188    tangerineSOCInst/pixelGenGfxInst/pggR[6]_i_3_n_0
    SLICE_X44Y147        MUXF7 (Prop_muxf7_I1_O)      0.064     2.252 r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.252    tangerineSOCInst/pixelGenGfxInst/pggR_reg[6]_i_1_n_0
    SLICE_X44Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.858     2.255    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X44Y147        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[6]/C
                         clock pessimism             -0.258     1.996    
    SLICE_X44Y147        FDRE (Hold_fdre_C_D)         0.134     2.130    tangerineSOCInst/pixelGenGfxInst/pggR_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/videoRamBA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.635%)  route 0.542ns (79.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.586     1.724    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.865 r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[5]/Q
                         net (fo=8, routed)           0.542     2.408    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[4]
    RAMB36_X2Y19         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.969     2.366    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.263     2.103    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.286    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y63     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X2Y63     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y29     tangerineSOCInst/pixelGenGfxInst/gfxPaletteRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y30     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y28     tangerineSOCInst/spriteGenInst/spriteDPRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y22     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y21     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y133    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y133    dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y133    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y133    dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y132    dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y131    dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.608ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.828ns (17.110%)  route 4.011ns (82.890%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 25.375 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          0.906     9.162    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.250    10.536    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X79Y115        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518    25.375    tangerineSOCInst/clk50
    SLICE_X79Y115        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[29]/C
                         clock pessimism              0.293    25.668    
                         clock uncertainty           -0.094    25.574    
    SLICE_X79Y115        FDRE (Setup_fdre_C_R)       -0.429    25.145    tangerineSOCInst/tickTimerPrescalerCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 14.608    

Slack (MET) :             14.608ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.828ns (17.110%)  route 4.011ns (82.890%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 25.375 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          0.906     9.162    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.250    10.536    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X79Y115        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518    25.375    tangerineSOCInst/clk50
    SLICE_X79Y115        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[30]/C
                         clock pessimism              0.293    25.668    
                         clock uncertainty           -0.094    25.574    
    SLICE_X79Y115        FDRE (Setup_fdre_C_R)       -0.429    25.145    tangerineSOCInst/tickTimerPrescalerCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 14.608    

Slack (MET) :             14.608ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 0.828ns (17.110%)  route 4.011ns (82.890%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.375ns = ( 25.375 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          0.906     9.162    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.250    10.536    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X79Y115        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518    25.375    tangerineSOCInst/clk50
    SLICE_X79Y115        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[31]/C
                         clock pessimism              0.293    25.668    
                         clock uncertainty           -0.094    25.574    
    SLICE_X79Y115        FDRE (Setup_fdre_C_R)       -0.429    25.145    tangerineSOCInst/tickTimerPrescalerCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                 14.608    

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.828ns (16.349%)  route 4.237ns (83.651%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 25.390 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          1.062     9.318    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y109        LUT4 (Prop_lut4_I2_O)        0.124     9.442 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=32, routed)          1.319    10.761    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.533    25.390    tangerineSOCInst/clk50
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/C
                         clock pessimism              0.278    25.668    
                         clock uncertainty           -0.094    25.574    
    SLICE_X76Y101        FDRE (Setup_fdre_C_CE)      -0.169    25.405    tangerineSOCInst/tickTimerCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         25.405    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 14.643    

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.828ns (16.349%)  route 4.237ns (83.651%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 25.390 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          1.062     9.318    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y109        LUT4 (Prop_lut4_I2_O)        0.124     9.442 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=32, routed)          1.319    10.761    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.533    25.390    tangerineSOCInst/clk50
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/C
                         clock pessimism              0.278    25.668    
                         clock uncertainty           -0.094    25.574    
    SLICE_X76Y101        FDRE (Setup_fdre_C_CE)      -0.169    25.405    tangerineSOCInst/tickTimerCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         25.405    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 14.643    

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.828ns (16.349%)  route 4.237ns (83.651%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 25.390 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          1.062     9.318    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y109        LUT4 (Prop_lut4_I2_O)        0.124     9.442 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=32, routed)          1.319    10.761    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.533    25.390    tangerineSOCInst/clk50
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[2]/C
                         clock pessimism              0.278    25.668    
                         clock uncertainty           -0.094    25.574    
    SLICE_X76Y101        FDRE (Setup_fdre_C_CE)      -0.169    25.405    tangerineSOCInst/tickTimerCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         25.405    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 14.643    

Slack (MET) :             14.643ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.065ns  (logic 0.828ns (16.349%)  route 4.237ns (83.651%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 25.390 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          1.062     9.318    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y109        LUT4 (Prop_lut4_I2_O)        0.124     9.442 r  tangerineSOCInst/tickTimerCounter[0]_i_1/O
                         net (fo=32, routed)          1.319    10.761    tangerineSOCInst/tickTimerCounter[0]_i_1_n_0
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.533    25.390    tangerineSOCInst/clk50
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[3]/C
                         clock pessimism              0.278    25.668    
                         clock uncertainty           -0.094    25.574    
    SLICE_X76Y101        FDRE (Setup_fdre_C_CE)      -0.169    25.405    tangerineSOCInst/tickTimerCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         25.405    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                 14.643    

Slack (MET) :             14.748ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.614%)  route 3.873ns (82.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 25.376 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          0.906     9.162    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.111    10.398    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X79Y114        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.519    25.376    tangerineSOCInst/clk50
    SLICE_X79Y114        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[25]/C
                         clock pessimism              0.293    25.669    
                         clock uncertainty           -0.094    25.575    
    SLICE_X79Y114        FDRE (Setup_fdre_C_R)       -0.429    25.146    tangerineSOCInst/tickTimerPrescalerCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         25.146    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                 14.748    

Slack (MET) :             14.748ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.614%)  route 3.873ns (82.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 25.376 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          0.906     9.162    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.111    10.398    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X79Y114        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.519    25.376    tangerineSOCInst/clk50
    SLICE_X79Y114        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[26]/C
                         clock pessimism              0.293    25.669    
                         clock uncertainty           -0.094    25.575    
    SLICE_X79Y114        FDRE (Setup_fdre_C_R)       -0.429    25.146    tangerineSOCInst/tickTimerPrescalerCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         25.146    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                 14.748    

Slack (MET) :             14.748ns  (required time - arrival time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.828ns (17.614%)  route 3.873ns (82.386%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 25.376 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.642     5.697    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y109        FDRE (Prop_fdre_C_Q)         0.456     6.153 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/Q
                         net (fo=3, routed)           1.027     7.180    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[0]
    SLICE_X78Y108        LUT4 (Prop_lut4_I0_O)        0.124     7.304 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12/O
                         net (fo=1, routed)           0.829     8.133    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_12_n_0
    SLICE_X80Y109        LUT5 (Prop_lut5_I4_O)        0.124     8.257 f  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5/O
                         net (fo=11, routed)          0.906     9.162    tangerineSOCInst/tickTimerPrescalerCounter[31]_i_5_n_0
    SLICE_X78Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.286 r  tangerineSOCInst/tickTimerPrescalerCounter[31]_i_1/O
                         net (fo=23, routed)          1.111    10.398    tangerineSOCInst/tickTimerPrescalerCounter[21]
    SLICE_X79Y114        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.519    25.376    tangerineSOCInst/clk50
    SLICE_X79Y114        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[27]/C
                         clock pessimism              0.293    25.669    
                         clock uncertainty           -0.094    25.575    
    SLICE_X79Y114        FDRE (Setup_fdre_C_R)       -0.429    25.146    tangerineSOCInst/tickTimerPrescalerCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         25.146    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                 14.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.556     1.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/Q
                         net (fo=1, routed)           0.109     1.944    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[0]
    SLICE_X79Y127        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.824     2.221    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y127        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[0]/C
                         clock pessimism             -0.513     1.707    
    SLICE_X79Y127        FDRE (Hold_fdre_C_D)         0.046     1.753    tangerineSOCInst/SPIInst/txBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSendStrobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/spiReady_reg/D
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.692ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.554     1.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y126        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSendStrobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141     1.833 f  tangerineSOCInst/SPIInst/dataToSendStrobe_reg/Q
                         net (fo=3, routed)           0.110     1.943    tangerineSOCInst/SPIInst/dataToSendStrobe
    SLICE_X78Y126        LUT5 (Prop_lut5_I2_O)        0.045     1.988 r  tangerineSOCInst/SPIInst/spiReady_i_1/O
                         net (fo=1, routed)           0.000     1.988    tangerineSOCInst/SPIInst/spiReady_i_1_n_0
    SLICE_X78Y126        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.822     2.219    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y126        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/C
                         clock pessimism             -0.513     1.705    
    SLICE_X78Y126        FDSE (Hold_fdse_C_D)         0.092     1.797    tangerineSOCInst/SPIInst/spiReady_reg
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.562     1.700    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y125        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/Q
                         net (fo=2, routed)           0.128     1.969    tangerineSOCInst/SPIInst/rxBuffer[6]
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[6]/C
                         clock pessimism             -0.512     1.713    
    SLICE_X74Y125        FDRE (Hold_fdre_C_D)         0.064     1.777    tangerineSOCInst/SPIInst/dataReceived_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.563     1.701    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE (Prop_fdre_C_Q)         0.141     1.842 r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/Q
                         net (fo=2, routed)           0.128     1.971    tangerineSOCInst/SPIInst/rxBuffer[7]
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[7]/C
                         clock pessimism             -0.512     1.713    
    SLICE_X74Y125        FDRE (Hold_fdre_C_D)         0.064     1.777    tangerineSOCInst/SPIInst/dataReceived_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.795%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.563     1.701    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y126        FDRE (Prop_fdre_C_Q)         0.141     1.842 r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/Q
                         net (fo=2, routed)           0.121     1.963    tangerineSOCInst/SPIInst/rxBuffer[5]
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[5]/C
                         clock pessimism             -0.512     1.713    
    SLICE_X74Y125        FDRE (Hold_fdre_C_D)         0.053     1.766    tangerineSOCInst/SPIInst/dataReceived_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.556     1.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDRE (Prop_fdre_C_Q)         0.128     1.822 r  tangerineSOCInst/SPIInst/dataToSend_reg[7]/Q
                         net (fo=1, routed)           0.117     1.939    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[7]
    SLICE_X79Y127        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.824     2.221    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y127        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[7]/C
                         clock pessimism             -0.513     1.707    
    SLICE_X79Y127        FDRE (Hold_fdre_C_D)         0.021     1.728    tangerineSOCInst/SPIInst/txBuffer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerPrescalerCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.285ns (82.173%)  route 0.062ns (17.827%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.232ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.564     1.702    tangerineSOCInst/clk50
    SLICE_X78Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_fdre_C_Q)         0.141     1.843 f  tangerineSOCInst/tickTimerPrescalerCounter_reg[15]/Q
                         net (fo=3, routed)           0.062     1.905    tangerineSOCInst/tickTimerPrescalerCounter_reg_n_0_[15]
    SLICE_X79Y111        LUT1 (Prop_lut1_I0_O)        0.045     1.950 r  tangerineSOCInst/tickTimerPrescalerCounter[16]_i_3/O
                         net (fo=1, routed)           0.000     1.950    tangerineSOCInst/tickTimerPrescalerCounter[16]_i_3_n_0
    SLICE_X79Y111        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.049 r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    tangerineSOCInst/minusOp[16]
    SLICE_X79Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.835     2.232    tangerineSOCInst/clk50
    SLICE_X79Y111        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[16]/C
                         clock pessimism             -0.516     1.715    
    SLICE_X79Y111        FDRE (Hold_fdre_C_D)         0.105     1.820    tangerineSOCInst/tickTimerPrescalerCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/txBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.890%)  route 0.173ns (55.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.556     1.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y127        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/Q
                         net (fo=1, routed)           0.173     2.008    tangerineSOCInst/SPIInst/dataToSend_reg_n_0_[5]
    SLICE_X79Y127        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.824     2.221    tangerineSOCInst/SPIInst/clk50
    SLICE_X79Y127        FDRE                                         r  tangerineSOCInst/SPIInst/txBuffer_reg[5]/C
                         clock pessimism             -0.513     1.707    
    SLICE_X79Y127        FDRE (Hold_fdre_C_D)         0.072     1.779    tangerineSOCInst/SPIInst/txBuffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.319%)  route 0.175ns (51.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.560     1.698    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.164     1.862 r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/Q
                         net (fo=2, routed)           0.175     2.038    tangerineSOCInst/SPIInst/rxBuffer[0]
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/C
                         clock pessimism             -0.492     1.733    
    SLICE_X74Y125        FDRE (Hold_fdre_C_D)         0.075     1.808    tangerineSOCInst/SPIInst/dataReceived_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tangerineSOCInst/SPIInst/rxBuffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.981%)  route 0.180ns (56.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.562     1.700    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y125        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/Q
                         net (fo=2, routed)           0.180     2.021    tangerineSOCInst/SPIInst/rxBuffer[2]
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[2]/C
                         clock pessimism             -0.512     1.713    
    SLICE_X74Y125        FDRE (Hold_fdre_C_D)         0.076     1.789    tangerineSOCInst/SPIInst/dataReceived_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_wiz_0Inst/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y101    tangerineSOCInst/tickTimerCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X76Y105    tangerineSOCInst/tickTimerCounter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y101    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y101    tangerineSOCInst/tickTimerCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y101    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y101    tangerineSOCInst/tickTimerCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y103    tangerineSOCInst/tickTimerCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X76Y104    tangerineSOCInst/tickTimerCounter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8    clk_wiz_0Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y10   clk_wiz_1Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      998.744ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.744ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.986ns  (logic 0.478ns (48.495%)  route 0.508ns (51.505%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.508     0.986    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X75Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X75Y135        FDRE (Setup_fdre_C_D)       -0.270   999.730    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.730    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                998.744    

Slack (MET) :             998.860ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.924ns  (logic 0.478ns (51.744%)  route 0.446ns (48.256%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.446     0.924    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X76Y135        FDRE (Setup_fdre_C_D)       -0.216   999.784    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                998.860    

Slack (MET) :             998.909ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.995ns  (logic 0.518ns (52.035%)  route 0.477ns (47.965%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.477     0.995    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X71Y133        FDRE (Setup_fdre_C_D)       -0.095   999.905    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                998.909    

Slack (MET) :             998.934ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.971ns  (logic 0.518ns (53.365%)  route 0.453ns (46.635%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.453     0.971    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X75Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X75Y135        FDRE (Setup_fdre_C_D)       -0.095   999.905    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                998.934    

Slack (MET) :             998.956ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.780ns  (logic 0.478ns (61.292%)  route 0.302ns (38.708%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y134        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.302     0.780    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X71Y133        FDRE (Setup_fdre_C_D)       -0.264   999.736    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                998.956    

Slack (MET) :             998.983ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.970ns  (logic 0.518ns (53.385%)  route 0.452ns (46.615%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.452     0.970    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X74Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X74Y134        FDRE (Setup_fdre_C_D)       -0.047   999.953    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.953    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                998.983    

Slack (MET) :             998.994ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.788ns  (logic 0.478ns (60.689%)  route 0.310ns (39.311%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.310     0.788    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X76Y135        FDRE (Setup_fdre_C_D)       -0.218   999.782    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.788    
  -------------------------------------------------------------------
                         slack                                998.994    

Slack (MET) :             999.016ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.939ns  (logic 0.456ns (48.552%)  route 0.483ns (51.448%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.483     0.939    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X76Y135        FDRE (Setup_fdre_C_D)       -0.045   999.955    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                        999.955    
                         arrival time                          -0.939    
  -------------------------------------------------------------------
                         slack                                999.016    

Slack (MET) :             999.135ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.822ns  (logic 0.518ns (63.004%)  route 0.304ns (36.996%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.304     0.822    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X76Y135        FDRE (Setup_fdre_C_D)       -0.043   999.957    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        999.957    
                         arrival time                          -0.822    
  -------------------------------------------------------------------
                         slack                                999.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.641ns  (logic 0.456ns (12.525%)  route 3.185ns (87.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 11.475 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.670    11.475    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X47Y139        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDRE (Prop_fdre_C_Q)         0.456    11.931 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/Q
                         net (fo=4, routed)           3.185    15.116    tangerineSOCInst/sdramDMAInst/sdramDInLatched[30]
    SLICE_X78Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.519    15.376    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X78Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.205    15.281    
    SLICE_X78Y113        FDCE (Setup_fdce_C_D)       -0.058    15.223    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[30]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.116    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.723ns  (logic 0.608ns (16.331%)  route 3.115ns (83.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns = ( 11.445 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.640    11.445    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.456    11.901 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/Q
                         net (fo=4, routed)           3.115    15.016    tangerineSOCInst/sdramDMAInst/sdramDInLatched[19]
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.152    15.168 r  tangerineSOCInst/sdramDMAInst/ch1Dout[3]_i_1/O
                         net (fo=1, routed)           0.000    15.168    tangerineSOCInst/sdramDMAInst/ch1Dout[3]_i_1_n_0
    SLICE_X56Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.544    15.401    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X56Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[3]/C
                         clock pessimism              0.110    15.511    
                         clock uncertainty           -0.205    15.306    
    SLICE_X56Y113        FDCE (Setup_fdce_C_D)        0.118    15.424    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.424    
                         arrival time                         -15.168    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.432ns  (logic 0.518ns (15.091%)  route 2.914ns (84.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.721ns = ( 11.471 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.666    11.471    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X42Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDRE (Prop_fdre_C_Q)         0.518    11.989 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/Q
                         net (fo=4, routed)           2.914    14.903    tangerineSOCInst/sdramDMAInst/sdramDInLatched[24]
    SLICE_X78Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.519    15.376    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X78Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.205    15.281    
    SLICE_X78Y113        FDCE (Setup_fdce_C_D)       -0.067    15.214    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.336ns  (logic 0.580ns (17.385%)  route 2.756ns (82.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns = ( 11.445 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.640    11.445    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.456    11.901 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/Q
                         net (fo=4, routed)           2.756    14.657    tangerineSOCInst/sdramDMAInst/sdramDInLatched[18]
    SLICE_X56Y113        LUT3 (Prop_lut3_I0_O)        0.124    14.781 r  tangerineSOCInst/sdramDMAInst/ch1Dout[2]_i_1/O
                         net (fo=1, routed)           0.000    14.781    tangerineSOCInst/sdramDMAInst/ch1Dout[2]_i_1_n_0
    SLICE_X56Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.544    15.401    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X56Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[2]/C
                         clock pessimism              0.110    15.511    
                         clock uncertainty           -0.205    15.306    
    SLICE_X56Y113        FDCE (Setup_fdce_C_D)        0.081    15.387    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         15.387    
                         arrival time                         -14.781    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.178ns  (logic 0.456ns (14.349%)  route 2.722ns (85.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 15.392 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns = ( 11.445 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.640    11.445    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.456    11.901 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/Q
                         net (fo=4, routed)           2.722    14.623    tangerineSOCInst/sdramDMAInst/sdramDInLatched[20]
    SLICE_X75Y104        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.535    15.392    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X75Y104        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]/C
                         clock pessimism              0.110    15.502    
                         clock uncertainty           -0.205    15.297    
    SLICE_X75Y104        FDCE (Setup_fdce_C_D)       -0.067    15.230    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[20]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -14.623    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.128ns  (logic 0.456ns (14.579%)  route 2.672ns (85.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.380ns = ( 15.380 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns = ( 11.472 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.667    11.472    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.456    11.928 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/Q
                         net (fo=4, routed)           2.672    14.600    tangerineSOCInst/sdramDMAInst/sdramDInLatched[25]
    SLICE_X78Y107        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.523    15.380    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X78Y107        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]/C
                         clock pessimism              0.110    15.490    
                         clock uncertainty           -0.205    15.285    
    SLICE_X78Y107        FDCE (Setup_fdce_C_D)       -0.067    15.218    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -14.600    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.192ns  (logic 0.456ns (14.284%)  route 2.736ns (85.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    5.705ns = ( 11.455 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.650    11.455    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X77Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y138        FDRE (Prop_fdre_C_Q)         0.456    11.911 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/Q
                         net (fo=4, routed)           2.736    14.647    tangerineSOCInst/sdramDMAInst/sdramDInLatched[16]
    SLICE_X74Y100        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.536    15.393    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X74Y100        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]/C
                         clock pessimism              0.110    15.503    
                         clock uncertainty           -0.205    15.298    
    SLICE_X74Y100        FDCE (Setup_fdce_C_D)       -0.031    15.267    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -14.647    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch2Dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        2.944ns  (logic 0.456ns (15.491%)  route 2.488ns (84.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    5.900ns = ( 11.650 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.845    11.650    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X50Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.456    12.106 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/Q
                         net (fo=4, routed)           2.488    14.594    tangerineSOCInst/sdramDMAInst/sdramDInLatched[9]
    SLICE_X67Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.538    15.395    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X67Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[9]/C
                         clock pessimism              0.110    15.505    
                         clock uncertainty           -0.205    15.300    
    SLICE_X67Y138        FDCE (Setup_fdce_C_D)       -0.058    15.242    tangerineSOCInst/sdramDMAInst/ch2Dout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch1Dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        3.160ns  (logic 0.715ns (22.626%)  route 2.445ns (77.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    5.695ns = ( 11.445 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.640    11.445    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y137        FDRE (Prop_fdre_C_Q)         0.419    11.864 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[22]/Q
                         net (fo=4, routed)           2.445    14.309    tangerineSOCInst/sdramDMAInst/sdramDInLatched[22]
    SLICE_X55Y114        LUT3 (Prop_lut3_I0_O)        0.296    14.605 r  tangerineSOCInst/sdramDMAInst/ch1Dout[6]_i_1/O
                         net (fo=1, routed)           0.000    14.605    tangerineSOCInst/sdramDMAInst/ch1Dout[6]_i_1_n_0
    SLICE_X55Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.544    15.401    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X55Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch1Dout_reg[6]/C
                         clock pessimism              0.110    15.511    
                         clock uncertainty           -0.205    15.306    
    SLICE_X55Y114        FDCE (Setup_fdce_C_D)        0.031    15.337    tangerineSOCInst/sdramDMAInst/ch1Dout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -14.605    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.250ns  (clk100_clk_wiz_0 rise@10.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        2.989ns  (logic 0.456ns (15.257%)  route 2.533ns (84.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns = ( 11.472 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.667    11.472    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.456    11.928 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/Q
                         net (fo=4, routed)           2.533    14.461    tangerineSOCInst/sdramDMAInst/sdramDInLatched[26]
    SLICE_X78Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.519    15.376    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X78Y113        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]/C
                         clock pessimism              0.110    15.486    
                         clock uncertainty           -0.205    15.281    
    SLICE_X78Y113        FDCE (Setup_fdce_C_D)       -0.081    15.200    tangerineSOCInst/sdramDMAInst/ch0Dout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -14.461    
  -------------------------------------------------------------------
                         slack                                  0.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.478ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch2Dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.005%)  route 0.179ns (55.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.714ns = ( 7.464 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.576     7.464    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X67Y139        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y139        FDRE (Prop_fdre_C_Q)         0.141     7.605 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[3]/Q
                         net (fo=4, routed)           0.179     7.785    tangerineSOCInst/sdramDMAInst/sdramDInLatched[3]
    SLICE_X67Y137        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.845     2.242    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X67Y137        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[3]/C
                         clock pessimism             -0.206     2.036    
                         clock uncertainty            0.205     2.241    
    SLICE_X67Y137        FDCE (Hold_fdce_C_D)         0.066     2.307    tangerineSOCInst/sdramDMAInst/ch2Dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           7.785    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.141%)  route 0.178ns (55.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns = ( 7.471 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.583     7.471    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     7.612 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/Q
                         net (fo=4, routed)           0.178     7.791    tangerineSOCInst/sdramDMAInst/sdramDInLatched[31]
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.205     2.250    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.063     2.313    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           7.791    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.489ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.159%)  route 0.178ns (55.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns = ( 7.471 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.583     7.471    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     7.612 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[26]/Q
                         net (fo=4, routed)           0.178     7.791    tangerineSOCInst/sdramDMAInst/sdramDInLatched[26]
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.205     2.250    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.052     2.302    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           7.791    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.499ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.390%)  route 0.200ns (58.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns = ( 7.471 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.583     7.471    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     7.612 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[27]/Q
                         net (fo=4, routed)           0.200     7.812    tangerineSOCInst/sdramDMAInst/sdramDInLatched[27]
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.205     2.250    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.063     2.313    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           7.812    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.505ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.095%)  route 0.202ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns = ( 7.471 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.583     7.471    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y138        FDRE (Prop_fdre_C_Q)         0.141     7.612 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[25]/Q
                         net (fo=4, routed)           0.202     7.814    tangerineSOCInst/sdramDMAInst/sdramDInLatched[25]
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X56Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.205     2.250    
    SLICE_X56Y138        FDCE (Hold_fdce_C_D)         0.059     2.309    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           7.814    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.518ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch2Dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.316%)  route 0.198ns (54.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.712ns = ( 7.462 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.574     7.462    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X68Y136        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y136        FDRE (Prop_fdre_C_Q)         0.164     7.626 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[2]/Q
                         net (fo=4, routed)           0.198     7.824    tangerineSOCInst/sdramDMAInst/sdramDInLatched[2]
    SLICE_X67Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.838     2.235    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X67Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[2]/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.205     2.234    
    SLICE_X67Y129        FDCE (Hold_fdce_C_D)         0.072     2.306    tangerineSOCInst/sdramDMAInst/ch2Dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           7.824    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.520ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch2Dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.959%)  route 0.230ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.702ns = ( 7.452 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.564     7.452    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X71Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y125        FDRE (Prop_fdre_C_Q)         0.141     7.593 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/Q
                         net (fo=4, routed)           0.230     7.824    tangerineSOCInst/sdramDMAInst/sdramDInLatched[0]
    SLICE_X67Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.838     2.235    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X67Y129        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch2Dout_reg[0]/C
                         clock pessimism             -0.206     2.029    
                         clock uncertainty            0.205     2.234    
    SLICE_X67Y129        FDCE (Hold_fdce_C_D)         0.070     2.304    tangerineSOCInst/sdramDMAInst/ch2Dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           7.824    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.524ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.332%)  route 0.227ns (61.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns = ( 7.472 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.584     7.472    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X47Y139        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y139        FDRE (Prop_fdre_C_Q)         0.141     7.613 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[30]/Q
                         net (fo=4, routed)           0.227     7.840    tangerineSOCInst/sdramDMAInst/sdramDInLatched[30]
    SLICE_X50Y139        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X50Y139        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.205     2.250    
    SLICE_X50Y139        FDCE (Hold_fdce_C_D)         0.066     2.316    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           7.840    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.525ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.843%)  route 0.232ns (62.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns = ( 7.472 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.584     7.472    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X51Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.141     7.613 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[29]/Q
                         net (fo=4, routed)           0.232     7.845    tangerineSOCInst/sdramDMAInst/sdramDInLatched[29]
    SLICE_X50Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X50Y138        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.205     2.250    
    SLICE_X50Y138        FDCE (Hold_fdce_C_D)         0.070     2.320    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           7.845    
  -------------------------------------------------------------------
                         slack                                  5.525    

Slack (MET) :             5.537ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.750ns  (clk100_clk_wiz_0 rise@0.000ns - clk100ps_clk_wiz_0 rise@5.750ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.396%)  route 0.236ns (62.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    1.721ns = ( 7.471 - 5.750 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     6.020 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     6.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     7.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     6.318 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     6.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     6.889 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.583     7.471    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X51Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.141     7.612 r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[28]/Q
                         net (fo=4, routed)           0.236     7.848    tangerineSOCInst/sdramDMAInst/sdramDInLatched[28]
    SLICE_X52Y137        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.852     2.249    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X52Y137        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]/C
                         clock pessimism             -0.206     2.043    
                         clock uncertainty            0.205     2.248    
    SLICE_X52Y137        FDCE (Hold_fdce_C_D)         0.063     2.311    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           7.848    
  -------------------------------------------------------------------
                         slack                                  5.537    





---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk100_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -1.442ns,  Total Violation       -5.550ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.442ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        3.834ns  (logic 0.606ns (15.806%)  route 3.228ns (84.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 175.407 - 170.000 ) 
    Source Clock Delay      (SCD):    5.726ns = ( 172.393 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.671   172.393    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X55Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.456   172.849 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/Q
                         net (fo=8, routed)           1.879   174.728    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/p_0_in[4]
    SLICE_X54Y148        LUT5 (Prop_lut5_I2_O)        0.150   174.878 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardWrEn_i_1/O
                         net (fo=1, routed)           1.349   176.227    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_14
    SLICE_X53Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.550   175.407    tangerineSOCInst/usbHostInst/clk100
    SLICE_X53Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/C
                         clock pessimism              0.071   175.477    
                         clock uncertainty           -0.424   175.054    
    SLICE_X53Y145        FDRE (Setup_fdre_C_D)       -0.269   174.785    tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg
  -------------------------------------------------------------------
                         required time                        174.785    
                         arrival time                        -176.227    
  -------------------------------------------------------------------
                         slack                                 -1.442    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.727ns  (logic 0.580ns (21.265%)  route 2.147ns (78.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 175.391 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.155   175.108    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X66Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.534   175.391    tangerineSOCInst/usbHostInst/clk100
    SLICE_X66Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]/C
                         clock pessimism              0.071   175.461    
                         clock uncertainty           -0.424   175.038    
    SLICE_X66Y133        FDRE (Setup_fdre_C_CE)      -0.169   174.869    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[5]
  -------------------------------------------------------------------
                         required time                        174.869    
                         arrival time                        -175.108    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.727ns  (logic 0.580ns (21.265%)  route 2.147ns (78.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 175.391 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.155   175.108    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X66Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.534   175.391    tangerineSOCInst/usbHostInst/clk100
    SLICE_X66Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[5]/C
                         clock pessimism              0.071   175.461    
                         clock uncertainty           -0.424   175.038    
    SLICE_X66Y133        FDRE (Setup_fdre_C_CE)      -0.169   174.869    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[5]
  -------------------------------------------------------------------
                         required time                        174.869    
                         arrival time                        -175.108    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.727ns  (logic 0.580ns (21.265%)  route 2.147ns (78.735%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 175.391 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.155   175.108    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X66Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.534   175.391    tangerineSOCInst/usbHostInst/clk100
    SLICE_X66Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]/C
                         clock pessimism              0.071   175.461    
                         clock uncertainty           -0.424   175.038    
    SLICE_X66Y133        FDRE (Setup_fdre_C_CE)      -0.169   174.869    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[6]
  -------------------------------------------------------------------
                         required time                        174.869    
                         arrival time                        -175.108    
  -------------------------------------------------------------------
                         slack                                 -0.239    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.720ns  (logic 0.580ns (21.320%)  route 2.140ns (78.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.148   175.101    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.539   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.043    
    SLICE_X62Y134        FDRE (Setup_fdre_C_CE)      -0.169   174.874    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[1]
  -------------------------------------------------------------------
                         required time                        174.874    
                         arrival time                        -175.101    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.720ns  (logic 0.580ns (21.320%)  route 2.140ns (78.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.148   175.101    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.539   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.043    
    SLICE_X62Y134        FDRE (Setup_fdre_C_CE)      -0.169   174.874    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]
  -------------------------------------------------------------------
                         required time                        174.874    
                         arrival time                        -175.101    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.720ns  (logic 0.580ns (21.320%)  route 2.140ns (78.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.148   175.101    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.539   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.043    
    SLICE_X62Y134        FDRE (Setup_fdre_C_CE)      -0.169   174.874    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]
  -------------------------------------------------------------------
                         required time                        174.874    
                         arrival time                        -175.101    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.720ns  (logic 0.580ns (21.320%)  route 2.140ns (78.680%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 175.396 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.148   175.101    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.539   175.396    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]/C
                         clock pessimism              0.071   175.466    
                         clock uncertainty           -0.424   175.043    
    SLICE_X62Y134        FDRE (Setup_fdre_C_CE)      -0.169   174.874    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[1]
  -------------------------------------------------------------------
                         required time                        174.874    
                         arrival time                        -175.101    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.677ns  (logic 0.580ns (21.670%)  route 2.097ns (78.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 175.395 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.104   175.057    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X65Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.538   175.395    tangerineSOCInst/usbHostInst/clk100
    SLICE_X65Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]/C
                         clock pessimism              0.071   175.465    
                         clock uncertainty           -0.424   175.042    
    SLICE_X65Y134        FDRE (Setup_fdre_C_CE)      -0.205   174.837    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[4]
  -------------------------------------------------------------------
                         required time                        174.837    
                         arrival time                        -175.057    
  -------------------------------------------------------------------
                         slack                                 -0.220    

Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.533%)  route 2.113ns (78.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.394ns = ( 175.394 - 170.000 ) 
    Source Clock Delay      (SCD):    5.714ns = ( 172.381 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.659   172.381    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X73Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y143        FDRE (Prop_fdre_C_Q)         0.456   172.837 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg[0]/Q
                         net (fo=11, routed)          0.992   173.829    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/typ_reg_n_0_[0]
    SLICE_X67Y139        LUT4 (Prop_lut4_I0_O)        0.124   173.953 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/usbH1MouseDxLatched[7]_i_1/O
                         net (fo=24, routed)          1.121   175.074    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched0
    SLICE_X64Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.537   175.394    tangerineSOCInst/usbHostInst/clk100
    SLICE_X64Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]/C
                         clock pessimism              0.071   175.464    
                         clock uncertainty           -0.424   175.041    
    SLICE_X64Y133        FDRE (Setup_fdre_C_CE)      -0.169   174.872    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[6]
  -------------------------------------------------------------------
                         required time                        174.872    
                         arrival time                        -175.074    
  -------------------------------------------------------------------
                         slack                                 -0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.639%)  route 0.674ns (78.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.586     1.724    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X55Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDRE (Prop_fdre_C_Q)         0.141     1.865 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/Q
                         net (fo=2, routed)           0.674     2.539    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse
    SLICE_X54Y148        LUT4 (Prop_lut4_I3_O)        0.045     2.584 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardSyncState_inv_i_1/O
                         net (fo=1, routed)           0.000     2.584    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_13
    SLICE_X54Y148        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.857     2.254    tangerineSOCInst/usbHostInst/clk100
    SLICE_X54Y148        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/C
                         clock pessimism             -0.188     2.066    
                         clock uncertainty            0.424     2.489    
    SLICE_X54Y148        FDSE (Hold_fdse_C_D)         0.091     2.580    tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.164ns (18.051%)  route 0.745ns (81.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y136        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dx_reg[3]/Q
                         net (fo=1, routed)           0.745     2.624    tangerineSOCInst/usbHostInst/mouse_dx[3]
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.846     2.243    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]/C
                         clock pessimism             -0.188     2.055    
                         clock uncertainty            0.424     2.478    
    SLICE_X62Y134        FDRE (Hold_fdre_C_D)         0.087     2.565    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.164ns (17.945%)  route 0.750ns (82.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[2]/Q
                         net (fo=1, routed)           0.750     2.629    tangerineSOCInst/usbHostInst/usb_hid_host1Inst_n_61
    SLICE_X62Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.843     2.240    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]/C
                         clock pessimism             -0.188     2.052    
                         clock uncertainty            0.424     2.475    
    SLICE_X62Y131        FDRE (Hold_fdre_C_D)         0.089     2.564    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.670%)  route 0.764ns (82.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X62Y135        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_btn_reg[0]/Q
                         net (fo=1, routed)           0.764     2.643    tangerineSOCInst/usbHostInst/usb_hid_host1Inst_n_63
    SLICE_X62Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.845     2.242    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]/C
                         clock pessimism             -0.188     2.054    
                         clock uncertainty            0.424     2.477    
    SLICE_X62Y133        FDRE (Hold_fdre_C_D)         0.089     2.566    tangerineSOCInst/usbHostInst/hidMouseButtons_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.164ns (17.982%)  route 0.748ns (82.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.585     1.723    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X52Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[2]/Q
                         net (fo=1, routed)           0.748     2.635    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_58
    SLICE_X54Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.252    tangerineSOCInst/usbHostInst/clk100
    SLICE_X54Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/C
                         clock pessimism             -0.188     2.064    
                         clock uncertainty            0.424     2.487    
    SLICE_X54Y152        FDRE (Hold_fdre_C_D)         0.070     2.557    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.680%)  route 0.764ns (82.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.577     1.715    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X62Y136        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y136        FDRE (Prop_fdre_C_Q)         0.164     1.879 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dx_reg[2]/Q
                         net (fo=1, routed)           0.764     2.643    tangerineSOCInst/usbHostInst/mouse_dx[2]
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.846     2.243    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]/C
                         clock pessimism             -0.188     2.055    
                         clock uncertainty            0.424     2.478    
    SLICE_X62Y134        FDRE (Hold_fdre_C_D)         0.086     2.564    tangerineSOCInst/usbHostInst/usbH1MouseDxLatched_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.141ns (15.286%)  route 0.781ns (84.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.585     1.723    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X53Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y151        FDRE (Prop_fdre_C_Q)         0.141     1.864 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[1]/Q
                         net (fo=1, routed)           0.781     2.646    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_43
    SLICE_X54Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.252    tangerineSOCInst/usbHostInst/clk100
    SLICE_X54Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]/C
                         clock pessimism             -0.188     2.064    
                         clock uncertainty            0.424     2.487    
    SLICE_X54Y152        FDRE (Hold_fdre_C_D)         0.072     2.559    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.164ns (17.541%)  route 0.771ns (82.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.578     1.716    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/clk12
    SLICE_X62Y137        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dy_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDRE (Prop_fdre_C_Q)         0.164     1.880 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/mouse_dy_reg[2]/Q
                         net (fo=1, routed)           0.771     2.651    tangerineSOCInst/usbHostInst/mouse_dy[2]
    SLICE_X62Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.843     2.240    tangerineSOCInst/usbHostInst/clk100
    SLICE_X62Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[2]/C
                         clock pessimism             -0.188     2.052    
                         clock uncertainty            0.424     2.475    
    SLICE_X62Y131        FDRE (Hold_fdre_C_D)         0.083     2.558    tangerineSOCInst/usbHostInst/usbH1MouseDyLatched_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.651    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.148ns (17.112%)  route 0.717ns (82.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.585     1.723    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X52Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y151        FDRE (Prop_fdre_C_Q)         0.148     1.871 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/Q
                         net (fo=1, routed)           0.717     2.588    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_56
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.853     2.251    tangerineSOCInst/usbHostInst/clk100
    SLICE_X52Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/C
                         clock pessimism             -0.188     2.063    
                         clock uncertainty            0.424     2.486    
    SLICE_X52Y153        FDRE (Hold_fdre_C_D)         0.006     2.492    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.128ns (14.455%)  route 0.758ns (85.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.584     1.722    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/clk12
    SLICE_X54Y151        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y151        FDRE (Prop_fdre_C_Q)         0.128     1.850 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[5]/Q
                         net (fo=1, routed)           0.758     2.608    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_63
    SLICE_X54Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.853     2.251    tangerineSOCInst/usbHostInst/clk100
    SLICE_X54Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]/C
                         clock pessimism             -0.188     2.063    
                         clock uncertainty            0.424     2.486    
    SLICE_X54Y153        FDRE (Hold_fdre_C_D)         0.017     2.503    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.580ns (13.382%)  route 3.754ns (86.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.821    10.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.531    15.388    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/C
                         clock pessimism              0.110    15.498    
                         clock uncertainty           -0.225    15.273    
    SLICE_X71Y116        FDCE (Setup_fdce_C_CE)      -0.205    15.068    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.580ns (13.382%)  route 3.754ns (86.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.821    10.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.531    15.388    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/C
                         clock pessimism              0.110    15.498    
                         clock uncertainty           -0.225    15.273    
    SLICE_X71Y116        FDCE (Setup_fdce_C_CE)      -0.205    15.068    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.580ns (13.382%)  route 3.754ns (86.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.821    10.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.531    15.388    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/C
                         clock pessimism              0.110    15.498    
                         clock uncertainty           -0.225    15.273    
    SLICE_X71Y116        FDCE (Setup_fdce_C_CE)      -0.205    15.068    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.580ns (13.382%)  route 3.754ns (86.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.821    10.056    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.531    15.388    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X71Y116        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/C
                         clock pessimism              0.110    15.498    
                         clock uncertainty           -0.225    15.273    
    SLICE_X71Y116        FDCE (Setup_fdce_C_CE)      -0.205    15.068    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.580ns (13.671%)  route 3.663ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.730     9.965    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.533    15.390    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]/C
                         clock pessimism              0.110    15.500    
                         clock uncertainty           -0.225    15.275    
    SLICE_X70Y114        FDCE (Setup_fdce_C_CE)      -0.169    15.106    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[12]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.580ns (13.671%)  route 3.663ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.730     9.965    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.533    15.390    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]/C
                         clock pessimism              0.110    15.500    
                         clock uncertainty           -0.225    15.275    
    SLICE_X70Y114        FDCE (Setup_fdce_C_CE)      -0.169    15.106    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.580ns (13.671%)  route 3.663ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.730     9.965    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.533    15.390    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]/C
                         clock pessimism              0.110    15.500    
                         clock uncertainty           -0.225    15.275    
    SLICE_X70Y114        FDCE (Setup_fdce_C_CE)      -0.169    15.106    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.580ns (13.671%)  route 3.663ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.730     9.965    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.533    15.390    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/C
                         clock pessimism              0.110    15.500    
                         clock uncertainty           -0.225    15.275    
    SLICE_X70Y114        FDCE (Setup_fdce_C_CE)      -0.169    15.106    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.580ns (13.671%)  route 3.663ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.730     9.965    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.533    15.390    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/C
                         clock pessimism              0.110    15.500    
                         clock uncertainty           -0.225    15.275    
    SLICE_X70Y114        FDCE (Setup_fdce_C_CE)      -0.169    15.106    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.580ns (13.671%)  route 3.663ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     6.178 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          2.933     9.111    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X68Y111        LUT2 (Prop_lut2_I0_O)        0.124     9.235 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.730     9.965    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.533    15.390    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X70Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]/C
                         clock pessimism              0.110    15.500    
                         clock uncertainty           -0.225    15.275    
    SLICE_X70Y114        FDCE (Setup_fdce_C_CE)      -0.169    15.106    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[19]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -9.965    
  -------------------------------------------------------------------
                         slack                                  5.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.064%)  route 0.790ns (80.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X55Y137        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           0.790     2.651    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.045     2.696 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1/O
                         net (fo=1, routed)           0.000     2.696    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1_n_0
    SLICE_X65Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.843     2.240    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X65Y117        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/C
                         clock pessimism             -0.206     2.034    
                         clock uncertainty            0.225     2.259    
    SLICE_X65Y117        FDCE (Hold_fdce_C_D)         0.092     2.351    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerPgPrvVSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.940%)  route 0.912ns (83.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.912     2.773    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X62Y110        LUT3 (Prop_lut3_I2_O)        0.045     2.818 r  tangerineSOCInst/pixelGenInst/frameTimerPgPrvVSync_i_1/O
                         net (fo=1, routed)           0.000     2.818    tangerineSOCInst/pixelGenInst_n_12
    SLICE_X62Y110        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.850     2.247    tangerineSOCInst/clk100
    SLICE_X62Y110        FDRE                                         r  tangerineSOCInst/frameTimerPgPrvVSync_reg/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X62Y110        FDRE (Hold_fdre_C_D)         0.120     2.386    tangerineSOCInst/frameTimerPgPrvVSync_reg
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.147ns  (logic 0.231ns (20.144%)  route 0.916ns (79.856%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.770     2.631    tangerineSOCInst/nekoRvInst/pgVSync
    SLICE_X58Y108        LUT6 (Prop_lut6_I0_O)        0.045     2.676 f  tangerineSOCInst/nekoRvInst/registersDoutForCPU[0]_i_3/O
                         net (fo=1, routed)           0.146     2.822    tangerineSOCInst/nekoRvInst/registersDoutForCPU[0]_i_3_n_0
    SLICE_X58Y108        LUT6 (Prop_lut6_I2_O)        0.045     2.867 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000     2.867    tangerineSOCInst/nekoRvInst_n_110
    SLICE_X58Y108        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.853     2.250    tangerineSOCInst/clk100
    SLICE_X58Y108        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism             -0.206     2.044    
                         clock uncertainty            0.225     2.269    
    SLICE_X58Y108        FDRE (Hold_fdre_C_D)         0.091     2.360    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.227ns (19.382%)  route 0.944ns (80.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X55Y137        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y137        FDRE (Prop_fdre_C_Q)         0.128     1.848 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           0.944     2.792    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[1]
    SLICE_X65Y114        LUT6 (Prop_lut6_I0_O)        0.099     2.891 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1/O
                         net (fo=1, routed)           0.000     2.891    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1_n_0
    SLICE_X65Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.846     2.243    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X65Y114        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/C
                         clock pessimism             -0.206     2.037    
                         clock uncertainty            0.225     2.262    
    SLICE_X65Y114        FDCE (Hold_fdce_C_D)         0.091     2.353    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.189ns (15.437%)  route 1.035ns (84.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.912     2.773    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.048     2.821 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.123     2.945    tangerineSOCInst/frameTimerValue0
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/clk100
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[28]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X62Y109        FDRE (Hold_fdre_C_CE)       -0.082     2.185    tangerineSOCInst/frameTimerValue_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.189ns (15.437%)  route 1.035ns (84.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.912     2.773    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.048     2.821 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.123     2.945    tangerineSOCInst/frameTimerValue0
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/clk100
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[29]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X62Y109        FDRE (Hold_fdre_C_CE)       -0.082     2.185    tangerineSOCInst/frameTimerValue_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.189ns (15.437%)  route 1.035ns (84.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.912     2.773    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.048     2.821 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.123     2.945    tangerineSOCInst/frameTimerValue0
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/clk100
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[30]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X62Y109        FDRE (Hold_fdre_C_CE)       -0.082     2.185    tangerineSOCInst/frameTimerValue_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.189ns (15.437%)  route 1.035ns (84.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.912     2.773    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.048     2.821 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.123     2.945    tangerineSOCInst/frameTimerValue0
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/clk100
    SLICE_X62Y109        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[31]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X62Y109        FDRE (Hold_fdre_C_CE)       -0.082     2.185    tangerineSOCInst/frameTimerValue_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.189ns (14.572%)  route 1.108ns (85.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.912     2.773    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.048     2.821 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.196     3.017    tangerineSOCInst/frameTimerValue0
    SLICE_X62Y108        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/clk100
    SLICE_X62Y108        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[24]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X62Y108        FDRE (Hold_fdre_C_CE)       -0.082     2.185    tangerineSOCInst/frameTimerValue_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/frameTimerValue_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.189ns (14.572%)  route 1.108ns (85.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y135        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=11, routed)          0.912     2.773    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X62Y110        LUT2 (Prop_lut2_I0_O)        0.048     2.821 r  tangerineSOCInst/pixelGenInst/frameTimerValue[0]_i_1/O
                         net (fo=32, routed)          0.196     3.017    tangerineSOCInst/frameTimerValue0
    SLICE_X62Y108        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/clk100
    SLICE_X62Y108        FDRE                                         r  tangerineSOCInst/frameTimerValue_reg[25]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X62Y108        FDRE (Hold_fdre_C_CE)       -0.082     2.185    tangerineSOCInst/frameTimerValue_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.832    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.511ns  (logic 1.812ns (21.289%)  route 6.699ns (78.711%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.559ns = ( 15.559 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         1.272    11.860    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.984 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9/O
                         net (fo=1, routed)           0.000    11.984    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    12.229 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3/O
                         net (fo=1, routed)           0.960    13.190    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.298    13.488 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1/O
                         net (fo=7, routed)           0.717    14.205    tangerineSOCInst/nekoRvInst/regs[0]_32[20]
    SLICE_X54Y79         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.703    15.559    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y79         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5/C
                         clock pessimism              0.110    15.669    
                         clock uncertainty           -0.214    15.455    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)       -0.092    15.363    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.542ns  (logic 1.812ns (21.213%)  route 6.730ns (78.787%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         0.911    11.500    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X77Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13/O
                         net (fo=1, routed)           0.000    11.624    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13_n_0
    SLICE_X77Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    11.869 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5/O
                         net (fo=1, routed)           1.542    13.411    tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.298    13.709 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1/O
                         net (fo=7, routed)           0.527    14.236    tangerineSOCInst/nekoRvInst/regs[0]_32[31]
    SLICE_X49Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_1/C
                         clock pessimism              0.110    15.679    
                         clock uncertainty           -0.214    15.465    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)       -0.040    15.425    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -14.236    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.532ns  (logic 1.812ns (21.237%)  route 6.720ns (78.763%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         0.911    11.500    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X77Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13/O
                         net (fo=1, routed)           0.000    11.624    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13_n_0
    SLICE_X77Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    11.869 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5/O
                         net (fo=1, routed)           1.542    13.411    tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.298    13.709 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1/O
                         net (fo=7, routed)           0.518    14.226    tangerineSOCInst/nekoRvInst/regs[0]_32[31]
    SLICE_X49Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X49Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_2/C
                         clock pessimism              0.110    15.679    
                         clock uncertainty           -0.214    15.465    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)       -0.047    15.418    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -14.226    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 1.812ns (21.230%)  route 6.723ns (78.770%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         0.911    11.500    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X77Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13/O
                         net (fo=1, routed)           0.000    11.624    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13_n_0
    SLICE_X77Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    11.869 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5/O
                         net (fo=1, routed)           1.542    13.411    tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.298    13.709 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1/O
                         net (fo=7, routed)           0.520    14.229    tangerineSOCInst/nekoRvInst/regs[0]_32[31]
    SLICE_X47Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_4/C
                         clock pessimism              0.110    15.679    
                         clock uncertainty           -0.214    15.465    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.043    15.422    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 1.812ns (21.248%)  route 6.716ns (78.752%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         0.911    11.500    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X77Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13/O
                         net (fo=1, routed)           0.000    11.624    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13_n_0
    SLICE_X77Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    11.869 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5/O
                         net (fo=1, routed)           1.542    13.411    tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.298    13.709 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1/O
                         net (fo=7, routed)           0.513    14.222    tangerineSOCInst/nekoRvInst/regs[0]_32[31]
    SLICE_X47Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y88         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_5/C
                         clock pessimism              0.110    15.679    
                         clock uncertainty           -0.214    15.465    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)       -0.047    15.418    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -14.222    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.535ns  (logic 1.812ns (21.231%)  route 6.723ns (78.769%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.570ns = ( 15.570 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         0.911    11.500    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X77Y86         LUT6 (Prop_lut6_I2_O)        0.124    11.624 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13/O
                         net (fo=1, routed)           0.000    11.624    tangerineSOCInst/nekoRvInst/rs2Val[31]_i_13_n_0
    SLICE_X77Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    11.869 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5/O
                         net (fo=1, routed)           1.542    13.411    tangerineSOCInst/nekoRvInst/rs2Val_reg[31]_i_5_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.298    13.709 r  tangerineSOCInst/nekoRvInst/rs2Val[31]_i_1/O
                         net (fo=7, routed)           0.520    14.229    tangerineSOCInst/nekoRvInst/regs[0]_32[31]
    SLICE_X48Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.714    15.570    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X48Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[31]/C
                         clock pessimism              0.110    15.680    
                         clock uncertainty           -0.214    15.466    
    SLICE_X48Y89         FDRE (Setup_fdre_C_D)       -0.030    15.436    tangerineSOCInst/nekoRvInst/rs2Val_reg[31]
  -------------------------------------------------------------------
                         required time                         15.436    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 1.814ns (21.408%)  route 6.659ns (78.592%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         1.544    12.132    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.256 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_11/O
                         net (fo=1, routed)           0.000    12.256    tangerineSOCInst/nekoRvInst/rs2Val[25]_i_11_n_0
    SLICE_X52Y89         MUXF7 (Prop_muxf7_I1_O)      0.247    12.503 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4/O
                         net (fo=1, routed)           0.793    13.296    tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I3_O)        0.298    13.594 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1/O
                         net (fo=7, routed)           0.574    14.167    tangerineSOCInst/nekoRvInst/regs[0]_32[25]
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]/C
                         clock pessimism              0.110    15.679    
                         clock uncertainty           -0.214    15.465    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)       -0.089    15.376    tangerineSOCInst/nekoRvInst/rs2Val_reg[25]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 1.814ns (21.408%)  route 6.659ns (78.592%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.569ns = ( 15.569 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         1.544    12.132    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I2_O)        0.124    12.256 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_11/O
                         net (fo=1, routed)           0.000    12.256    tangerineSOCInst/nekoRvInst/rs2Val[25]_i_11_n_0
    SLICE_X52Y89         MUXF7 (Prop_muxf7_I1_O)      0.247    12.503 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4/O
                         net (fo=1, routed)           0.793    13.296    tangerineSOCInst/nekoRvInst/rs2Val_reg[25]_i_4_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I3_O)        0.298    13.594 r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1/O
                         net (fo=7, routed)           0.574    14.167    tangerineSOCInst/nekoRvInst/regs[0]_32[25]
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.713    15.569    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X51Y89         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5/C
                         clock pessimism              0.110    15.679    
                         clock uncertainty           -0.214    15.465    
    SLICE_X51Y89         FDRE (Setup_fdre_C_D)       -0.077    15.388    tangerineSOCInst/nekoRvInst/rs2Val[25]_i_1_psdsp_5
  -------------------------------------------------------------------
                         required time                         15.388    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 1.812ns (21.380%)  route 6.663ns (78.620%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 15.560 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         1.272    11.860    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.984 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9/O
                         net (fo=1, routed)           0.000    11.984    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    12.229 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3/O
                         net (fo=1, routed)           0.960    13.190    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.298    13.488 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1/O
                         net (fo=7, routed)           0.681    14.169    tangerineSOCInst/nekoRvInst/regs[0]_32[20]
    SLICE_X52Y80         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.704    15.560    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X52Y80         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2/C
                         clock pessimism              0.110    15.670    
                         clock uncertainty           -0.214    15.456    
    SLICE_X52Y80         FDRE (Setup_fdre_C_D)       -0.045    15.411    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1_psdsp_2
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                         -14.169    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 tangerineSOCInst/SPIInst/dout_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/rs2Val_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 1.812ns (21.442%)  route 6.639ns (78.558%))
  Logic Levels:           7  (LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 15.560 - 10.000 ) 
    Source Clock Delay      (SCD):    5.694ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.639     5.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.478     6.172 r  tangerineSOCInst/SPIInst/dout_reg[21]/Q
                         net (fo=4, routed)           0.944     7.116    tangerineSOCInst/nekoRvInst/spiDoutForCPU[8]
    SLICE_X72Y120        LUT6 (Prop_lut6_I4_O)        0.295     7.411 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_7/O
                         net (fo=1, routed)           0.637     8.047    tangerineSOCInst/nekoRvInst/csrA[1]_i_7_n_0
    SLICE_X71Y115        LUT6 (Prop_lut6_I5_O)        0.124     8.171 f  tangerineSOCInst/nekoRvInst/csrA[1]_i_3/O
                         net (fo=1, routed)           1.534     9.705    tangerineSOCInst/nekoRvInst/csrA[1]_i_3_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.829 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_2_comp/O
                         net (fo=1, routed)           0.635    10.464    tangerineSOCInst/nekoRvInst/csrA[1]_i_2_n_0
    SLICE_X71Y80         LUT6 (Prop_lut6_I1_O)        0.124    10.588 r  tangerineSOCInst/nekoRvInst/csrA[1]_i_1_comp_1/O
                         net (fo=260, routed)         1.272    11.860    tangerineSOCInst/nekoRvInst/csrA[1]_i_1_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    11.984 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9/O
                         net (fo=1, routed)           0.000    11.984    tangerineSOCInst/nekoRvInst/rs2Val[20]_i_9_n_0
    SLICE_X57Y79         MUXF7 (Prop_muxf7_I1_O)      0.245    12.229 r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3/O
                         net (fo=1, routed)           0.960    13.190    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]_i_3_n_0
    SLICE_X54Y79         LUT6 (Prop_lut6_I1_O)        0.298    13.488 r  tangerineSOCInst/nekoRvInst/rs2Val[20]_i_1/O
                         net (fo=7, routed)           0.657    14.144    tangerineSOCInst/nekoRvInst/regs[0]_32[20]
    SLICE_X52Y79         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.704    15.560    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X52Y79         FDRE                                         r  tangerineSOCInst/nekoRvInst/rs2Val_reg[20]/C
                         clock pessimism              0.110    15.670    
                         clock uncertainty           -0.214    15.456    
    SLICE_X52Y79         FDRE (Setup_fdre_C_D)       -0.031    15.425    tangerineSOCInst/nekoRvInst/rs2Val_reg[20]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  1.280    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.254ns (32.741%)  route 0.522ns (67.259%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.572     1.710    tangerineSOCInst/clk50
    SLICE_X76Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  tangerineSOCInst/tickTimerCounter_reg[31]/Q
                         net (fo=2, routed)           0.272     2.146    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[31]
    SLICE_X70Y106        LUT5 (Prop_lut5_I3_O)        0.045     2.191 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[31]_i_3/O
                         net (fo=1, routed)           0.250     2.441    tangerineSOCInst/nekoRvInst/registersDoutForCPU[31]_i_3_n_0
    SLICE_X69Y105        LUT5 (Prop_lut5_I0_O)        0.045     2.486 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[31]_i_2/O
                         net (fo=1, routed)           0.000     2.486    tangerineSOCInst/nekoRvInst_n_79
    SLICE_X69Y105        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.849     2.246    tangerineSOCInst/clk100
    SLICE_X69Y105        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[31]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.214     2.254    
    SLICE_X69Y105        FDRE (Hold_fdre_C_D)         0.092     2.346    tangerineSOCInst/registersDoutForCPU_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.254ns (29.675%)  route 0.602ns (70.325%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.572     1.710    tangerineSOCInst/clk50
    SLICE_X76Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  tangerineSOCInst/tickTimerCounter_reg[28]/Q
                         net (fo=2, routed)           0.382     2.256    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[28]
    SLICE_X63Y109        LUT5 (Prop_lut5_I4_O)        0.045     2.301 f  tangerineSOCInst/nekoRvInst/registersDoutForCPU[28]_i_2/O
                         net (fo=1, routed)           0.220     2.521    tangerineSOCInst/nekoRvInst/registersDoutForCPU[28]_i_2_n_0
    SLICE_X63Y109        LUT5 (Prop_lut5_I1_O)        0.045     2.566 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[28]_i_1/O
                         net (fo=1, routed)           0.000     2.566    tangerineSOCInst/nekoRvInst_n_82
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/clk100
    SLICE_X63Y109        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.214     2.256    
    SLICE_X63Y109        FDRE (Hold_fdre_C_D)         0.092     2.348    tangerineSOCInst/registersDoutForCPU_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.254ns (28.473%)  route 0.638ns (71.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.573     1.711    tangerineSOCInst/clk50
    SLICE_X76Y103        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y103        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/tickTimerCounter_reg[10]/Q
                         net (fo=2, routed)           0.503     2.378    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[10]
    SLICE_X59Y104        LUT6 (Prop_lut6_I3_O)        0.045     2.423 f  tangerineSOCInst/nekoRvInst/registersDoutForCPU[10]_i_2/O
                         net (fo=1, routed)           0.135     2.558    tangerineSOCInst/nekoRvInst/registersDoutForCPU[10]_i_2_n_0
    SLICE_X59Y104        LUT5 (Prop_lut5_I1_O)        0.045     2.603 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[10]_i_1/O
                         net (fo=1, routed)           0.000     2.603    tangerineSOCInst/nekoRvInst_n_100
    SLICE_X59Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/clk100
    SLICE_X59Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[10]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.214     2.259    
    SLICE_X59Y104        FDRE (Hold_fdre_C_D)         0.091     2.350    tangerineSOCInst/registersDoutForCPU_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.254ns (27.894%)  route 0.657ns (72.106%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.574     1.712    tangerineSOCInst/clk50
    SLICE_X76Y102        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y102        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  tangerineSOCInst/tickTimerCounter_reg[7]/Q
                         net (fo=2, routed)           0.402     2.278    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[7]
    SLICE_X69Y102        LUT6 (Prop_lut6_I3_O)        0.045     2.323 f  tangerineSOCInst/nekoRvInst/registersDoutForCPU[7]_i_2/O
                         net (fo=1, routed)           0.255     2.578    tangerineSOCInst/nekoRvInst/registersDoutForCPU[7]_i_2_n_0
    SLICE_X67Y104        LUT5 (Prop_lut5_I1_O)        0.045     2.623 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[7]_i_1/O
                         net (fo=1, routed)           0.000     2.623    tangerineSOCInst/nekoRvInst_n_103
    SLICE_X67Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.849     2.246    tangerineSOCInst/clk100
    SLICE_X67Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[7]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.214     2.254    
    SLICE_X67Y104        FDRE (Hold_fdre_C_D)         0.092     2.346    tangerineSOCInst/registersDoutForCPU_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.254ns (27.588%)  route 0.667ns (72.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.574     1.712    tangerineSOCInst/clk50
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  tangerineSOCInst/tickTimerCounter_reg[1]/Q
                         net (fo=2, routed)           0.608     2.484    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[1]
    SLICE_X58Y104        LUT6 (Prop_lut6_I5_O)        0.045     2.529 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[1]_i_2/O
                         net (fo=1, routed)           0.059     2.588    tangerineSOCInst/nekoRvInst/registersDoutForCPU[1]_i_2_n_0
    SLICE_X58Y104        LUT5 (Prop_lut5_I0_O)        0.045     2.633 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[1]_i_1/O
                         net (fo=1, routed)           0.000     2.633    tangerineSOCInst/nekoRvInst_n_109
    SLICE_X58Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/clk100
    SLICE_X58Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[1]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.214     2.259    
    SLICE_X58Y104        FDRE (Hold_fdre_C_D)         0.091     2.350    tangerineSOCInst/registersDoutForCPU_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.254ns (27.477%)  route 0.670ns (72.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.573     1.711    tangerineSOCInst/clk50
    SLICE_X76Y104        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y104        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/tickTimerCounter_reg[14]/Q
                         net (fo=2, routed)           0.543     2.419    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[14]
    SLICE_X58Y104        LUT6 (Prop_lut6_I3_O)        0.045     2.464 f  tangerineSOCInst/nekoRvInst/registersDoutForCPU[14]_i_2/O
                         net (fo=1, routed)           0.127     2.591    tangerineSOCInst/nekoRvInst/registersDoutForCPU[14]_i_2_n_0
    SLICE_X61Y104        LUT5 (Prop_lut5_I1_O)        0.045     2.636 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[14]_i_1/O
                         net (fo=1, routed)           0.000     2.636    tangerineSOCInst/nekoRvInst_n_96
    SLICE_X61Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/clk100
    SLICE_X61Y104        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[14]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.214     2.259    
    SLICE_X61Y104        FDRE (Hold_fdre_C_D)         0.091     2.350    tangerineSOCInst/registersDoutForCPU_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.254ns (27.183%)  route 0.680ns (72.817%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.574     1.712    tangerineSOCInst/clk50
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  tangerineSOCInst/tickTimerCounter_reg[2]/Q
                         net (fo=2, routed)           0.545     2.422    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[2]
    SLICE_X61Y102        LUT6 (Prop_lut6_I5_O)        0.045     2.467 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[2]_i_2/O
                         net (fo=1, routed)           0.135     2.602    tangerineSOCInst/nekoRvInst/registersDoutForCPU[2]_i_2_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.045     2.647 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[2]_i_1/O
                         net (fo=1, routed)           0.000     2.647    tangerineSOCInst/nekoRvInst_n_108
    SLICE_X61Y102        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.855     2.252    tangerineSOCInst/clk100
    SLICE_X61Y102        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[2]/C
                         clock pessimism             -0.206     2.046    
                         clock uncertainty            0.214     2.260    
    SLICE_X61Y102        FDRE (Hold_fdre_C_D)         0.091     2.351    tangerineSOCInst/registersDoutForCPU_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.982%)  route 0.724ns (74.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.574     1.712    tangerineSOCInst/clk50
    SLICE_X76Y101        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y101        FDRE (Prop_fdre_C_Q)         0.164     1.876 r  tangerineSOCInst/tickTimerCounter_reg[3]/Q
                         net (fo=2, routed)           0.505     2.381    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[3]
    SLICE_X58Y103        LUT6 (Prop_lut6_I5_O)        0.045     2.426 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[3]_i_2/O
                         net (fo=1, routed)           0.219     2.645    tangerineSOCInst/nekoRvInst/registersDoutForCPU[3]_i_2_n_0
    SLICE_X59Y103        LUT5 (Prop_lut5_I0_O)        0.045     2.690 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[3]_i_1/O
                         net (fo=1, routed)           0.000     2.690    tangerineSOCInst/nekoRvInst_n_107
    SLICE_X59Y103        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.854     2.251    tangerineSOCInst/clk100
    SLICE_X59Y103        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[3]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.214     2.259    
    SLICE_X59Y103        FDRE (Hold_fdre_C_D)         0.092     2.351    tangerineSOCInst/registersDoutForCPU_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.254ns (25.967%)  route 0.724ns (74.033%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.572     1.710    tangerineSOCInst/clk50
    SLICE_X76Y108        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y108        FDRE (Prop_fdre_C_Q)         0.164     1.874 r  tangerineSOCInst/tickTimerCounter_reg[29]/Q
                         net (fo=2, routed)           0.387     2.261    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[29]
    SLICE_X68Y108        LUT5 (Prop_lut5_I4_O)        0.045     2.306 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[29]_i_2/O
                         net (fo=1, routed)           0.338     2.643    tangerineSOCInst/nekoRvInst/registersDoutForCPU[29]_i_2_n_0
    SLICE_X67Y108        LUT5 (Prop_lut5_I0_O)        0.045     2.688 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[29]_i_1/O
                         net (fo=1, routed)           0.000     2.688    tangerineSOCInst/nekoRvInst_n_81
    SLICE_X67Y108        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.848     2.245    tangerineSOCInst/clk100
    SLICE_X67Y108        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[29]/C
                         clock pessimism             -0.206     2.039    
                         clock uncertainty            0.214     2.253    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.091     2.344    tangerineSOCInst/registersDoutForCPU_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.688    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.254ns (24.339%)  route 0.790ns (75.661%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.573     1.711    tangerineSOCInst/clk50
    SLICE_X76Y105        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y105        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/tickTimerCounter_reg[16]/Q
                         net (fo=2, routed)           0.427     2.303    tangerineSOCInst/nekoRvInst/tickTimerCounter_reg[16]
    SLICE_X69Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.348 f  tangerineSOCInst/nekoRvInst/registersDoutForCPU[16]_i_2/O
                         net (fo=1, routed)           0.362     2.710    tangerineSOCInst/nekoRvInst/registersDoutForCPU[16]_i_2_n_0
    SLICE_X67Y105        LUT5 (Prop_lut5_I1_O)        0.045     2.755 r  tangerineSOCInst/nekoRvInst/registersDoutForCPU[16]_i_1/O
                         net (fo=1, routed)           0.000     2.755    tangerineSOCInst/nekoRvInst_n_94
    SLICE_X67Y105        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.849     2.246    tangerineSOCInst/clk100
    SLICE_X67Y105        FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[16]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.214     2.254    
    SLICE_X67Y105        FDRE (Hold_fdre_C_D)         0.091     2.345    tangerineSOCInst/registersDoutForCPU_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.456ns (18.479%)  route 2.012ns (81.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.666     5.721    dvidInst/clk25
    SLICE_X50Y136        FDRE                                         r  dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y136        FDRE (Prop_fdre_C_Q)         0.456     6.177 r  dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           2.012     8.189    dvidInst/latched_red[8]
    SLICE_X48Y136        FDRE                                         r  dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.546    13.403    dvidInst/clk125
    SLICE_X48Y136        FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism              0.110    13.513    
                         clock uncertainty           -0.225    13.288    
    SLICE_X48Y136        FDRE (Setup_fdre_C_D)       -0.031    13.257    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.642ns (25.770%)  route 1.849ns (74.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.669     5.724    dvidInst/clk25
    SLICE_X46Y138        FDRE                                         r  dvidInst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.518     6.242 r  dvidInst/latched_red_reg[4]/Q
                         net (fo=1, routed)           1.849     8.091    dvidInst/latched_red[4]
    SLICE_X47Y138        LUT3 (Prop_lut3_I2_O)        0.124     8.215 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     8.215    dvidInst/shift_red[4]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.548    13.405    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism              0.110    13.515    
                         clock uncertainty           -0.225    13.290    
    SLICE_X47Y138        FDRE (Setup_fdre_C_D)        0.031    13.321    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.744ns (29.226%)  route 1.802ns (70.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.753     5.808    dvidInst/clk25
    SLICE_X37Y136        FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.419     6.227 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           1.802     8.029    dvidInst/latched_green[5]
    SLICE_X36Y136        LUT3 (Prop_lut3_I2_O)        0.325     8.354 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     8.354    dvidInst/shift_green_1[5]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.633    13.490    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism              0.110    13.600    
                         clock uncertainty           -0.225    13.375    
    SLICE_X36Y136        FDRE (Setup_fdre_C_D)        0.118    13.493    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.154ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.744ns (29.403%)  route 1.786ns (70.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.753     5.808    dvidInst/clk25
    SLICE_X37Y136        FDRE                                         r  dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.419     6.227 r  dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           1.786     8.013    dvidInst/latched_green[7]
    SLICE_X36Y136        LUT3 (Prop_lut3_I2_O)        0.325     8.338 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     8.338    dvidInst/shift_green_1[7]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.633    13.490    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.110    13.600    
                         clock uncertainty           -0.225    13.375    
    SLICE_X36Y136        FDRE (Setup_fdre_C_D)        0.118    13.493    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -8.338    
  -------------------------------------------------------------------
                         slack                                  5.154    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.642ns (26.665%)  route 1.766ns (73.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.669     5.724    dvidInst/clk25
    SLICE_X46Y138        FDRE                                         r  dvidInst/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.518     6.242 r  dvidInst/latched_red_reg[2]/Q
                         net (fo=1, routed)           1.766     8.008    dvidInst/latched_red[2]
    SLICE_X47Y138        LUT3 (Prop_lut3_I2_O)        0.124     8.132 r  dvidInst/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     8.132    dvidInst/shift_red[2]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.548    13.405    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[2]/C
                         clock pessimism              0.110    13.515    
                         clock uncertainty           -0.225    13.290    
    SLICE_X47Y138        FDRE (Setup_fdre_C_D)        0.031    13.321    dvidInst/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         13.321    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.716ns (29.767%)  route 1.689ns (70.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.808ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.753     5.808    dvidInst/clk25
    SLICE_X37Y136        FDRE                                         r  dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.419     6.227 r  dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           1.689     7.916    dvidInst/latched_green[6]
    SLICE_X36Y136        LUT3 (Prop_lut3_I2_O)        0.297     8.213 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     8.213    dvidInst/shift_green_1[6]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.633    13.490    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.110    13.600    
                         clock uncertainty           -0.225    13.375    
    SLICE_X36Y136        FDRE (Setup_fdre_C_D)        0.079    13.454    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                          -8.213    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.478ns (23.147%)  route 1.587ns (76.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.400ns = ( 13.400 - 8.000 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.663     5.718    dvidInst/clk25
    SLICE_X42Y133        FDRE                                         r  dvidInst/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDRE (Prop_fdre_C_Q)         0.478     6.196 r  dvidInst/latched_blue_reg[9]/Q
                         net (fo=1, routed)           1.587     7.783    dvidInst/latched_blue[9]
    SLICE_X43Y133        FDRE                                         r  dvidInst/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.543    13.400    dvidInst/clk125
    SLICE_X43Y133        FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.110    13.510    
                         clock uncertainty           -0.225    13.285    
    SLICE_X43Y133        FDRE (Setup_fdre_C_D)       -0.239    13.046    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         13.046    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.642ns (27.753%)  route 1.671ns (72.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    dvidInst/clk25
    SLICE_X46Y136        FDRE                                         r  dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y136        FDRE (Prop_fdre_C_Q)         0.518     6.240 r  dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           1.671     7.911    dvidInst/latched_red[6]
    SLICE_X47Y136        LUT3 (Prop_lut3_I2_O)        0.124     8.035 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     8.035    dvidInst/shift_red[6]
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.546    13.403    dvidInst/clk125
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.110    13.513    
                         clock uncertainty           -0.225    13.288    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)        0.029    13.317    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.317    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.642ns (27.279%)  route 1.711ns (72.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.490ns = ( 13.490 - 8.000 ) 
    Source Clock Delay      (SCD):    5.809ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.754     5.809    dvidInst/clk25
    SLICE_X36Y137        FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y137        FDRE (Prop_fdre_C_Q)         0.518     6.327 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           1.711     8.038    dvidInst/latched_green[2]
    SLICE_X36Y136        LUT3 (Prop_lut3_I2_O)        0.124     8.162 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     8.162    dvidInst/shift_green_1[2]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.633    13.490    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.110    13.600    
                         clock uncertainty           -0.225    13.375    
    SLICE_X36Y136        FDRE (Setup_fdre_C_D)        0.081    13.456    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.456    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.746ns (31.902%)  route 1.592ns (68.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.667     5.722    dvidInst/clk25
    SLICE_X49Y136        FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.419     6.141 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           1.592     7.733    dvidInst/latched_red[7]
    SLICE_X47Y136        LUT3 (Prop_lut3_I2_O)        0.327     8.060 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     8.060    dvidInst/shift_red[7]
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.546    13.403    dvidInst/clk125
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism              0.110    13.513    
                         clock uncertainty           -0.225    13.288    
    SLICE_X47Y136        FDRE (Setup_fdre_C_D)        0.075    13.363    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  5.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.246ns (30.701%)  route 0.555ns (69.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.581     1.719    dvidInst/clk25
    SLICE_X42Y133        FDRE                                         r  dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y133        FDRE (Prop_fdre_C_Q)         0.148     1.867 r  dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           0.555     2.423    dvidInst/latched_blue[5]
    SLICE_X42Y132        LUT3 (Prop_lut3_I2_O)        0.098     2.521 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.521    dvidInst/shift_blue_0[5]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.849     2.246    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X42Y132        FDRE (Hold_fdre_C_D)         0.131     2.396    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.246ns (32.158%)  route 0.519ns (67.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.584     1.722    dvidInst/clk25
    SLICE_X46Y138        FDRE                                         r  dvidInst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.148     1.870 r  dvidInst/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.519     2.389    dvidInst/latched_red[0]
    SLICE_X47Y138        LUT3 (Prop_lut3_I2_O)        0.098     2.487 r  dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     2.487    dvidInst/shift_red[0]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.854     2.251    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[0]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.225     2.270    
    SLICE_X47Y138        FDRE (Hold_fdre_C_D)         0.091     2.361    dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.226ns (28.202%)  route 0.575ns (71.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.612     1.750    dvidInst/clk25
    SLICE_X37Y136        FDRE                                         r  dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.128     1.878 r  dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           0.575     2.454    dvidInst/latched_green[6]
    SLICE_X36Y136        LUT3 (Prop_lut3_I2_O)        0.098     2.552 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.552    dvidInst/shift_green_1[6]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.883     2.280    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.206     2.074    
                         clock uncertainty            0.225     2.299    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.121     2.420    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.209ns (26.572%)  route 0.578ns (73.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.584     1.722    dvidInst/clk25
    SLICE_X46Y138        FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y138        FDRE (Prop_fdre_C_Q)         0.164     1.886 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           0.578     2.464    dvidInst/latched_red[3]
    SLICE_X47Y138        LUT3 (Prop_lut3_I2_O)        0.045     2.509 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     2.509    dvidInst/shift_red[3]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.854     2.251    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.225     2.270    
    SLICE_X47Y138        FDRE (Hold_fdre_C_D)         0.107     2.377    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.188ns (22.882%)  route 0.634ns (77.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.280ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.612     1.750    dvidInst/clk25
    SLICE_X37Y136        FDRE                                         r  dvidInst/latched_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141     1.891 r  dvidInst/latched_green_reg[3]/Q
                         net (fo=1, routed)           0.634     2.525    dvidInst/latched_green[3]
    SLICE_X36Y136        LUT3 (Prop_lut3_I2_O)        0.047     2.572 r  dvidInst/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.572    dvidInst/shift_green_1[3]
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.883     2.280    dvidInst/clk125
    SLICE_X36Y136        FDRE                                         r  dvidInst/shift_green_reg[3]/C
                         clock pessimism             -0.206     2.074    
                         clock uncertainty            0.225     2.299    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.131     2.430    dvidInst/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.226ns (28.342%)  route 0.571ns (71.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.582     1.720    dvidInst/clk25
    SLICE_X49Y136        FDRE                                         r  dvidInst/latched_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.128     1.848 r  dvidInst/latched_red_reg[7]/Q
                         net (fo=1, routed)           0.571     2.420    dvidInst/latched_red[7]
    SLICE_X47Y136        LUT3 (Prop_lut3_I2_O)        0.098     2.518 r  dvidInst/shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.518    dvidInst/shift_red[7]
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.851     2.248    dvidInst/clk125
    SLICE_X47Y136        FDRE                                         r  dvidInst/shift_red_reg[7]/C
                         clock pessimism             -0.206     2.042    
                         clock uncertainty            0.225     2.267    
    SLICE_X47Y136        FDRE (Hold_fdre_C_D)         0.107     2.374    dvidInst/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.374    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.827%)  route 0.629ns (77.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.579     1.717    dvidInst/clk25
    SLICE_X43Y131        FDRE                                         r  dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.629     2.487    dvidInst/latched_blue[0]
    SLICE_X42Y132        LUT3 (Prop_lut3_I2_O)        0.045     2.532 r  dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.532    dvidInst/shift_blue_0[0]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.849     2.246    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[0]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X42Y132        FDRE (Hold_fdre_C_D)         0.120     2.385    dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.206ns (25.479%)  route 0.603ns (74.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.583     1.721    dvidInst/clk25
    SLICE_X48Y137        FDRE                                         r  dvidInst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y137        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  dvidInst/latched_red_reg[1]/Q
                         net (fo=1, routed)           0.603     2.488    dvidInst/latched_red[1]
    SLICE_X47Y138        LUT3 (Prop_lut3_I2_O)        0.042     2.530 r  dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.530    dvidInst/shift_red[1]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.854     2.251    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.225     2.270    
    SLICE_X47Y138        FDRE (Hold_fdre_C_D)         0.107     2.377    dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.206ns (25.333%)  route 0.607ns (74.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.583     1.721    dvidInst/clk25
    SLICE_X48Y137        FDRE                                         r  dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y137        FDRE (Prop_fdre_C_Q)         0.164     1.885 r  dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           0.607     2.492    dvidInst/latched_red[5]
    SLICE_X47Y138        LUT3 (Prop_lut3_I2_O)        0.042     2.534 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.534    dvidInst/shift_red[5]
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.854     2.251    dvidInst/clk125
    SLICE_X47Y138        FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism             -0.206     2.045    
                         clock uncertainty            0.225     2.270    
    SLICE_X47Y138        FDRE (Hold_fdre_C_D)         0.107     2.377    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.186ns (22.477%)  route 0.641ns (77.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.579     1.717    dvidInst/clk25
    SLICE_X43Y131        FDRE                                         r  dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y131        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           0.641     2.500    dvidInst/latched_blue[4]
    SLICE_X42Y132        LUT3 (Prop_lut3_I2_O)        0.045     2.545 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.545    dvidInst/shift_blue_0[4]
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.849     2.246    dvidInst/clk125
    SLICE_X42Y132        FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.225     2.265    
    SLICE_X42Y132        FDRE (Hold_fdre_C_D)         0.121     2.386    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.591ns  (logic 1.662ns (25.217%)  route 4.929ns (74.783%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 45.402 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.676    41.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_0
    SLICE_X43Y136        LUT5 (Prop_lut5_I0_O)        0.331    41.789 f  tangerineSOCInst/pixelGenGfxInst/vgaBlue[5]_i_2/O
                         net (fo=1, routed)           0.403    42.192    tangerineSOCInst/pixelGenGfxInst/vgaBlue[5]_i_2_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    42.316 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[5]_i_1/O
                         net (fo=1, routed)           0.000    42.316    tangerineSOCInst/pixelGenGfxInst_n_30
    SLICE_X43Y136        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.545    45.402    tangerineSOCInst/clk25
    SLICE_X43Y136        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/C
                         clock pessimism              0.110    45.512    
                         clock uncertainty           -0.225    45.287    
    SLICE_X43Y136        FDRE (Setup_fdre_C_D)        0.029    45.316    tangerineSOCInst/vgaBlue_reg[5]
  -------------------------------------------------------------------
                         required time                         45.316    
                         arrival time                         -42.316    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.517ns  (logic 1.662ns (25.502%)  route 4.855ns (74.498%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 45.403 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.703    41.485    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_0
    SLICE_X42Y136        LUT5 (Prop_lut5_I0_O)        0.331    41.816 f  tangerineSOCInst/pixelGenGfxInst/vgaGreen[5]_i_2/O
                         net (fo=1, routed)           0.302    42.118    tangerineSOCInst/pixelGenGfxInst/vgaGreen[5]_i_2_n_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I1_O)        0.124    42.242 r  tangerineSOCInst/pixelGenGfxInst/vgaGreen[5]_i_1/O
                         net (fo=1, routed)           0.000    42.242    tangerineSOCInst/pixelGenGfxInst_n_18
    SLICE_X42Y137        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.546    45.403    tangerineSOCInst/clk25
    SLICE_X42Y137        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/C
                         clock pessimism              0.110    45.513    
                         clock uncertainty           -0.225    45.288    
    SLICE_X42Y137        FDRE (Setup_fdre_C_D)        0.079    45.367    tangerineSOCInst/vgaGreen_reg[5]
  -------------------------------------------------------------------
                         required time                         45.367    
                         arrival time                         -42.242    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.148ns  (logic 1.538ns (25.015%)  route 4.610ns (74.985%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 45.405 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.760    41.542    tangerineSOCInst/spriteGenInst/vgaGreen_reg[6]_0
    SLICE_X44Y138        LUT5 (Prop_lut5_I2_O)        0.331    41.873 r  tangerineSOCInst/spriteGenInst/vgaRed[7]_i_1/O
                         net (fo=1, routed)           0.000    41.873    tangerineSOCInst/spriteGenInst_n_89
    SLICE_X44Y138        FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.548    45.405    tangerineSOCInst/clk25
    SLICE_X44Y138        FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/C
                         clock pessimism              0.110    45.515    
                         clock uncertainty           -0.225    45.290    
    SLICE_X44Y138        FDRE (Setup_fdre_C_D)        0.081    45.371    tangerineSOCInst/vgaRed_reg[7]
  -------------------------------------------------------------------
                         required time                         45.371    
                         arrival time                         -41.873    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.050ns  (logic 1.538ns (25.420%)  route 4.512ns (74.580%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.402ns = ( 45.402 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.663    41.444    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I0_O)        0.331    41.775 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_1/O
                         net (fo=1, routed)           0.000    41.775    tangerineSOCInst/pixelGenGfxInst_n_29
    SLICE_X43Y136        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.545    45.402    tangerineSOCInst/clk25
    SLICE_X43Y136        FDRE                                         r  tangerineSOCInst/vgaBlue_reg[7]/C
                         clock pessimism              0.110    45.512    
                         clock uncertainty           -0.225    45.287    
    SLICE_X43Y136        FDRE (Setup_fdre_C_D)        0.031    45.318    tangerineSOCInst/vgaBlue_reg[7]
  -------------------------------------------------------------------
                         required time                         45.318    
                         arrival time                         -41.775    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.585ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.058ns  (logic 1.538ns (25.386%)  route 4.520ns (74.614%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 45.403 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.671    41.452    tangerineSOCInst/spriteGenInst/vgaGreen_reg[6]_0
    SLICE_X44Y136        LUT6 (Prop_lut6_I3_O)        0.331    41.783 r  tangerineSOCInst/spriteGenInst/vgaGreen[7]_i_1/O
                         net (fo=1, routed)           0.000    41.783    tangerineSOCInst/spriteGenInst_n_83
    SLICE_X44Y136        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.546    45.403    tangerineSOCInst/clk25
    SLICE_X44Y136        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[7]/C
                         clock pessimism              0.110    45.513    
                         clock uncertainty           -0.225    45.288    
    SLICE_X44Y136        FDRE (Setup_fdre_C_D)        0.081    45.369    tangerineSOCInst/vgaGreen_reg[7]
  -------------------------------------------------------------------
                         required time                         45.369    
                         arrival time                         -41.783    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.044ns  (logic 1.538ns (25.448%)  route 4.506ns (74.552%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 45.403 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.656    41.438    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_0
    SLICE_X42Y137        LUT6 (Prop_lut6_I4_O)        0.331    41.769 r  tangerineSOCInst/pixelGenGfxInst/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    41.769    tangerineSOCInst/pixelGenGfxInst_n_21
    SLICE_X42Y137        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.546    45.403    tangerineSOCInst/clk25
    SLICE_X42Y137        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/C
                         clock pessimism              0.110    45.513    
                         clock uncertainty           -0.225    45.288    
    SLICE_X42Y137        FDRE (Setup_fdre_C_D)        0.081    45.369    tangerineSOCInst/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         45.369    
                         arrival time                         -41.769    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.928ns  (logic 1.538ns (25.944%)  route 4.390ns (74.056%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 45.403 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.540    41.322    tangerineSOCInst/spriteGenInst/vgaGreen_reg[6]_0
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.331    41.653 r  tangerineSOCInst/spriteGenInst/vgaGreen[6]_i_1/O
                         net (fo=1, routed)           0.000    41.653    tangerineSOCInst/spriteGenInst_n_84
    SLICE_X43Y137        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.546    45.403    tangerineSOCInst/clk25
    SLICE_X43Y137        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[6]/C
                         clock pessimism              0.110    45.513    
                         clock uncertainty           -0.225    45.288    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)        0.031    45.319    tangerineSOCInst/vgaGreen_reg[6]
  -------------------------------------------------------------------
                         required time                         45.319    
                         arrival time                         -41.653    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.950ns  (logic 1.538ns (25.849%)  route 4.412ns (74.151%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 45.404 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.562    41.344    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_0
    SLICE_X42Y138        LUT6 (Prop_lut6_I0_O)        0.331    41.675 r  tangerineSOCInst/pixelGenGfxInst/vgaGreen[4]_i_1/O
                         net (fo=1, routed)           0.000    41.675    tangerineSOCInst/pixelGenGfxInst_n_19
    SLICE_X42Y138        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.547    45.404    tangerineSOCInst/clk25
    SLICE_X42Y138        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[4]/C
                         clock pessimism              0.110    45.514    
                         clock uncertainty           -0.225    45.289    
    SLICE_X42Y138        FDRE (Setup_fdre_C_D)        0.079    45.368    tangerineSOCInst/vgaGreen_reg[4]
  -------------------------------------------------------------------
                         required time                         45.368    
                         arrival time                         -41.675    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.951ns  (logic 1.538ns (25.844%)  route 4.413ns (74.156%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 45.404 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.563    41.345    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_0
    SLICE_X42Y138        LUT6 (Prop_lut6_I3_O)        0.331    41.676 r  tangerineSOCInst/pixelGenGfxInst/vgaGreen[3]_i_1/O
                         net (fo=1, routed)           0.000    41.676    tangerineSOCInst/pixelGenGfxInst_n_20
    SLICE_X42Y138        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.547    45.404    tangerineSOCInst/clk25
    SLICE_X42Y138        FDRE                                         r  tangerineSOCInst/vgaGreen_reg[3]/C
                         clock pessimism              0.110    45.514    
                         clock uncertainty           -0.225    45.289    
    SLICE_X42Y138        FDRE (Setup_fdre_C_D)        0.081    45.370    tangerineSOCInst/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         45.370    
                         arrival time                         -41.676    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.890ns  (logic 1.538ns (26.111%)  route 4.352ns (73.889%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 45.405 - 40.000 ) 
    Source Clock Delay      (SCD):    5.725ns = ( 35.725 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.670    35.725    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.518    36.243 f  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=32, routed)          2.153    38.396    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X43Y141        LUT6 (Prop_lut6_I2_O)        0.124    38.520 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6/O
                         net (fo=1, routed)           0.149    38.669    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_6_n_0
    SLICE_X43Y141        LUT5 (Prop_lut5_I0_O)        0.124    38.793 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=3, routed)           0.944    39.736    tangerineSOCInst/pixelGenGfxInst/pggB_reg[7]_0
    SLICE_X52Y138        LUT2 (Prop_lut2_I1_O)        0.117    39.853 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=6, routed)           0.604    40.458    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_1
    SLICE_X46Y138        LUT4 (Prop_lut4_I0_O)        0.324    40.782 f  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_2/O
                         net (fo=12, routed)          0.502    41.284    tangerineSOCInst/pixelGenGfxInst/vmMode_reg[0]_0
    SLICE_X45Y138        LUT6 (Prop_lut6_I4_O)        0.331    41.615 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[3]_i_1/O
                         net (fo=1, routed)           0.000    41.615    tangerineSOCInst/pixelGenGfxInst_n_10
    SLICE_X45Y138        FDRE                                         r  tangerineSOCInst/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.548    45.405    tangerineSOCInst/clk25
    SLICE_X45Y138        FDRE                                         r  tangerineSOCInst/vgaRed_reg[3]/C
                         clock pessimism              0.110    45.515    
                         clock uncertainty           -0.225    45.290    
    SLICE_X45Y138        FDRE (Setup_fdre_C_D)        0.029    45.319    tangerineSOCInst/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         45.319    
                         arrival time                         -41.615    
  -------------------------------------------------------------------
                         slack                                  3.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.209ns (25.646%)  route 0.606ns (74.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.585     1.723    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=7, routed)           0.606     2.493    tangerineSOCInst/pixelGenInst/FSM_sequential_pggState_reg[0][3]
    SLICE_X44Y105        LUT5 (Prop_lut5_I3_O)        0.045     2.538 r  tangerineSOCInst/pixelGenInst/fontRomA[2]_i_1/O
                         net (fo=1, routed)           0.000     2.538    tangerineSOCInst/pixelGenInst/fontRomA[2]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)         0.120     2.393    tangerineSOCInst/pixelGenInst/fontRomA_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.209ns (24.247%)  route 0.653ns (75.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.585     1.723    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/vmMode_reg[2]/Q
                         net (fo=4, routed)           0.653     2.540    tangerineSOCInst/pixelGenInst/FSM_sequential_pggState_reg[0][2]
    SLICE_X44Y106        LUT6 (Prop_lut6_I0_O)        0.045     2.585 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.585    tangerineSOCInst/pixelGenInst/pgState__0[1]
    SLICE_X44Y106        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y106        FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X44Y106        FDRE (Hold_fdre_C_D)         0.121     2.394    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteY_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteInYRegion_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.400ns (46.442%)  route 0.461ns (53.558%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.578     1.716    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X55Y131        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteY_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.141     1.857 f  tangerineSOCInst/spriteGenInst/spriteY_reg[11]/Q
                         net (fo=3, routed)           0.151     2.009    tangerineSOCInst/pixelGenInst/spriteInYRegion_reg_i_2_0[11]
    SLICE_X55Y132        LUT4 (Prop_lut4_I1_O)        0.049     2.058 r  tangerineSOCInst/pixelGenInst/spriteInYRegion_i_4/O
                         net (fo=1, routed)           0.000     2.058    tangerineSOCInst/pixelGenInst/spriteInYRegion_i_4_n_0
    SLICE_X55Y132        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.154 r  tangerineSOCInst/pixelGenInst/spriteInYRegion_reg_i_2/CO[1]
                         net (fo=1, routed)           0.310     2.464    tangerineSOCInst/spriteGenInst/spriteInYRegion_reg_0[0]
    SLICE_X48Y134        LUT6 (Prop_lut6_I2_O)        0.114     2.578 r  tangerineSOCInst/spriteGenInst/spriteInYRegion_i_1/O
                         net (fo=1, routed)           0.000     2.578    tangerineSOCInst/spriteGenInst/spriteInYRegion_i_1_n_0
    SLICE_X48Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteInYRegion_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.850     2.247    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X48Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteInYRegion_reg/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X48Y134        FDRE (Hold_fdre_C_D)         0.120     2.386    tangerineSOCInst/spriteGenInst/spriteInYRegion_reg
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.254ns (27.462%)  route 0.671ns (72.538%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.585     1.723    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.164     1.887 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=7, routed)           0.476     2.363    tangerineSOCInst/pixelGenInst/FSM_sequential_pggState_reg[0][3]
    SLICE_X45Y104        LUT5 (Prop_lut5_I1_O)        0.045     2.408 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_3/O
                         net (fo=9, routed)           0.195     2.603    tangerineSOCInst/pixelGenInst/pgDisplayPtr[12]_i_3_n_0
    SLICE_X46Y103        LUT6 (Prop_lut6_I4_O)        0.045     2.648 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[7]_i_1/O
                         net (fo=1, routed)           0.000     2.648    tangerineSOCInst/pixelGenInst/pgDisplayPtr[7]_i_1_n_0
    SLICE_X46Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X46Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]/C
                         clock pessimism             -0.206     2.047    
                         clock uncertainty            0.225     2.272    
    SLICE_X46Y103        FDRE (Hold_fdre_C_D)         0.121     2.393    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteYCount_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.400ns (42.994%)  route 0.530ns (57.006%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X55Y130        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 f  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/Q
                         net (fo=3, routed)           0.110     1.966    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3_0[11]
    SLICE_X54Y130        LUT4 (Prop_lut4_I1_O)        0.049     2.015 r  tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6/O
                         net (fo=1, routed)           0.000     2.015    tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.111 f  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           0.420     2.532    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X47Y134        LUT6 (Prop_lut6_I5_O)        0.114     2.646 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_2/O
                         net (fo=1, routed)           0.000     2.646    tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_2_n_0
    SLICE_X47Y134        FDSE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.850     2.247    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y134        FDSE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[5]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X47Y134        FDSE (Hold_fdse_C_D)         0.092     2.358    tangerineSOCInst/spriteGenInst/spriteYCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteYCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.400ns (42.994%)  route 0.530ns (57.006%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X55Y130        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 f  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/Q
                         net (fo=3, routed)           0.110     1.966    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3_0[11]
    SLICE_X54Y130        LUT4 (Prop_lut4_I1_O)        0.049     2.015 r  tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6/O
                         net (fo=1, routed)           0.000     2.015    tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.111 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           0.420     2.532    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X47Y134        LUT6 (Prop_lut6_I3_O)        0.114     2.646 r  tangerineSOCInst/spriteGenInst/spriteYCount[1]_i_1/O
                         net (fo=1, routed)           0.000     2.646    tangerineSOCInst/spriteGenInst/spriteYCount[1]_i_1_n_0
    SLICE_X47Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.850     2.247    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X47Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[1]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X47Y134        FDRE (Hold_fdre_C_D)         0.091     2.357    tangerineSOCInst/spriteGenInst/spriteYCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.646    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/fontRomA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.209ns (21.618%)  route 0.758ns (78.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.585     1.723    tangerineSOCInst/clk100
    SLICE_X56Y105        FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y105        FDRE (Prop_fdre_C_Q)         0.164     1.887 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=7, routed)           0.758     2.645    tangerineSOCInst/pixelGenInst/FSM_sequential_pggState_reg[0][3]
    SLICE_X43Y105        LUT5 (Prop_lut5_I3_O)        0.045     2.690 r  tangerineSOCInst/pixelGenInst/fontRomA[1]_i_1/O
                         net (fo=1, routed)           0.000     2.690    tangerineSOCInst/pixelGenInst/fontRomA[1]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X43Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[1]/C
                         clock pessimism             -0.206     2.048    
                         clock uncertainty            0.225     2.273    
    SLICE_X43Y105        FDRE (Hold_fdre_C_D)         0.092     2.365    tangerineSOCInst/pixelGenInst/fontRomA_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.399ns (39.219%)  route 0.618ns (60.781%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X55Y130        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 f  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/Q
                         net (fo=3, routed)           0.110     1.966    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3_0[11]
    SLICE_X54Y130        LUT4 (Prop_lut4_I1_O)        0.049     2.015 r  tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6/O
                         net (fo=1, routed)           0.000     2.015    tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.111 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           0.508     2.620    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X46Y134        LUT5 (Prop_lut5_I2_O)        0.113     2.733 r  tangerineSOCInst/spriteGenInst/spriteYCount[0]_i_1/O
                         net (fo=1, routed)           0.000     2.733    tangerineSOCInst/spriteGenInst/spriteYCount[0]_i_1_n_0
    SLICE_X46Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.850     2.247    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X46Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X46Y134        FDRE (Hold_fdre_C_D)         0.133     2.399    tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.399    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.400ns (43.746%)  route 0.514ns (56.254%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X55Y130        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 f  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/Q
                         net (fo=3, routed)           0.110     1.966    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3_0[11]
    SLICE_X54Y130        LUT4 (Prop_lut4_I1_O)        0.049     2.015 r  tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6/O
                         net (fo=1, routed)           0.000     2.015    tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.111 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           0.288     2.399    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.114     2.513 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_1/O
                         net (fo=6, routed)           0.116     2.630    tangerineSOCInst/spriteGenInst/spriteYCount
    SLICE_X46Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.850     2.247    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X46Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X46Y134        FDRE (Hold_fdre_C_CE)       -0.016     2.250    tangerineSOCInst/spriteGenInst/spriteYCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/spriteGenInst/spriteYCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.400ns (43.746%)  route 0.514ns (56.254%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X55Y130        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     1.856 f  tangerineSOCInst/spriteGenInst/spriteX_reg[11]/Q
                         net (fo=3, routed)           0.110     1.966    tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3_0[11]
    SLICE_X54Y130        LUT4 (Prop_lut4_I1_O)        0.049     2.015 r  tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6/O
                         net (fo=1, routed)           0.000     2.015    tangerineSOCInst/pixelGenInst/spriteYCount[5]_i_6_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.111 r  tangerineSOCInst/pixelGenInst/spriteYCount_reg[5]_i_3/CO[1]
                         net (fo=6, routed)           0.288     2.399    tangerineSOCInst/spriteGenInst/CO[0]
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.114     2.513 r  tangerineSOCInst/spriteGenInst/spriteYCount[5]_i_1/O
                         net (fo=6, routed)           0.116     2.630    tangerineSOCInst/spriteGenInst/spriteYCount
    SLICE_X46Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.850     2.247    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X46Y134        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteYCount_reg[2]/C
                         clock pessimism             -0.206     2.041    
                         clock uncertainty            0.225     2.266    
    SLICE_X46Y134        FDRE (Hold_fdre_C_CE)       -0.016     2.250    tangerineSOCInst/spriteGenInst/spriteYCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.380    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        7.830ns  (logic 0.456ns (5.824%)  route 7.374ns (94.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 25.364 - 20.000 ) 
    Source Clock Delay      (SCD):    5.899ns = ( 15.899 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.844    15.899    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X45Y92         FDRE                                         r  tangerineSOCInst/nekoRvInst/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.456    16.355 r  tangerineSOCInst/nekoRvInst/dout_reg[4]/Q
                         net (fo=107, routed)         7.374    23.728    tangerineSOCInst/SPIInst/dout[4]
    SLICE_X78Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.507    25.364    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[4]/C
                         clock pessimism              0.110    25.474    
                         clock uncertainty           -0.214    25.259    
    SLICE_X78Y125        FDRE (Setup_fdre_C_D)       -0.081    25.178    tangerineSOCInst/SPIInst/dataToSend_reg[4]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.728    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.122ns  (logic 0.698ns (11.402%)  route 5.424ns (88.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 25.378 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 r  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 f  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I1_O)        0.118    21.196 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.813    22.009    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.521    25.378    tangerineSOCInst/SPIInst/clk50
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[2]/C
                         clock pessimism              0.110    25.488    
                         clock uncertainty           -0.214    25.273    
    SLICE_X73Y124        FDRE (Setup_fdre_C_R)       -0.631    24.642    tangerineSOCInst/SPIInst/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.122ns  (logic 0.698ns (11.402%)  route 5.424ns (88.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 25.378 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 r  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 f  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I1_O)        0.118    21.196 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.813    22.009    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.521    25.378    tangerineSOCInst/SPIInst/clk50
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[3]/C
                         clock pessimism              0.110    25.488    
                         clock uncertainty           -0.214    25.273    
    SLICE_X73Y124        FDRE (Setup_fdre_C_R)       -0.631    24.642    tangerineSOCInst/SPIInst/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.122ns  (logic 0.698ns (11.402%)  route 5.424ns (88.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 25.378 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 r  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 f  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I1_O)        0.118    21.196 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.813    22.009    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.521    25.378    tangerineSOCInst/SPIInst/clk50
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[4]/C
                         clock pessimism              0.110    25.488    
                         clock uncertainty           -0.214    25.273    
    SLICE_X73Y124        FDRE (Setup_fdre_C_R)       -0.631    24.642    tangerineSOCInst/SPIInst/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.122ns  (logic 0.698ns (11.402%)  route 5.424ns (88.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 25.378 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 r  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 f  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I1_O)        0.118    21.196 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.813    22.009    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.521    25.378    tangerineSOCInst/SPIInst/clk50
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[6]/C
                         clock pessimism              0.110    25.488    
                         clock uncertainty           -0.214    25.273    
    SLICE_X73Y124        FDRE (Setup_fdre_C_R)       -0.631    24.642    tangerineSOCInst/SPIInst/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.122ns  (logic 0.698ns (11.402%)  route 5.424ns (88.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 25.378 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 r  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 f  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT4 (Prop_lut4_I1_O)        0.118    21.196 r  tangerineSOCInst/nekoRvInst/dout[7]_i_1__0/O
                         net (fo=5, routed)           0.813    22.009    tangerineSOCInst/SPIInst/dout_reg[7]_0
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.521    25.378    tangerineSOCInst/SPIInst/clk50
    SLICE_X73Y124        FDRE                                         r  tangerineSOCInst/SPIInst/dout_reg[7]/C
                         clock pessimism              0.110    25.488    
                         clock uncertainty           -0.214    25.273    
    SLICE_X73Y124        FDRE (Setup_fdre_C_R)       -0.631    24.642    tangerineSOCInst/SPIInst/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         24.642    
                         arrival time                         -22.009    
  -------------------------------------------------------------------
                         slack                                  2.634    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.271ns  (logic 0.704ns (11.226%)  route 5.567ns (88.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 25.367 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 f  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124    21.202 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.957    22.158    tangerineSOCInst/SPIInst/E[0]
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.510    25.367    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[0]/C
                         clock pessimism              0.110    25.477    
                         clock uncertainty           -0.214    25.262    
    SLICE_X78Y127        FDRE (Setup_fdre_C_CE)      -0.205    25.057    tangerineSOCInst/SPIInst/dataToSend_reg[0]
  -------------------------------------------------------------------
                         required time                         25.057    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.271ns  (logic 0.704ns (11.226%)  route 5.567ns (88.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 25.367 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 f  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124    21.202 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.957    22.158    tangerineSOCInst/SPIInst/E[0]
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.510    25.367    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[1]/C
                         clock pessimism              0.110    25.477    
                         clock uncertainty           -0.214    25.262    
    SLICE_X78Y127        FDRE (Setup_fdre_C_CE)      -0.205    25.057    tangerineSOCInst/SPIInst/dataToSend_reg[1]
  -------------------------------------------------------------------
                         required time                         25.057    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.271ns  (logic 0.704ns (11.226%)  route 5.567ns (88.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 25.367 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 f  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124    21.202 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.957    22.158    tangerineSOCInst/SPIInst/E[0]
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.510    25.367    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[3]/C
                         clock pessimism              0.110    25.477    
                         clock uncertainty           -0.214    25.262    
    SLICE_X78Y127        FDRE (Setup_fdre_C_CE)      -0.205    25.057    tangerineSOCInst/SPIInst/dataToSend_reg[3]
  -------------------------------------------------------------------
                         required time                         25.057    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/dataToSend_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        6.271ns  (logic 0.704ns (11.226%)  route 5.567ns (88.774%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 25.367 - 20.000 ) 
    Source Clock Delay      (SCD):    5.887ns = ( 15.887 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.832    15.887    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X54Y81         FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_fdre_C_Q)         0.456    16.343 f  tangerineSOCInst/nekoRvInst/a_reg[5]/Q
                         net (fo=378, routed)         4.185    20.528    tangerineSOCInst/nekoRvInst/Q[3]
    SLICE_X72Y123        LUT6 (Prop_lut6_I4_O)        0.124    20.652 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0/O
                         net (fo=7, routed)           0.426    21.078    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_2__0_n_0
    SLICE_X73Y124        LUT5 (Prop_lut5_I3_O)        0.124    21.202 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1/O
                         net (fo=9, routed)           0.957    22.158    tangerineSOCInst/SPIInst/E[0]
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.510    25.367    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y127        FDRE                                         r  tangerineSOCInst/SPIInst/dataToSend_reg[5]/C
                         clock pessimism              0.110    25.477    
                         clock uncertainty           -0.214    25.262    
    SLICE_X78Y127        FDRE (Setup_fdre_C_CE)      -0.205    25.057    tangerineSOCInst/SPIInst/dataToSend_reg[5]
  -------------------------------------------------------------------
                         required time                         25.057    
                         arrival time                         -22.158    
  -------------------------------------------------------------------
                         slack                                  2.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.032%)  route 0.588ns (75.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.145     2.489    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.836     2.233    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[0]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.214     2.241    
    SLICE_X78Y109        FDRE (Hold_fdre_C_R)        -0.018     2.223    tangerineSOCInst/tickTimerPrescalerCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.032%)  route 0.588ns (75.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.145     2.489    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.836     2.233    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[6]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.214     2.241    
    SLICE_X78Y109        FDRE (Hold_fdre_C_R)        -0.018     2.223    tangerineSOCInst/tickTimerPrescalerCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.186ns (24.032%)  route 0.588ns (75.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.145     2.489    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.836     2.233    tangerineSOCInst/clk50
    SLICE_X78Y109        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[8]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.214     2.241    
    SLICE_X78Y109        FDRE (Hold_fdre_C_R)        -0.018     2.223    tangerineSOCInst/tickTimerPrescalerCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 tangerineSOCInst/nekoRvInst/a_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/SPIInst/ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.231ns (25.681%)  route 0.669ns (74.319%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.576     1.714    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X75Y101        FDRE                                         r  tangerineSOCInst/nekoRvInst/a_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y101        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  tangerineSOCInst/nekoRvInst/a_reg[31]/Q
                         net (fo=21, routed)          0.376     2.232    tangerineSOCInst/nekoRvInst/p_0_in__0[11]
    SLICE_X72Y100        LUT4 (Prop_lut4_I1_O)        0.045     2.277 r  tangerineSOCInst/nekoRvInst/ready_i_2/O
                         net (fo=2, routed)           0.066     2.342    tangerineSOCInst/nekoRvInst/ready_i_2_n_0
    SLICE_X72Y100        LUT6 (Prop_lut6_I0_O)        0.045     2.387 r  tangerineSOCInst/nekoRvInst/ready_i_1__5/O
                         net (fo=4, routed)           0.226     2.614    tangerineSOCInst/SPIInst/ce10_out
    SLICE_X72Y100        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.849     2.246    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y100        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C
                         clock pessimism             -0.206     2.040    
                         clock uncertainty            0.214     2.254    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.059     2.313    tangerineSOCInst/SPIInst/ready_reg
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.202%)  route 0.652ns (77.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.208     2.553    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X78Y108        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.836     2.233    tangerineSOCInst/clk50
    SLICE_X78Y108        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[1]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.214     2.241    
    SLICE_X78Y108        FDRE (Hold_fdre_C_R)        -0.018     2.223    tangerineSOCInst/tickTimerPrescalerCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.202%)  route 0.652ns (77.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.208     2.553    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X78Y108        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.836     2.233    tangerineSOCInst/clk50
    SLICE_X78Y108        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[2]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.214     2.241    
    SLICE_X78Y108        FDRE (Hold_fdre_C_R)        -0.018     2.223    tangerineSOCInst/tickTimerPrescalerCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.202%)  route 0.652ns (77.798%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.208     2.553    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X78Y108        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.836     2.233    tangerineSOCInst/clk50
    SLICE_X78Y108        FDRE                                         r  tangerineSOCInst/tickTimerPrescalerCounter_reg[3]/C
                         clock pessimism             -0.206     2.027    
                         clock uncertainty            0.214     2.241    
    SLICE_X78Y108        FDRE (Hold_fdre_C_R)        -0.018     2.223    tangerineSOCInst/tickTimerPrescalerCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.894%)  route 0.798ns (81.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.355     2.700    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X76Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.843     2.240    tangerineSOCInst/clk50
    SLICE_X76Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[24]/C
                         clock pessimism             -0.206     2.034    
                         clock uncertainty            0.214     2.248    
    SLICE_X76Y107        FDRE (Hold_fdre_C_R)         0.009     2.257    tangerineSOCInst/tickTimerCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.894%)  route 0.798ns (81.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.355     2.700    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X76Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.843     2.240    tangerineSOCInst/clk50
    SLICE_X76Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[25]/C
                         clock pessimism             -0.206     2.034    
                         clock uncertainty            0.214     2.248    
    SLICE_X76Y107        FDRE (Hold_fdre_C_R)         0.009     2.257    tangerineSOCInst/tickTimerCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/tickTimerCounter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.894%)  route 0.798ns (81.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.577     1.715    tangerineSOCInst/clk100
    SLICE_X69Y108        FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  tangerineSOCInst/tickTimerReset_reg/Q
                         net (fo=2, routed)           0.443     2.300    tangerineSOCInst/tickTimerReset_reg_n_0
    SLICE_X78Y110        LUT2 (Prop_lut2_I0_O)        0.045     2.345 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.355     2.700    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X76Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.843     2.240    tangerineSOCInst/clk50
    SLICE_X76Y107        FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[26]/C
                         clock pessimism             -0.206     2.034    
                         clock uncertainty            0.214     2.248    
    SLICE_X76Y107        FDRE (Hold_fdre_C_R)         0.009     2.257    tangerineSOCInst/tickTimerCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMie_reg[20]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X47Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMie_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMie_reg[20]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X47Y98         FDCE (Recov_fdce_C_CLR)     -0.405    15.370    tangerineSOCInst/nekoRvInst/csrMie_reg[20]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMie_reg[22]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X47Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMie_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMie_reg[22]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X47Y98         FDCE (Recov_fdce_C_CLR)     -0.405    15.370    tangerineSOCInst/nekoRvInst/csrMie_reg[22]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMie_reg[23]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X47Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMie_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMie_reg[23]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X47Y98         FDCE (Recov_fdce_C_CLR)     -0.405    15.370    tangerineSOCInst/nekoRvInst/csrMie_reg[23]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMie_reg[26]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X47Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMie_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X47Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMie_reg[26]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X47Y98         FDCE (Recov_fdce_C_CLR)     -0.405    15.370    tangerineSOCInst/nekoRvInst/csrMie_reg[26]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrDOut_reg[19]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.580ns (8.744%)  route 6.053ns (91.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 15.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.660    12.529    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X41Y95         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrDOut_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.801    15.657    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X41Y95         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrDOut_reg[19]/C
                         clock pessimism              0.287    15.944    
                         clock uncertainty           -0.085    15.859    
    SLICE_X41Y95         FDCE (Recov_fdce_C_CLR)     -0.405    15.454    tangerineSOCInst/nekoRvInst/csrDOut_reg[19]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMip_reg[20]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X46Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMip_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X46Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMip_reg[20]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    15.456    tangerineSOCInst/nekoRvInst/csrMip_reg[20]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMip_reg[22]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X46Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMip_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X46Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMip_reg[22]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    15.456    tangerineSOCInst/nekoRvInst/csrMip_reg[22]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMip_reg[23]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X46Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMip_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X46Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMip_reg[23]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    15.456    tangerineSOCInst/nekoRvInst/csrMip_reg[23]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMip_reg[26]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.566ns  (logic 0.580ns (8.833%)  route 5.986ns (91.167%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.573ns = ( 15.573 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.593    12.462    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X46Y98         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMip_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.717    15.573    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X46Y98         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMip_reg[26]/C
                         clock pessimism              0.287    15.860    
                         clock uncertainty           -0.085    15.775    
    SLICE_X46Y98         FDCE (Recov_fdce_C_CLR)     -0.319    15.456    tangerineSOCInst/nekoRvInst/csrMip_reg[26]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMstatus_reg[51]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.633ns  (logic 0.580ns (8.744%)  route 6.053ns (91.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.657ns = ( 15.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.896ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.841     5.896    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.456     6.352 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          1.394     7.746    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.124     7.870 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         4.660    12.529    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X40Y95         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMstatus_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.801    15.657    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X40Y95         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMstatus_reg[51]/C
                         clock pessimism              0.287    15.944    
                         clock uncertainty           -0.085    15.859    
    SLICE_X40Y95         FDCE (Recov_fdce_C_CLR)     -0.319    15.540    tangerineSOCInst/nekoRvInst/csrMstatus_reg[51]
  -------------------------------------------------------------------
                         required time                         15.540    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  3.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][19]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.886%)  route 0.799ns (81.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.256     2.773    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X56Y74         FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.910     2.307    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y74         FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][19]/C
                         clock pessimism             -0.496     1.811    
    SLICE_X56Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    tangerineSOCInst/nekoRvInst/regs_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][20]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.886%)  route 0.799ns (81.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.256     2.773    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X56Y74         FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.910     2.307    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y74         FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][20]/C
                         clock pessimism             -0.496     1.811    
    SLICE_X56Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    tangerineSOCInst/nekoRvInst/regs_reg[2][20]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][5]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.886%)  route 0.799ns (81.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.256     2.773    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X56Y74         FDCE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.910     2.307    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y74         FDCE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][5]/C
                         clock pessimism             -0.496     1.811    
    SLICE_X56Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    tangerineSOCInst/nekoRvInst/regs_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/regs_reg[2][7]/PRE
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.886%)  route 0.799ns (81.114%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.256     2.773    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X56Y74         FDPE                                         f  tangerineSOCInst/nekoRvInst/regs_reg[2][7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.910     2.307    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X56Y74         FDPE                                         r  tangerineSOCInst/nekoRvInst/regs_reg[2][7]/C
                         clock pessimism             -0.496     1.811    
    SLICE_X56Y74         FDPE (Remov_fdpe_C_PRE)     -0.071     1.740    tangerineSOCInst/nekoRvInst/regs_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMtval_reg[1]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.131%)  route 0.786ns (80.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.244     2.760    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X50Y72         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMtval_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.913     2.310    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y72         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMtval_reg[1]/C
                         clock pessimism             -0.496     1.814    
    SLICE_X50Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.722    tangerineSOCInst/nekoRvInst/csrMtval_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMtval_reg[2]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.186ns (19.131%)  route 0.786ns (80.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.244     2.760    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X50Y72         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMtval_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.913     2.310    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X50Y72         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMtval_reg[2]/C
                         clock pessimism             -0.496     1.814    
    SLICE_X50Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.722    tangerineSOCInst/nekoRvInst/csrMtval_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.047ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrDIn_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.186ns (18.537%)  route 0.817ns (81.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.275     2.791    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X52Y74         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrDIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.910     2.307    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X52Y74         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrDIn_reg[0]/C
                         clock pessimism             -0.496     1.811    
    SLICE_X52Y74         FDCE (Remov_fdce_C_CLR)     -0.067     1.744    tangerineSOCInst/nekoRvInst/csrDIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMtval_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.186ns (16.930%)  route 0.913ns (83.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.370     2.887    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X48Y73         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMtval_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.911     2.308    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X48Y73         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMtval_reg[0]/C
                         clock pessimism             -0.516     1.792    
    SLICE_X48Y73         FDCE (Remov_fdce_C_CLR)     -0.067     1.725    tangerineSOCInst/nekoRvInst/csrMtval_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMtvec_reg[0]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.828%)  route 0.919ns (83.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.377     2.893    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X48Y72         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMtvec_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.913     2.310    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X48Y72         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMtvec_reg[0]/C
                         clock pessimism             -0.516     1.794    
    SLICE_X48Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.727    tangerineSOCInst/nekoRvInst/csrMtvec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/cpuResetn_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/nekoRvInst/csrMtvec_reg[1]/CLR
                            (removal check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.186ns (16.828%)  route 0.919ns (83.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.649     1.788    tangerineSOCInst/clk100
    SLICE_X49Y62         FDCE                                         r  tangerineSOCInst/cpuResetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y62         FDCE (Prop_fdce_C_Q)         0.141     1.929 r  tangerineSOCInst/cpuResetn_reg/Q
                         net (fo=34, routed)          0.543     2.471    tangerineSOCInst/nekoRvInst/cpuResetn
    SLICE_X57Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.516 f  tangerineSOCInst/nekoRvInst/rvState[3]_i_3/O
                         net (fo=504, routed)         0.377     2.893    tangerineSOCInst/nekoRvInst/AR[0]
    SLICE_X48Y72         FDCE                                         f  tangerineSOCInst/nekoRvInst/csrMtvec_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.913     2.310    tangerineSOCInst/nekoRvInst/clk100
    SLICE_X48Y72         FDCE                                         r  tangerineSOCInst/nekoRvInst/csrMtvec_reg[1]/C
                         clock pessimism             -0.516     1.794    
    SLICE_X48Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.727    tangerineSOCInst/nekoRvInst/csrMtvec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.893    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk100_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.640ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.919%)  route 0.610ns (56.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.610     1.088    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X71Y135        FDRE (Setup_fdre_C_D)       -0.272     9.728    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  8.640    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.970ns  (logic 0.478ns (49.256%)  route 0.492ns (50.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.492     0.970    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X69Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)       -0.264     9.736    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.331%)  route 0.595ns (58.669%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X71Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.595     1.014    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)       -0.218     9.782    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.771ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.957ns  (logic 0.478ns (49.926%)  route 0.479ns (50.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y134        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.479     0.957    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X73Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y134        FDRE (Setup_fdre_C_D)       -0.272     9.728    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  8.771    

Slack (MET) :             8.920ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.987ns  (logic 0.518ns (52.483%)  route 0.469ns (47.517%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.469     0.987    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X73Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X73Y134        FDRE (Setup_fdre_C_D)       -0.093     9.907    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  8.920    

Slack (MET) :             8.942ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.810%)  route 0.445ns (46.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.445     0.963    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X69Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X69Y135        FDRE (Setup_fdre_C_D)       -0.095     9.905    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  8.942    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.849ns  (logic 0.518ns (61.005%)  route 0.331ns (38.995%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y134        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.331     0.849    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X72Y134        FDRE (Setup_fdre_C_D)       -0.043     9.957    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -0.849    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.135ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.820ns  (logic 0.518ns (63.157%)  route 0.302ns (36.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.302     0.820    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)       -0.045     9.955    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  9.135    

Slack (MET) :             9.143ns  (required time - arrival time)
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.810ns  (logic 0.456ns (56.270%)  route 0.354ns (43.730%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134                                     0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X71Y134        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.354     0.810    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X70Y134        FDRE (Setup_fdre_C_D)       -0.047     9.953    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -0.810    
  -------------------------------------------------------------------
                         slack                                  9.143    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.539ns  (logic 0.450ns (3.589%)  route 12.089ns (96.411%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.792    12.539    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X75Y128        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.442ns  (logic 0.132ns (2.425%)  route 5.310ns (97.575%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         4.279     4.279    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.044     4.323 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.413     4.736    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.088     4.824 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        0.618     5.442    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X75Y128        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.984ns  (logic 0.456ns (46.329%)  route 0.528ns (53.671%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.643     5.698    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDRE (Prop_fdre_C_Q)         0.456     6.154 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.528     6.682    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X76Y128        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.573     1.711    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDRE (Prop_fdre_C_Q)         0.141     1.852 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.116     1.969    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.573     1.711    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X70Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.108     1.983    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.384%)  route 0.132ns (44.616%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.571     1.709    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X74Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.132     2.005    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.148ns (46.923%)  route 0.167ns (53.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.571     1.709    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X74Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134        FDRE (Prop_fdre_C_Q)         0.148     1.857 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.167     2.025    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X73Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.148ns (45.901%)  route 0.174ns (54.099%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.573     1.711    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X70Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.148     1.859 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.174     2.034    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X69Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.164ns (49.902%)  route 0.165ns (50.098%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.573     1.711    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X70Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDRE (Prop_fdre_C_Q)         0.164     1.875 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.165     2.040    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X69Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.164ns (46.994%)  route 0.185ns (53.006%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.571     1.709    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X74Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.164     1.873 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.185     2.058    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X73Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.128ns (36.491%)  route 0.223ns (63.509%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.573     1.711    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDRE (Prop_fdre_C_Q)         0.128     1.839 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.223     2.062    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.148ns (41.413%)  route 0.209ns (58.587%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.571     1.709    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X74Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y135        FDRE (Prop_fdre_C_Q)         0.148     1.857 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.209     2.067    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.141ns (38.183%)  route 0.228ns (61.817%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.567     1.705    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X75Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y130        FDRE (Prop_fdre_C_Q)         0.141     1.846 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=42, routed)          0.228     2.075    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X76Y128        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay             5 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.150ns  (logic 0.450ns (3.422%)  route 12.700ns (96.578%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.403    13.150    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X40Y151        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.627     5.483    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X40Y151        FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.572ns  (logic 0.450ns (3.579%)  route 12.122ns (96.421%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.825    12.572    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X64Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.543     5.400    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X64Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.566ns  (logic 0.450ns (3.581%)  route 12.116ns (96.419%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.819    12.566    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X61Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.547     5.404    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X61Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.541ns  (logic 0.450ns (3.588%)  route 12.091ns (96.412%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.794    12.541    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X75Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.524     5.381    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X75Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.170ns  (logic 0.518ns (44.289%)  route 0.652ns (55.711%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=65, routed)          0.652     1.170    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X73Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.527     5.384    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X73Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.148ns (60.439%)  route 0.097ns (39.561%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y134        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.097     0.245    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.841     2.238    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.142%)  route 0.116ns (43.858%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.116     0.264    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.839     2.236    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.110     0.274    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.839     2.236    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.148ns (50.380%)  route 0.146ns (49.620%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.146     0.294    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.839     2.236    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.020%)  route 0.172ns (54.980%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X77Y136        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.172     0.313    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.839     2.236    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X76Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.332%)  route 0.155ns (48.668%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X72Y134        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.155     0.319    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.841     2.238    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y133        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.148ns (46.009%)  route 0.174ns (53.991%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.174     0.322    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X75Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.840     2.237    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.953%)  route 0.164ns (50.047%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X76Y134        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.164     0.328    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X74Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.839     2.236    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X74Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.299%)  route 0.169ns (50.701%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y136        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X76Y136        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.169     0.333    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X75Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.840     2.237    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X75Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.557%)  route 0.251ns (60.443%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=65, routed)          0.251     0.415    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X73Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.838     2.235    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X73Y130        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.635ns  (logic 0.456ns (27.896%)  route 1.179ns (72.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    5.723ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.668     5.723    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y140        FDRE (Prop_fdre_C_Q)         0.456     6.179 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          1.179     7.358    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X63Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.544     5.401    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X63Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.772ns  (logic 0.456ns (59.056%)  route 0.316ns (40.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.664     5.719    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDRE (Prop_fdre_C_Q)         0.456     6.175 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.316     6.491    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X63Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.544     5.401    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X63Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.779%)  route 0.126ns (47.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.580     1.718    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X63Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y142        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.126     1.985    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X63Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X63Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.375%)  route 0.519ns (78.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.582     1.720    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y140        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          0.519     2.380    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X63Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.851     2.248    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X63Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           419 Endpoints
Min Delay           419 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.963ns  (logic 0.450ns (3.472%)  route 12.513ns (96.528%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.216    12.963    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X75Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X75Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X75Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X75Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X74Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[28]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X74Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[28]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X74Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 0.450ns (3.569%)  route 12.157ns (96.431%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.860    12.607    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X74Y143        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sTxReg_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[18]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.606ns  (logic 0.450ns (3.570%)  route 12.156ns (96.430%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.859    12.606    tangerineSOCInst/i2sControllerInst/reset_BUFG
    SLICE_X74Y141        FDRE                                         r  tangerineSOCInst/i2sControllerInst/FSM_onehot_senderState_reg[18]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
    SLICE_X73Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X73Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
    SLICE_X73Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X73Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
    SLICE_X71Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X71Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X69Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y135        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
    SLICE_X69Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X69Y135        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
    SLICE_X75Y128        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X75Y128        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y128        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
    SLICE_X76Y128        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.059     0.207    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X77Y128        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
    SLICE_X72Y134        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X72Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y134        FDRE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
    SLICE_X70Y134        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     0.220    tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X70Y134        FDRE                                         r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.974ns  (logic 4.027ns (31.039%)  route 8.947ns (68.961%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.947    15.119    sdramD_IOBUF[23]_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.571    18.690 r  sdramD_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.690    sdramD[23]
    F4                                                                r  sdramD[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.683ns  (logic 4.049ns (31.925%)  route 8.634ns (68.075%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          8.634    14.806    sdramD_IOBUF[16]_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.593    18.399 r  sdramD_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    18.399    sdramD[16]
    E5                                                                r  sdramD[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.004ns  (logic 4.067ns (33.881%)  route 7.937ns (66.119%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.937    14.109    sdramD_IOBUF[18]_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.611    17.720 r  sdramD_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.720    sdramD[18]
    C1                                                                r  sdramD[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.855ns  (logic 4.068ns (34.315%)  route 7.787ns (65.685%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.787    13.959    sdramD_IOBUF[17]_inst/T
    B1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.612    17.571 r  sdramD_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.571    sdramD[17]
    B1                                                                r  sdramD[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.689ns  (logic 4.051ns (34.660%)  route 7.637ns (65.340%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.637    13.809    sdramD_IOBUF[22]_inst/T
    F2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.595    17.405 r  sdramD_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.405    sdramD[22]
    F2                                                                r  sdramD[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.539ns  (logic 4.052ns (35.112%)  route 7.487ns (64.888%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.487    13.659    sdramD_IOBUF[21]_inst/T
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.596    17.255 r  sdramD_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.255    sdramD[21]
    E2                                                                r  sdramD[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.396ns  (logic 4.059ns (35.616%)  route 7.337ns (64.384%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.337    13.509    sdramD_IOBUF[20]_inst/T
    E1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    17.112 r  sdramD_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.112    sdramD[20]
    E1                                                                r  sdramD[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.246ns  (logic 4.059ns (36.090%)  route 7.188ns (63.910%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          7.188    13.360    sdramD_IOBUF[19]_inst/T
    D1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    16.962 r  sdramD_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.962    sdramD[19]
    D1                                                                r  sdramD[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramDQM[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.986ns  (logic 4.007ns (36.478%)  route 6.978ns (63.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.662     5.717    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X63Y111        FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDPE (Prop_fdpe_C_Q)         0.456     6.173 r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[2]/Q
                         net (fo=1, routed)           6.978    13.151    sdramDQM_OBUF[2]
    G4                   OBUF (Prop_obuf_I_O)         3.551    16.703 r  sdramDQM_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.703    sdramDQM[2]
    G4                                                                r  sdramDQM[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.494ns  (logic 4.002ns (38.136%)  route 6.492ns (61.864%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.661     5.716    clk100
    SLICE_X63Y112        FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y112        FDPE (Prop_fdpe_C_Q)         0.456     6.172 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          6.492    12.664    sdramD_IOBUF[3]_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.546    16.209 r  sdramD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.209    sdramD[3]
    M6                                                                r  sdramD[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.827%)  route 0.173ns (48.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[4]/Q
                         net (fo=2, routed)           0.173     2.008    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[4]
    SLICE_X78Y124        LUT6 (Prop_lut6_I0_O)        0.045     2.053 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.053    tangerineSOCInst/i2sControllerInst/p_0_in[4]
    SLICE_X78Y124        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.186ns (47.007%)  route 0.210ns (52.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[3]/Q
                         net (fo=2, routed)           0.210     2.045    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[3]
    SLICE_X78Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.090 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.090    tangerineSOCInst/i2sControllerInst/p_0_in[3]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.456%)  route 0.214ns (53.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[1]/Q
                         net (fo=2, routed)           0.214     2.050    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[1]
    SLICE_X78Y123        LUT6 (Prop_lut6_I3_O)        0.045     2.095 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.095    tangerineSOCInst/i2sControllerInst/p_0_in[1]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.583%)  route 0.222ns (54.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[2]/Q
                         net (fo=2, routed)           0.222     2.057    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[2]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.045     2.102 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.102    tangerineSOCInst/i2sControllerInst/p_0_in[2]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (38.963%)  route 0.291ns (61.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X79Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[0]/Q
                         net (fo=2, routed)           0.291     2.127    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[0]
    SLICE_X78Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.172 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.172    tangerineSOCInst/i2sControllerInst/p_0_in[0]
    SLICE_X78Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.483ns  (logic 0.186ns (38.499%)  route 0.297ns (61.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[5]/Q
                         net (fo=2, routed)           0.297     2.132    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[5]
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.045     2.177 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.177    tangerineSOCInst/i2sControllerInst/p_0_in[5]
    SLICE_X78Y124        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.186ns (38.461%)  route 0.298ns (61.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]/Q
                         net (fo=2, routed)           0.298     2.133    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[7]
    SLICE_X78Y124        LUT6 (Prop_lut6_I1_O)        0.045     2.178 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.178    tangerineSOCInst/i2sControllerInst/p_0_in[7]
    SLICE_X78Y124        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.647ns  (logic 0.186ns (28.764%)  route 0.461ns (71.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.556     1.694    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X78Y122        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[6]/Q
                         net (fo=2, routed)           0.461     2.296    tangerineSOCInst/i2sControllerInst/fifoReadDiv_reg[7]_0[6]
    SLICE_X78Y124        LUT6 (Prop_lut6_I1_O)        0.045     2.341 r  tangerineSOCInst/i2sControllerInst/fifoReadCounter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.341    tangerineSOCInst/i2sControllerInst/p_0_in[6]
    SLICE_X78Y124        FDRE                                         r  tangerineSOCInst/i2sControllerInst/fifoReadCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.392ns (58.238%)  route 0.998ns (41.762%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.582     1.720    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X50Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/Q
                         net (fo=1, routed)           0.998     2.860    sdramD_IOBUF[15]_inst/I
    R25                  OBUFT (Prop_obuft_I_O)       1.251     4.111 r  sdramD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.111    sdramD[15]
    R25                                                               r  sdramD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.389ns (52.397%)  route 1.262ns (47.603%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.582     1.720    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X50Y115        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y115        FDRE (Prop_fdre_C_Q)         0.141     1.861 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/Q
                         net (fo=1, routed)           1.262     3.123    sdramD_IOBUF[14]_inst/I
    T25                  OBUFT (Prop_obuft_I_O)       1.248     4.370 r  sdramD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.370    sdramD[14]
    T25                                                               r  sdramD[14] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100ps_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.676ns (41.557%)  route 5.170ns (58.443%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          3.326    13.131    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         3.580    16.711 r  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.711    sdramCLK
    AA25                                                              r  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.306ns (47.918%)  route 1.420ns (52.082%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 fall edge)
                                                      0.750     0.750 f  
    U22                                               0.000     0.750 f  sysClk50 (IN)
                         net (fo=0)                   0.000     0.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     1.020 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.889 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     2.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     1.318 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     1.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.889 f  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.875     2.764    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         1.280     4.044 f  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.044    sdramCLK
    AA25                                                              f  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    1.915    12.285 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    12.285    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     1.914    12.284 r  OBUFDS_red/O
                         net (fo=0)                   0.000    12.284    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    1.895    12.266 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    12.266    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     1.894    12.265 r  OBUFDS_green/O
                         net (fo=0)                   0.000    12.265    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 2.359ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_OB)    1.887    12.253 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    12.253    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 2.358ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_O)     1.886    12.252 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    12.252    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    1.874    12.233 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    12.233    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     1.873    12.232 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    12.232    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     0.822     2.777 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.777    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    0.823     2.778 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.778    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 1.011ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_O)     0.834     2.793 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.793    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 1.012ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_OB)    0.835     2.794 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.794    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     0.843     2.803 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.803    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    0.844     2.804 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.804    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     0.862     2.822 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.822    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 1.040ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    0.863     2.823 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.823    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk12_clk_wiz_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.379ns  (logic 4.052ns (43.196%)  route 5.328ns (56.804%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648     5.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X73Y152        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDSE (Prop_fdse_C_Q)         0.456     6.159 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           5.328    11.486    usb2dm_IOBUF_inst/T
    C4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.596    15.082 r  usb2dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.082    usb2dm
    C4                                                                r  usb2dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.253ns  (logic 4.121ns (44.539%)  route 5.132ns (55.461%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.650     5.705    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X66Y153        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153        FDSE (Prop_fdse_C_Q)         0.518     6.223 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           5.132    11.354    usb1dp_IOBUF_inst/T
    C2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    14.957 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.957    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 4.050ns (43.842%)  route 5.188ns (56.158%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.648     5.703    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X73Y152        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDSE (Prop_fdse_C_Q)         0.456     6.159 f  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           5.188    11.346    usb2dp_IOBUF_inst/T
    D4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.594    14.941 r  usb2dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.941    usb2dp
    D4                                                                r  usb2dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.122ns (45.228%)  route 4.991ns (54.772%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.650     5.705    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X66Y153        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153        FDSE (Prop_fdse_C_Q)         0.518     6.223 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           4.991    11.214    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.604    14.818 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.818    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.214ns  (logic 0.988ns (30.736%)  route 2.226ns (69.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X66Y153        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153        FDSE (Prop_fdse_C_Q)         0.164     1.878 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           2.226     4.105    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.929 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.929    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.270ns  (logic 0.988ns (30.219%)  route 2.282ns (69.781%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X66Y153        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y153        FDSE (Prop_fdse_C_Q)         0.164     1.878 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           2.282     4.160    usb1dp_IOBUF_inst/T
    C2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.984 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.984    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 0.965ns (29.404%)  route 2.317ns (70.596%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X73Y152        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDSE (Prop_fdse_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           2.317     4.172    usb2dp_IOBUF_inst/T
    D4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.996 r  usb2dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.996    usb2dp
    D4                                                                r  usb2dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb2dm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.335ns  (logic 0.965ns (28.936%)  route 2.370ns (71.064%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.576     1.714    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X73Y152        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y152        FDSE (Prop_fdse_C_Q)         0.141     1.855 r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/ug_reg/Q
                         net (fo=8, routed)           2.370     4.225    usb2dm_IOBUF_inst/T
    C4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     5.049 r  usb2dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     5.049    usb2dm
    C4                                                                r  usb2dm (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk50_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.560ns  (logic 4.115ns (43.042%)  route 5.445ns (56.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.626     5.681    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y126        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.518     6.199 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           5.445    11.644    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.597    15.241 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000    15.241    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.534ns  (logic 4.121ns (43.220%)  route 5.414ns (56.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.627     5.682    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y127        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.518     6.200 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           5.414    11.614    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.603    15.216 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000    15.216    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.563ns  (logic 1.467ns (41.176%)  route 2.096ns (58.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.556     1.694    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y127        FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y127        FDRE (Prop_fdre_C_Q)         0.164     1.858 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           2.096     3.954    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.303     5.257 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000     5.257    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.570ns  (logic 1.461ns (40.922%)  route 2.109ns (59.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.554     1.692    tangerineSOCInst/SPIInst/clk50
    SLICE_X80Y126        FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y126        FDRE (Prop_fdre_C_Q)         0.164     1.856 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           2.109     3.966    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.297     5.263 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000     5.263    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900    11.261 f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697    13.959    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay          2227 Endpoints
Min Delay          2227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSend_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.017ns  (logic 0.248ns (1.905%)  route 12.769ns (98.095%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.281     9.281    tangerineSOCInst/nekoRvInst/locked
    SLICE_X72Y100        LUT3 (Prop_lut3_I2_O)        0.124     9.405 f  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_3/O
                         net (fo=4, routed)           1.938    11.343    tangerineSOCInst/nekoRvInst/dataToSend[7]_i_3_n_0
    SLICE_X71Y125        LUT5 (Prop_lut5_I4_O)        0.124    11.467 r  tangerineSOCInst/nekoRvInst/dataToSend[7]_i_1__0/O
                         net (fo=9, routed)           1.550    13.017    tangerineSOCInst/UARTInst/E[0]
    SLICE_X79Y132        FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.516     5.373    tangerineSOCInst/UARTInst/clk100
    SLICE_X79Y132        FDRE                                         r  tangerineSOCInst/UARTInst/dataToSend_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/input0Reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.011ns  (logic 0.450ns (3.459%)  route 12.561ns (96.541%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 f  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.264    13.011    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X53Y117        FDCE                                         f  tangerineSOCInst/blitterInst/input0Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.542     5.399    tangerineSOCInst/blitterInst/clk100
    SLICE_X53Y117        FDCE                                         r  tangerineSOCInst/blitterInst/input0Reg_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/input0Reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.011ns  (logic 0.450ns (3.459%)  route 12.561ns (96.541%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 f  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.264    13.011    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X52Y117        FDCE                                         f  tangerineSOCInst/blitterInst/input0Reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.542     5.399    tangerineSOCInst/blitterInst/clk100
    SLICE_X52Y117        FDCE                                         r  tangerineSOCInst/blitterInst/input0Reg_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/input0Reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.011ns  (logic 0.450ns (3.459%)  route 12.561ns (96.541%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 f  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.264    13.011    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X52Y117        FDCE                                         f  tangerineSOCInst/blitterInst/input0Reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.542     5.399    tangerineSOCInst/blitterInst/clk100
    SLICE_X52Y117        FDCE                                         r  tangerineSOCInst/blitterInst/input0Reg_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/input0Reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.011ns  (logic 0.450ns (3.459%)  route 12.561ns (96.541%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 f  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.264    13.011    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X53Y117        FDCE                                         f  tangerineSOCInst/blitterInst/input0Reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.542     5.399    tangerineSOCInst/blitterInst/clk100
    SLICE_X53Y117        FDCE                                         r  tangerineSOCInst/blitterInst/input0Reg_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/input0Reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.011ns  (logic 0.450ns (3.459%)  route 12.561ns (96.541%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 f  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.264    13.011    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X53Y117        FDCE                                         f  tangerineSOCInst/blitterInst/input0Reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.542     5.399    tangerineSOCInst/blitterInst/clk100
    SLICE_X53Y117        FDCE                                         r  tangerineSOCInst/blitterInst/input0Reg_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/input0Reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.011ns  (logic 0.450ns (3.459%)  route 12.561ns (96.541%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 f  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 f  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.264    13.011    tangerineSOCInst/blitterInst/reset_BUFG
    SLICE_X52Y117        FDCE                                         f  tangerineSOCInst/blitterInst/input0Reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.542     5.399    tangerineSOCInst/blitterInst/clk100
    SLICE_X52Y117        FDCE                                         r  tangerineSOCInst/blitterInst/input0Reg_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/spriteX_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.992ns  (logic 0.450ns (3.464%)  route 12.542ns (96.536%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.245    12.992    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X54Y129        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.538     5.395    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X54Y129        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/spriteX_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.992ns  (logic 0.450ns (3.464%)  route 12.542ns (96.536%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.245    12.992    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X54Y129        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.538     5.395    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X54Y129        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/spriteX_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.992ns  (logic 0.450ns (3.464%)  route 12.542ns (96.536%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        2.245    12.992    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X54Y129        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        1.538     5.395    tangerineSOCInst/spriteGenInst/clk100
    SLICE_X54Y129        FDRE                                         r  tangerineSOCInst/spriteGenInst/spriteX_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            tangerineSOCInst/i2sControllerInst/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.231ns (24.501%)  route 0.712ns (75.499%))
  Logic Levels:           3  (FDSE=1 LUT6=2)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDSE                         0.000     0.000 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
    SLICE_X79Y136        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  tangerineSOCInst/i2sControllerInst/i2sControllerFifoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=2, routed)           0.558     0.699    tangerineSOCInst/nekoRvInst/dout_reg[0]_4
    SLICE_X77Y123        LUT6 (Prop_lut6_I1_O)        0.045     0.744 r  tangerineSOCInst/nekoRvInst/dout[0]_i_2/O
                         net (fo=1, routed)           0.154     0.898    tangerineSOCInst/nekoRvInst/dout[0]_i_2_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I0_O)        0.045     0.943 r  tangerineSOCInst/nekoRvInst/dout[0]_i_1__2/O
                         net (fo=1, routed)           0.000     0.943    tangerineSOCInst/i2sControllerInst/D[0]
    SLICE_X77Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.829     2.226    tangerineSOCInst/i2sControllerInst/clk100
    SLICE_X77Y123        FDRE                                         r  tangerineSOCInst/i2sControllerInst/dout_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.000ns (0.000%)  route 1.525ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.525     1.525    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.843     2.240    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.000ns (0.000%)  route 1.525ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.525     1.525    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.843     2.240    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.000ns (0.000%)  route 1.525ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.525     1.525    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.843     2.240    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.000ns (0.000%)  route 1.525ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.525     1.525    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.843     2.240    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y122        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.000ns (0.000%)  route 1.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.530     1.530    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.841     2.238    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.000ns (0.000%)  route 1.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.530     1.530    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.841     2.238    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.000ns (0.000%)  route 1.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.530     1.530    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.841     2.238    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.000ns (0.000%)  route 1.530ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.530     1.530    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.841     2.238    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y123        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/blitterInst/saColAdd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.000ns (0.000%)  route 1.551ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.551     1.551    tangerineSOCInst/blitterInst/locked
    SLICE_X46Y121        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=5396, routed)        0.844     2.241    tangerineSOCInst/blitterInst/clk100
    SLICE_X46Y121        FDRE                                         r  tangerineSOCInst/blitterInst/saColAdd_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100ps_clk_wiz_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[16]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.442ns  (logic 1.523ns (23.639%)  route 4.919ns (76.361%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 11.136 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  sdramD[16] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[16]_inst/IO
    E5                   IBUF (Prop_ibuf_I_O)         1.523     1.523 r  sdramD_IOBUF[16]_inst/IBUF/O
                         net (fo=1, routed)           4.919     6.442    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[16]
    SLICE_X77Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.529    11.136    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X77Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[16]/C

Slack:                    inf
  Source:                 sdramD[23]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.229ns  (logic 1.501ns (24.094%)  route 4.728ns (75.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 11.127 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  sdramD[23] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[23]_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  sdramD_IOBUF[23]_inst/IBUF/O
                         net (fo=1, routed)           4.728     6.229    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[23]
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.520    11.127    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[23]/C

Slack:                    inf
  Source:                 sdramD[0]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.488ns (24.956%)  route 4.475ns (75.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.378ns = ( 11.128 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  sdramD[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[0]_inst/IO
    N2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  sdramD_IOBUF[0]_inst/IBUF/O
                         net (fo=1, routed)           4.475     5.963    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[0]
    SLICE_X71Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.521    11.128    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X71Y125        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[0]/C

Slack:                    inf
  Source:                 sdramD[21]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.914ns  (logic 1.525ns (25.795%)  route 4.388ns (74.205%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 11.127 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sdramD[21] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[21]_inst/IO
    E2                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  sdramD_IOBUF[21]_inst/IBUF/O
                         net (fo=1, routed)           4.388     5.914    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[21]
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.520    11.127    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[21]/C

Slack:                    inf
  Source:                 sdramD[18]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.785ns  (logic 1.541ns (26.640%)  route 4.244ns (73.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 11.127 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  sdramD[18] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[18]_inst/IO
    C1                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  sdramD_IOBUF[18]_inst/IBUF/O
                         net (fo=1, routed)           4.244     5.785    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[18]
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.520    11.127    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[18]/C

Slack:                    inf
  Source:                 sdramD[4]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.515ns (26.392%)  route 4.226ns (73.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 11.143 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  sdramD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[4]_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         1.515     1.515 r  sdramD_IOBUF[4]_inst/IBUF/O
                         net (fo=1, routed)           4.226     5.741    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[4]
    SLICE_X68Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.536    11.143    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X68Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[4]/C

Slack:                    inf
  Source:                 sdramD[5]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.678ns  (logic 1.504ns (26.489%)  route 4.174ns (73.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 11.143 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  sdramD[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[5]_inst/IO
    K1                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  sdramD_IOBUF[5]_inst/IBUF/O
                         net (fo=1, routed)           4.174     5.678    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[5]
    SLICE_X68Y136        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.536    11.143    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X68Y136        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[5]/C

Slack:                    inf
  Source:                 sdramD[17]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.589ns  (logic 1.542ns (27.591%)  route 4.047ns (72.409%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 11.127 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  sdramD[17] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[17]_inst/IO
    B1                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sdramD_IOBUF[17]_inst/IBUF/O
                         net (fo=1, routed)           4.047     5.589    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[17]
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.520    11.127    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[17]/C

Slack:                    inf
  Source:                 sdramD[1]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.586ns  (logic 1.489ns (26.656%)  route 4.097ns (73.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 11.133 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  sdramD[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[1]_inst/IO
    N3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  sdramD_IOBUF[1]_inst/IBUF/O
                         net (fo=1, routed)           4.097     5.586    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[1]
    SLICE_X68Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.526    11.133    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X68Y126        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[1]/C

Slack:                    inf
  Source:                 sdramD[19]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.533ns (27.557%)  route 4.029ns (72.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.377ns = ( 11.127 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sdramD[19] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[19]_inst/IO
    D1                   IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sdramD_IOBUF[19]_inst/IBUF/O
                         net (fo=1, routed)           4.029     5.562    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[19]
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     7.181 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     9.515    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    11.250    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.494     7.755 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.760     9.515    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.606 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          1.520    11.127    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.366ns  (logic 0.277ns (20.283%)  route 1.089ns (79.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 7.999 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=1, routed)           1.089     1.366    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[24]
    SLICE_X42Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.852     7.999    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X42Y135        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[24]/C

Slack:                    inf
  Source:                 sdramD[15]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.464ns  (logic 0.263ns (17.978%)  route 1.201ns (82.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 7.999 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R25                                               0.000     0.000 r  sdramD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[15]_inst/IO
    R25                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  sdramD_IOBUF[15]_inst/IBUF/O
                         net (fo=1, routed)           1.201     1.464    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[15]
    SLICE_X48Y112        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.852     7.999    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X48Y112        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[15]/C

Slack:                    inf
  Source:                 sdramD[13]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.485ns  (logic 0.257ns (17.302%)  route 1.228ns (82.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 8.002 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  sdramD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[13]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[13]_inst/IBUF/O
                         net (fo=1, routed)           1.228     1.485    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[13]
    SLICE_X54Y108        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.855     8.002    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X54Y108        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[13]/C

Slack:                    inf
  Source:                 sdramD[14]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.260ns (17.419%)  route 1.232ns (82.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 8.002 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  sdramD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[14]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sdramD_IOBUF[14]_inst/IBUF/O
                         net (fo=1, routed)           1.232     1.491    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[14]
    SLICE_X54Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.855     8.002    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X54Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[14]/C

Slack:                    inf
  Source:                 sdramD[31]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.663ns  (logic 0.268ns (16.130%)  route 1.395ns (83.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns = ( 8.001 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  sdramD[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[31]_inst/IO
    J25                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  sdramD_IOBUF[31]_inst/IBUF/O
                         net (fo=1, routed)           1.395     1.663    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[31]
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.854     8.001    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X55Y138        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]/C

Slack:                    inf
  Source:                 sdramD[8]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.266ns (15.731%)  route 1.427ns (84.269%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 8.074 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y23                                               0.000     0.000 r  sdramD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[8]_inst/IO
    Y23                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sdramD_IOBUF[8]_inst/IBUF/O
                         net (fo=1, routed)           1.427     1.694    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[8]
    SLICE_X50Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.927     8.074    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X50Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[8]/C

Slack:                    inf
  Source:                 sdramD[20]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.300ns (17.458%)  route 1.419ns (82.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.230ns = ( 7.980 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sdramD[20] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[20]_inst/IO
    E1                   IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sdramD_IOBUF[20]_inst/IBUF/O
                         net (fo=1, routed)           1.419     1.719    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[20]
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.833     7.980    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X78Y137        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[20]/C

Slack:                    inf
  Source:                 sdramD[10]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.727ns  (logic 0.269ns (15.545%)  route 1.459ns (84.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns = ( 8.004 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  sdramD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[10]_inst/IO
    W23                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sdramD_IOBUF[10]_inst/IBUF/O
                         net (fo=1, routed)           1.459     1.727    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[10]
    SLICE_X50Y100        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.857     8.004    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X50Y100        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[10]/C

Slack:                    inf
  Source:                 sdramD[9]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.732ns  (logic 0.267ns (15.423%)  route 1.465ns (84.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns = ( 8.074 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V23                                               0.000     0.000 r  sdramD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[9]_inst/IO
    V23                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdramD_IOBUF[9]_inst/IBUF/O
                         net (fo=1, routed)           1.465     1.732    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[9]
    SLICE_X50Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.927     8.074    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X50Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[9]/C

Slack:                    inf
  Source:                 sdramD[11]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100ps_clk_wiz_0  {rise@5.750ns fall@10.750ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.839ns  (logic 0.232ns (12.625%)  route 1.607ns (87.375%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns = ( 8.002 - 5.750 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U21                                               0.000     0.000 r  sdramD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[11]_inst/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sdramD_IOBUF[11]_inst/IBUF/O
                         net (fo=1, routed)           1.607     1.839    tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[31]_0[11]
    SLICE_X49Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     6.208 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     7.118    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     8.026    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.502     6.524 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.595     7.118    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     7.147 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=33, routed)          0.855     8.002    tangerineSOCInst/sdramDMAInst/clk100ps
    SLICE_X49Y107        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramDInLatched_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk12_clk_wiz_1

Max Delay           400 Endpoints
Min Delay           400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.261ns  (logic 1.076ns (7.545%)  route 13.185ns (92.455%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.678    12.919    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X58Y159        LUT6 (Prop_lut6_I0_O)        0.328    13.247 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_2__0/O
                         net (fo=1, routed)           0.890    14.137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_2__0_n_0
    SLICE_X58Y159        LUT3 (Prop_lut3_I2_O)        0.124    14.261 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_1__0/O
                         net (fo=1, routed)           0.000    14.261    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[6]_i_1__0_n_0
    SLICE_X58Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537     5.393    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X58Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.964ns  (logic 1.076ns (7.706%)  route 12.888ns (92.294%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.827    13.068    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X58Y158        LUT6 (Prop_lut6_I5_O)        0.328    13.396 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_2__0/O
                         net (fo=1, routed)           0.444    13.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_2__0_n_0
    SLICE_X58Y158        LUT3 (Prop_lut3_I2_O)        0.124    13.964 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_1__0/O
                         net (fo=1, routed)           0.000    13.964    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[2]_i_1__0_n_0
    SLICE_X58Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.538     5.394    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X58Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.734ns  (logic 1.102ns (8.024%)  route 12.632ns (91.976%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.336    12.576    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I3_O)        0.328    12.904 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_7/O
                         net (fo=1, routed)           0.680    13.584    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_7_n_0
    SLICE_X60Y159        LUT3 (Prop_lut3_I2_O)        0.150    13.734 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_2__0/O
                         net (fo=1, routed)           0.000    13.734    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_2__0_n_0
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537     5.393    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.551ns  (logic 1.076ns (7.940%)  route 12.475ns (92.060%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.232    12.472    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X60Y157        LUT6 (Prop_lut6_I0_O)        0.328    12.800 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_2__0/O
                         net (fo=1, routed)           0.627    13.427    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_2__0_n_0
    SLICE_X59Y157        LUT3 (Prop_lut3_I2_O)        0.124    13.551 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_1__0/O
                         net (fo=1, routed)           0.000    13.551    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[4]_i_1__0_n_0
    SLICE_X59Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.538     5.394    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X59Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.486ns  (logic 1.070ns (7.934%)  route 12.416ns (92.066%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.160    12.400    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X60Y158        LUT6 (Prop_lut6_I5_O)        0.328    12.728 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_2__0/O
                         net (fo=1, routed)           0.640    13.368    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_2__0_n_0
    SLICE_X58Y158        LUT3 (Prop_lut3_I2_O)        0.118    13.486 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    13.486    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[3]_i_1__0_n_0
    SLICE_X58Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.538     5.394    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X58Y158        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.472ns  (logic 1.102ns (8.180%)  route 12.370ns (91.820%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.160    12.400    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X60Y158        LUT6 (Prop_lut6_I0_O)        0.328    12.728 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_2__0/O
                         net (fo=1, routed)           0.594    13.322    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_2__0_n_0
    SLICE_X58Y159        LUT3 (Prop_lut3_I2_O)        0.150    13.472 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_1__0/O
                         net (fo=1, routed)           0.000    13.472    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[7]_i_1__0_n_0
    SLICE_X58Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537     5.393    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X58Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.436ns  (logic 1.076ns (8.008%)  route 12.360ns (91.992%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.319    12.559    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X60Y159        LUT6 (Prop_lut6_I3_O)        0.328    12.887 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_2__0/O
                         net (fo=1, routed)           0.425    13.312    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_2__0_n_0
    SLICE_X60Y159        LUT3 (Prop_lut3_I2_O)        0.124    13.436 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_1__0/O
                         net (fo=1, routed)           0.000    13.436    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[8]_i_1__0_n_0
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.537     5.393    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X60Y159        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.270ns  (logic 1.070ns (8.063%)  route 12.200ns (91.937%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         8.783     8.783    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X60Y150        LUT5 (Prop_lut5_I0_O)        0.146     8.929 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0/O
                         net (fo=4, routed)           0.621     9.550    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_3__0_n_0
    SLICE_X60Y155        LUT6 (Prop_lut6_I2_O)        0.328     9.878 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15/O
                         net (fo=2, routed)           1.213    11.090    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_15_n_0
    SLICE_X64Y155        LUT5 (Prop_lut5_I4_O)        0.150    11.240 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13/O
                         net (fo=8, routed)           1.190    12.430    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[9]_i_13_n_0
    SLICE_X60Y157        LUT6 (Prop_lut6_I5_O)        0.328    12.758 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[5]_i_2__0/O
                         net (fo=1, routed)           0.394    13.152    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[5]_i_2__0_n_0
    SLICE_X59Y157        LUT3 (Prop_lut3_I2_O)        0.118    13.270 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[5]_i_1__0/O
                         net (fo=1, routed)           0.000    13.270    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc[5]_i_1__0_n_0
    SLICE_X59Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.538     5.394    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X59Y157        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.618ns  (logic 0.450ns (3.566%)  route 12.168ns (96.434%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.871    12.618    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X63Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.546     5.403    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X63Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.618ns  (logic 0.450ns (3.566%)  route 12.168ns (96.434%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.871    12.618    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X63Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         1.546     5.403    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X63Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb2dp
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dpi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.928ns  (logic 0.291ns (15.117%)  route 1.636ns (84.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  usb2dp (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb2dp_IOBUF_inst/IO
    D4                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  usb2dp_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.636     1.928    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/usb2dp_IBUF
    SLICE_X73Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dpi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.845     2.243    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X73Y153        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dpi_reg/C

Slack:                    inf
  Source:                 usb1dm
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.328ns  (logic 0.301ns (12.926%)  route 2.027ns (87.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  usb1dm (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dm_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.301     0.301 r  usb1dm_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.027     2.328    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dm_IBUF
    SLICE_X66Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.848     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X66Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmi_reg/C

Slack:                    inf
  Source:                 usb1dp
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.393ns  (logic 0.300ns (12.547%)  route 2.092ns (87.453%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  usb1dp (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb1dp_IOBUF_inst/IO
    C2                   IBUF (Prop_ibuf_I_O)         0.300     0.300 r  usb1dp_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.092     2.393    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/usb1dp_IBUF
    SLICE_X66Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.848     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X66Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dpi_reg/C

Slack:                    inf
  Source:                 usb2dm
                            (input port)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dmi_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.423ns  (logic 0.293ns (12.085%)  route 2.131ns (87.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  usb2dm (INOUT)
                         net (fo=1, unset)            0.000     0.000    usb2dm_IOBUF_inst/IO
    C4                   IBUF (Prop_ibuf_I_O)         0.293     0.293 r  usb2dm_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.131     2.423    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/usb2dm_IBUF
    SLICE_X77Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dmi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.845     2.242    tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/clk12
    SLICE_X77Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host1Inst/ukp/dmi_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.840ns  (logic 0.045ns (1.585%)  route 2.795ns (98.415%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         2.795     2.795    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X64Y149        LUT5 (Prop_lut5_I3_O)        0.045     2.840 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing[1]_i_1/O
                         net (fo=1, routed)           0.000     2.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing[1]_i_1_n_0
    SLICE_X64Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.852     2.249    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X64Y149        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/timing_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.894ns  (logic 0.000ns (0.000%)  route 2.894ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         2.894     2.894    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X65Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.849     2.247    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X65Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/dmid_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.950ns  (logic 0.000ns (0.000%)  route 2.950ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         2.950     2.950    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.848     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.950ns  (logic 0.000ns (0.000%)  route 2.950ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         2.950     2.950    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.848     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.950ns  (logic 0.000ns (0.000%)  route 2.950ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         2.950     2.950    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.848     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.950ns  (logic 0.000ns (0.000%)  route 2.950ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         2.950     2.950    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=556, routed)         0.848     2.245    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/clk12
    SLICE_X67Y150        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           309 Endpoints
Min Delay           309 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.697ns  (logic 0.450ns (3.544%)  route 12.247ns (96.456%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.950    12.697    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X41Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.635     5.492    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.697ns  (logic 0.450ns (3.544%)  route 12.247ns (96.456%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.950    12.697    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X41Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.635     5.492    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.697ns  (logic 0.450ns (3.544%)  route 12.247ns (96.456%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.950    12.697    tangerineSOCInst/pixelGenGfxInst/reset_BUFG
    SLICE_X41Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.635     5.492    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X41Y141        FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggGfxBufAddressCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.696ns  (logic 0.450ns (3.544%)  route 12.246ns (96.456%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.949    12.696    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X41Y139        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.634     5.491    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X41Y139        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/spriteGenInst/spRamAddrA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.696ns  (logic 0.450ns (3.544%)  route 12.246ns (96.456%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.949    12.696    tangerineSOCInst/spriteGenInst/reset_BUFG
    SLICE_X41Y139        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.634     5.491    tangerineSOCInst/spriteGenInst/clk25
    SLICE_X41Y139        FDRE                                         r  tangerineSOCInst/spriteGenInst/spRamAddrA_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 0.450ns (3.564%)  route 12.175ns (96.436%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.878    12.625    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.552     5.409    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 0.450ns (3.564%)  route 12.175ns (96.436%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.878    12.625    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.552     5.409    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 0.450ns (3.564%)  route 12.175ns (96.436%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.878    12.625    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.552     5.409    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 0.450ns (3.564%)  route 12.175ns (96.436%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.878    12.625    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.552     5.409    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X48Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.625ns  (logic 0.450ns (3.564%)  route 12.175ns (96.436%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.878    12.625    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X49Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         1.552     5.409    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X49Y102        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgG_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.045ns (3.072%)  route 1.420ns (96.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.290     1.290    tangerineSOCInst/pixelGenInst/locked
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  tangerineSOCInst/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.130     1.465    tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X43Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X43Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.494ns  (logic 0.045ns (3.012%)  route 1.449ns (96.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.318     1.318    tangerineSOCInst/pixelGenInst/locked
    SLICE_X43Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.363 r  tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1/O
                         net (fo=12, routed)          0.131     1.494    tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X44Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgB_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.045ns (2.956%)  route 1.478ns (97.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.290     1.290    tangerineSOCInst/pixelGenInst/locked
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  tangerineSOCInst/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.188     1.523    tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X45Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgB_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X45Y107        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgB_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgG_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.045ns (2.942%)  route 1.484ns (97.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.290     1.290    tangerineSOCInst/pixelGenInst/locked
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  tangerineSOCInst/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.194     1.529    tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X42Y108        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X42Y108        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.045ns (2.894%)  route 1.510ns (97.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.315     1.315    tangerineSOCInst/pixelGenInst/locked
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.360 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.194     1.555    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X47Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgG_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.590ns  (logic 0.045ns (2.831%)  route 1.545ns (97.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.290     1.290    tangerineSOCInst/pixelGenInst/locked
    SLICE_X42Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.335 r  tangerineSOCInst/pixelGenInst/pgR[7]_i_1/O
                         net (fo=12, routed)          0.255     1.590    tangerineSOCInst/pixelGenInst/pgR[7]_i_1_n_0
    SLICE_X43Y108        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X43Y108        FDRE                                         r  tangerineSOCInst/pixelGenInst/pgG_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/fontRomA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.592ns  (logic 0.045ns (2.827%)  route 1.547ns (97.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.318     1.318    tangerineSOCInst/pixelGenInst/locked
    SLICE_X43Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.363 r  tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1/O
                         net (fo=12, routed)          0.229     1.592    tangerineSOCInst/pixelGenInst/fontRomA[10]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.857     2.254    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X43Y105        FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.045ns (2.754%)  route 1.589ns (97.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.315     1.315    tangerineSOCInst/pixelGenInst/locked
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.360 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.274     1.634    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X47Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.045ns (2.754%)  route 1.589ns (97.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.315     1.315    tangerineSOCInst/pixelGenInst/locked
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.360 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.274     1.634    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X47Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/videoRamBA_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.045ns (2.754%)  route 1.589ns (97.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         1.315     1.315    tangerineSOCInst/pixelGenInst/locked
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.360 r  tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1/O
                         net (fo=14, routed)          0.274     1.634    tangerineSOCInst/pixelGenInst/videoRamBA[13]_i_1_n_0
    SLICE_X47Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=397, routed)         0.856     2.253    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X47Y103        FDRE                                         r  tangerineSOCInst/pixelGenInst/videoRamBA_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk50_clk_wiz_0

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.602ns  (logic 0.450ns (3.571%)  route 12.152ns (96.429%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.855    12.602    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X72Y100        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.539     5.396    tangerineSOCInst/SPIInst/clk50
    SLICE_X72Y100        FDRE                                         r  tangerineSOCInst/SPIInst/ready_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.579ns  (logic 0.450ns (3.577%)  route 12.129ns (96.423%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.832    12.579    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.520     5.377    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.579ns  (logic 0.450ns (3.577%)  route 12.129ns (96.423%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.832    12.579    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.520     5.377    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.579ns  (logic 0.450ns (3.577%)  route 12.129ns (96.423%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.832    12.579    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.520     5.377    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.577ns  (logic 0.450ns (3.578%)  route 12.127ns (96.422%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.830    12.577    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.577ns  (logic 0.450ns (3.578%)  route 12.127ns (96.422%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.830    12.577    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.517     5.374    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.577ns  (logic 0.450ns (3.578%)  route 12.127ns (96.422%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.830    12.577    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.577ns  (logic 0.450ns (3.578%)  route 12.127ns (96.422%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.830    12.577    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.518     5.375    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.575ns  (logic 0.450ns (3.579%)  route 12.125ns (96.421%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.828    12.575    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X76Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.515     5.372    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/spiReady_reg/S
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.572ns  (logic 0.450ns (3.579%)  route 12.122ns (96.421%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         9.321     9.321    locked
    SLICE_X77Y149        LUT1 (Prop_lut1_I0_O)        0.152     9.473 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.976    10.449    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.298    10.747 r  reset_BUFG_inst/O
                         net (fo=2029, routed)        1.825    12.572    tangerineSOCInst/SPIInst/reset_BUFG
    SLICE_X78Y126        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         1.509     5.366    tangerineSOCInst/SPIInst/clk50
    SLICE_X78Y126        FDSE                                         r  tangerineSOCInst/SPIInst/spiReady_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.699ns  (logic 0.366ns (13.561%)  route 2.333ns (86.439%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.333     2.654    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y125        LUT5 (Prop_lut5_I1_O)        0.045     2.699 r  tangerineSOCInst/SPIInst/rxBuffer[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.699    tangerineSOCInst/SPIInst/rxBuffer[0]_i_1__0_n_0
    SLICE_X76Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.828     2.225    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[0]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.795ns  (logic 0.411ns (14.705%)  route 2.384ns (85.295%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.244     2.565    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y126        LUT3 (Prop_lut3_I2_O)        0.045     2.610 f  tangerineSOCInst/SPIInst/rxBuffer[3]_i_2__0/O
                         net (fo=1, routed)           0.140     2.750    tangerineSOCInst/SPIInst/rxBuffer[3]_i_2__0_n_0
    SLICE_X76Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.795 r  tangerineSOCInst/SPIInst/rxBuffer[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.795    tangerineSOCInst/SPIInst/rxBuffer[3]_i_1__0_n_0
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X76Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[3]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.910ns  (logic 0.411ns (14.123%)  route 2.499ns (85.877%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.378     2.699    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y126        LUT3 (Prop_lut3_I2_O)        0.045     2.744 f  tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0/O
                         net (fo=2, routed)           0.121     2.865    tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.910 r  tangerineSOCInst/SPIInst/rxBuffer[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.910    tangerineSOCInst/SPIInst/rxBuffer[1]_i_1__0_n_0
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[1]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.993ns  (logic 0.411ns (13.731%)  route 2.582ns (86.269%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.378     2.699    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y126        LUT3 (Prop_lut3_I2_O)        0.045     2.744 f  tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0/O
                         net (fo=2, routed)           0.204     2.948    tangerineSOCInst/SPIInst/rxBuffer[5]_i_2__0_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.045     2.993 r  tangerineSOCInst/SPIInst/rxBuffer[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.993    tangerineSOCInst/SPIInst/rxBuffer[5]_i_1__0_n_0
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[5]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.019ns  (logic 0.486ns (16.096%)  route 2.533ns (83.904%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.244     2.565    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y126        LUT3 (Prop_lut3_I2_O)        0.047     2.612 f  tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0/O
                         net (fo=2, routed)           0.289     2.901    tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0_n_0
    SLICE_X75Y125        LUT6 (Prop_lut6_I1_O)        0.118     3.019 r  tangerineSOCInst/SPIInst/rxBuffer[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.019    tangerineSOCInst/SPIInst/rxBuffer[6]_i_1__0_n_0
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[6]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.022ns  (logic 0.411ns (13.600%)  route 2.611ns (86.400%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.323     2.644    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y125        LUT2 (Prop_lut2_I0_O)        0.045     2.689 f  tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0/O
                         net (fo=2, routed)           0.288     2.977    tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0_n_0
    SLICE_X75Y125        LUT6 (Prop_lut6_I1_O)        0.045     3.022 r  tangerineSOCInst/SPIInst/rxBuffer[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.022    tangerineSOCInst/SPIInst/rxBuffer[2]_i_1__0_n_0
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[2]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.022ns  (logic 0.411ns (13.600%)  route 2.611ns (86.400%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.323     2.644    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y125        LUT2 (Prop_lut2_I0_O)        0.045     2.689 f  tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0/O
                         net (fo=2, routed)           0.288     2.977    tangerineSOCInst/SPIInst/rxBuffer[4]_i_2__0_n_0
    SLICE_X75Y125        LUT6 (Prop_lut6_I0_O)        0.045     3.022 r  tangerineSOCInst/SPIInst/rxBuffer[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.022    tangerineSOCInst/SPIInst/rxBuffer[4]_i_1__0_n_0
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y125        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[4]/C

Slack:                    inf
  Source:                 sdCardDat[0]
                            (input port)
  Destination:            tangerineSOCInst/SPIInst/rxBuffer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.193ns  (logic 0.486ns (15.220%)  route 2.707ns (84.780%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  sdCardDat[0] (INOUT)
                         net (fo=0)                   0.000     0.000    sdCardDat[0]
    A3                   IBUF (Prop_ibuf_I_O)         0.321     0.321 r  sdCardDat_IBUF[0]_inst/O
                         net (fo=5, routed)           2.244     2.565    tangerineSOCInst/SPIInst/sdCardDat_IBUF[0]
    SLICE_X76Y126        LUT3 (Prop_lut3_I2_O)        0.047     2.612 f  tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0/O
                         net (fo=2, routed)           0.210     2.822    tangerineSOCInst/SPIInst/rxBuffer[7]_i_2__0_n_0
    SLICE_X75Y126        LUT5 (Prop_lut5_I0_O)        0.118     2.940 r  tangerineSOCInst/SPIInst/rxBuffer[7]_i_1__0/O
                         net (fo=1, routed)           0.253     3.193    tangerineSOCInst/SPIInst/rxBuffer[7]_i_1__0_n_0
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.830     2.227    tangerineSOCInst/SPIInst/clk50
    SLICE_X75Y126        FDRE                                         r  tangerineSOCInst/SPIInst/rxBuffer_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.434ns  (logic 0.045ns (1.310%)  route 3.389ns (98.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         3.129     3.129    tangerineSOCInst/SPIInst/locked
    SLICE_X75Y125        LUT6 (Prop_lut6_I3_O)        0.045     3.174 r  tangerineSOCInst/SPIInst/dataReceived[7]_i_1/O
                         net (fo=8, routed)           0.260     3.434    tangerineSOCInst/SPIInst/dataReceived[7]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/SPIInst/dataReceived_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.434ns  (logic 0.045ns (1.310%)  route 3.389ns (98.690%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=231, routed)         3.129     3.129    tangerineSOCInst/SPIInst/locked
    SLICE_X75Y125        LUT6 (Prop_lut6_I3_O)        0.045     3.174 r  tangerineSOCInst/SPIInst/dataReceived[7]_i_1/O
                         net (fo=8, routed)           0.260     3.434    tangerineSOCInst/SPIInst/dataReceived[7]_i_1_n_0
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=116, routed)         0.829     2.226    tangerineSOCInst/SPIInst/clk50
    SLICE_X74Y125        FDRE                                         r  tangerineSOCInst/SPIInst/dataReceived_reg[1]/C





