// Seed: 2249413724
module module_0;
  logic [7:0] id_1;
  ;
  assign id_1[1] = id_1;
  wire id_2;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire _id_15;
  output wire id_14;
  module_0 modCall_1 ();
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout tri id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_25 = -1;
  wire id_26;
  assign id_9 = -1;
  wire [(  -1  ) : id_15] id_27;
endmodule : SymbolIdentifier
