<?xml version="1.0" encoding="UTF-8"?>
<!-- This is derived from revision 15071 of the TivaWare Library. -->
<module id="SYSCTL" HW_revision="" XML_version="1.0" description="System Control register addresses" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="SYSCTL_DID0" width="32" description="Device Identification 0" id="SYSCTL_DID0" offset="0x00000000" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="R" description="Minor Revision" id="SYSCTL_DID0_MIN" resetval="" >
            <bitenum id="SYSCTL_DID0_MIN_0" value="0x00000000" token="" description="Initial device, or a major revision update"/>
            <bitenum id="SYSCTL_DID0_MIN_1" value="0x00000001" token="" description="First metal layer change"/>
            <bitenum id="SYSCTL_DID0_MIN_2" value="0x00000002" token="" description="Second metal layer change"/>
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="R" description="Major Revision" id="SYSCTL_DID0_MAJ" resetval="" >
            <bitenum id="SYSCTL_DID0_MAJ_REVA" value="0x00000000" token="" description="Revision A (initial device)"/>
            <bitenum id="SYSCTL_DID0_MAJ_REVB" value="0x00000100" token="" description="Revision B (first base layer revision)"/>
            <bitenum id="SYSCTL_DID0_MAJ_REVC" value="0x00000200" token="" description="Revision C (second base layer revision)"/>
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="R" description="Device Class" id="SYSCTL_DID0_CLASS" resetval="" >
            <bitenum id="SYSCTL_DID0_CLASS_TM4E111" value="0x00090000" token="" description="Tiva(TM) TM4E111-class microcontrollers"/>
        </bitfield>
        <bitfield range="" begin="30" width="3" end="28" rwaccess="R" description="DID0 Version" id="SYSCTL_DID0_VER" resetval="" >
            <bitenum id="SYSCTL_DID0_VER_1" value="0x10000000" token="" description="Second version of the DID0 register format."/>
        </bitfield>
    </register>
    <register acronym="SYSCTL_DID1" width="32" description="Device Identification 1" id="SYSCTL_DID1" offset="0x00000004" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="R" description="Qualification Status" id="SYSCTL_DID1_QUAL" resetval="" >
            <bitenum id="SYSCTL_DID1_QUAL_ES" value="0x00000000" token="" description="Engineering Sample (unqualified)"/>
            <bitenum id="SYSCTL_DID1_QUAL_PP" value="0x00000001" token="" description="Pilot Production (unqualified)"/>
            <bitenum id="SYSCTL_DID1_QUAL_FQ" value="0x00000002" token="" description="Fully Qualified"/>
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="RoHS-Compliance" id="SYSCTL_DID1_ROHS" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="2" end="3" rwaccess="R" description="Package Type" id="SYSCTL_DID1_PKG" resetval="" >
            <bitenum id="SYSCTL_DID1_PKG_QFP" value="0x00000008" token="" description="QFP package"/>
            <bitenum id="SYSCTL_DID1_PKG_BGA" value="0x00000010" token="" description="BGA package"/>
        </bitfield>
        <bitfield range="" begin="7" width="3" end="5" rwaccess="R" description="Temperature Range" id="SYSCTL_DID1_TEMP" resetval="" >
            <bitenum id="SYSCTL_DID1_TEMP_C" value="0x00000000" token="" description="Commercial temperature range"/>
            <bitenum id="SYSCTL_DID1_TEMP_I" value="0x00000020" token="" description="Industrial temperature range"/>
            <bitenum id="SYSCTL_DID1_TEMP_E" value="0x00000040" token="" description="Extended temperature range"/>
        </bitfield>
        <bitfield range="" begin="15" width="3" end="13" rwaccess="R" description="Package Pin Count" id="SYSCTL_DID1_PINCNT" resetval="" >
            <bitenum id="SYSCTL_DID1_PINCNT_100" value="0x00004000" token="" description="100-pin LQFP package"/>
            <bitenum id="SYSCTL_DID1_PINCNT_64" value="0x00006000" token="" description="64-pin LQFP package"/>
            <bitenum id="SYSCTL_DID1_PINCNT_144" value="0x00008000" token="" description="144-pin LQFP package"/>
            <bitenum id="SYSCTL_DID1_PINCNT_157" value="0x0000A000" token="" description="157-pin BGA package"/>
            <bitenum id="SYSCTL_DID1_PINCNT_128" value="0x0000C000" token="" description="128-pin TQFP package"/>
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="R" description="Part Number" id="SYSCTL_DID1_PRTNO" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="R" description="Family" id="SYSCTL_DID1_FAM" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="R" description="DID1 Version" id="SYSCTL_DID1_VER" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PBORCTL" width="32" description="Brown-Out Reset Control" id="SYSCTL_PBORCTL" offset="0x00000030" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="BOR Interrupt or Reset" id="SYSCTL_PBORCTL_BORIOR" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RIS" width="32" description="Raw Interrupt Status" id="SYSCTL_RIS" offset="0x00000050" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Brown-Out Reset Raw Interrupt Status" id="SYSCTL_RIS_BORRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="PLL Lock Raw Interrupt Status" id="SYSCTL_RIS_PLLLRIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_IMC" width="32" description="Interrupt Mask Control" id="SYSCTL_IMC" offset="0x00000054" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Brown-Out Reset Interrupt Mask" id="SYSCTL_IMC_BORIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="PLL Lock Interrupt Mask" id="SYSCTL_IMC_PLLLIM" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_MISC" width="32" description="Masked Interrupt Status and Clear" id="SYSCTL_MISC" offset="0x00000058" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="BOR Masked Interrupt Status" id="SYSCTL_MISC_BORMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="PLL Lock Masked Interrupt Status" id="SYSCTL_MISC_PLLLMIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RESC" width="32" description="Reset Cause" id="SYSCTL_RESC" offset="0x0000005C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="External Reset" id="SYSCTL_RESC_EXT" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Power-On Reset" id="SYSCTL_RESC_POR" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Brown-Out Reset" id="SYSCTL_RESC_BOR" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Watchdog Timer 0 Reset" id="SYSCTL_RESC_WDT0" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Software Reset" id="SYSCTL_RESC_SW" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Watchdog Timer 1 Reset" id="SYSCTL_RESC_WDT1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_GPIOHBCTL" width="32" description="GPIO High-Performance Bus Control" id="SYSCTL_GPIOHBCTL" offset="0x0000006C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Port A Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTA" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Port B Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTB" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Port C Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTC" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Port D Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Port E Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTE" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Port F Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTF" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Port G Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTG" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Port H Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTH" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Port J Advanced High-Performance Bus" id="SYSCTL_GPIOHBCTL_PORTJ" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RSCLKCFG" width="32" description="Run and Sleep Mode Configuration Register" id="SYSCTL_RSCLKCFG" offset="0x000000B0" >
        <bitfield range="" begin="9" width="10" end="0" rwaccess="RW" description="PLL System Clock Divisor" id="SYSCTL_RSCLKCFG_PSYSDIV" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="10" end="10" rwaccess="RW" description="Oscillator System Clock Divisor" id="SYSCTL_RSCLKCFG_OSYSDIV" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="Oscillator Source" id="SYSCTL_RSCLKCFG_OSCSRC" resetval="" >
            <bitenum id="SYSCTL_RSCLKCFG_OSCSRC_PIOSC" value="0x00000000" token="" description="PIOSC is oscillator source"/>
            <bitenum id="SYSCTL_RSCLKCFG_OSCSRC_LFIOSC" value="0x00200000" token="" description="LFIOSC is oscillator source"/>
            <bitenum id="SYSCTL_RSCLKCFG_OSCSRC_RTC" value="0x00400000" token="" description="Hibernation Module RTC Oscillator (RTCOSC)"/>
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="PLL Source" id="SYSCTL_RSCLKCFG_PLLSRC" resetval="" >
            <bitenum id="SYSCTL_RSCLKCFG_PLLSRC_PIOSC" value="0x00000000" token="" description="PIOSC is PLL input clock source"/>
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Use PLL" id="SYSCTL_RSCLKCFG_USEPLL" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Auto Clock Gating" id="SYSCTL_RSCLKCFG_ACG" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="New PLLFREQ Accept" id="SYSCTL_RSCLKCFG_NEWFREQ" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DSCLKCFG" width="32" description="Deep Sleep Clock Configuration Register" id="SYSCTL_DSCLKCFG" offset="0x00000144" >
        <bitfield range="" begin="9" width="10" end="0" rwaccess="RW" description="Deep Sleep Clock Divisor" id="SYSCTL_DSCLKCFG_DSSYSDIV" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="Deep Sleep Oscillator Source" id="SYSCTL_DSCLKCFG_DSOSCSRC" resetval="" >
            <bitenum id="SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC" value="0x00000000" token="" description="PIOSC"/>
            <bitenum id="SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC" value="0x00200000" token="" description="LFIOSC"/>
            <bitenum id="SYSCTL_DSCLKCFG_DSOSCSRC_RTC" value="0x00400000" token="" description="Hibernation Module RTCOSC"/>
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="PIOSC Power Down" id="SYSCTL_DSCLKCFG_PIOSCPD" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SYSPROP" width="32" description="System Properties" id="SYSCTL_SYSPROP" offset="0x0000014C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="FPU Present" id="SYSCTL_SYSPROP_FPU" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PIOSCCAL" width="32" description="Precision Internal Oscillator Calibration" id="SYSCTL_PIOSCCAL" offset="0x00000150" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="User Trim Value" id="SYSCTL_PIOSCCAL_UT" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Update Trim" id="SYSCTL_PIOSCCAL_UPDATE" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Start Calibration" id="SYSCTL_PIOSCCAL_CAL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Use User Trim Value" id="SYSCTL_PIOSCCAL_UTEN" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PIOSCSTAT" width="32" description="Precision Internal Oscillator Statistics" id="SYSCTL_PIOSCSTAT" offset="0x00000154" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="R" description="Calibration Trim Value" id="SYSCTL_PIOSCSTAT_CT" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="2" end="8" rwaccess="R" description="Calibration Result" id="SYSCTL_PIOSCSTAT_CR" resetval="" >
            <bitenum id="SYSCTL_PIOSCSTAT_CRNONE" value="0x00000000" token="" description="Calibration has not been attempted"/>
            <bitenum id="SYSCTL_PIOSCSTAT_CRPASS" value="0x00000100" token="" description="The last calibration operation completed to meet 1% accuracy"/>
            <bitenum id="SYSCTL_PIOSCSTAT_CRFAIL" value="0x00000200" token="" description="The last calibration operation failed to meet 1% accuracy"/>
        </bitfield>
        <bitfield range="" begin="22" width="7" end="16" rwaccess="R" description="Default Trim Value" id="SYSCTL_PIOSCSTAT_DT" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PLLFREQ0" width="32" description="PLL Frequency 0" id="SYSCTL_PLLFREQ0" offset="0x00000160" >
        <bitfield range="" begin="9" width="10" end="0" rwaccess="RW" description="PLL M Integer Value" id="SYSCTL_PLLFREQ0_MINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="10" end="10" rwaccess="RW" description="PLL M Fractional Value" id="SYSCTL_PLLFREQ0_MFRAC" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="PLL Power" id="SYSCTL_PLLFREQ0_PLLPWR" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PLLFREQ1" width="32" description="PLL Frequency 1" id="SYSCTL_PLLFREQ1" offset="0x00000164" >
        <bitfield range="" begin="4" width="5" end="0" rwaccess="RW" description="PLL N Value" id="SYSCTL_PLLFREQ1_N" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="PLL Q Value" id="SYSCTL_PLLFREQ1_Q" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PLLSTAT" width="32" description="PLL Status" id="SYSCTL_PLLSTAT" offset="0x00000168" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="PLL Lock" id="SYSCTL_PLLSTAT_LOCK" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SLPPWRCFG" width="32" description="Sleep Power Configuration" id="SYSCTL_SLPPWRCFG" offset="0x00000188" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="SRAM Power Modes" id="SYSCTL_SLPPWRCFG_SRAMPM" resetval="" >
            <bitenum id="SYSCTL_SLPPWRCFG_SRAMPM_NRM" value="0x00000000" token="" description="Active Mode"/>
            <bitenum id="SYSCTL_SLPPWRCFG_SRAMPM_SBY" value="0x00000001" token="" description="Standby Mode"/>
            <bitenum id="SYSCTL_SLPPWRCFG_SRAMPM_LP" value="0x00000003" token="" description="Low Power Mode"/>
        </bitfield>
    </register>
    <register acronym="SYSCTL_DSLPPWRCFG" width="32" description="Deep-Sleep Power Configuration" id="SYSCTL_DSLPPWRCFG" offset="0x0000018C" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="SRAM Power Modes" id="SYSCTL_DSLPPWRCFG_SRAMPM" resetval="" >
            <bitenum id="SYSCTL_DSLPPWRCFG_SRAMPM_NRM" value="0x00000000" token="" description="Active Mode"/>
            <bitenum id="SYSCTL_DSLPPWRCFG_SRAMPM_SBY" value="0x00000001" token="" description="Standby Mode"/>
            <bitenum id="SYSCTL_DSLPPWRCFG_SRAMPM_LP" value="0x00000003" token="" description="Low Power Mode"/>
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Temperature Sense Power Down" id="SYSCTL_DSLPPWRCFG_TSPD" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="LDO Sleep Mode" id="SYSCTL_DSLPPWRCFG_LDOSM" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_LDODPCTL" width="32" description="LDO Deep-Sleep Power Control" id="SYSCTL_LDODPCTL" offset="0x000001BC" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="LDO Output Voltage" id="SYSCTL_LDODPCTL_VLDO" resetval="" >
            <bitenum id="SYSCTL_LDODPCTL_VLDO_0_90V" value="0x00000012" token="" description="0.90 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_0_95V" value="0x00000013" token="" description="0.95 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_00V" value="0x00000014" token="" description="1.00 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_05V" value="0x00000015" token="" description="1.05 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_10V" value="0x00000016" token="" description="1.10 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_15V" value="0x00000017" token="" description="1.15 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_20V" value="0x00000018" token="" description="1.20 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_25V" value="0x00000019" token="" description="1.25 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_30V" value="0x0000001A" token="" description="1.30 V"/>
            <bitenum id="SYSCTL_LDODPCTL_VLDO_1_35V" value="0x0000001B" token="" description="1.35 V"/>
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Voltage Adjust Enable" id="SYSCTL_LDODPCTL_VADJEN" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RESBEHAVCTL" width="32" description="Reset Behavior Control Register" id="SYSCTL_RESBEHAVCTL" offset="0x000001D8" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="External RST Pin Operation" id="SYSCTL_RESBEHAVCTL_EXTRES" resetval="" >
            <bitenum id="SYSCTL_RESBEHAVCTL_EXTRES_SYSRST" value="0x00000002" token="" description="External RST assertion issues a system reset. The application starts within 10 us"/>
            <bitenum id="SYSCTL_RESBEHAVCTL_EXTRES_POR" value="0x00000003" token="" description="External RST assertion issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)"/>
        </bitfield>
        <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="BOR Reset operation" id="SYSCTL_RESBEHAVCTL_BOR" resetval="" >
            <bitenum id="SYSCTL_RESBEHAVCTL_BOR_SYSRST" value="0x00000008" token="" description="Brown Out Reset issues system reset. The application starts within 10 us"/>
            <bitenum id="SYSCTL_RESBEHAVCTL_BOR_POR" value="0x0000000C" token="" description="Brown Out Reset issues a simulated POR sequence. The application starts less than 500 us after deassertion (Default)"/>
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Watchdog 0 Reset Operation" id="SYSCTL_RESBEHAVCTL_WDOG0" resetval="" >
            <bitenum id="SYSCTL_RESBEHAVCTL_WDOG0_SYSRST" value="0x00000020" token="" description="Watchdog 0 issues a system reset. The application starts within 10 us"/>
            <bitenum id="SYSCTL_RESBEHAVCTL_WDOG0_POR" value="0x00000030" token="" description="Watchdog 0 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)"/>
        </bitfield>
        <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Watchdog 1 Reset Operation" id="SYSCTL_RESBEHAVCTL_WDOG1" resetval="" >
            <bitenum id="SYSCTL_RESBEHAVCTL_WDOG1_SYSRST" value="0x00000080" token="" description="Watchdog 1 issues a system reset. The application starts within 10 us"/>
            <bitenum id="SYSCTL_RESBEHAVCTL_WDOG1_POR" value="0x000000C0" token="" description="Watchdog 1 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)"/>
        </bitfield>
    </register>
    <register acronym="SYSCTL_LPCPDS" width="32" description="LPC Power Domain Status" id="SYSCTL_LPCPDS" offset="0x000002B8" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="R" description="Power Domain Status" id="SYSCTL_LPCPDS_PWRSTAT" resetval="" >
            <bitenum id="SYSCTL_LPCPDS_PWRSTAT_OFF" value="0x00000000" token="" description="OFF"/>
            <bitenum id="SYSCTL_LPCPDS_PWRSTAT_ON" value="0x00000003" token="" description="ON"/>
        </bitfield>
        <bitfield range="" begin="3" width="2" end="2" rwaccess="R" description="Memory Array Power Status" id="SYSCTL_LPCPDS_MEMSTAT" resetval="" >
            <bitenum id="SYSCTL_LPCPDS_MEMSTAT_OFF" value="0x00000000" token="" description="Array OFF"/>
            <bitenum id="SYSCTL_LPCPDS_MEMSTAT_ON" value="0x0000000C" token="" description="Array On"/>
        </bitfield>
    </register>
    <register acronym="SYSCTL_LPCMPC" width="32" description="LPC Memory Power Control" id="SYSCTL_LPCMPC" offset="0x000002BC" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Memory Array Power Control" id="SYSCTL_LPCMPC_PWRCTL" resetval="" >
            <bitenum id="SYSCTL_LPCMPC_PWRCTL_OFF" value="0x00000000" token="" description="Array OFF"/>
            <bitenum id="SYSCTL_LPCMPC_PWRCTL_ON" value="0x00000003" token="" description="Array On"/>
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPWD" width="32" description="Watchdog Timer Peripheral Present" id="SYSCTL_PPWD" offset="0x00000300" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Watchdog Timer 0 Present" id="SYSCTL_PPWD_P0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Watchdog Timer 1 Present" id="SYSCTL_PPWD_P1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPTIMER" width="32" description="16/32-Bit General-Purpose Timer Peripheral Present" id="SYSCTL_PPTIMER" offset="0x00000304" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="16/32-Bit General-Purpose Timer 0 Present" id="SYSCTL_PPTIMER_P0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="16/32-Bit General-Purpose Timer 1 Present" id="SYSCTL_PPTIMER_P1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="16/32-Bit General-Purpose Timer 2 Present" id="SYSCTL_PPTIMER_P2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="16/32-Bit General-Purpose Timer 3 Present" id="SYSCTL_PPTIMER_P3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="16/32-Bit General-Purpose Timer 4 Present" id="SYSCTL_PPTIMER_P4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="16/32-Bit General-Purpose Timer 5 Present" id="SYSCTL_PPTIMER_P5" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPGPIO" width="32" description="General-Purpose Input/Output Peripheral Present" id="SYSCTL_PPGPIO" offset="0x00000308" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="GPIO Port A Present" id="SYSCTL_PPGPIO_P0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="GPIO Port B Present" id="SYSCTL_PPGPIO_P1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="GPIO Port C Present" id="SYSCTL_PPGPIO_P2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="GPIO Port D Present" id="SYSCTL_PPGPIO_P3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="GPIO Port E Present" id="SYSCTL_PPGPIO_P4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="GPIO Port F Present" id="SYSCTL_PPGPIO_P5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="GPIO Port G Present" id="SYSCTL_PPGPIO_P6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="GPIO Port H Present" id="SYSCTL_PPGPIO_P7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="GPIO Port J Present" id="SYSCTL_PPGPIO_P8" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="R" description="GPIO Port K Present" id="SYSCTL_PPGPIO_P9" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="R" description="GPIO Port L Present" id="SYSCTL_PPGPIO_P10" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="R" description="GPIO Port M Present" id="SYSCTL_PPGPIO_P11" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="R" description="GPIO Port N Present" id="SYSCTL_PPGPIO_P12" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="R" description="GPIO Port P Present" id="SYSCTL_PPGPIO_P13" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="R" description="GPIO Port Q Present" id="SYSCTL_PPGPIO_P14" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPDMA" width="32" description="Micro Direct Memory Access Peripheral Present" id="SYSCTL_PPDMA" offset="0x0000030C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="uDMA Module Present" id="SYSCTL_PPDMA_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPEPI" width="32" description="EPI Peripheral Present" id="SYSCTL_PPEPI" offset="0x00000310" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="EPI Module Present" id="SYSCTL_PPEPI_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPHIB" width="32" description="Hibernation Peripheral Present" id="SYSCTL_PPHIB" offset="0x00000314" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Hibernation Module Present" id="SYSCTL_PPHIB_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPUART" width="32" description="Universal Asynchronous Receiver/Transmitter Peripheral Present" id="SYSCTL_PPUART" offset="0x00000318" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="UART Module 0 Present" id="SYSCTL_PPUART_P0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="UART Module 1 Present" id="SYSCTL_PPUART_P1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="UART Module 2 Present" id="SYSCTL_PPUART_P2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPSSI" width="32" description="Synchronous Serial Interface Peripheral Present" id="SYSCTL_PPSSI" offset="0x0000031C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="SSI Module 0 Present" id="SYSCTL_PPSSI_P0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="SSI Module 1 Present" id="SYSCTL_PPSSI_P1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="SSI Module 2 Present" id="SYSCTL_PPSSI_P2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="SSI Module 3 Present" id="SYSCTL_PPSSI_P3" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPI2C" width="32" description="Inter-Integrated Circuit Peripheral Present" id="SYSCTL_PPI2C" offset="0x00000320" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="I2C Module 0 Present" id="SYSCTL_PPI2C_P0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="I2C Module 1 Present" id="SYSCTL_PPI2C_P1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="I2C Module 2 Present" id="SYSCTL_PPI2C_P2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="I2C Module 3 Present" id="SYSCTL_PPI2C_P3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="I2C Module 4 Present" id="SYSCTL_PPI2C_P4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="I2C Module 5 Present" id="SYSCTL_PPI2C_P5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="I2C Module 6 Present" id="SYSCTL_PPI2C_P6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="I2C Module 7 Present" id="SYSCTL_PPI2C_P7" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPUSB" width="32" description="Universal Serial Bus Peripheral Present" id="SYSCTL_PPUSB" offset="0x00000328" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="USB Module Present" id="SYSCTL_PPUSB_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPEPHY" width="32" description="Ethernet PHY Peripheral Present" id="SYSCTL_PPEPHY" offset="0x00000330" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Ethernet PHY Module Present" id="SYSCTL_PPEPHY_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPCAN" width="32" description="Controller Area Network Peripheral Present" id="SYSCTL_PPCAN" offset="0x00000334" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="CAN Module 0 Present" id="SYSCTL_PPCAN_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPADC" width="32" description="Analog-to-Digital Converter Peripheral Present" id="SYSCTL_PPADC" offset="0x00000338" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="ADC Module 0 Present" id="SYSCTL_PPADC_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPACMP" width="32" description="Analog Comparator Peripheral Present" id="SYSCTL_PPACMP" offset="0x0000033C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Analog Comparator Module Present" id="SYSCTL_PPACMP_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPPWM" width="32" description="Pulse Width Modulator Peripheral Present" id="SYSCTL_PPPWM" offset="0x00000340" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="PWM Module 0 Present" id="SYSCTL_PPPWM_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPQEI" width="32" description="Quadrature Encoder Interface Peripheral Present" id="SYSCTL_PPQEI" offset="0x00000344" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="QEI Module 0 Present" id="SYSCTL_PPQEI_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPLPC" width="32" description="Low Pin Count Interface Peripheral Present" id="SYSCTL_PPLPC" offset="0x00000348" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="LPC Module Present" id="SYSCTL_PPLPC_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPPECI" width="32" description="Platform Environment Control Interface Peripheral Present" id="SYSCTL_PPPECI" offset="0x00000350" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="PECI Module Present" id="SYSCTL_PPPECI_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPFAN" width="32" description="Fan Control Peripheral Present" id="SYSCTL_PPFAN" offset="0x00000354" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="FAN Module 0 Present" id="SYSCTL_PPFAN_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPEEPROM" width="32" description="EEPROM Peripheral Present" id="SYSCTL_PPEEPROM" offset="0x00000358" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="EEPROM Module Present" id="SYSCTL_PPEEPROM_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPWTIMER" width="32" description="32/64-Bit Wide General-Purpose Timer Peripheral Present" id="SYSCTL_PPWTIMER" offset="0x0000035C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="32/64-Bit Wide General-Purpose Timer 0 Present" id="SYSCTL_PPWTIMER_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPOWIRE" width="32" description="1-Wire Peripheral Present" id="SYSCTL_PPOWIRE" offset="0x00000398" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="1-Wire Module Present" id="SYSCTL_PPOWIRE_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPEMAC" width="32" description="Ethernet MAC Peripheral Present" id="SYSCTL_PPEMAC" offset="0x0000039C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Ethernet Controller Module Present" id="SYSCTL_PPEMAC_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PPHIM" width="32" description="Human Interface Master Peripheral Present" id="SYSCTL_PPHIM" offset="0x000003A4" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="HIM Module Present" id="SYSCTL_PPHIM_P0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRWD" width="32" description="Watchdog Timer Software Reset" id="SYSCTL_SRWD" offset="0x00000500" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Watchdog Timer 0 Software Reset" id="SYSCTL_SRWD_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Watchdog Timer 1 Software Reset" id="SYSCTL_SRWD_R1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRTIMER" width="32" description="16/32-Bit General-Purpose Timer Software Reset" id="SYSCTL_SRTIMER" offset="0x00000504" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="16/32-Bit General-Purpose Timer 0 Software Reset" id="SYSCTL_SRTIMER_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="16/32-Bit General-Purpose Timer 1 Software Reset" id="SYSCTL_SRTIMER_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="16/32-Bit General-Purpose Timer 2 Software Reset" id="SYSCTL_SRTIMER_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="16/32-Bit General-Purpose Timer 3 Software Reset" id="SYSCTL_SRTIMER_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="16/32-Bit General-Purpose Timer 4 Software Reset" id="SYSCTL_SRTIMER_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="16/32-Bit General-Purpose Timer 5 Software Reset" id="SYSCTL_SRTIMER_R5" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRGPIO" width="32" description="General-Purpose Input/Output Software Reset" id="SYSCTL_SRGPIO" offset="0x00000508" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="GPIO Port A Software Reset" id="SYSCTL_SRGPIO_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="GPIO Port B Software Reset" id="SYSCTL_SRGPIO_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPIO Port C Software Reset" id="SYSCTL_SRGPIO_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="GPIO Port D Software Reset" id="SYSCTL_SRGPIO_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPIO Port E Software Reset" id="SYSCTL_SRGPIO_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="GPIO Port F Software Reset" id="SYSCTL_SRGPIO_R5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="GPIO Port G Software Reset" id="SYSCTL_SRGPIO_R6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="GPIO Port H Software Reset" id="SYSCTL_SRGPIO_R7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPIO Port J Software Reset" id="SYSCTL_SRGPIO_R8" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPIO Port K Software Reset" id="SYSCTL_SRGPIO_R9" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="GPIO Port L Software Reset" id="SYSCTL_SRGPIO_R10" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="GPIO Port M Software Reset" id="SYSCTL_SRGPIO_R11" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="GPIO Port N Software Reset" id="SYSCTL_SRGPIO_R12" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="GPIO Port P Software Reset" id="SYSCTL_SRGPIO_R13" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="GPIO Port Q Software Reset" id="SYSCTL_SRGPIO_R14" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRDMA" width="32" description="Micro Direct Memory Access Software Reset" id="SYSCTL_SRDMA" offset="0x0000050C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="uDMA Module Software Reset" id="SYSCTL_SRDMA_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRHIB" width="32" description="Hibernation Software Reset" id="SYSCTL_SRHIB" offset="0x00000514" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Hibernation Module Software Reset" id="SYSCTL_SRHIB_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRUART" width="32" description="Universal Asynchronous Receiver/Transmitter Software Reset" id="SYSCTL_SRUART" offset="0x00000518" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="UART Module 0 Software Reset" id="SYSCTL_SRUART_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="UART Module 1 Software Reset" id="SYSCTL_SRUART_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="UART Module 2 Software Reset" id="SYSCTL_SRUART_R2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRSSI" width="32" description="Synchronous Serial Interface Software Reset" id="SYSCTL_SRSSI" offset="0x0000051C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SSI Module 0 Software Reset" id="SYSCTL_SRSSI_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SSI Module 1 Software Reset" id="SYSCTL_SRSSI_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="SSI Module 2 Software Reset" id="SYSCTL_SRSSI_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="SSI Module 3 Software Reset" id="SYSCTL_SRSSI_R3" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRI2C" width="32" description="Inter-Integrated Circuit Software Reset" id="SYSCTL_SRI2C" offset="0x00000520" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="I2C Module 0 Software Reset" id="SYSCTL_SRI2C_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="I2C Module 1 Software Reset" id="SYSCTL_SRI2C_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="I2C Module 2 Software Reset" id="SYSCTL_SRI2C_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="I2C Module 3 Software Reset" id="SYSCTL_SRI2C_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="I2C Module 4 Software Reset" id="SYSCTL_SRI2C_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="I2C Module 5 Software Reset" id="SYSCTL_SRI2C_R5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="I2C Module 6 Software Reset" id="SYSCTL_SRI2C_R6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="I2C Module 7 Software Reset" id="SYSCTL_SRI2C_R7" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRADC" width="32" description="Analog-to-Digital Converter Software Reset" id="SYSCTL_SRADC" offset="0x00000538" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="ADC Module 0 Software Reset" id="SYSCTL_SRADC_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRACMP" width="32" description="Analog Comparator Software Reset" id="SYSCTL_SRACMP" offset="0x0000053C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Analog Comparator Module 0 Software Reset" id="SYSCTL_SRACMP_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRLPC" width="32" description="Low Pin Count Interface Software Reset" id="SYSCTL_SRLPC" offset="0x00000548" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="LPC Module Software Reset" id="SYSCTL_SRLPC_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRPECI" width="32" description="Platform Environment Control Interface Software Reset" id="SYSCTL_SRPECI" offset="0x00000550" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="PECI Module Software Reset" id="SYSCTL_SRPECI_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRFAN" width="32" description="Fan Software Reset" id="SYSCTL_SRFAN" offset="0x00000554" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="FAN 0 Module Software Reset" id="SYSCTL_SRFAN_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SROWIRE" width="32" description="1-Wire Software Reset" id="SYSCTL_SROWIRE" offset="0x00000598" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1-Wire Module Software Reset" id="SYSCTL_SROWIRE_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SRHIM" width="32" description="Human Interface Master Software Reset" id="SYSCTL_SRHIM" offset="0x000005A4" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="HIM Module 0 Software Reset" id="SYSCTL_SRHIM_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCWD" width="32" description="Watchdog Timer Run Mode Clock Gating Control" id="SYSCTL_RCGCWD" offset="0x00000600" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Watchdog Timer 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCWD_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Watchdog Timer 1 Run Mode Clock Gating Control" id="SYSCTL_RCGCWD_R1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCTIMER" width="32" description="16/32-Bit General-Purpose Timer Run Mode Clock Gating Control" id="SYSCTL_RCGCTIMER" offset="0x00000604" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="16/32-Bit General-Purpose Timer 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCTIMER_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="16/32-Bit General-Purpose Timer 1 Run Mode Clock Gating Control" id="SYSCTL_RCGCTIMER_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="16/32-Bit General-Purpose Timer 2 Run Mode Clock Gating Control" id="SYSCTL_RCGCTIMER_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="16/32-Bit General-Purpose Timer 3 Run Mode Clock Gating Control" id="SYSCTL_RCGCTIMER_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="16/32-Bit General-Purpose Timer 4 Run Mode Clock Gating Control" id="SYSCTL_RCGCTIMER_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="16/32-Bit General-Purpose Timer 5 Run Mode Clock Gating Control" id="SYSCTL_RCGCTIMER_R5" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCGPIO" width="32" description="General-Purpose Input/Output Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO" offset="0x00000608" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="GPIO Port A Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="GPIO Port B Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPIO Port C Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="GPIO Port D Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPIO Port E Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="GPIO Port F Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="GPIO Port G Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="GPIO Port H Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPIO Port J Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R8" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPIO Port K Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R9" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="GPIO Port L Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R10" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="GPIO Port M Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R11" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="GPIO Port N Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R12" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="GPIO Port P Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R13" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="GPIO Port Q Run Mode Clock Gating Control" id="SYSCTL_RCGCGPIO_R14" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCDMA" width="32" description="Micro Direct Memory Access Run Mode Clock Gating Control" id="SYSCTL_RCGCDMA" offset="0x0000060C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="uDMA Module Run Mode Clock Gating Control" id="SYSCTL_RCGCDMA_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCHIB" width="32" description="Hibernation Run Mode Clock Gating Control" id="SYSCTL_RCGCHIB" offset="0x00000614" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Hibernation Module Run Mode Clock Gating Control" id="SYSCTL_RCGCHIB_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCUART" width="32" description="Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control" id="SYSCTL_RCGCUART" offset="0x00000618" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="UART Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCUART_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="UART Module 1 Run Mode Clock Gating Control" id="SYSCTL_RCGCUART_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="UART Module 2 Run Mode Clock Gating Control" id="SYSCTL_RCGCUART_R2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCSSI" width="32" description="Synchronous Serial Interface Run Mode Clock Gating Control" id="SYSCTL_RCGCSSI" offset="0x0000061C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SSI Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCSSI_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SSI Module 1 Run Mode Clock Gating Control" id="SYSCTL_RCGCSSI_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="SSI Module 2 Run Mode Clock Gating Control" id="SYSCTL_RCGCSSI_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="SSI Module 3 Run Mode Clock Gating Control" id="SYSCTL_RCGCSSI_R3" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCI2C" width="32" description="Inter-Integrated Circuit Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C" offset="0x00000620" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="I2C Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="I2C Module 1 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="I2C Module 2 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="I2C Module 3 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="I2C Module 4 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="I2C Module 5 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="I2C Module 6 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="I2C Module 7 Run Mode Clock Gating Control" id="SYSCTL_RCGCI2C_R7" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCADC" width="32" description="Analog-to-Digital Converter Run Mode Clock Gating Control" id="SYSCTL_RCGCADC" offset="0x00000638" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="ADC Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCADC_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCACMP" width="32" description="Analog Comparator Run Mode Clock Gating Control" id="SYSCTL_RCGCACMP" offset="0x0000063C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Analog Comparator Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCACMP_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCLPC" width="32" description="Low Pin Count Interface Run Mode Clock Gating Control" id="SYSCTL_RCGCLPC" offset="0x00000648" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="LPC Module Run Mode Clock Gating Control" id="SYSCTL_RCGCLPC_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCPECI" width="32" description="Platform Environment Control Interface Run Mode Clock Gating Control" id="SYSCTL_RCGCPECI" offset="0x00000650" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="PECI Module Run Mode Clock Gating Control" id="SYSCTL_RCGCPECI_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCFAN" width="32" description="Fan Run Mode Clock Gating Control" id="SYSCTL_RCGCFAN" offset="0x00000654" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="FAN Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCFAN_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCOWIRE" width="32" description="1-Wire Run Mode Clock Gating Control" id="SYSCTL_RCGCOWIRE" offset="0x00000698" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1-Wire Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCOWIRE_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_RCGCHIM" width="32" description="Human Interface Master Run Mode Clock Gating Control" id="SYSCTL_RCGCHIM" offset="0x000006A4" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="HIM Module 0 Run Mode Clock Gating Control" id="SYSCTL_RCGCHIM_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCWD" width="32" description="Watchdog Timer Sleep Mode Clock Gating Control" id="SYSCTL_SCGCWD" offset="0x00000700" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Watchdog Timer 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCWD_S0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Watchdog Timer 1 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCWD_S1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCTIMER" width="32" description="16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control" id="SYSCTL_SCGCTIMER" offset="0x00000704" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="16/32-Bit General-Purpose Timer 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCTIMER_S0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="16/32-Bit General-Purpose Timer 1 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCTIMER_S1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="16/32-Bit General-Purpose Timer 2 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCTIMER_S2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="16/32-Bit General-Purpose Timer 3 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCTIMER_S3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="16/32-Bit General-Purpose Timer 4 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCTIMER_S4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="16/32-Bit General-Purpose Timer 5 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCTIMER_S5" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCGPIO" width="32" description="General-Purpose Input/Output Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO" offset="0x00000708" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="GPIO Port A Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="GPIO Port B Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPIO Port C Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="GPIO Port D Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPIO Port E Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="GPIO Port F Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="GPIO Port G Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="GPIO Port H Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPIO Port J Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S8" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPIO Port K Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S9" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="GPIO Port L Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S10" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="GPIO Port M Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S11" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="GPIO Port N Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S12" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="GPIO Port P Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S13" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="GPIO Port Q Sleep Mode Clock Gating Control" id="SYSCTL_SCGCGPIO_S14" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCHIB" width="32" description="Hibernation Sleep Mode Clock Gating Control" id="SYSCTL_SCGCHIB" offset="0x00000714" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Hibernation Module Sleep Mode Clock Gating Control" id="SYSCTL_SCGCHIB_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCUART" width="32" description="Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control" id="SYSCTL_SCGCUART" offset="0x00000718" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="UART Module 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCUART_S0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="UART Module 1 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCUART_S1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="UART Module 2 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCUART_S2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCSSI" width="32" description="Synchronous Serial Interface Sleep Mode Clock Gating Control" id="SYSCTL_SCGCSSI" offset="0x0000071C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SSI Module 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCSSI_S0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SSI Module 1 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCSSI_S1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="SSI Module 2 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCSSI_S2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="SSI Module 3 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCSSI_S3" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCI2C" width="32" description="Inter-Integrated Circuit Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C" offset="0x00000720" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="I2C Module 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="I2C Module 1 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="I2C Module 2 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="I2C Module 3 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="I2C Module 4 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="I2C Module 5 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="I2C Module 6 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="I2C Module 7 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCI2C_S7" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCADC" width="32" description="Analog-to-Digital Converter Sleep Mode Clock Gating Control" id="SYSCTL_SCGCADC" offset="0x00000738" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="ADC Module 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCADC_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCACMP" width="32" description="Analog Comparator Sleep Mode Clock Gating Control" id="SYSCTL_SCGCACMP" offset="0x0000073C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Analog Comparator Module 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCACMP_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCLPC" width="32" description="Low Pin Count Interface Sleep Mode Clock Gating Control" id="SYSCTL_SCGCLPC" offset="0x00000748" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="LPC Module Sleep Mode Clock Gating Control" id="SYSCTL_SCGCLPC_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCPECI" width="32" description="Platform Environment Control Interface Sleep Mode Clock Gating Control" id="SYSCTL_SCGCPECI" offset="0x00000750" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="PECI Module Sleep Mode Clock Gating Control" id="SYSCTL_SCGCPECI_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCFAN" width="32" description="Fan Sleep Mode Clock Gating Control" id="SYSCTL_SCGCFAN" offset="0x00000754" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="FAN Module Sleep Mode Clock Gating Control" id="SYSCTL_SCGCFAN_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCOWIRE" width="32" description="1-Wire Sleep Mode Clock Gating Control" id="SYSCTL_SCGCOWIRE" offset="0x00000798" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1-Wire Module 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCOWIRE_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_SCGCHIM" width="32" description="Human Interface Master Sleep Mode Clock Gating Control" id="SYSCTL_SCGCHIM" offset="0x000007A4" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="HIM Module 0 Sleep Mode Clock Gating Control" id="SYSCTL_SCGCHIM_S0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCWD" width="32" description="Watchdog Timer Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCWD" offset="0x00000800" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Watchdog Timer 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCWD_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Watchdog Timer 1 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCWD_D1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCTIMER" width="32" description="16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCTIMER" offset="0x00000804" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="16/32-Bit General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCTIMER_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="16/32-Bit General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCTIMER_D1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="16/32-Bit General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCTIMER_D2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="16/32-Bit General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCTIMER_D3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="16/32-Bit General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCTIMER_D4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="16/32-Bit General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCTIMER_D5" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCGPIO" width="32" description="General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO" offset="0x00000808" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="GPIO Port A Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="GPIO Port B Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPIO Port C Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="GPIO Port D Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPIO Port E Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="GPIO Port F Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="GPIO Port G Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="GPIO Port H Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPIO Port J Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D8" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPIO Port K Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D9" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="GPIO Port L Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D10" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="GPIO Port M Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D11" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="GPIO Port N Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D12" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="GPIO Port P Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D13" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="GPIO Port Q Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCGPIO_D14" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCHIB" width="32" description="Hibernation Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCHIB" offset="0x00000814" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Hibernation Module Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCHIB_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCUART" width="32" description="Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCUART" offset="0x00000818" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="UART Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCUART_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="UART Module 1 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCUART_D1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="UART Module 2 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCUART_D2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCSSI" width="32" description="Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCSSI" offset="0x0000081C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SSI Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCSSI_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SSI Module 1 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCSSI_D1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="SSI Module 2 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCSSI_D2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="SSI Module 3 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCSSI_D3" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCI2C" width="32" description="Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C" offset="0x00000820" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="I2C Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="I2C Module 1 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="I2C Module 2 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="I2C Module 3 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="I2C Module 4 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="I2C Module 5 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="I2C Module 6 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="I2C Module 7 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCI2C_D7" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCADC" width="32" description="Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCADC" offset="0x00000838" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="ADC Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCADC_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCACMP" width="32" description="Analog Comparator Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCACMP" offset="0x0000083C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Analog Comparator Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCACMP_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCLPC" width="32" description="Low Pin Count Interface Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCLPC" offset="0x00000848" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="LPC Module Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCLPC_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCPECI" width="32" description="Platform Environment Control Interface Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCPECI" offset="0x00000850" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="PECI Module Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCPECI_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCFAN" width="32" description="Fan Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCFAN" offset="0x00000854" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="FAN Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCFAN_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCOWIRE" width="32" description="1-Wire Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCOWIRE" offset="0x00000898" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="1-Wire Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCOWIRE_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_DCGCHIM" width="32" description="Human Interface Master Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCHIM" offset="0x000008A4" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="HIM Module 0 Deep-Sleep Mode Clock Gating Control" id="SYSCTL_DCGCHIM_D0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRWD" width="32" description="Watchdog Timer Peripheral Ready" id="SYSCTL_PRWD" offset="0x00000A00" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Watchdog Timer 0 Peripheral Ready" id="SYSCTL_PRWD_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Watchdog Timer 1 Peripheral Ready" id="SYSCTL_PRWD_R1" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRTIMER" width="32" description="16/32-Bit General-Purpose Timer Peripheral Ready" id="SYSCTL_PRTIMER" offset="0x00000A04" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="16/32-Bit General-Purpose Timer 0 Peripheral Ready" id="SYSCTL_PRTIMER_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="16/32-Bit General-Purpose Timer 1 Peripheral Ready" id="SYSCTL_PRTIMER_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="16/32-Bit General-Purpose Timer 2 Peripheral Ready" id="SYSCTL_PRTIMER_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="16/32-Bit General-Purpose Timer 3 Peripheral Ready" id="SYSCTL_PRTIMER_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="16/32-Bit General-Purpose Timer 4 Peripheral Ready" id="SYSCTL_PRTIMER_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="16/32-Bit General-Purpose Timer 5 Peripheral Ready" id="SYSCTL_PRTIMER_R5" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRGPIO" width="32" description="General-Purpose Input/Output Peripheral Ready" id="SYSCTL_PRGPIO" offset="0x00000A08" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="GPIO Port A Peripheral Ready" id="SYSCTL_PRGPIO_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="GPIO Port B Peripheral Ready" id="SYSCTL_PRGPIO_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="GPIO Port C Peripheral Ready" id="SYSCTL_PRGPIO_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="GPIO Port D Peripheral Ready" id="SYSCTL_PRGPIO_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="GPIO Port E Peripheral Ready" id="SYSCTL_PRGPIO_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="GPIO Port F Peripheral Ready" id="SYSCTL_PRGPIO_R5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="GPIO Port G Peripheral Ready" id="SYSCTL_PRGPIO_R6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="GPIO Port H Peripheral Ready" id="SYSCTL_PRGPIO_R7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="GPIO Port J Peripheral Ready" id="SYSCTL_PRGPIO_R8" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="R" description="GPIO Port K Peripheral Ready" id="SYSCTL_PRGPIO_R9" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="R" description="GPIO Port L Peripheral Ready" id="SYSCTL_PRGPIO_R10" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="R" description="GPIO Port M Peripheral Ready" id="SYSCTL_PRGPIO_R11" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="R" description="GPIO Port N Peripheral Ready" id="SYSCTL_PRGPIO_R12" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="R" description="GPIO Port P Peripheral Ready" id="SYSCTL_PRGPIO_R13" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="R" description="GPIO Port Q Peripheral Ready" id="SYSCTL_PRGPIO_R14" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRDMA" width="32" description="Micro Direct Memory Access Peripheral Ready" id="SYSCTL_PRDMA" offset="0x00000A0C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="uDMA Module Peripheral Ready" id="SYSCTL_PRDMA_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRHIB" width="32" description="Hibernation Peripheral Ready" id="SYSCTL_PRHIB" offset="0x00000A14" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Hibernation Module Peripheral Ready" id="SYSCTL_PRHIB_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRUART" width="32" description="Universal Asynchronous Receiver/Transmitter Peripheral Ready" id="SYSCTL_PRUART" offset="0x00000A18" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="UART Module 0 Peripheral Ready" id="SYSCTL_PRUART_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="UART Module 1 Peripheral Ready" id="SYSCTL_PRUART_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="UART Module 2 Peripheral Ready" id="SYSCTL_PRUART_R2" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRSSI" width="32" description="Synchronous Serial Interface Peripheral Ready" id="SYSCTL_PRSSI" offset="0x00000A1C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="SSI Module 0 Peripheral Ready" id="SYSCTL_PRSSI_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="SSI Module 1 Peripheral Ready" id="SYSCTL_PRSSI_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="SSI Module 2 Peripheral Ready" id="SYSCTL_PRSSI_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="SSI Module 3 Peripheral Ready" id="SYSCTL_PRSSI_R3" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRI2C" width="32" description="Inter-Integrated Circuit Peripheral Ready" id="SYSCTL_PRI2C" offset="0x00000A20" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="I2C Module 0 Peripheral Ready" id="SYSCTL_PRI2C_R0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="I2C Module 1 Peripheral Ready" id="SYSCTL_PRI2C_R1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="I2C Module 2 Peripheral Ready" id="SYSCTL_PRI2C_R2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="I2C Module 3 Peripheral Ready" id="SYSCTL_PRI2C_R3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="I2C Module 4 Peripheral Ready" id="SYSCTL_PRI2C_R4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="I2C Module 5 Peripheral Ready" id="SYSCTL_PRI2C_R5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="I2C Module 6 Peripheral Ready" id="SYSCTL_PRI2C_R6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="I2C Module 7 Peripheral Ready" id="SYSCTL_PRI2C_R7" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRADC" width="32" description="Analog-to-Digital Converter Peripheral Ready" id="SYSCTL_PRADC" offset="0x00000A38" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="ADC Module 0 Peripheral Ready" id="SYSCTL_PRADC_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRACMP" width="32" description="Analog Comparator Peripheral Ready" id="SYSCTL_PRACMP" offset="0x00000A3C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Analog Comparator Module 0 Peripheral Ready" id="SYSCTL_PRACMP_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRLPC" width="32" description="Low Pin Count Interface Peripheral Ready" id="SYSCTL_PRLPC" offset="0x00000A48" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="LPC Module Peripheral Ready" id="SYSCTL_PRLPC_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRPECI" width="32" description="Platform Environment Control Interface Peripheral Ready" id="SYSCTL_PRPECI" offset="0x00000A50" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="PECI Module Peripheral Ready" id="SYSCTL_PRPECI_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRFAN" width="32" description="Fan Peripheral Ready" id="SYSCTL_PRFAN" offset="0x00000A54" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="FAN Module Peripheral Ready" id="SYSCTL_PRFAN_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PROWIRE" width="32" description="1-Wire Peripheral Ready" id="SYSCTL_PROWIRE" offset="0x00000A98" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="1-Wire Module 0 Peripheral Ready" id="SYSCTL_PROWIRE_R0" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYSCTL_PRHIM" width="32" description="Human Interface Master Peripheral Ready" id="SYSCTL_PRHIM" offset="0x00000AA4" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="HIM Module 0 Peripheral Ready" id="SYSCTL_PRHIM_R0" resetval="" >
        </bitfield>
    </register>
</module>
