Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [IPv6:2610:10:20:722:a800:ff:fe36:1795])
	by mail.lfdr.de (Postfix) with ESMTPS id EE949717FA7
	for <lists+amd-gfx@lfdr.de>; Wed, 31 May 2023 14:12:51 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id C7F7010E1C4;
	Wed, 31 May 2023 12:12:49 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-oo1-xc2c.google.com (mail-oo1-xc2c.google.com
 [IPv6:2607:f8b0:4864:20::c2c])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 467CF10E167
 for <amd-gfx@lists.freedesktop.org>; Wed, 31 May 2023 12:12:47 +0000 (UTC)
Received: by mail-oo1-xc2c.google.com with SMTP id
 006d021491bc7-55564892accso3011170eaf.2
 for <amd-gfx@lists.freedesktop.org>; Wed, 31 May 2023 05:12:47 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20221208; t=1685535166; x=1688127166;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=ZbCpPtb8GAUcK8OlYU4g88JcLdLYeUm7sDH5oZqr0Mk=;
 b=IzmICkCjR6YOiiOLep57/aDsjLjbAnWsK0iNgJ08NlgpO/TjRHmsSrlTNlcZppLXO4
 fueBR80L+Z4Nq7Nc3ciP5WpNnXZ4RJ1XT2gJoSWOwETBxvNiOEkY0nZHqax7cf20mAAw
 +ke5OS0d+OT7iVUpkHTqHjiZ1UrZRfulEnIEPa+gxwdD4I0J3aY0dI/ze3iHMhgjbQUs
 t3jZX7LgOt56jAIzLJklVyBLivRviLwD29MB7YRZO3MDiEjheT9skg5FCtVFEqRb5y/s
 COn8VuW1RaXSvuC81OARyqNNLaDcIOy6zGIB/uWgDt0sogIjW4pMi49h9x8hw5fGTD8N
 Qxyg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20221208; t=1685535166; x=1688127166;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=ZbCpPtb8GAUcK8OlYU4g88JcLdLYeUm7sDH5oZqr0Mk=;
 b=CEiexnPDTeIuOyIUuuIxF48orM0kBAq3vmMB0fu5P9+hTY3Hcj0b+UhFfCLfou5WXI
 iLScNcoWv4zS0j2pc05bB0a7m90qiR8a+ly85bYbP//aL0me92aQA+TfYsyGzB4tiz1c
 6vNNmmUJhQ6l24KzCuDCi2ctxbLa522knUuIVbNgXrZQZRbwMzd5xQiP0hoQlbblpZPm
 zCjQQgPohEPuPvyQQheFct8ORJcaz0NWK7QWQ6Soa41EbIHoy7knKXDYhci1zAtKqbAm
 KyTgG+kovgXSQf5wk6ivqFpGI1lkn1HCA9cTzk8DomhAJLPEdvcPwT5FNA3n2PYL4Z0p
 yHaA==
X-Gm-Message-State: AC+VfDzuUMVWu9nmaP8cMcNAlCCUVuji4U+tbcf+nsyHfmvkpTLNVESX
 JwUuIVCtxU1mQjMwobpJ6Fo2sQNyIXulowAFhUM=
X-Google-Smtp-Source: ACHHUZ5VpTyXj/0joE/Afx/osnFtQB3i4e4DcgZBB3NkMRDntR2YlWBSDPmQmUB+hQo4l+murbVeRR7iuguAATdn1uA=
X-Received: by 2002:a4a:2c93:0:b0:555:5ab5:a0e2 with SMTP id
 o141-20020a4a2c93000000b005555ab5a0e2mr2847352ooo.6.1685535165977; Wed, 31
 May 2023 05:12:45 -0700 (PDT)
MIME-Version: 1.0
References: <20230421072835.842112-1-evan.quan@amd.com>
 <DM6PR12MB26192A46ED09CDB6BC1A3BF2E4609@DM6PR12MB2619.namprd12.prod.outlook.com>
 <DM6PR12MB261983FB6A9A84960055C198E4489@DM6PR12MB2619.namprd12.prod.outlook.com>
In-Reply-To: <DM6PR12MB261983FB6A9A84960055C198E4489@DM6PR12MB2619.namprd12.prod.outlook.com>
From: Alex Deucher <alexdeucher@gmail.com>
Date: Wed, 31 May 2023 08:12:34 -0400
Message-ID: <CADnq5_MKZsLmTgc4dib3sPA2mwbG0CKTGypf=UqjC79xiXTp-A@mail.gmail.com>
Subject: Re: [PATCH] drm/amd/pm: conditionally disable pcie lane switching for
 some sienna_cichlid SKUs
To: "Quan, Evan" <Evan.Quan@amd.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Deucher, Alexander" <Alexander.Deucher@amd.com>, "Limonciello,
 Mario" <Mario.Limonciello@amd.com>,
 "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

Sure.  Please go ahead.

Alex

On Wed, May 31, 2023 at 5:54=E2=80=AFAM Quan, Evan <Evan.Quan@amd.com> wrot=
e:
>
> [AMD Official Use Only - General]
>
> Hi Alex,
>
> Can we land this as a temporary solution while we are seeking a more prop=
er one?
> This is gating our customer and I was pushed for a solution.
>
> BR,
> Evan
> > -----Original Message-----
> > From: Quan, Evan
> > Sent: Friday, April 21, 2023 3:32 PM
> > To: amd-gfx@lists.freedesktop.org
> > Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Limonciello, Mario
> > <Mario.Limonciello@amd.com>
> > Subject: RE: [PATCH] drm/amd/pm: conditionally disable pcie lane switch=
ing
> > for some sienna_cichlid SKUs
> >
> > [AMD Official Use Only - General]
> >
> > This seems able to address some audio noise issue observed per customer=
's
> > feedback.
> >
> > Evan
> > > -----Original Message-----
> > > From: Quan, Evan <Evan.Quan@amd.com>
> > > Sent: Friday, April 21, 2023 3:29 PM
> > > To: amd-gfx@lists.freedesktop.org
> > > Cc: Deucher, Alexander <Alexander.Deucher@amd.com>; Limonciello, Mari=
o
> > > <Mario.Limonciello@amd.com>; Quan, Evan <Evan.Quan@amd.com>
> > > Subject: [PATCH] drm/amd/pm: conditionally disable pcie lane switchin=
g
> > > for some sienna_cichlid SKUs
> > >
> > > Disable the pcie lane switching for some sienna_cichlid SKUs since it
> > > might not work well on some platforms.
> > >
> > > Signed-off-by: Evan Quan <evan.quan@amd.com>
> > > Change-Id: Iea9ceaa146c8706768ee077c10e5d33bce9bc1c2
> > > ---
> > >  .../amd/pm/swsmu/smu11/sienna_cichlid_ppt.c   | 92 +++++++++++++++-
> > --
> > > -
> > >  1 file changed, 74 insertions(+), 18 deletions(-)
> > >
> > > diff --git a/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> > > b/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> > > index 4b91cdc3eaa0..e7223513e384 100644
> > > --- a/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> > > +++ b/drivers/gpu/drm/amd/pm/swsmu/smu11/sienna_cichlid_ppt.c
> > > @@ -2067,33 +2067,94 @@ static int
> > > sienna_cichlid_display_disable_memory_clock_switch(struct smu_context
> > >     return ret;
> > >  }
> > >
> > > +static void sienna_cichlid_get_override_pcie_settings(struct
> > > +smu_context
> > > *smu,
> > > +                                                 uint32_t
> > > *gen_speed_override,
> > > +                                                 uint32_t
> > > *lane_width_override)
> > > +{
> > > +   struct amdgpu_device *adev =3D smu->adev;
> > > +
> > > +   *gen_speed_override =3D 0xff;
> > > +   *lane_width_override =3D 0xff;
> > > +
> > > +   switch (adev->pdev->device) {
> > > +   case 0x73A0:
> > > +   case 0x73A1:
> > > +   case 0x73A2:
> > > +   case 0x73A3:
> > > +   case 0x73AB:
> > > +   case 0x73AE:
> > > +           /* Bit 7:0: PCIE lane width, 1 to 7 corresponds is x1 to =
x32 */
> > > +           *lane_width_override =3D 6;
> > > +           break;
> > > +   case 0x73E0:
> > > +   case 0x73E1:
> > > +   case 0x73E3:
> > > +           *lane_width_override =3D 4;
> > > +           break;
> > > +   case 0x7420:
> > > +   case 0x7421:
> > > +   case 0x7422:
> > > +   case 0x7423:
> > > +   case 0x7424:
> > > +           *lane_width_override =3D 3;
> > > +           break;
> > > +   default:
> > > +           break;
> > > +   }
> > > +}
> > > +
> > > +#define MAX(a, b)  ((a) > (b) ? (a) : (b))
> > > +
> > >  static int sienna_cichlid_update_pcie_parameters(struct smu_context =
*smu,
> > >                                      uint32_t pcie_gen_cap,
> > >                                      uint32_t pcie_width_cap)
> > >  {
> > >     struct smu_11_0_dpm_context *dpm_context =3D smu-
> > > >smu_dpm.dpm_context;
> > > -
> > > -   uint32_t smu_pcie_arg;
> > > +   struct smu_11_0_pcie_table *pcie_table =3D &dpm_context-
> > > >dpm_tables.pcie_table;
> > > +   uint32_t gen_speed_override, lane_width_override;
> > >     uint8_t *table_member1, *table_member2;
> > > +   uint32_t min_gen_speed, max_gen_speed;
> > > +   uint32_t min_lane_width, max_lane_width;
> > > +   uint32_t smu_pcie_arg;
> > >     int ret, i;
> > >
> > >     GET_PPTABLE_MEMBER(PcieGenSpeed, &table_member1);
> > >     GET_PPTABLE_MEMBER(PcieLaneCount, &table_member2);
> > >
> > > -   /* lclk dpm table setup */
> > > -   for (i =3D 0; i < MAX_PCIE_CONF; i++) {
> > > -           dpm_context->dpm_tables.pcie_table.pcie_gen[i] =3D
> > > table_member1[i];
> > > -           dpm_context->dpm_tables.pcie_table.pcie_lane[i] =3D
> > > table_member2[i];
> > > +   sienna_cichlid_get_override_pcie_settings(smu,
> > > +                                             &gen_speed_override,
> > > +                                             &lane_width_override);
> > > +
> > > +   /* PCIE gen speed override */
> > > +   if (gen_speed_override !=3D 0xff) {
> > > +           min_gen_speed =3D MIN(pcie_gen_cap, gen_speed_override);
> > > +           max_gen_speed =3D MIN(pcie_gen_cap,
> > > gen_speed_override);
> > > +   } else {
> > > +           min_gen_speed =3D MAX(0, table_member1[0]);
> > > +           max_gen_speed =3D MIN(pcie_gen_cap, table_member1[1]);
> > > +           min_gen_speed =3D min_gen_speed > max_gen_speed ?
> > > +                           max_gen_speed : min_gen_speed;
> > >     }
> > > +   pcie_table->pcie_gen[0] =3D min_gen_speed;
> > > +   pcie_table->pcie_gen[1] =3D max_gen_speed;
> > > +
> > > +   /* PCIE lane width override */
> > > +   if (lane_width_override !=3D 0xff) {
> > > +           min_lane_width =3D MIN(pcie_width_cap,
> > > lane_width_override);
> > > +           max_lane_width =3D MIN(pcie_width_cap,
> > > lane_width_override);
> > > +   } else {
> > > +           min_lane_width =3D MAX(1, table_member2[0]);
> > > +           max_lane_width =3D MIN(pcie_width_cap, table_member2[1]);
> > > +           min_lane_width =3D min_lane_width > max_lane_width ?
> > > +                            max_lane_width : min_lane_width;
> > > +   }
> > > +   pcie_table->pcie_lane[0] =3D min_lane_width;
> > > +   pcie_table->pcie_lane[1] =3D max_lane_width;
> > >
> > >     for (i =3D 0; i < NUM_LINK_LEVELS; i++) {
> > > -           smu_pcie_arg =3D (i << 16) |
> > > -                   ((table_member1[i] <=3D pcie_gen_cap) ?
> > > -                    (table_member1[i] << 8) :
> > > -                    (pcie_gen_cap << 8)) |
> > > -                   ((table_member2[i] <=3D pcie_width_cap) ?
> > > -                    table_member2[i] :
> > > -                    pcie_width_cap);
> > > +           smu_pcie_arg =3D (i << 16 |
> > > +                           pcie_table->pcie_gen[i] << 8 |
> > > +                           pcie_table->pcie_lane[i]);
> > >
> > >             ret =3D smu_cmn_send_smc_msg_with_param(smu,
> > >                             SMU_MSG_OverridePcieParameters,
> > > @@ -2101,11 +2162,6 @@ static int
> > > sienna_cichlid_update_pcie_parameters(struct smu_context *smu,
> > >                             NULL);
> > >             if (ret)
> > >                     return ret;
> > > -
> > > -           if (table_member1[i] > pcie_gen_cap)
> > > -                   dpm_context->dpm_tables.pcie_table.pcie_gen[i] =
=3D
> > > pcie_gen_cap;
> > > -           if (table_member2[i] > pcie_width_cap)
> > > -                   dpm_context->dpm_tables.pcie_table.pcie_lane[i] =
=3D
> > > pcie_width_cap;
> > >     }
> > >
> > >     return 0;
> > > --
> > > 2.34.1
