<stg><name>multiplexer<int, 5ul></name>


<trans_list>

<trans id="18" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:0 %sel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %sel

]]></Node>
<StgValue><ssdm name="sel_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="3" op_0_bw="64">
<![CDATA[
entry_ifconv:1 %empty = trunc i64 %sel_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:8 %icmp_ln8 = icmp_ult  i64 %sel_read, i64 5

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:9 %select_ln8 = select i1 %icmp_ln8, i3 %empty, i3 0

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="3">
<![CDATA[
entry_ifconv:10 %zext_ln9 = zext i3 %select_ln8

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:11 %inputs_addr = getelementptr i32 %inputs, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="inputs_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:12 %inputs_load = load i3 %inputs_addr

]]></Node>
<StgValue><ssdm name="inputs_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:3 %spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln7"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inputs, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inputs

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %sel

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sel, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="3">
<![CDATA[
entry_ifconv:12 %inputs_load = load i3 %inputs_addr

]]></Node>
<StgValue><ssdm name="inputs_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:13 %ret_ln14 = ret i32 %inputs_load

]]></Node>
<StgValue><ssdm name="ret_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="19" name="inputs" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="inputs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="20" name="sel" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sel"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="22" from="_ssdm_op_Read.ap_auto.i64" to="sel_read" fromId="21" toId="3">
</dataflow>
<dataflow id="23" from="sel" to="sel_read" fromId="20" toId="3">
</dataflow>
<dataflow id="24" from="sel_read" to="empty" fromId="3" toId="4">
</dataflow>
<dataflow id="25" from="sel_read" to="icmp_ln8" fromId="3" toId="5">
</dataflow>
<dataflow id="27" from="StgValue_26" to="icmp_ln8" fromId="26" toId="5">
</dataflow>
<dataflow id="28" from="icmp_ln8" to="select_ln8" fromId="5" toId="6">
</dataflow>
<dataflow id="29" from="empty" to="select_ln8" fromId="4" toId="6">
</dataflow>
<dataflow id="31" from="StgValue_30" to="select_ln8" fromId="30" toId="6">
</dataflow>
<dataflow id="32" from="select_ln8" to="zext_ln9" fromId="6" toId="7">
</dataflow>
<dataflow id="33" from="inputs" to="inputs_addr" fromId="19" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_34" to="inputs_addr" fromId="34" toId="8">
</dataflow>
<dataflow id="36" from="zext_ln9" to="inputs_addr" fromId="7" toId="8">
</dataflow>
<dataflow id="37" from="inputs_addr" to="inputs_load" fromId="8" toId="9">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specbitsmap_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln7" fromId="42" toId="11">
</dataflow>
<dataflow id="45" from="empty_2" to="spectopmodule_ln7" fromId="44" toId="11">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="12">
</dataflow>
<dataflow id="48" from="inputs" to="specinterface_ln0" fromId="19" toId="12">
</dataflow>
<dataflow id="50" from="empty" to="specinterface_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="51" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="52" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="62" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="38" toId="13">
</dataflow>
<dataflow id="70" from="inputs" to="specbitsmap_ln0" fromId="19" toId="13">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="38" toId="14">
</dataflow>
<dataflow id="72" from="sel" to="specbitsmap_ln0" fromId="20" toId="14">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="15">
</dataflow>
<dataflow id="74" from="sel" to="specinterface_ln0" fromId="20" toId="15">
</dataflow>
<dataflow id="76" from="empty_1" to="specinterface_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="78" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="79" from="empty_0" to="specinterface_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="82" from="empty_0" to="specinterface_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="15">
</dataflow>
<dataflow id="93" from="inputs_addr" to="inputs_load" fromId="8" toId="16">
</dataflow>
<dataflow id="94" from="inputs_load" to="ret_ln14" fromId="16" toId="17">
</dataflow>
</dataflows>


</stg>
