<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>R600ExpandSpecialInstrs.cpp source code [llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='R600ExpandSpecialInstrs.cpp.html'>R600ExpandSpecialInstrs.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- R600ExpandSpecialInstrs.cpp - Expand special instructions ----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Vector, Reduction, and Cube instructions need to fill the entire instruction</i></td></tr>
<tr><th id="11">11</th><td><i>/// group to work correctly.  This pass expands these individual instructions</i></td></tr>
<tr><th id="12">12</th><td><i>/// into several instructions that will completely fill the instruction group.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="R600Defines.h.html">"R600Defines.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="R600InstrInfo.h.html">"R600InstrInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="R600RegisterInfo.h.html">"R600RegisterInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"r600-expand-special-instrs"</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>namespace</b> {</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::R600ExpandSpecialInstrsPass" title='(anonymous namespace)::R600ExpandSpecialInstrsPass' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass">R600ExpandSpecialInstrsPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="40">40</th><td><b>private</b>:</td></tr>
<tr><th id="41">41</th><td>  <em>const</em> <a class="type" href="R600InstrInfo.h.html#llvm::R600InstrInfo" title='llvm::R600InstrInfo' data-ref="llvm::R600InstrInfo">R600InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-type='const llvm::R600InstrInfo *' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass14SetFlagInNewMIEPN4llvm12MachineInstrEPKS2_j" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::SetFlagInNewMI' data-type='void (anonymous namespace)::R600ExpandSpecialInstrsPass::SetFlagInNewMI(llvm::MachineInstr * NewMI, const llvm::MachineInstr * OldMI, unsigned int Op)' data-ref="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass14SetFlagInNewMIEPN4llvm12MachineInstrEPKS2_j">SetFlagInNewMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="1NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="1NewMI">NewMI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="2OldMI" title='OldMI' data-type='const llvm::MachineInstr *' data-ref="2OldMI">OldMI</dfn>,</td></tr>
<tr><th id="44">44</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="3Op" title='Op' data-type='unsigned int' data-ref="3Op">Op</dfn>);</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>public</b>:</td></tr>
<tr><th id="47">47</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::ID' data-type='char' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID">ID</dfn>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPassC1Ev" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::R600ExpandSpecialInstrsPass' data-type='void (anonymous namespace)::R600ExpandSpecialInstrsPass::R600ExpandSpecialInstrsPass()' data-ref="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPassC1Ev">R600ExpandSpecialInstrsPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::ID' data-use='a' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID">ID</a>) {}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::runOnMachineFunction' data-type='bool (anonymous namespace)::R600ExpandSpecialInstrsPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn>) override;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_127R600ExpandSpecialInstrsPass11getPassNameEv" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::R600ExpandSpecialInstrsPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_127R600ExpandSpecialInstrsPass11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="54">54</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"R600 Expand special instructions pass"</q>;</td></tr>
<tr><th id="55">55</th><td>  }</td></tr>
<tr><th id="56">56</th><td>};</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeR600ExpandSpecialInstrsPassPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(R600ExpandSpecialInstrsPass, DEBUG_TYPE,</td></tr>
<tr><th id="61">61</th><td>                     <q>"R600 Expand Special Instrs"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="62">62</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;R600ExpandSpecialInstrs&quot;, &quot;r600-expand-special-instrs&quot;, &amp;R600ExpandSpecialInstrsPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;R600ExpandSpecialInstrsPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeR600ExpandSpecialInstrsPassPassFlag; void llvm::initializeR600ExpandSpecialInstrsPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeR600ExpandSpecialInstrsPassPassFlag, initializeR600ExpandSpecialInstrsPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass" title='(anonymous namespace)::R600ExpandSpecialInstrsPass' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass">R600ExpandSpecialInstrsPass</a>, <a class="macro" href="#35" title="&quot;r600-expand-special-instrs&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="63">63</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"R600ExpandSpecialInstrs"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass" title='(anonymous namespace)::R600ExpandSpecialInstrsPass' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass">R600ExpandSpecialInstrsPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::ID' data-type='char' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::R600ExpandSpecialInstrsPassID" title='llvm::R600ExpandSpecialInstrsPassID' data-ref="llvm::R600ExpandSpecialInstrsPassID">R600ExpandSpecialInstrsPassID</dfn> = <a class="tu type" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass" title='(anonymous namespace)::R600ExpandSpecialInstrsPass' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass">R600ExpandSpecialInstrsPass</a>::<a class="tu ref" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::ID' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::ID">ID</a>;</td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm33createR600ExpandSpecialInstrsPassEv" title='llvm::createR600ExpandSpecialInstrsPass' data-ref="_ZN4llvm33createR600ExpandSpecialInstrsPassEv">createR600ExpandSpecialInstrsPass</dfn>() {</td></tr>
<tr><th id="70">70</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass" title='(anonymous namespace)::R600ExpandSpecialInstrsPass' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass">R600ExpandSpecialInstrsPass</a><a class="tu ref" href="#_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPassC1Ev" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::R600ExpandSpecialInstrsPass' data-use='c' data-ref="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPassC1Ev">(</a>);</td></tr>
<tr><th id="71">71</th><td>}</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass" title='(anonymous namespace)::R600ExpandSpecialInstrsPass' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass">R600ExpandSpecialInstrsPass</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass14SetFlagInNewMIEPN4llvm12MachineInstrEPKS2_j" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::SetFlagInNewMI' data-type='void (anonymous namespace)::R600ExpandSpecialInstrsPass::SetFlagInNewMI(llvm::MachineInstr * NewMI, const llvm::MachineInstr * OldMI, unsigned int Op)' data-ref="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass14SetFlagInNewMIEPN4llvm12MachineInstrEPKS2_j">SetFlagInNewMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="5NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="5NewMI">NewMI</dfn>,</td></tr>
<tr><th id="74">74</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6OldMI" title='OldMI' data-type='const llvm::MachineInstr *' data-ref="6OldMI">OldMI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7Op" title='Op' data-type='unsigned int' data-ref="7Op">Op</dfn>) {</td></tr>
<tr><th id="75">75</th><td>  <em>int</em> <dfn class="local col8 decl" id="8OpIdx" title='OpIdx' data-type='int' data-ref="8OpIdx">OpIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(*<a class="local col6 ref" href="#6OldMI" title='OldMI' data-ref="6OldMI">OldMI</a>, <a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>);</td></tr>
<tr><th id="76">76</th><td>  <b>if</b> (<a class="local col8 ref" href="#8OpIdx" title='OpIdx' data-ref="8OpIdx">OpIdx</a> &gt; -<var>1</var>) {</td></tr>
<tr><th id="77">77</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="9Val" title='Val' data-type='uint64_t' data-ref="9Val">Val</dfn> = <a class="local col6 ref" href="#6OldMI" title='OldMI' data-ref="6OldMI">OldMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#8OpIdx" title='OpIdx' data-ref="8OpIdx">OpIdx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="78">78</th><td>    <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl" title='llvm::R600InstrInfo::setImmOperand' data-ref="_ZNK4llvm13R600InstrInfo13setImmOperandERNS_12MachineInstrEjl">setImmOperand</a>(<span class='refarg'>*<a class="local col5 ref" href="#5NewMI" title='NewMI' data-ref="5NewMI">NewMI</a></span>, <a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>, <a class="local col9 ref" href="#9Val" title='Val' data-ref="9Val">Val</a>);</td></tr>
<tr><th id="79">79</th><td>  }</td></tr>
<tr><th id="80">80</th><td>}</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass" title='(anonymous namespace)::R600ExpandSpecialInstrsPass' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass">R600ExpandSpecialInstrsPass</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::runOnMachineFunction' data-type='bool (anonymous namespace)::R600ExpandSpecialInstrsPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="10MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="10MF">MF</dfn>) {</td></tr>
<tr><th id="83">83</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a> &amp;<dfn class="local col1 decl" id="11ST" title='ST' data-type='const llvm::R600Subtarget &amp;' data-ref="11ST">ST</dfn> = <a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::R600Subtarget" title='llvm::R600Subtarget' data-ref="llvm::R600Subtarget">R600Subtarget</a>&gt;();</td></tr>
<tr><th id="84">84</th><td>  <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='w' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a> = <a class="local col1 ref" href="#11ST" title='ST' data-ref="11ST">ST</a>.<a class="virtual ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm13R600Subtarget12getInstrInfoEv" title='llvm::R600Subtarget::getInstrInfo' data-ref="_ZNK4llvm13R600Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>const</em> <a class="type" href="R600RegisterInfo.h.html#llvm::R600RegisterInfo" title='llvm::R600RegisterInfo' data-ref="llvm::R600RegisterInfo">R600RegisterInfo</a> &amp;<dfn class="local col2 decl" id="12TRI" title='TRI' data-type='const llvm::R600RegisterInfo &amp;' data-ref="12TRI">TRI</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo15getRegisterInfoEv" title='llvm::R600InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm13R600InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col3 decl" id="13BB" title='BB' data-type='MachineFunction::iterator' data-ref="13BB">BB</dfn> = <a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col4 decl" id="14BB_E" title='BB_E' data-type='MachineFunction::iterator' data-ref="14BB_E">BB_E</dfn> = <a class="local col0 ref" href="#10MF" title='MF' data-ref="10MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="89">89</th><td>                                                  <a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col4 ref" href="#14BB_E" title='BB_E' data-ref="14BB_E">BB_E</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>) {</td></tr>
<tr><th id="90">90</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB">MBB</dfn> = <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#13BB" title='BB' data-ref="13BB">BB</a>;</td></tr>
<tr><th id="91">91</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="16I" title='I' data-type='MachineBasicBlock::iterator' data-ref="16I">I</dfn> = <a class="local col5 ref" href="#15MBB" title='MBB' data-ref="15MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="92">92</th><td>    <b>while</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#15MBB" title='MBB' data-ref="15MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) {</td></tr>
<tr><th id="93">93</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="17MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="17MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>;</td></tr>
<tr><th id="94">94</th><td>      <a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>      <i>// Expand LDS_*_RET instructions</i></td></tr>
<tr><th id="97">97</th><td>      <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj" title='llvm::R600InstrInfo::isLDSRetInstr' data-ref="_ZNK4llvm13R600InstrInfo13isLDSRetInstrEj">isLDSRetInstr</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="98">98</th><td>        <em>int</em> <dfn class="local col8 decl" id="18DstIdx" title='DstIdx' data-type='int' data-ref="18DstIdx">DstIdx</dfn> = TII-&gt;getOperandIdx(MI.getOpcode(), <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;dst&apos; in namespace &apos;OpName&apos;">dst</span>);</td></tr>
<tr><th id="99">99</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DstIdx != -1) ? void (0) : __assert_fail (&quot;DstIdx != -1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp&quot;, 99, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(DstIdx != -<var>1</var>);</td></tr>
<tr><th id="100">100</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19DstOp" title='DstOp' data-type='llvm::MachineOperand &amp;' data-ref="19DstOp">DstOp</dfn> = MI.getOperand(DstIdx);</td></tr>
<tr><th id="101">101</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20Mov" title='Mov' data-type='llvm::MachineInstr *' data-ref="20Mov">Mov</dfn> = TII-&gt;buildMovInstr(&amp;MBB, I,</td></tr>
<tr><th id="102">102</th><td>                                               DstOp.getReg(), R600::<span class='error' title="no member named &apos;OQAP&apos; in namespace &apos;llvm::R600&apos;">OQAP</span>);</td></tr>
<tr><th id="103">103</th><td>        DstOp.setReg(R600::<span class='error' title="no member named &apos;OQAP&apos; in namespace &apos;llvm::R600&apos;">OQAP</span>);</td></tr>
<tr><th id="104">104</th><td>        <em>int</em> <dfn class="local col1 decl" id="21LDSPredSelIdx" title='LDSPredSelIdx' data-type='int' data-ref="21LDSPredSelIdx">LDSPredSelIdx</dfn> = TII-&gt;getOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="105">105</th><td>                                           <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;pred_sel&apos; in namespace &apos;OpName&apos;">pred_sel</span>);</td></tr>
<tr><th id="106">106</th><td>        <em>int</em> <dfn class="local col2 decl" id="22MovPredSelIdx" title='MovPredSelIdx' data-type='int' data-ref="22MovPredSelIdx">MovPredSelIdx</dfn> = TII-&gt;getOperandIdx(Mov-&gt;getOpcode(),</td></tr>
<tr><th id="107">107</th><td>                                           <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;pred_sel&apos; in namespace &apos;OpName&apos;">pred_sel</span>);</td></tr>
<tr><th id="108">108</th><td>        <i>// Copy the pred_sel bit</i></td></tr>
<tr><th id="109">109</th><td>        Mov-&gt;getOperand(MovPredSelIdx).setReg(</td></tr>
<tr><th id="110">110</th><td>            MI.getOperand(LDSPredSelIdx).getReg());</td></tr>
<tr><th id="111">111</th><td>      }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>      <b>switch</b> (<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="114">114</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="115">115</th><td>      <i>// Expand PRED_X to one of the PRED_SET instructions.</i></td></tr>
<tr><th id="116">116</th><td>      <b>case</b> R600::<span class='error' title="no member named &apos;PRED_X&apos; in namespace &apos;llvm::R600&apos;">PRED_X</span>: {</td></tr>
<tr><th id="117">117</th><td>        uint64_t Flags = MI.getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="118">118</th><td>        <i>// The native opcode used by PRED_X is stored as an immediate in the</i></td></tr>
<tr><th id="119">119</th><td><i>        // third operand.</i></td></tr>
<tr><th id="120">120</th><td>        MachineInstr *PredSet = TII-&gt;buildDefaultInstruction(MBB, I,</td></tr>
<tr><th id="121">121</th><td>                                            MI.getOperand(<var>2</var>).getImm(), <i>// opcode</i></td></tr>
<tr><th id="122">122</th><td>                                            MI.getOperand(<var>0</var>).getReg(), <i>// dst</i></td></tr>
<tr><th id="123">123</th><td>                                            MI.getOperand(<var>1</var>).getReg(), <i>// src0</i></td></tr>
<tr><th id="124">124</th><td>                                            R600::<span class='error' title="no member named &apos;ZERO&apos; in namespace &apos;llvm::R600&apos;">ZERO</span>);             <i>// src1</i></td></tr>
<tr><th id="125">125</th><td>        TII-&gt;addFlag(*PredSet, <var>0</var>, <a class="macro" href="R600Defines.h.html#19" title="(1 &lt;&lt; 3)" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</a>);</td></tr>
<tr><th id="126">126</th><td>        <b>if</b> (Flags &amp; <a class="macro" href="R600Defines.h.html#20" title="(1 &lt;&lt; 4)" data-ref="_M/MO_FLAG_PUSH">MO_FLAG_PUSH</a>) {</td></tr>
<tr><th id="127">127</th><td>          TII-&gt;setImmOperand(*PredSet, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;update_exec_mask&apos; in namespace &apos;OpName&apos;">update_exec_mask</span>, <var>1</var>);</td></tr>
<tr><th id="128">128</th><td>        } <b>else</b> {</td></tr>
<tr><th id="129">129</th><td>          TII-&gt;setImmOperand(*PredSet, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;update_pred&apos; in namespace &apos;OpName&apos;">update_pred</span>, <var>1</var>);</td></tr>
<tr><th id="130">130</th><td>        }</td></tr>
<tr><th id="131">131</th><td>        MI.eraseFromParent();</td></tr>
<tr><th id="132">132</th><td>        <b>continue</b>;</td></tr>
<tr><th id="133">133</th><td>        }</td></tr>
<tr><th id="134">134</th><td>      <b>case</b> R600::<span class='error' title="no member named &apos;DOT_4&apos; in namespace &apos;llvm::R600&apos;">DOT_4</span>: {</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>        <em>const</em> R600RegisterInfo &amp;TRI = TII-&gt;getRegisterInfo();</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>        <em>unsigned</em> DstReg = MI.getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="139">139</th><td>        <em>unsigned</em> DstBase = TRI.<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::R600RegisterInfo&apos;">getEncodingValue</span>(DstReg) &amp; <a class="macro" href="R600Defines.h.html#55" title="0x1ff" data-ref="_M/HW_REG_MASK">HW_REG_MASK</a>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>        <b>for</b> (<em>unsigned</em> Chan = <var>0</var>; Chan &lt; <var>4</var>; ++Chan) {</td></tr>
<tr><th id="142">142</th><td>          <em>bool</em> Mask = (Chan != TRI.getHWRegChan(DstReg));</td></tr>
<tr><th id="143">143</th><td>          <em>unsigned</em> SubDstReg =</td></tr>
<tr><th id="144">144</th><td>              R600::<span class='error' title="no member named &apos;R600_TReg32RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32RegClass</span>.getRegister((DstBase * <var>4</var>) + Chan);</td></tr>
<tr><th id="145">145</th><td>          MachineInstr *BMI =</td></tr>
<tr><th id="146">146</th><td>              TII-&gt;buildSlotOfVectorInstruction(MBB, &amp;MI, Chan, SubDstReg);</td></tr>
<tr><th id="147">147</th><td>          <b>if</b> (Chan &gt; <var>0</var>) {</td></tr>
<tr><th id="148">148</th><td>            BMI-&gt;bundleWithPred();</td></tr>
<tr><th id="149">149</th><td>          }</td></tr>
<tr><th id="150">150</th><td>          <b>if</b> (Mask) {</td></tr>
<tr><th id="151">151</th><td>            TII-&gt;addFlag(*BMI, <var>0</var>, <a class="macro" href="R600Defines.h.html#19" title="(1 &lt;&lt; 3)" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</a>);</td></tr>
<tr><th id="152">152</th><td>          }</td></tr>
<tr><th id="153">153</th><td>          <b>if</b> (Chan != <var>3</var>)</td></tr>
<tr><th id="154">154</th><td>            TII-&gt;addFlag(*BMI, <var>0</var>, <a class="macro" href="R600Defines.h.html#21" title="(1 &lt;&lt; 5)" data-ref="_M/MO_FLAG_NOT_LAST">MO_FLAG_NOT_LAST</a>);</td></tr>
<tr><th id="155">155</th><td>          <em>unsigned</em> Opcode = BMI-&gt;getOpcode();</td></tr>
<tr><th id="156">156</th><td>          <i>// While not strictly necessary from hw point of view, we force</i></td></tr>
<tr><th id="157">157</th><td><i>          // all src operands of a dot4 inst to belong to the same slot.</i></td></tr>
<tr><th id="158">158</th><td>          <em>unsigned</em> Src0 = BMI-&gt;getOperand(</td></tr>
<tr><th id="159">159</th><td>              TII-&gt;getOperandIdx(Opcode, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;src0&apos; in namespace &apos;OpName&apos;">src0</span>))</td></tr>
<tr><th id="160">160</th><td>              .getReg();</td></tr>
<tr><th id="161">161</th><td>          <em>unsigned</em> Src1 = BMI-&gt;getOperand(</td></tr>
<tr><th id="162">162</th><td>              TII-&gt;getOperandIdx(Opcode, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::<span class='error' title="no member named &apos;src1&apos; in namespace &apos;OpName&apos;; did you mean &apos;Src0&apos;?">OpName</span>::src1))</td></tr>
<tr><th id="163">163</th><td>              .getReg();</td></tr>
<tr><th id="164">164</th><td>          (<em>void</em>) Src0;</td></tr>
<tr><th id="165">165</th><td>          (<em>void</em>) Src1;</td></tr>
<tr><th id="166">166</th><td>          <b>if</b> ((TRI.<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::R600RegisterInfo&apos;">getEncodingValue</span>(Src0) &amp; <var>0xff</var>) &lt; <var>127</var> &amp;&amp;</td></tr>
<tr><th id="167">167</th><td>              (TRI.<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::R600RegisterInfo&apos;">getEncodingValue</span>(Src1) &amp; <var>0xff</var>) &lt; <var>127</var>)</td></tr>
<tr><th id="168">168</th><td>            <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TRI.getHWRegChan(Src0) == TRI.getHWRegChan(Src1)) ? void (0) : __assert_fail (&quot;TRI.getHWRegChan(Src0) == TRI.getHWRegChan(Src1)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp&quot;, 168, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(TRI.getHWRegChan(Src0) == TRI.getHWRegChan(Src1));</td></tr>
<tr><th id="169">169</th><td>        }</td></tr>
<tr><th id="170">170</th><td>        MI.eraseFromParent();</td></tr>
<tr><th id="171">171</th><td>        <b>continue</b>;</td></tr>
<tr><th id="172">172</th><td>      }</td></tr>
<tr><th id="173">173</th><td>      }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>      <em>bool</em> <dfn class="local col3 decl" id="23IsReduction" title='IsReduction' data-type='bool' data-ref="23IsReduction">IsReduction</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo13isReductionOpEj" title='llvm::R600InstrInfo::isReductionOp' data-ref="_ZNK4llvm13R600InstrInfo13isReductionOpEj">isReductionOp</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="176">176</th><td>      <em>bool</em> <dfn class="local col4 decl" id="24IsVector" title='IsVector' data-type='bool' data-ref="24IsVector">IsVector</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE" title='llvm::R600InstrInfo::isVector' data-ref="_ZNK4llvm13R600InstrInfo8isVectorERKNS_12MachineInstrE">isVector</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>);</td></tr>
<tr><th id="177">177</th><td>      <em>bool</em> <dfn class="local col5 decl" id="25IsCube" title='IsCube' data-type='bool' data-ref="25IsCube">IsCube</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo8isCubeOpEj" title='llvm::R600InstrInfo::isCubeOp' data-ref="_ZNK4llvm13R600InstrInfo8isCubeOpEj">isCubeOp</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="178">178</th><td>      <b>if</b> (!<a class="local col3 ref" href="#23IsReduction" title='IsReduction' data-ref="23IsReduction">IsReduction</a> &amp;&amp; !<a class="local col4 ref" href="#24IsVector" title='IsVector' data-ref="24IsVector">IsVector</a> &amp;&amp; !<a class="local col5 ref" href="#25IsCube" title='IsCube' data-ref="25IsCube">IsCube</a>) {</td></tr>
<tr><th id="179">179</th><td>        <b>continue</b>;</td></tr>
<tr><th id="180">180</th><td>      }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>      <i>// Expand the instruction</i></td></tr>
<tr><th id="183">183</th><td><i>      //</i></td></tr>
<tr><th id="184">184</th><td><i>      // Reduction instructions:</i></td></tr>
<tr><th id="185">185</th><td><i>      // T0_X = DP4 T1_XYZW, T2_XYZW</i></td></tr>
<tr><th id="186">186</th><td><i>      // becomes:</i></td></tr>
<tr><th id="187">187</th><td><i>      // TO_X = DP4 T1_X, T2_X</i></td></tr>
<tr><th id="188">188</th><td><i>      // TO_Y (write masked) = DP4 T1_Y, T2_Y</i></td></tr>
<tr><th id="189">189</th><td><i>      // TO_Z (write masked) = DP4 T1_Z, T2_Z</i></td></tr>
<tr><th id="190">190</th><td><i>      // TO_W (write masked) = DP4 T1_W, T2_W</i></td></tr>
<tr><th id="191">191</th><td><i>      //</i></td></tr>
<tr><th id="192">192</th><td><i>      // Vector instructions:</i></td></tr>
<tr><th id="193">193</th><td><i>      // T0_X = MULLO_INT T1_X, T2_X</i></td></tr>
<tr><th id="194">194</th><td><i>      // becomes:</i></td></tr>
<tr><th id="195">195</th><td><i>      // T0_X = MULLO_INT T1_X, T2_X</i></td></tr>
<tr><th id="196">196</th><td><i>      // T0_Y (write masked) = MULLO_INT T1_X, T2_X</i></td></tr>
<tr><th id="197">197</th><td><i>      // T0_Z (write masked) = MULLO_INT T1_X, T2_X</i></td></tr>
<tr><th id="198">198</th><td><i>      // T0_W (write masked) = MULLO_INT T1_X, T2_X</i></td></tr>
<tr><th id="199">199</th><td><i>      //</i></td></tr>
<tr><th id="200">200</th><td><i>      // Cube instructions:</i></td></tr>
<tr><th id="201">201</th><td><i>      // T0_XYZW = CUBE T1_XYZW</i></td></tr>
<tr><th id="202">202</th><td><i>      // becomes:</i></td></tr>
<tr><th id="203">203</th><td><i>      // TO_X = CUBE T1_Z, T1_Y</i></td></tr>
<tr><th id="204">204</th><td><i>      // T0_Y = CUBE T1_Z, T1_X</i></td></tr>
<tr><th id="205">205</th><td><i>      // T0_Z = CUBE T1_X, T1_Z</i></td></tr>
<tr><th id="206">206</th><td><i>      // T0_W = CUBE T1_Y, T1_Z</i></td></tr>
<tr><th id="207">207</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="26Chan" title='Chan' data-type='unsigned int' data-ref="26Chan">Chan</dfn> = <var>0</var>; <a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a> &lt; <var>4</var>; <a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a>++) {</td></tr>
<tr><th id="208">208</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="27DstReg" title='DstReg' data-type='unsigned int' data-ref="27DstReg">DstReg</dfn> = MI.getOperand(</td></tr>
<tr><th id="209">209</th><td>                            TII-&gt;getOperandIdx(MI, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;dst&apos; in namespace &apos;OpName&apos;">dst</span>)).getReg();</td></tr>
<tr><th id="210">210</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="28Src0" title='Src0' data-type='unsigned int' data-ref="28Src0">Src0</dfn> = MI.getOperand(</td></tr>
<tr><th id="211">211</th><td>                           TII-&gt;getOperandIdx(MI, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;src0&apos; in namespace &apos;OpName&apos;">src0</span>)).getReg();</td></tr>
<tr><th id="212">212</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="29Src1" title='Src1' data-type='unsigned int' data-ref="29Src1">Src1</dfn> = <var>0</var>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>        <i>// Determine the correct source registers</i></td></tr>
<tr><th id="215">215</th><td>        <b>if</b> (!<a class="local col5 ref" href="#25IsCube" title='IsCube' data-ref="25IsCube">IsCube</a>) {</td></tr>
<tr><th id="216">216</th><td>          <em>int</em> <dfn class="local col0 decl" id="30Src1Idx" title='Src1Idx' data-type='int' data-ref="30Src1Idx">Src1Idx</dfn> = <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj" title='llvm::R600InstrInfo::getOperandIdx' data-ref="_ZNK4llvm13R600InstrInfo13getOperandIdxERKNS_12MachineInstrEj">getOperandIdx</a>(<a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::<span class='error' title="no member named &apos;src1&apos; in namespace &apos;OpName&apos;; did you mean &apos;Src1&apos;?">OpName</span>::<a class="local col9 ref" href="#29Src1" title='Src1' data-ref="29Src1">src1</a>);</td></tr>
<tr><th id="217">217</th><td>          <b>if</b> (<a class="local col0 ref" href="#30Src1Idx" title='Src1Idx' data-ref="30Src1Idx">Src1Idx</a> != -<var>1</var>) {</td></tr>
<tr><th id="218">218</th><td>            <a class="local col9 ref" href="#29Src1" title='Src1' data-ref="29Src1">Src1</a> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#30Src1Idx" title='Src1Idx' data-ref="30Src1Idx">Src1Idx</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="219">219</th><td>          }</td></tr>
<tr><th id="220">220</th><td>        }</td></tr>
<tr><th id="221">221</th><td>        <b>if</b> (<a class="local col3 ref" href="#23IsReduction" title='IsReduction' data-ref="23IsReduction">IsReduction</a>) {</td></tr>
<tr><th id="222">222</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="31SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="31SubRegIndex">SubRegIndex</dfn> = <a class="type" href="AMDGPURegisterInfo.h.html#llvm::AMDGPURegisterInfo" title='llvm::AMDGPURegisterInfo' data-ref="llvm::AMDGPURegisterInfo">AMDGPURegisterInfo</a>::<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a>);</td></tr>
<tr><th id="223">223</th><td>          Src0 = TRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::R600RegisterInfo&apos;">getSubReg</span>(Src0, SubRegIndex);</td></tr>
<tr><th id="224">224</th><td>          Src1 = TRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::R600RegisterInfo&apos;">getSubReg</span>(Src1, SubRegIndex);</td></tr>
<tr><th id="225">225</th><td>        } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#25IsCube" title='IsCube' data-ref="25IsCube">IsCube</a>) {</td></tr>
<tr><th id="226">226</th><td>          <em>static</em> <em>const</em> <em>int</em> <dfn class="local col2 decl" id="32CubeSrcSwz" title='CubeSrcSwz' data-type='const int [4]' data-ref="32CubeSrcSwz">CubeSrcSwz</dfn>[] = {<var>2</var>, <var>2</var>, <var>0</var>, <var>1</var>};</td></tr>
<tr><th id="227">227</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="33SubRegIndex0" title='SubRegIndex0' data-type='unsigned int' data-ref="33SubRegIndex0">SubRegIndex0</dfn> = <a class="type" href="AMDGPURegisterInfo.h.html#llvm::AMDGPURegisterInfo" title='llvm::AMDGPURegisterInfo' data-ref="llvm::AMDGPURegisterInfo">AMDGPURegisterInfo</a>::<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col2 ref" href="#32CubeSrcSwz" title='CubeSrcSwz' data-ref="32CubeSrcSwz">CubeSrcSwz</a>[<a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a>]);</td></tr>
<tr><th id="228">228</th><td>          <em>unsigned</em> <dfn class="local col4 decl" id="34SubRegIndex1" title='SubRegIndex1' data-type='unsigned int' data-ref="34SubRegIndex1">SubRegIndex1</dfn> = <a class="type" href="AMDGPURegisterInfo.h.html#llvm::AMDGPURegisterInfo" title='llvm::AMDGPURegisterInfo' data-ref="llvm::AMDGPURegisterInfo">AMDGPURegisterInfo</a>::<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col2 ref" href="#32CubeSrcSwz" title='CubeSrcSwz' data-ref="32CubeSrcSwz">CubeSrcSwz</a>[<var>3</var> - <a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a>]);</td></tr>
<tr><th id="229">229</th><td>          Src1 = TRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::R600RegisterInfo&apos;">getSubReg</span>(Src0, SubRegIndex1);</td></tr>
<tr><th id="230">230</th><td>          Src0 = TRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::R600RegisterInfo&apos;">getSubReg</span>(Src0, SubRegIndex0);</td></tr>
<tr><th id="231">231</th><td>        }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>        <i>// Determine the correct destination registers;</i></td></tr>
<tr><th id="234">234</th><td>        <em>bool</em> <dfn class="local col5 decl" id="35Mask" title='Mask' data-type='bool' data-ref="35Mask">Mask</dfn> = <b>false</b>;</td></tr>
<tr><th id="235">235</th><td>        <em>bool</em> <dfn class="local col6 decl" id="36NotLast" title='NotLast' data-type='bool' data-ref="36NotLast">NotLast</dfn> = <b>true</b>;</td></tr>
<tr><th id="236">236</th><td>        <b>if</b> (<a class="local col5 ref" href="#25IsCube" title='IsCube' data-ref="25IsCube">IsCube</a>) {</td></tr>
<tr><th id="237">237</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="37SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="37SubRegIndex">SubRegIndex</dfn> = <a class="type" href="AMDGPURegisterInfo.h.html#llvm::AMDGPURegisterInfo" title='llvm::AMDGPURegisterInfo' data-ref="llvm::AMDGPURegisterInfo">AMDGPURegisterInfo</a>::<a class="ref" href="AMDGPURegisterInfo.h.html#_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj" title='llvm::AMDGPURegisterInfo::getSubRegFromChannel' data-ref="_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj">getSubRegFromChannel</a>(<a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a>);</td></tr>
<tr><th id="238">238</th><td>          DstReg = TRI.<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::R600RegisterInfo&apos;">getSubReg</span>(DstReg, SubRegIndex);</td></tr>
<tr><th id="239">239</th><td>        } <b>else</b> {</td></tr>
<tr><th id="240">240</th><td>          <i>// Mask the write if the original instruction does not write to</i></td></tr>
<tr><th id="241">241</th><td><i>          // the current Channel.</i></td></tr>
<tr><th id="242">242</th><td>          Mask = (Chan != TRI.getHWRegChan(DstReg));</td></tr>
<tr><th id="243">243</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="38DstBase" title='DstBase' data-type='unsigned int' data-ref="38DstBase">DstBase</dfn> = TRI.<span class='error' title="no member named &apos;getEncodingValue&apos; in &apos;llvm::R600RegisterInfo&apos;">getEncodingValue</span>(DstReg) &amp; <a class="macro" href="R600Defines.h.html#55" title="0x1ff" data-ref="_M/HW_REG_MASK">HW_REG_MASK</a>;</td></tr>
<tr><th id="244">244</th><td>          DstReg = R600::<span class='error' title="no member named &apos;R600_TReg32RegClass&apos; in namespace &apos;llvm::R600&apos;">R600_TReg32RegClass</span>.getRegister((DstBase * <var>4</var>) + Chan);</td></tr>
<tr><th id="245">245</th><td>        }</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>        <i>// Set the IsLast bit</i></td></tr>
<tr><th id="248">248</th><td>        <a class="local col6 ref" href="#36NotLast" title='NotLast' data-ref="36NotLast">NotLast</a> = (<a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a> != <var>3</var> );</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>        <i>// Add the new instruction</i></td></tr>
<tr><th id="251">251</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="39Opcode" title='Opcode' data-type='unsigned int' data-ref="39Opcode">Opcode</dfn> = <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="252">252</th><td>        <b>switch</b> (<a class="local col9 ref" href="#39Opcode" title='Opcode' data-ref="39Opcode">Opcode</a>) {</td></tr>
<tr><th id="253">253</th><td>        <b>case</b> R600::<span class='error' title="no member named &apos;CUBE_r600_pseudo&apos; in namespace &apos;llvm::R600&apos;">CUBE_r600_pseudo</span>:</td></tr>
<tr><th id="254">254</th><td>          Opcode = R600::<span class='error' title="no member named &apos;CUBE_r600_real&apos; in namespace &apos;llvm::R600&apos;">CUBE_r600_real</span>;</td></tr>
<tr><th id="255">255</th><td>          <b>break</b>;</td></tr>
<tr><th id="256">256</th><td>        <b>case</b> R600::<span class='error' title="no member named &apos;CUBE_eg_pseudo&apos; in namespace &apos;llvm::R600&apos;">CUBE_eg_pseudo</span>:</td></tr>
<tr><th id="257">257</th><td>          Opcode = R600::<span class='error' title="no member named &apos;CUBE_eg_real&apos; in namespace &apos;llvm::R600&apos;">CUBE_eg_real</span>;</td></tr>
<tr><th id="258">258</th><td>          <b>break</b>;</td></tr>
<tr><th id="259">259</th><td>        <b>default</b>:</td></tr>
<tr><th id="260">260</th><td>          <b>break</b>;</td></tr>
<tr><th id="261">261</th><td>        }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="40NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="40NewMI">NewMI</dfn> =</td></tr>
<tr><th id="264">264</th><td>          TII-&gt;buildDefaultInstruction(MBB, I, Opcode, DstReg, Src0, Src1);</td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td>        <b>if</b> (<a class="local col6 ref" href="#26Chan" title='Chan' data-ref="26Chan">Chan</a> != <var>0</var>)</td></tr>
<tr><th id="267">267</th><td>          <a class="local col0 ref" href="#40NewMI" title='NewMI' data-ref="40NewMI">NewMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14bundleWithPredEv" title='llvm::MachineInstr::bundleWithPred' data-ref="_ZN4llvm12MachineInstr14bundleWithPredEv">bundleWithPred</a>();</td></tr>
<tr><th id="268">268</th><td>        <b>if</b> (<a class="local col5 ref" href="#35Mask" title='Mask' data-ref="35Mask">Mask</a>) {</td></tr>
<tr><th id="269">269</th><td>          <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</a>(<span class='refarg'>*<a class="local col0 ref" href="#40NewMI" title='NewMI' data-ref="40NewMI">NewMI</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#19" title="(1 &lt;&lt; 3)" data-ref="_M/MO_FLAG_MASK">MO_FLAG_MASK</a>);</td></tr>
<tr><th id="270">270</th><td>        }</td></tr>
<tr><th id="271">271</th><td>        <b>if</b> (<a class="local col6 ref" href="#36NotLast" title='NotLast' data-ref="36NotLast">NotLast</a>) {</td></tr>
<tr><th id="272">272</th><td>          <a class="tu member" href="#(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII" title='(anonymous namespace)::R600ExpandSpecialInstrsPass::TII' data-use='r' data-ref="(anonymousnamespace)::R600ExpandSpecialInstrsPass::TII">TII</a>-&gt;<a class="ref" href="R600InstrInfo.h.html#_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj" title='llvm::R600InstrInfo::addFlag' data-ref="_ZNK4llvm13R600InstrInfo7addFlagERNS_12MachineInstrEjj">addFlag</a>(<span class='refarg'>*<a class="local col0 ref" href="#40NewMI" title='NewMI' data-ref="40NewMI">NewMI</a></span>, <var>0</var>, <a class="macro" href="R600Defines.h.html#21" title="(1 &lt;&lt; 5)" data-ref="_M/MO_FLAG_NOT_LAST">MO_FLAG_NOT_LAST</a>);</td></tr>
<tr><th id="273">273</th><td>        }</td></tr>
<tr><th id="274">274</th><td>        SetFlagInNewMI(NewMI, &amp;MI, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;clamp&apos; in namespace &apos;OpName&apos;">clamp</span>);</td></tr>
<tr><th id="275">275</th><td>        SetFlagInNewMI(NewMI, &amp;MI, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;literal&apos; in namespace &apos;OpName&apos;">literal</span>);</td></tr>
<tr><th id="276">276</th><td>        SetFlagInNewMI(NewMI, &amp;MI, <span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::R600&apos;; did you mean simply &apos;OpName&apos;?">R600</span>::OpName::<span class='error' title="no member named &apos;src0_abs&apos; in namespace &apos;OpName&apos;">src0_abs</span>);</td></tr>
<tr><th id="277">277</th><td>        SetFlagInNewMI(NewMI, &amp;MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_abs);</td></tr>
<tr><th id="278">278</th><td>        SetFlagInNewMI(NewMI, &amp;MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src0_neg);</td></tr>
<tr><th id="279">279</th><td>        SetFlagInNewMI(NewMI, &amp;MI, R600::<span class='error' title="&apos;OpName&apos; is not a class, namespace, or enumeration">OpName</span>::src1_neg);</td></tr>
<tr><th id="280">280</th><td>      }</td></tr>
<tr><th id="281">281</th><td>      <a class="local col7 ref" href="#17MI" title='MI' data-ref="17MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="282">282</th><td>    }</td></tr>
<tr><th id="283">283</th><td>  }</td></tr>
<tr><th id="284">284</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
