#ifndef INCLUDED_CYFITTERKEIL_INC
#define INCLUDED_CYFITTERKEIL_INC
$INCLUDE (cydevicekeil.inc)
$INCLUDE (cydevicekeil_trm.inc)

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; I2CM_I2C_FF
I2CM_I2C_FF__ADR EQU CYREG_I2C_ADR
I2CM_I2C_FF__CFG EQU CYREG_I2C_CFG
I2CM_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2CM_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2CM_I2C_FF__CSR EQU CYREG_I2C_CSR
I2CM_I2C_FF__D EQU CYREG_I2C_D
I2CM_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2CM_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2CM_I2C_FF__PM_ACT_MSK EQU 0x04
I2CM_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2CM_I2C_FF__PM_STBY_MSK EQU 0x04
I2CM_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2CM_I2C_IRQ
I2CM_I2C_IRQ__ES2_PATCH EQU 0
I2CM_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN1
I2CM_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD1
I2CM_I2C_IRQ__INTC_MASK EQU 0x80
I2CM_I2C_IRQ__INTC_NUMBER EQU 15
I2CM_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CM_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR15
I2CM_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN1
I2CM_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD1
I2CM_I2C_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x1E)

; IDAC8_viDAC8
IDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_viDAC8__D EQU CYREG_DAC2_D
IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_viDAC8__TST EQU CYREG_DAC2_TST

; Mux_0
Mux_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Mux_0__0__MASK EQU 0x01
Mux_0__0__PC EQU CYREG_PRT0_PC0
Mux_0__0__PORT EQU 0
Mux_0__0__SHIFT EQU 0
Mux_0__AG EQU CYREG_PRT0_AG
Mux_0__AMUX EQU CYREG_PRT0_AMUX
Mux_0__BIE EQU CYREG_PRT0_BIE
Mux_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux_0__BYP EQU CYREG_PRT0_BYP
Mux_0__CTL EQU CYREG_PRT0_CTL
Mux_0__DM0 EQU CYREG_PRT0_DM0
Mux_0__DM1 EQU CYREG_PRT0_DM1
Mux_0__DM2 EQU CYREG_PRT0_DM2
Mux_0__DR EQU CYREG_PRT0_DR
Mux_0__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux_0__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux_0__MASK EQU 0x01
Mux_0__PORT EQU 0
Mux_0__PRT EQU CYREG_PRT0_PRT
Mux_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux_0__PS EQU CYREG_PRT0_PS
Mux_0__SHIFT EQU 0
Mux_0__SLW EQU CYREG_PRT0_SLW

; Mux_1
Mux_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Mux_1__0__MASK EQU 0x02
Mux_1__0__PC EQU CYREG_PRT0_PC1
Mux_1__0__PORT EQU 0
Mux_1__0__SHIFT EQU 1
Mux_1__AG EQU CYREG_PRT0_AG
Mux_1__AMUX EQU CYREG_PRT0_AMUX
Mux_1__BIE EQU CYREG_PRT0_BIE
Mux_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux_1__BYP EQU CYREG_PRT0_BYP
Mux_1__CTL EQU CYREG_PRT0_CTL
Mux_1__DM0 EQU CYREG_PRT0_DM0
Mux_1__DM1 EQU CYREG_PRT0_DM1
Mux_1__DM2 EQU CYREG_PRT0_DM2
Mux_1__DR EQU CYREG_PRT0_DR
Mux_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux_1__MASK EQU 0x02
Mux_1__PORT EQU 0
Mux_1__PRT EQU CYREG_PRT0_PRT
Mux_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux_1__PS EQU CYREG_PRT0_PS
Mux_1__SHIFT EQU 1
Mux_1__SLW EQU CYREG_PRT0_SLW

; Mux_2
Mux_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Mux_2__0__MASK EQU 0x04
Mux_2__0__PC EQU CYREG_PRT0_PC2
Mux_2__0__PORT EQU 0
Mux_2__0__SHIFT EQU 2
Mux_2__AG EQU CYREG_PRT0_AG
Mux_2__AMUX EQU CYREG_PRT0_AMUX
Mux_2__BIE EQU CYREG_PRT0_BIE
Mux_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux_2__BYP EQU CYREG_PRT0_BYP
Mux_2__CTL EQU CYREG_PRT0_CTL
Mux_2__DM0 EQU CYREG_PRT0_DM0
Mux_2__DM1 EQU CYREG_PRT0_DM1
Mux_2__DM2 EQU CYREG_PRT0_DM2
Mux_2__DR EQU CYREG_PRT0_DR
Mux_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux_2__MASK EQU 0x04
Mux_2__PORT EQU 0
Mux_2__PRT EQU CYREG_PRT0_PRT
Mux_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux_2__PS EQU CYREG_PRT0_PS
Mux_2__SHIFT EQU 2
Mux_2__SLW EQU CYREG_PRT0_SLW

; Mux_3
Mux_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Mux_3__0__MASK EQU 0x08
Mux_3__0__PC EQU CYREG_PRT0_PC3
Mux_3__0__PORT EQU 0
Mux_3__0__SHIFT EQU 3
Mux_3__AG EQU CYREG_PRT0_AG
Mux_3__AMUX EQU CYREG_PRT0_AMUX
Mux_3__BIE EQU CYREG_PRT0_BIE
Mux_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux_3__BYP EQU CYREG_PRT0_BYP
Mux_3__CTL EQU CYREG_PRT0_CTL
Mux_3__DM0 EQU CYREG_PRT0_DM0
Mux_3__DM1 EQU CYREG_PRT0_DM1
Mux_3__DM2 EQU CYREG_PRT0_DM2
Mux_3__DR EQU CYREG_PRT0_DR
Mux_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux_3__MASK EQU 0x08
Mux_3__PORT EQU 0
Mux_3__PRT EQU CYREG_PRT0_PRT
Mux_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux_3__PS EQU CYREG_PRT0_PS
Mux_3__SHIFT EQU 3
Mux_3__SLW EQU CYREG_PRT0_SLW

; Mux_4
Mux_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Mux_4__0__MASK EQU 0x10
Mux_4__0__PC EQU CYREG_PRT0_PC4
Mux_4__0__PORT EQU 0
Mux_4__0__SHIFT EQU 4
Mux_4__AG EQU CYREG_PRT0_AG
Mux_4__AMUX EQU CYREG_PRT0_AMUX
Mux_4__BIE EQU CYREG_PRT0_BIE
Mux_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux_4__BYP EQU CYREG_PRT0_BYP
Mux_4__CTL EQU CYREG_PRT0_CTL
Mux_4__DM0 EQU CYREG_PRT0_DM0
Mux_4__DM1 EQU CYREG_PRT0_DM1
Mux_4__DM2 EQU CYREG_PRT0_DM2
Mux_4__DR EQU CYREG_PRT0_DR
Mux_4__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux_4__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux_4__MASK EQU 0x10
Mux_4__PORT EQU 0
Mux_4__PRT EQU CYREG_PRT0_PRT
Mux_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux_4__PS EQU CYREG_PRT0_PS
Mux_4__SHIFT EQU 4
Mux_4__SLW EQU CYREG_PRT0_SLW

; Mux_5
Mux_5__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Mux_5__0__MASK EQU 0x20
Mux_5__0__PC EQU CYREG_PRT0_PC5
Mux_5__0__PORT EQU 0
Mux_5__0__SHIFT EQU 5
Mux_5__AG EQU CYREG_PRT0_AG
Mux_5__AMUX EQU CYREG_PRT0_AMUX
Mux_5__BIE EQU CYREG_PRT0_BIE
Mux_5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux_5__BYP EQU CYREG_PRT0_BYP
Mux_5__CTL EQU CYREG_PRT0_CTL
Mux_5__DM0 EQU CYREG_PRT0_DM0
Mux_5__DM1 EQU CYREG_PRT0_DM1
Mux_5__DM2 EQU CYREG_PRT0_DM2
Mux_5__DR EQU CYREG_PRT0_DR
Mux_5__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux_5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux_5__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux_5__MASK EQU 0x20
Mux_5__PORT EQU 0
Mux_5__PRT EQU CYREG_PRT0_PRT
Mux_5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux_5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux_5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux_5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux_5__PS EQU CYREG_PRT0_PS
Mux_5__SHIFT EQU 5
Mux_5__SLW EQU CYREG_PRT0_SLW

; Mux_6
Mux_6__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Mux_6__0__MASK EQU 0x40
Mux_6__0__PC EQU CYREG_PRT0_PC6
Mux_6__0__PORT EQU 0
Mux_6__0__SHIFT EQU 6
Mux_6__AG EQU CYREG_PRT0_AG
Mux_6__AMUX EQU CYREG_PRT0_AMUX
Mux_6__BIE EQU CYREG_PRT0_BIE
Mux_6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Mux_6__BYP EQU CYREG_PRT0_BYP
Mux_6__CTL EQU CYREG_PRT0_CTL
Mux_6__DM0 EQU CYREG_PRT0_DM0
Mux_6__DM1 EQU CYREG_PRT0_DM1
Mux_6__DM2 EQU CYREG_PRT0_DM2
Mux_6__DR EQU CYREG_PRT0_DR
Mux_6__INP_DIS EQU CYREG_PRT0_INP_DIS
Mux_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Mux_6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Mux_6__LCD_EN EQU CYREG_PRT0_LCD_EN
Mux_6__MASK EQU 0x40
Mux_6__PORT EQU 0
Mux_6__PRT EQU CYREG_PRT0_PRT
Mux_6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Mux_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Mux_6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Mux_6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Mux_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Mux_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Mux_6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Mux_6__PS EQU CYREG_PRT0_PS
Mux_6__SHIFT EQU 6
Mux_6__SLW EQU CYREG_PRT0_SLW

; Mux_7
Mux_7__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Mux_7__0__MASK EQU 0x10
Mux_7__0__PC EQU CYREG_PRT1_PC4
Mux_7__0__PORT EQU 1
Mux_7__0__SHIFT EQU 4
Mux_7__AG EQU CYREG_PRT1_AG
Mux_7__AMUX EQU CYREG_PRT1_AMUX
Mux_7__BIE EQU CYREG_PRT1_BIE
Mux_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Mux_7__BYP EQU CYREG_PRT1_BYP
Mux_7__CTL EQU CYREG_PRT1_CTL
Mux_7__DM0 EQU CYREG_PRT1_DM0
Mux_7__DM1 EQU CYREG_PRT1_DM1
Mux_7__DM2 EQU CYREG_PRT1_DM2
Mux_7__DR EQU CYREG_PRT1_DR
Mux_7__INP_DIS EQU CYREG_PRT1_INP_DIS
Mux_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Mux_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Mux_7__LCD_EN EQU CYREG_PRT1_LCD_EN
Mux_7__MASK EQU 0x10
Mux_7__PORT EQU 1
Mux_7__PRT EQU CYREG_PRT1_PRT
Mux_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Mux_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Mux_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Mux_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Mux_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Mux_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Mux_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Mux_7__PS EQU CYREG_PRT1_PS
Mux_7__SHIFT EQU 4
Mux_7__SLW EQU CYREG_PRT1_SLW

; LCD_Char_LCDPort
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT2_SLW

; ADC_DelSig_DEC
ADC_DelSig_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

; ADC_DelSig_DSM
ADC_DelSig_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_DSM__TST1 EQU CYREG_DSM0_TST1

; ADC_DelSig_Ext_CP_Clk
ADC_DelSig_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK EQU 0x01

; ADC_DelSig_IRQ
ADC_DelSig_IRQ__ES2_PATCH EQU 0
ADC_DelSig_IRQ__INTC_CLR_EN_REG EQU CYREG_INTC_CLR_EN3
ADC_DelSig_IRQ__INTC_CLR_PD_REG EQU CYREG_INTC_CLR_PD3
ADC_DelSig_IRQ__INTC_MASK EQU 0x20
ADC_DelSig_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_IRQ__INTC_PRIOR_REG EQU CYREG_INTC_PRIOR29
ADC_DelSig_IRQ__INTC_SET_EN_REG EQU CYREG_INTC_SET_EN3
ADC_DelSig_IRQ__INTC_SET_PD_REG EQU CYREG_INTC_SET_PD3
ADC_DelSig_IRQ__INTC_VECT EQU (CYREG_INTC_VECT_MBASE+0x3A)

; ADC_DelSig_theACLK
ADC_DelSig_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_theACLK__INDEX EQU 0x00
ADC_DelSig_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_theACLK__PM_STBY_MSK EQU 0x01

; Pin_Ground
Pin_Ground__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_Ground__0__MASK EQU 0x80
Pin_Ground__0__PC EQU CYREG_PRT2_PC7
Pin_Ground__0__PORT EQU 2
Pin_Ground__0__SHIFT EQU 7
Pin_Ground__AG EQU CYREG_PRT2_AG
Pin_Ground__AMUX EQU CYREG_PRT2_AMUX
Pin_Ground__BIE EQU CYREG_PRT2_BIE
Pin_Ground__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Ground__BYP EQU CYREG_PRT2_BYP
Pin_Ground__CTL EQU CYREG_PRT2_CTL
Pin_Ground__DM0 EQU CYREG_PRT2_DM0
Pin_Ground__DM1 EQU CYREG_PRT2_DM1
Pin_Ground__DM2 EQU CYREG_PRT2_DM2
Pin_Ground__DR EQU CYREG_PRT2_DR
Pin_Ground__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Ground__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Ground__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Ground__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Ground__MASK EQU 0x80
Pin_Ground__PORT EQU 2
Pin_Ground__PRT EQU CYREG_PRT2_PRT
Pin_Ground__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Ground__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Ground__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Ground__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Ground__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Ground__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Ground__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Ground__PS EQU CYREG_PRT2_PS
Pin_Ground__SHIFT EQU 7
Pin_Ground__SLW EQU CYREG_PRT2_SLW

; Current_Source
Current_Source__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Current_Source__0__MASK EQU 0x80
Current_Source__0__PC EQU CYREG_PRT0_PC7
Current_Source__0__PORT EQU 0
Current_Source__0__SHIFT EQU 7
Current_Source__AG EQU CYREG_PRT0_AG
Current_Source__AMUX EQU CYREG_PRT0_AMUX
Current_Source__BIE EQU CYREG_PRT0_BIE
Current_Source__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Current_Source__BYP EQU CYREG_PRT0_BYP
Current_Source__CTL EQU CYREG_PRT0_CTL
Current_Source__DM0 EQU CYREG_PRT0_DM0
Current_Source__DM1 EQU CYREG_PRT0_DM1
Current_Source__DM2 EQU CYREG_PRT0_DM2
Current_Source__DR EQU CYREG_PRT0_DR
Current_Source__INP_DIS EQU CYREG_PRT0_INP_DIS
Current_Source__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Current_Source__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Current_Source__LCD_EN EQU CYREG_PRT0_LCD_EN
Current_Source__MASK EQU 0x80
Current_Source__PORT EQU 0
Current_Source__PRT EQU CYREG_PRT0_PRT
Current_Source__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Current_Source__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Current_Source__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Current_Source__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Current_Source__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Current_Source__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Current_Source__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Current_Source__PS EQU CYREG_PRT0_PS
Current_Source__SHIFT EQU 7
Current_Source__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CY_PROJECT_NAME LIT 'DelSig_I2CM01'
CY_VERSION LIT 'PSoC Creator  3.3'
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC3
CYDEV_CHIP_JTAG_ID EQU 0x1E028069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_3A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_3A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_CLEAR_SRAM EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 0
CYDEV_CONFIGURATION_DMA EQU 1
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_DMA
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA LIT '5.0'
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD LIT '5.0'
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0 LIT '5.0'
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1 LIT '5.0'
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2 LIT '5.0'
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3 LIT '5.0'
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 LIT '5.0'
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 LIT '5.0'
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 LIT '5.0'
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 LIT '5.0'
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_DP8051_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERKEIL_INC */
