===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 17.1332 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.6647 ( 17.1%)    3.6647 ( 21.4%)  FIR Parser
    8.4575 ( 39.5%)    5.7571 ( 33.6%)  'firrtl.circuit' Pipeline
    1.5900 (  7.4%)    0.7962 (  4.6%)    'firrtl.module' Pipeline
    1.4354 (  6.7%)    0.7187 (  4.2%)      CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.1504 (  0.7%)    0.0755 (  0.4%)      LowerCHIRRTL
    0.1399 (  0.7%)    0.1399 (  0.8%)    InferWidths
    0.6199 (  2.9%)    0.6199 (  3.6%)    InferResets
    0.0478 (  0.2%)    0.0478 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.5147 (  2.4%)    0.5147 (  3.0%)    LowerFIRRTLTypes
    2.5548 ( 11.9%)    1.2803 (  7.5%)    'firrtl.module' Pipeline
    0.8600 (  4.0%)    0.4599 (  2.7%)      ExpandWhens
    1.6907 (  7.9%)    0.8787 (  5.1%)      Canonicalizer
    0.3763 (  1.8%)    0.3763 (  2.2%)    Inliner
    1.3992 (  6.5%)    1.3992 (  8.2%)    IMConstProp
    0.0447 (  0.2%)    0.0447 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0002 (  0.0%)    0.0002 (  0.0%)    BlackBoxReader
    1.2490 (  5.8%)    0.6251 (  3.6%)    'firrtl.module' Pipeline
    1.2468 (  5.8%)    0.6240 (  3.6%)      Canonicalizer
    0.9418 (  4.4%)    0.9418 (  5.5%)  LowerFIRRTLToHW
    0.2096 (  1.0%)    0.2096 (  1.2%)  HWMemSimImpl
    2.7361 ( 12.8%)    1.3681 (  8.0%)  'hw.module' Pipeline
    0.0591 (  0.3%)    0.0320 (  0.2%)    HWCleanup
    0.7100 (  3.3%)    0.3834 (  2.2%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.9468 (  9.1%)    1.0039 (  5.9%)    Canonicalizer
    0.0111 (  0.1%)    0.0061 (  0.0%)    HWLegalizeModules
    0.3722 (  1.7%)    0.3722 (  2.2%)  HWLegalizeNames
    0.4078 (  1.9%)    0.2041 (  1.2%)  'hw.module' Pipeline
    0.4044 (  1.9%)    0.2027 (  1.2%)    PrettifyVerilog
    4.6061 ( 21.5%)    4.6061 ( 26.9%)  ExportVerilog emission
    0.0053 (  0.0%)    0.0053 (  0.0%)  Rest
   21.4058 (100.0%)   17.1332 (100.0%)  Total

{
  totalTime: 17.163,
  maxMemory: 873017344
}
