<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Signal design | Genetic Logic Lab</title><link>/tag/signal-design/</link><atom:link href="/tag/signal-design/index.xml" rel="self" type="application/rss+xml"/><description>Signal design</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Dec 2002 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>Signal design</title><link>/tag/signal-design/</link></image><item><title>Level Oriented Formal Model for Asynchronous Circuit Verification and Its Efficient Analysis Method</title><link>/publication/level-oriented-formal-kitai-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/level-oriented-formal-kitai-2002/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000-a/</guid><description/></item><item><title>Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline</title><link>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/interfacing-synchronous-asynchronous-sjogren-2000/</guid><description/></item><item><title>Average-Case Optimized Technology Mapping of One-Hot Domino Circuits</title><link>/publication/averagecase-optimized-technology-wei-chunchou-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/averagecase-optimized-technology-wei-chunchou-1998/</guid><description/></item></channel></rss>