

================================================================
== Vitis HLS Report for 'Conv_sysarr_dbbuf'
================================================================
* Date:           Sun Jan  9 13:25:06 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.300 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6244|     6244| 62.440 us | 62.440 us |  6245|  6245|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1                                        |       16|       16|         2|          1|          1|    16|    yes   |
        |- VITIS_LOOP_80_2                                        |      576|      576|         2|          1|          1|   576|    yes   |
        |- VITIS_LOOP_84_3                                        |      324|      324|         2|          1|          1|   324|    yes   |
        |- VITIS_LOOP_89_4                                        |     4528|     4528|      1132|          -|          -|     4|    no    |
        | + VITIS_LOOP_96_8                                       |      100|      100|        26|         25|          1|     4|    yes   |
        | + VITIS_LOOP_108_11_VITIS_LOOP_110_12                   |     1027|     1027|       244|         98|          1|     9|    yes   |
        |- VITIS_LOOP_294_23_VITIS_LOOP_295_24_VITIS_LOOP_296_25  |      787|      787|         5|          1|          1|   784|    yes   |
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 25, depth = 26
  * Pipeline-4: initiation interval (II) = 98, depth = 244
  * Pipeline-5: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 293
* Pipeline : 6
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 12 13 }
  Pipeline-3 : II = 25, D = 26, States = { 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 }
  Pipeline-4 : II = 98, D = 244, States = { 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 }
  Pipeline-5 : II = 1, D = 5, States = { 288 289 290 291 292 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 12 
12 --> 14 13 
13 --> 12 
14 --> 15 
15 --> 16 288 
16 --> 42 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 16 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 287 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 261 
261 --> 262 
262 --> 263 
263 --> 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 271 
271 --> 272 
272 --> 273 
273 --> 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 281 
281 --> 282 
282 --> 283 
283 --> 284 
284 --> 285 
285 --> 286 
286 --> 43 
287 --> 15 
288 --> 289 
289 --> 290 
290 --> 293 291 
291 --> 292 
292 --> 288 
293 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%bias_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 294 'alloca' 'bias_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%bias_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 295 'alloca' 'bias_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%bias_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 296 'alloca' 'bias_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%bias_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18]   --->   Operation 297 'alloca' 'bias_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%weight_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 298 'alloca' 'weight_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%weight_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 299 'alloca' 'weight_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%weight_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 300 'alloca' 'weight_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%weight_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19]   --->   Operation 301 'alloca' 'weight_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%data_l2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 302 'alloca' 'data_l2_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%data_l2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 303 'alloca' 'data_l2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%data_l2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 304 'alloca' 'data_l2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%data_l2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20]   --->   Operation 305 'alloca' 'data_l2_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%data_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 306 'alloca' 'data_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%data_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 307 'alloca' 'data_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%data_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 308 'alloca' 'data_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%data_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25]   --->   Operation 309 'alloca' 'data_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%output_l1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 310 'alloca' 'output_l1_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%output_l1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 311 'alloca' 'output_l1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%output_l1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 312 'alloca' 'output_l1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%output_l1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26]   --->   Operation 313 'alloca' 'output_l1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 314 [1/1] (1.59ns)   --->   "%p_0115 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V"   --->   Operation 314 'read' 'p_0115' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 1.59>
ST_2 : Operation 315 [1/1] (1.59ns)   --->   "%p_0116 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0115"   --->   Operation 315 'read' 'p_0116' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 1.59>
ST_3 : Operation 316 [1/1] (1.59ns)   --->   "%p_0117 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0116"   --->   Operation 316 'read' 'p_0117' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 1.59>
ST_4 : Operation 317 [1/1] (1.59ns)   --->   "%p_0118 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0117"   --->   Operation 317 'read' 'p_0118' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 1.59>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 318 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_6, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V"   --->   Operation 320 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_6, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 321 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V"   --->   Operation 322 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_6, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V"   --->   Operation 324 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_6, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 325 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V"   --->   Operation 326 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%data_l1_0_addr = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 327 'getelementptr' 'data_l1_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "%data_l1_0_addr_1 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 328 'getelementptr' 'data_l1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%data_l1_0_addr_2 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 329 'getelementptr' 'data_l1_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%data_l1_0_addr_3 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 330 'getelementptr' 'data_l1_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (0.00ns)   --->   "%data_l1_0_addr_4 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 331 'getelementptr' 'data_l1_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%data_l1_0_addr_5 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 332 'getelementptr' 'data_l1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%data_l1_0_addr_6 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 333 'getelementptr' 'data_l1_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%data_l1_0_addr_7 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 334 'getelementptr' 'data_l1_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%data_l1_0_addr_8 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 335 'getelementptr' 'data_l1_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%data_l1_0_addr_9 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 336 'getelementptr' 'data_l1_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%data_l1_0_addr_10 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 337 'getelementptr' 'data_l1_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%data_l1_0_addr_11 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 338 'getelementptr' 'data_l1_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%data_l1_0_addr_12 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 339 'getelementptr' 'data_l1_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%data_l1_0_addr_13 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 340 'getelementptr' 'data_l1_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%data_l1_0_addr_14 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 341 'getelementptr' 'data_l1_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%data_l1_0_addr_15 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 342 'getelementptr' 'data_l1_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%data_l1_0_addr_16 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 343 'getelementptr' 'data_l1_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%data_l1_0_addr_17 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 344 'getelementptr' 'data_l1_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%data_l1_0_addr_18 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 345 'getelementptr' 'data_l1_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%data_l1_0_addr_19 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 346 'getelementptr' 'data_l1_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%data_l1_0_addr_20 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 347 'getelementptr' 'data_l1_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%data_l1_0_addr_21 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 348 'getelementptr' 'data_l1_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%data_l1_0_addr_22 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 349 'getelementptr' 'data_l1_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%data_l1_0_addr_23 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 350 'getelementptr' 'data_l1_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%data_l1_0_addr_24 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 351 'getelementptr' 'data_l1_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%data_l1_0_addr_25 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 352 'getelementptr' 'data_l1_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%data_l1_0_addr_26 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 353 'getelementptr' 'data_l1_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%data_l1_0_addr_27 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 354 'getelementptr' 'data_l1_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%data_l1_0_addr_28 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 355 'getelementptr' 'data_l1_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%data_l1_0_addr_29 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 356 'getelementptr' 'data_l1_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%data_l1_0_addr_30 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 357 'getelementptr' 'data_l1_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%data_l1_0_addr_31 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 358 'getelementptr' 'data_l1_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%data_l1_0_addr_32 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 359 'getelementptr' 'data_l1_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%data_l1_0_addr_33 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 360 'getelementptr' 'data_l1_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%data_l1_0_addr_34 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 361 'getelementptr' 'data_l1_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%data_l1_0_addr_35 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 362 'getelementptr' 'data_l1_0_addr_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%data_l1_0_addr_36 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 363 'getelementptr' 'data_l1_0_addr_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%data_l1_0_addr_37 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 364 'getelementptr' 'data_l1_0_addr_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%data_l1_0_addr_38 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 365 'getelementptr' 'data_l1_0_addr_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%data_l1_0_addr_39 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 366 'getelementptr' 'data_l1_0_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%data_l1_0_addr_40 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 367 'getelementptr' 'data_l1_0_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%data_l1_0_addr_41 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 368 'getelementptr' 'data_l1_0_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%data_l1_0_addr_42 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 369 'getelementptr' 'data_l1_0_addr_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%data_l1_0_addr_43 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 370 'getelementptr' 'data_l1_0_addr_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%data_l1_0_addr_44 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 371 'getelementptr' 'data_l1_0_addr_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%data_l1_0_addr_45 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 372 'getelementptr' 'data_l1_0_addr_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%data_l1_0_addr_46 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 373 'getelementptr' 'data_l1_0_addr_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%data_l1_0_addr_47 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 374 'getelementptr' 'data_l1_0_addr_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%data_l1_0_addr_48 = getelementptr i8 %data_l1_0, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 375 'getelementptr' 'data_l1_0_addr_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%data_l1_1_addr = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 376 'getelementptr' 'data_l1_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%data_l1_1_addr_1 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 377 'getelementptr' 'data_l1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%data_l1_1_addr_2 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 378 'getelementptr' 'data_l1_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%data_l1_1_addr_3 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 379 'getelementptr' 'data_l1_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%data_l1_1_addr_4 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 380 'getelementptr' 'data_l1_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%data_l1_1_addr_5 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 381 'getelementptr' 'data_l1_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%data_l1_1_addr_6 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 382 'getelementptr' 'data_l1_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%data_l1_1_addr_7 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 383 'getelementptr' 'data_l1_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%data_l1_1_addr_8 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 384 'getelementptr' 'data_l1_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%data_l1_1_addr_9 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 385 'getelementptr' 'data_l1_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%data_l1_1_addr_10 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 386 'getelementptr' 'data_l1_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%data_l1_1_addr_11 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 387 'getelementptr' 'data_l1_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%data_l1_1_addr_12 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 388 'getelementptr' 'data_l1_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%data_l1_1_addr_13 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 389 'getelementptr' 'data_l1_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%data_l1_1_addr_14 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 390 'getelementptr' 'data_l1_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%data_l1_1_addr_15 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 391 'getelementptr' 'data_l1_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%data_l1_1_addr_16 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 392 'getelementptr' 'data_l1_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%data_l1_1_addr_17 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 393 'getelementptr' 'data_l1_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%data_l1_1_addr_18 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 394 'getelementptr' 'data_l1_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%data_l1_1_addr_19 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 395 'getelementptr' 'data_l1_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%data_l1_1_addr_20 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 396 'getelementptr' 'data_l1_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%data_l1_1_addr_21 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 397 'getelementptr' 'data_l1_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%data_l1_1_addr_22 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 398 'getelementptr' 'data_l1_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%data_l1_1_addr_23 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 399 'getelementptr' 'data_l1_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%data_l1_1_addr_24 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 400 'getelementptr' 'data_l1_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%data_l1_1_addr_25 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 401 'getelementptr' 'data_l1_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%data_l1_1_addr_26 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 402 'getelementptr' 'data_l1_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%data_l1_1_addr_27 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 403 'getelementptr' 'data_l1_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%data_l1_1_addr_28 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 404 'getelementptr' 'data_l1_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%data_l1_1_addr_29 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 405 'getelementptr' 'data_l1_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%data_l1_1_addr_30 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 406 'getelementptr' 'data_l1_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%data_l1_1_addr_31 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 407 'getelementptr' 'data_l1_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%data_l1_1_addr_32 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 408 'getelementptr' 'data_l1_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%data_l1_1_addr_33 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 409 'getelementptr' 'data_l1_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%data_l1_1_addr_34 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 410 'getelementptr' 'data_l1_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%data_l1_1_addr_35 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 411 'getelementptr' 'data_l1_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%data_l1_1_addr_36 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 412 'getelementptr' 'data_l1_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%data_l1_1_addr_37 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 413 'getelementptr' 'data_l1_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%data_l1_1_addr_38 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 414 'getelementptr' 'data_l1_1_addr_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%data_l1_1_addr_39 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 415 'getelementptr' 'data_l1_1_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%data_l1_1_addr_40 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 416 'getelementptr' 'data_l1_1_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%data_l1_1_addr_41 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 417 'getelementptr' 'data_l1_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%data_l1_1_addr_42 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 418 'getelementptr' 'data_l1_1_addr_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%data_l1_1_addr_43 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 419 'getelementptr' 'data_l1_1_addr_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%data_l1_1_addr_44 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 420 'getelementptr' 'data_l1_1_addr_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%data_l1_1_addr_45 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 421 'getelementptr' 'data_l1_1_addr_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%data_l1_1_addr_46 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 422 'getelementptr' 'data_l1_1_addr_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%data_l1_1_addr_47 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 423 'getelementptr' 'data_l1_1_addr_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%data_l1_1_addr_48 = getelementptr i8 %data_l1_1, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 424 'getelementptr' 'data_l1_1_addr_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%data_l1_2_addr = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 425 'getelementptr' 'data_l1_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%data_l1_2_addr_1 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 426 'getelementptr' 'data_l1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%data_l1_2_addr_2 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 427 'getelementptr' 'data_l1_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%data_l1_2_addr_3 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 428 'getelementptr' 'data_l1_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%data_l1_2_addr_4 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 429 'getelementptr' 'data_l1_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%data_l1_2_addr_5 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 430 'getelementptr' 'data_l1_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%data_l1_2_addr_6 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 431 'getelementptr' 'data_l1_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%data_l1_2_addr_7 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 432 'getelementptr' 'data_l1_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%data_l1_2_addr_8 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 433 'getelementptr' 'data_l1_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%data_l1_2_addr_9 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 434 'getelementptr' 'data_l1_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%data_l1_2_addr_10 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 435 'getelementptr' 'data_l1_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%data_l1_2_addr_11 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 436 'getelementptr' 'data_l1_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%data_l1_2_addr_12 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 437 'getelementptr' 'data_l1_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%data_l1_2_addr_13 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 438 'getelementptr' 'data_l1_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%data_l1_2_addr_14 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 439 'getelementptr' 'data_l1_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%data_l1_2_addr_15 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 440 'getelementptr' 'data_l1_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%data_l1_2_addr_16 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 441 'getelementptr' 'data_l1_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%data_l1_2_addr_17 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 442 'getelementptr' 'data_l1_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%data_l1_2_addr_18 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 443 'getelementptr' 'data_l1_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%data_l1_2_addr_19 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 444 'getelementptr' 'data_l1_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%data_l1_2_addr_20 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 445 'getelementptr' 'data_l1_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%data_l1_2_addr_21 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 446 'getelementptr' 'data_l1_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%data_l1_2_addr_22 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 447 'getelementptr' 'data_l1_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%data_l1_2_addr_23 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 448 'getelementptr' 'data_l1_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%data_l1_2_addr_24 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 449 'getelementptr' 'data_l1_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%data_l1_2_addr_25 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 450 'getelementptr' 'data_l1_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%data_l1_2_addr_26 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 451 'getelementptr' 'data_l1_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%data_l1_2_addr_27 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 452 'getelementptr' 'data_l1_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%data_l1_2_addr_28 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 453 'getelementptr' 'data_l1_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%data_l1_2_addr_29 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 454 'getelementptr' 'data_l1_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%data_l1_2_addr_30 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 455 'getelementptr' 'data_l1_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%data_l1_2_addr_31 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 456 'getelementptr' 'data_l1_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%data_l1_2_addr_32 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 457 'getelementptr' 'data_l1_2_addr_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%data_l1_2_addr_33 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 458 'getelementptr' 'data_l1_2_addr_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%data_l1_2_addr_34 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 459 'getelementptr' 'data_l1_2_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%data_l1_2_addr_35 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 460 'getelementptr' 'data_l1_2_addr_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%data_l1_2_addr_36 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 461 'getelementptr' 'data_l1_2_addr_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%data_l1_2_addr_37 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 462 'getelementptr' 'data_l1_2_addr_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%data_l1_2_addr_38 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 463 'getelementptr' 'data_l1_2_addr_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%data_l1_2_addr_39 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 464 'getelementptr' 'data_l1_2_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%data_l1_2_addr_40 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 465 'getelementptr' 'data_l1_2_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%data_l1_2_addr_41 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 466 'getelementptr' 'data_l1_2_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%data_l1_2_addr_42 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 467 'getelementptr' 'data_l1_2_addr_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%data_l1_2_addr_43 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 468 'getelementptr' 'data_l1_2_addr_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%data_l1_2_addr_44 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 469 'getelementptr' 'data_l1_2_addr_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%data_l1_2_addr_45 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 470 'getelementptr' 'data_l1_2_addr_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%data_l1_2_addr_46 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 471 'getelementptr' 'data_l1_2_addr_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%data_l1_2_addr_47 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 472 'getelementptr' 'data_l1_2_addr_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%data_l1_2_addr_48 = getelementptr i8 %data_l1_2, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 473 'getelementptr' 'data_l1_2_addr_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%data_l1_3_addr = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 474 'getelementptr' 'data_l1_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%data_l1_3_addr_1 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 475 'getelementptr' 'data_l1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%data_l1_3_addr_2 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 476 'getelementptr' 'data_l1_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%data_l1_3_addr_3 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 477 'getelementptr' 'data_l1_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%data_l1_3_addr_4 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 478 'getelementptr' 'data_l1_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%data_l1_3_addr_5 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 479 'getelementptr' 'data_l1_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%data_l1_3_addr_6 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 480 'getelementptr' 'data_l1_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%data_l1_3_addr_7 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 481 'getelementptr' 'data_l1_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%data_l1_3_addr_8 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 482 'getelementptr' 'data_l1_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%data_l1_3_addr_9 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 483 'getelementptr' 'data_l1_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%data_l1_3_addr_10 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 484 'getelementptr' 'data_l1_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%data_l1_3_addr_11 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 485 'getelementptr' 'data_l1_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%data_l1_3_addr_12 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 486 'getelementptr' 'data_l1_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%data_l1_3_addr_13 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 487 'getelementptr' 'data_l1_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%data_l1_3_addr_14 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 488 'getelementptr' 'data_l1_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%data_l1_3_addr_15 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 489 'getelementptr' 'data_l1_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%data_l1_3_addr_16 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 490 'getelementptr' 'data_l1_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%data_l1_3_addr_17 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 491 'getelementptr' 'data_l1_3_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%data_l1_3_addr_18 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 492 'getelementptr' 'data_l1_3_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%data_l1_3_addr_19 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 493 'getelementptr' 'data_l1_3_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%data_l1_3_addr_20 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 494 'getelementptr' 'data_l1_3_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%data_l1_3_addr_21 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 495 'getelementptr' 'data_l1_3_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%data_l1_3_addr_22 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 496 'getelementptr' 'data_l1_3_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%data_l1_3_addr_23 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 497 'getelementptr' 'data_l1_3_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%data_l1_3_addr_24 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 498 'getelementptr' 'data_l1_3_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%data_l1_3_addr_25 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 499 'getelementptr' 'data_l1_3_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%data_l1_3_addr_26 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 500 'getelementptr' 'data_l1_3_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%data_l1_3_addr_27 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 501 'getelementptr' 'data_l1_3_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%data_l1_3_addr_28 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 502 'getelementptr' 'data_l1_3_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%data_l1_3_addr_29 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 503 'getelementptr' 'data_l1_3_addr_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%data_l1_3_addr_30 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 504 'getelementptr' 'data_l1_3_addr_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%data_l1_3_addr_31 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 505 'getelementptr' 'data_l1_3_addr_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%data_l1_3_addr_32 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 506 'getelementptr' 'data_l1_3_addr_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%data_l1_3_addr_33 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 507 'getelementptr' 'data_l1_3_addr_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%data_l1_3_addr_34 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 508 'getelementptr' 'data_l1_3_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%data_l1_3_addr_35 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 509 'getelementptr' 'data_l1_3_addr_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%data_l1_3_addr_36 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 510 'getelementptr' 'data_l1_3_addr_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.00ns)   --->   "%data_l1_3_addr_37 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 511 'getelementptr' 'data_l1_3_addr_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%data_l1_3_addr_38 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 512 'getelementptr' 'data_l1_3_addr_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%data_l1_3_addr_39 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 513 'getelementptr' 'data_l1_3_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%data_l1_3_addr_40 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 514 'getelementptr' 'data_l1_3_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%data_l1_3_addr_41 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 515 'getelementptr' 'data_l1_3_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%data_l1_3_addr_42 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 516 'getelementptr' 'data_l1_3_addr_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%data_l1_3_addr_43 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 517 'getelementptr' 'data_l1_3_addr_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%data_l1_3_addr_44 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 518 'getelementptr' 'data_l1_3_addr_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%data_l1_3_addr_45 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 519 'getelementptr' 'data_l1_3_addr_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%data_l1_3_addr_46 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 520 'getelementptr' 'data_l1_3_addr_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%data_l1_3_addr_47 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 521 'getelementptr' 'data_l1_3_addr_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%data_l1_3_addr_48 = getelementptr i8 %data_l1_3, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 522 'getelementptr' 'data_l1_3_addr_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (1.59ns)   --->   "%p_0119 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0118"   --->   Operation 523 'read' 'p_0119' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_5 : Operation 524 [1/1] (0.60ns)   --->   "%br_ln76 = br void %bb814" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 524 'br' 'br_ln76' <Predicate = true> <Delay = 0.60>

State 6 <SV = 5> <Delay = 0.75>
ST_6 : Operation 525 [1/1] (0.00ns)   --->   "%k = phi i5 %add_ln76, void %bb814.split100, i5, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 525 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 526 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 526 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 527 [1/1] (0.63ns)   --->   "%icmp_ln76 = icmp_eq  i5 %k, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 527 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 528 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 528 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 529 [1/1] (0.70ns)   --->   "%add_ln76 = add i5 %k, i5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 529 'add' 'add_ln76' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %bb814.split, void %bb813.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76]   --->   Operation 530 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i5 %k" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 531 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %k, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 532 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_6 : Operation 533 [1/1] (0.65ns)   --->   "%switch_ln78 = switch i2 %trunc_ln78, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 533 'switch' 'switch_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.65>
ST_6 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb814"   --->   Operation 534 'br' 'br_ln0' <Predicate = (!icmp_ln76)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.75>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 535 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (1.59ns)   --->   "%bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %p_0115, i64 %p_0116, i64 %p_0117, i64 %p_0118, i64 %p_0119"   --->   Operation 536 'read' 'bias_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i64 %bias_in_V_read"   --->   Operation 537 'trunc' 'trunc_ln708' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i2 %trunc_ln78_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 538 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 539 'getelementptr' 'bias_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 540 'getelementptr' 'bias_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 541 'getelementptr' 'bias_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 542 'getelementptr' 'bias_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 543 'store' 'store_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb814.split100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 544 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_7 : Operation 545 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 545 'store' 'store_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb814.split100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 546 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_7 : Operation 547 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 547 'store' 'store_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 548 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb814.split100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 548 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_7 : Operation 549 [1/1] (1.15ns)   --->   "%store_ln78 = store i8 %trunc_ln708, i9 %bias_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 549 'store' 'store_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_7 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln78 = br void %bb814.split100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78]   --->   Operation 550 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.60>
ST_8 : Operation 551 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb813"   --->   Operation 551 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 9 <SV = 7> <Delay = 0.72>
ST_9 : Operation 552 [1/1] (0.00ns)   --->   "%k_1 = phi i10 %add_ln80, void %bb813.split115, i10, void %bb813.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 552 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 553 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 553 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 554 [1/1] (0.60ns)   --->   "%icmp_ln80 = icmp_eq  i10 %k_1, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 554 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 555 [1/1] (0.00ns)   --->   "%empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 555 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 556 [1/1] (0.72ns)   --->   "%add_ln80 = add i10 %k_1, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 556 'add' 'add_ln80' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 557 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %bb813.split, void %bb812.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80]   --->   Operation 557 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i10 %k_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 558 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 559 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %k_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 559 'partselect' 'lshr_ln' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 560 [1/1] (0.65ns)   --->   "%switch_ln82 = switch i2 %trunc_ln82, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 560 'switch' 'switch_ln82' <Predicate = (!icmp_ln80)> <Delay = 0.65>
ST_9 : Operation 561 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb813"   --->   Operation 561 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 2.75>
ST_10 : Operation 562 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4"   --->   Operation 562 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (1.59ns)   --->   "%weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V"   --->   Operation 563 'read' 'weight_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = trunc i64 %weight_in_V_read"   --->   Operation 564 'trunc' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i8 %lshr_ln" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 565 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (0.00ns)   --->   "%weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 566 'getelementptr' 'weight_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 567 'getelementptr' 'weight_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 568 'getelementptr' 'weight_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 569 'getelementptr' 'weight_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 570 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 570 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb813.split115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 571 'br' 'br_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_10 : Operation 572 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 572 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb813.split115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 573 'br' 'br_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_10 : Operation 574 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 574 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 575 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb813.split115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 575 'br' 'br_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_10 : Operation 576 [1/1] (1.15ns)   --->   "%store_ln82 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 576 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_10 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln82 = br void %bb813.split115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82]   --->   Operation 577 'br' 'br_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.60>
ST_11 : Operation 578 [1/1] (0.60ns)   --->   "%br_ln0 = br void %bb812"   --->   Operation 578 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 12 <SV = 9> <Delay = 0.71>
ST_12 : Operation 579 [1/1] (0.00ns)   --->   "%k_2 = phi i9 %add_ln84, void %bb812.split1607, i9, void %bb812.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 579 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 580 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 580 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 581 [1/1] (0.59ns)   --->   "%icmp_ln84 = icmp_eq  i9 %k_2, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 581 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 582 [1/1] (0.00ns)   --->   "%empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 582 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 583 [1/1] (0.71ns)   --->   "%add_ln84 = add i9 %k_2, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 583 'add' 'add_ln84' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %bb812.split, void %.preheader.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84]   --->   Operation 584 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i9 %k_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 585 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_12 : Operation 586 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %k_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 586 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_12 : Operation 587 [1/1] (0.65ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 587 'switch' 'switch_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.65>
ST_12 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb812"   --->   Operation 588 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 2.75>
ST_13 : Operation 589 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 589 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 590 [1/1] (1.59ns)   --->   "%data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V"   --->   Operation 590 'read' 'data_in_V_read' <Predicate = true> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_13 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = trunc i64 %data_in_V_read"   --->   Operation 591 'trunc' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i7 %lshr_ln1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 592 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 593 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 593 'getelementptr' 'data_l2_0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 594 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 594 'getelementptr' 'data_l2_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 595 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 595 'getelementptr' 'data_l2_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 596 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 596 'getelementptr' 'data_l2_3_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 597 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 597 'store' 'store_ln86' <Predicate = (trunc_ln86 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb812.split1607" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 598 'br' 'br_ln86' <Predicate = (trunc_ln86 == 2)> <Delay = 0.00>
ST_13 : Operation 599 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 599 'store' 'store_ln86' <Predicate = (trunc_ln86 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb812.split1607" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 600 'br' 'br_ln86' <Predicate = (trunc_ln86 == 1)> <Delay = 0.00>
ST_13 : Operation 601 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 601 'store' 'store_ln86' <Predicate = (trunc_ln86 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb812.split1607" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 602 'br' 'br_ln86' <Predicate = (trunc_ln86 == 0)> <Delay = 0.00>
ST_13 : Operation 603 [1/1] (1.15ns)   --->   "%store_ln86 = store i8 %trunc_ln708_2, i9 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 603 'store' 'store_ln86' <Predicate = (trunc_ln86 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_13 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln86 = br void %bb812.split1607" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86]   --->   Operation 604 'br' 'br_ln86' <Predicate = (trunc_ln86 == 3)> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.60>
ST_14 : Operation 605 [1/1] (0.60ns)   --->   "%br_ln89 = br void %.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 605 'br' 'br_ln89' <Predicate = true> <Delay = 0.60>

State 15 <SV = 11> <Delay = 0.70>
ST_15 : Operation 606 [1/1] (0.00ns)   --->   "%ko = phi i3 %add_ln89, void, i3, void %.preheader.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 606 'phi' 'ko' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 607 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 %add_ln89_1, void, i8, void %.preheader.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 607 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 608 [1/1] (0.70ns)   --->   "%add_ln89_1 = add i8 %phi_mul, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 608 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 609 [1/1] (0.49ns)   --->   "%icmp_ln89 = icmp_eq  i3 %ko, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 609 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 610 [1/1] (0.00ns)   --->   "%empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 610 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 611 [1/1] (0.57ns)   --->   "%add_ln89 = add i3 %ko, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 611 'add' 'add_ln89' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %.split33, void %bb.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 612 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 613 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 613 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 614 [1/1] (0.00ns)   --->   "%empty_89 = trunc i3 %ko" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 614 'trunc' 'empty_89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_89, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 615 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 616 [1/1] (0.00ns)   --->   "%p_cast722 = zext i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 616 'zext' 'p_cast722' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_89, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 617 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 618 [1/1] (0.00ns)   --->   "%empty_90 = or i6 %tmp_12, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 618 'or' 'empty_90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 619 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %p_cast722" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 619 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 620 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %p_cast722" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 620 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 621 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %p_cast722" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 621 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 622 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %p_cast722" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 622 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 623 [1/1] (0.70ns)   --->   "%add_ln102 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 623 'add' 'add_ln102' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i8 %add_ln102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 624 'zext' 'zext_ln101' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 625 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 625 'getelementptr' 'output_l1_0_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 626 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 626 'getelementptr' 'output_l1_1_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 627 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 627 'getelementptr' 'output_l1_2_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 628 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 628 'getelementptr' 'output_l1_3_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 629 [1/1] (0.70ns)   --->   "%add_ln102_1 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 629 'add' 'add_ln102_1' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i8 %add_ln102_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 630 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 631 [1/1] (0.00ns)   --->   "%output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 631 'getelementptr' 'output_l1_0_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 632 [1/1] (0.00ns)   --->   "%output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 632 'getelementptr' 'output_l1_1_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 633 [1/1] (0.00ns)   --->   "%output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 633 'getelementptr' 'output_l1_2_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 634 [1/1] (0.00ns)   --->   "%output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 634 'getelementptr' 'output_l1_3_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 635 [1/1] (0.70ns)   --->   "%add_ln102_2 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 635 'add' 'add_ln102_2' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i8 %add_ln102_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 636 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 637 [1/1] (0.00ns)   --->   "%output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 637 'getelementptr' 'output_l1_0_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 638 [1/1] (0.00ns)   --->   "%output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 638 'getelementptr' 'output_l1_1_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 639 [1/1] (0.00ns)   --->   "%output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 639 'getelementptr' 'output_l1_2_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 640 [1/1] (0.00ns)   --->   "%output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 640 'getelementptr' 'output_l1_3_addr_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 641 [1/1] (0.70ns)   --->   "%add_ln102_3 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 641 'add' 'add_ln102_3' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i8 %add_ln102_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 642 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 643 [1/1] (0.00ns)   --->   "%output_l1_0_addr_4 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 643 'getelementptr' 'output_l1_0_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 644 [1/1] (0.00ns)   --->   "%output_l1_1_addr_4 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 644 'getelementptr' 'output_l1_1_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 645 [1/1] (0.00ns)   --->   "%output_l1_2_addr_4 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 645 'getelementptr' 'output_l1_2_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 646 [1/1] (0.00ns)   --->   "%output_l1_3_addr_4 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 646 'getelementptr' 'output_l1_3_addr_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 647 [1/1] (0.70ns)   --->   "%add_ln102_4 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 647 'add' 'add_ln102_4' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i8 %add_ln102_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 648 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 649 [1/1] (0.00ns)   --->   "%output_l1_0_addr_5 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 649 'getelementptr' 'output_l1_0_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 650 [1/1] (0.00ns)   --->   "%output_l1_1_addr_5 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 650 'getelementptr' 'output_l1_1_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 651 [1/1] (0.00ns)   --->   "%output_l1_2_addr_5 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 651 'getelementptr' 'output_l1_2_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 652 [1/1] (0.00ns)   --->   "%output_l1_3_addr_5 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 652 'getelementptr' 'output_l1_3_addr_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 653 [1/1] (0.70ns)   --->   "%add_ln102_5 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 653 'add' 'add_ln102_5' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i8 %add_ln102_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 654 'zext' 'zext_ln101_5' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 655 [1/1] (0.00ns)   --->   "%output_l1_0_addr_6 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 655 'getelementptr' 'output_l1_0_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 656 [1/1] (0.00ns)   --->   "%output_l1_1_addr_6 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 656 'getelementptr' 'output_l1_1_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 657 [1/1] (0.00ns)   --->   "%output_l1_2_addr_6 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 657 'getelementptr' 'output_l1_2_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 658 [1/1] (0.00ns)   --->   "%output_l1_3_addr_6 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 658 'getelementptr' 'output_l1_3_addr_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 659 [1/1] (0.70ns)   --->   "%add_ln102_6 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 659 'add' 'add_ln102_6' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i8 %add_ln102_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 660 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 661 [1/1] (0.00ns)   --->   "%output_l1_0_addr_7 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 661 'getelementptr' 'output_l1_0_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 662 [1/1] (0.00ns)   --->   "%output_l1_1_addr_7 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 662 'getelementptr' 'output_l1_1_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 663 [1/1] (0.00ns)   --->   "%output_l1_2_addr_7 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 663 'getelementptr' 'output_l1_2_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 664 [1/1] (0.00ns)   --->   "%output_l1_3_addr_7 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 664 'getelementptr' 'output_l1_3_addr_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 665 [1/1] (0.70ns)   --->   "%add_ln102_7 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 665 'add' 'add_ln102_7' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 666 [1/1] (0.00ns)   --->   "%zext_ln101_7 = zext i8 %add_ln102_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 666 'zext' 'zext_ln101_7' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 667 [1/1] (0.00ns)   --->   "%output_l1_0_addr_8 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 667 'getelementptr' 'output_l1_0_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 668 [1/1] (0.00ns)   --->   "%output_l1_1_addr_8 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 668 'getelementptr' 'output_l1_1_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 669 [1/1] (0.00ns)   --->   "%output_l1_2_addr_8 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 669 'getelementptr' 'output_l1_2_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 670 [1/1] (0.00ns)   --->   "%output_l1_3_addr_8 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 670 'getelementptr' 'output_l1_3_addr_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 671 [1/1] (0.70ns)   --->   "%add_ln102_8 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 671 'add' 'add_ln102_8' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln101_8 = zext i8 %add_ln102_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 672 'zext' 'zext_ln101_8' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 673 [1/1] (0.00ns)   --->   "%output_l1_0_addr_9 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 673 'getelementptr' 'output_l1_0_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%output_l1_1_addr_9 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 674 'getelementptr' 'output_l1_1_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 675 [1/1] (0.00ns)   --->   "%output_l1_2_addr_9 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 675 'getelementptr' 'output_l1_2_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 676 [1/1] (0.00ns)   --->   "%output_l1_3_addr_9 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 676 'getelementptr' 'output_l1_3_addr_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 677 [1/1] (0.70ns)   --->   "%add_ln102_9 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 677 'add' 'add_ln102_9' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln101_9 = zext i8 %add_ln102_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 678 'zext' 'zext_ln101_9' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 679 [1/1] (0.00ns)   --->   "%output_l1_0_addr_10 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 679 'getelementptr' 'output_l1_0_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 680 [1/1] (0.00ns)   --->   "%output_l1_1_addr_10 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 680 'getelementptr' 'output_l1_1_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 681 [1/1] (0.00ns)   --->   "%output_l1_2_addr_10 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 681 'getelementptr' 'output_l1_2_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 682 [1/1] (0.00ns)   --->   "%output_l1_3_addr_10 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 682 'getelementptr' 'output_l1_3_addr_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 683 [1/1] (0.70ns)   --->   "%add_ln102_10 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 683 'add' 'add_ln102_10' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln101_10 = zext i8 %add_ln102_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 684 'zext' 'zext_ln101_10' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 685 [1/1] (0.00ns)   --->   "%output_l1_0_addr_11 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 685 'getelementptr' 'output_l1_0_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 686 [1/1] (0.00ns)   --->   "%output_l1_1_addr_11 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 686 'getelementptr' 'output_l1_1_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 687 [1/1] (0.00ns)   --->   "%output_l1_2_addr_11 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 687 'getelementptr' 'output_l1_2_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 688 [1/1] (0.00ns)   --->   "%output_l1_3_addr_11 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 688 'getelementptr' 'output_l1_3_addr_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 689 [1/1] (0.70ns)   --->   "%add_ln102_11 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 689 'add' 'add_ln102_11' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln101_11 = zext i8 %add_ln102_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 690 'zext' 'zext_ln101_11' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 691 [1/1] (0.00ns)   --->   "%output_l1_0_addr_12 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 691 'getelementptr' 'output_l1_0_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 692 [1/1] (0.00ns)   --->   "%output_l1_1_addr_12 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 692 'getelementptr' 'output_l1_1_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 693 [1/1] (0.00ns)   --->   "%output_l1_2_addr_12 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 693 'getelementptr' 'output_l1_2_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 694 [1/1] (0.00ns)   --->   "%output_l1_3_addr_12 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 694 'getelementptr' 'output_l1_3_addr_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 695 [1/1] (0.70ns)   --->   "%add_ln102_12 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 695 'add' 'add_ln102_12' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln101_12 = zext i8 %add_ln102_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 696 'zext' 'zext_ln101_12' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 697 [1/1] (0.00ns)   --->   "%output_l1_0_addr_13 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 697 'getelementptr' 'output_l1_0_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 698 [1/1] (0.00ns)   --->   "%output_l1_1_addr_13 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 698 'getelementptr' 'output_l1_1_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 699 [1/1] (0.00ns)   --->   "%output_l1_2_addr_13 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 699 'getelementptr' 'output_l1_2_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 700 [1/1] (0.00ns)   --->   "%output_l1_3_addr_13 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 700 'getelementptr' 'output_l1_3_addr_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 701 [1/1] (0.70ns)   --->   "%add_ln102_13 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 701 'add' 'add_ln102_13' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln101_13 = zext i8 %add_ln102_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 702 'zext' 'zext_ln101_13' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 703 [1/1] (0.00ns)   --->   "%output_l1_0_addr_14 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 703 'getelementptr' 'output_l1_0_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 704 [1/1] (0.00ns)   --->   "%output_l1_1_addr_14 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 704 'getelementptr' 'output_l1_1_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 705 [1/1] (0.00ns)   --->   "%output_l1_2_addr_14 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 705 'getelementptr' 'output_l1_2_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 706 [1/1] (0.00ns)   --->   "%output_l1_3_addr_14 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 706 'getelementptr' 'output_l1_3_addr_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 707 [1/1] (0.70ns)   --->   "%add_ln102_14 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 707 'add' 'add_ln102_14' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln101_14 = zext i8 %add_ln102_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 708 'zext' 'zext_ln101_14' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 709 [1/1] (0.00ns)   --->   "%output_l1_0_addr_15 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 709 'getelementptr' 'output_l1_0_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 710 [1/1] (0.00ns)   --->   "%output_l1_1_addr_15 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 710 'getelementptr' 'output_l1_1_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 711 [1/1] (0.00ns)   --->   "%output_l1_2_addr_15 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 711 'getelementptr' 'output_l1_2_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 712 [1/1] (0.00ns)   --->   "%output_l1_3_addr_15 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 712 'getelementptr' 'output_l1_3_addr_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 713 [1/1] (0.70ns)   --->   "%add_ln102_15 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 713 'add' 'add_ln102_15' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln101_15 = zext i8 %add_ln102_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 714 'zext' 'zext_ln101_15' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 715 [1/1] (0.00ns)   --->   "%output_l1_0_addr_16 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 715 'getelementptr' 'output_l1_0_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 716 [1/1] (0.00ns)   --->   "%output_l1_1_addr_16 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 716 'getelementptr' 'output_l1_1_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 717 [1/1] (0.00ns)   --->   "%output_l1_2_addr_16 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 717 'getelementptr' 'output_l1_2_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 718 [1/1] (0.00ns)   --->   "%output_l1_3_addr_16 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 718 'getelementptr' 'output_l1_3_addr_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 719 [1/1] (0.70ns)   --->   "%add_ln102_16 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 719 'add' 'add_ln102_16' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln101_16 = zext i8 %add_ln102_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 720 'zext' 'zext_ln101_16' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 721 [1/1] (0.00ns)   --->   "%output_l1_0_addr_17 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 721 'getelementptr' 'output_l1_0_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 722 [1/1] (0.00ns)   --->   "%output_l1_1_addr_17 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 722 'getelementptr' 'output_l1_1_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 723 [1/1] (0.00ns)   --->   "%output_l1_2_addr_17 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 723 'getelementptr' 'output_l1_2_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 724 [1/1] (0.00ns)   --->   "%output_l1_3_addr_17 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 724 'getelementptr' 'output_l1_3_addr_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 725 [1/1] (0.70ns)   --->   "%add_ln102_17 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 725 'add' 'add_ln102_17' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln101_17 = zext i8 %add_ln102_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 726 'zext' 'zext_ln101_17' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 727 [1/1] (0.00ns)   --->   "%output_l1_0_addr_18 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 727 'getelementptr' 'output_l1_0_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 728 [1/1] (0.00ns)   --->   "%output_l1_1_addr_18 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 728 'getelementptr' 'output_l1_1_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 729 [1/1] (0.00ns)   --->   "%output_l1_2_addr_18 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 729 'getelementptr' 'output_l1_2_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 730 [1/1] (0.00ns)   --->   "%output_l1_3_addr_18 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 730 'getelementptr' 'output_l1_3_addr_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 731 [1/1] (0.70ns)   --->   "%add_ln102_18 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 731 'add' 'add_ln102_18' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln101_18 = zext i8 %add_ln102_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 732 'zext' 'zext_ln101_18' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 733 [1/1] (0.00ns)   --->   "%output_l1_0_addr_19 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 733 'getelementptr' 'output_l1_0_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 734 [1/1] (0.00ns)   --->   "%output_l1_1_addr_19 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 734 'getelementptr' 'output_l1_1_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 735 [1/1] (0.00ns)   --->   "%output_l1_2_addr_19 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 735 'getelementptr' 'output_l1_2_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 736 [1/1] (0.00ns)   --->   "%output_l1_3_addr_19 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 736 'getelementptr' 'output_l1_3_addr_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 737 [1/1] (0.70ns)   --->   "%add_ln102_19 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 737 'add' 'add_ln102_19' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln101_19 = zext i8 %add_ln102_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 738 'zext' 'zext_ln101_19' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 739 [1/1] (0.00ns)   --->   "%output_l1_0_addr_20 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 739 'getelementptr' 'output_l1_0_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 740 [1/1] (0.00ns)   --->   "%output_l1_1_addr_20 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 740 'getelementptr' 'output_l1_1_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 741 [1/1] (0.00ns)   --->   "%output_l1_2_addr_20 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 741 'getelementptr' 'output_l1_2_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 742 [1/1] (0.00ns)   --->   "%output_l1_3_addr_20 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 742 'getelementptr' 'output_l1_3_addr_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 743 [1/1] (0.70ns)   --->   "%add_ln102_20 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 743 'add' 'add_ln102_20' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln101_20 = zext i8 %add_ln102_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 744 'zext' 'zext_ln101_20' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 745 [1/1] (0.00ns)   --->   "%output_l1_0_addr_21 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 745 'getelementptr' 'output_l1_0_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 746 [1/1] (0.00ns)   --->   "%output_l1_1_addr_21 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 746 'getelementptr' 'output_l1_1_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 747 [1/1] (0.00ns)   --->   "%output_l1_2_addr_21 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 747 'getelementptr' 'output_l1_2_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 748 [1/1] (0.00ns)   --->   "%output_l1_3_addr_21 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 748 'getelementptr' 'output_l1_3_addr_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 749 [1/1] (0.70ns)   --->   "%add_ln102_21 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 749 'add' 'add_ln102_21' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln101_21 = zext i8 %add_ln102_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 750 'zext' 'zext_ln101_21' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 751 [1/1] (0.00ns)   --->   "%output_l1_0_addr_22 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 751 'getelementptr' 'output_l1_0_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 752 [1/1] (0.00ns)   --->   "%output_l1_1_addr_22 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 752 'getelementptr' 'output_l1_1_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 753 [1/1] (0.00ns)   --->   "%output_l1_2_addr_22 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 753 'getelementptr' 'output_l1_2_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 754 [1/1] (0.00ns)   --->   "%output_l1_3_addr_22 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 754 'getelementptr' 'output_l1_3_addr_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 755 [1/1] (0.70ns)   --->   "%add_ln102_22 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 755 'add' 'add_ln102_22' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln101_22 = zext i8 %add_ln102_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 756 'zext' 'zext_ln101_22' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 757 [1/1] (0.00ns)   --->   "%output_l1_0_addr_23 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 757 'getelementptr' 'output_l1_0_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 758 [1/1] (0.00ns)   --->   "%output_l1_1_addr_23 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 758 'getelementptr' 'output_l1_1_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 759 [1/1] (0.00ns)   --->   "%output_l1_2_addr_23 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 759 'getelementptr' 'output_l1_2_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 760 [1/1] (0.00ns)   --->   "%output_l1_3_addr_23 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 760 'getelementptr' 'output_l1_3_addr_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 761 [1/1] (0.70ns)   --->   "%add_ln102_23 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 761 'add' 'add_ln102_23' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln101_23 = zext i8 %add_ln102_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 762 'zext' 'zext_ln101_23' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 763 [1/1] (0.00ns)   --->   "%output_l1_0_addr_24 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 763 'getelementptr' 'output_l1_0_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 764 [1/1] (0.00ns)   --->   "%output_l1_1_addr_24 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 764 'getelementptr' 'output_l1_1_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 765 [1/1] (0.00ns)   --->   "%output_l1_2_addr_24 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 765 'getelementptr' 'output_l1_2_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 766 [1/1] (0.00ns)   --->   "%output_l1_3_addr_24 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 766 'getelementptr' 'output_l1_3_addr_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 767 [1/1] (0.70ns)   --->   "%add_ln102_24 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 767 'add' 'add_ln102_24' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln101_24 = zext i8 %add_ln102_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 768 'zext' 'zext_ln101_24' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 769 [1/1] (0.00ns)   --->   "%output_l1_0_addr_25 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 769 'getelementptr' 'output_l1_0_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 770 [1/1] (0.00ns)   --->   "%output_l1_1_addr_25 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 770 'getelementptr' 'output_l1_1_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 771 [1/1] (0.00ns)   --->   "%output_l1_2_addr_25 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 771 'getelementptr' 'output_l1_2_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 772 [1/1] (0.00ns)   --->   "%output_l1_3_addr_25 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 772 'getelementptr' 'output_l1_3_addr_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 773 [1/1] (0.70ns)   --->   "%add_ln102_25 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 773 'add' 'add_ln102_25' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln101_25 = zext i8 %add_ln102_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 774 'zext' 'zext_ln101_25' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 775 [1/1] (0.00ns)   --->   "%output_l1_0_addr_26 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 775 'getelementptr' 'output_l1_0_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 776 [1/1] (0.00ns)   --->   "%output_l1_1_addr_26 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 776 'getelementptr' 'output_l1_1_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 777 [1/1] (0.00ns)   --->   "%output_l1_2_addr_26 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 777 'getelementptr' 'output_l1_2_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 778 [1/1] (0.00ns)   --->   "%output_l1_3_addr_26 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 778 'getelementptr' 'output_l1_3_addr_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 779 [1/1] (0.70ns)   --->   "%add_ln102_26 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 779 'add' 'add_ln102_26' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 780 [1/1] (0.00ns)   --->   "%zext_ln101_26 = zext i8 %add_ln102_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 780 'zext' 'zext_ln101_26' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 781 [1/1] (0.00ns)   --->   "%output_l1_0_addr_27 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 781 'getelementptr' 'output_l1_0_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 782 [1/1] (0.00ns)   --->   "%output_l1_1_addr_27 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 782 'getelementptr' 'output_l1_1_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 783 [1/1] (0.00ns)   --->   "%output_l1_2_addr_27 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 783 'getelementptr' 'output_l1_2_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 784 [1/1] (0.00ns)   --->   "%output_l1_3_addr_27 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 784 'getelementptr' 'output_l1_3_addr_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 785 [1/1] (0.70ns)   --->   "%add_ln102_27 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 785 'add' 'add_ln102_27' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln101_27 = zext i8 %add_ln102_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 786 'zext' 'zext_ln101_27' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 787 [1/1] (0.00ns)   --->   "%output_l1_0_addr_28 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 787 'getelementptr' 'output_l1_0_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 788 [1/1] (0.00ns)   --->   "%output_l1_1_addr_28 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 788 'getelementptr' 'output_l1_1_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 789 [1/1] (0.00ns)   --->   "%output_l1_2_addr_28 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 789 'getelementptr' 'output_l1_2_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 790 [1/1] (0.00ns)   --->   "%output_l1_3_addr_28 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 790 'getelementptr' 'output_l1_3_addr_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 791 [1/1] (0.70ns)   --->   "%add_ln102_28 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 791 'add' 'add_ln102_28' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln101_28 = zext i8 %add_ln102_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 792 'zext' 'zext_ln101_28' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 793 [1/1] (0.00ns)   --->   "%output_l1_0_addr_29 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 793 'getelementptr' 'output_l1_0_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 794 [1/1] (0.00ns)   --->   "%output_l1_1_addr_29 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 794 'getelementptr' 'output_l1_1_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 795 [1/1] (0.00ns)   --->   "%output_l1_2_addr_29 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 795 'getelementptr' 'output_l1_2_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 796 [1/1] (0.00ns)   --->   "%output_l1_3_addr_29 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 796 'getelementptr' 'output_l1_3_addr_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 797 [1/1] (0.70ns)   --->   "%add_ln102_29 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 797 'add' 'add_ln102_29' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln101_29 = zext i8 %add_ln102_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 798 'zext' 'zext_ln101_29' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 799 [1/1] (0.00ns)   --->   "%output_l1_0_addr_30 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 799 'getelementptr' 'output_l1_0_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 800 [1/1] (0.00ns)   --->   "%output_l1_1_addr_30 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 800 'getelementptr' 'output_l1_1_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 801 [1/1] (0.00ns)   --->   "%output_l1_2_addr_30 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 801 'getelementptr' 'output_l1_2_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 802 [1/1] (0.00ns)   --->   "%output_l1_3_addr_30 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 802 'getelementptr' 'output_l1_3_addr_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 803 [1/1] (0.70ns)   --->   "%add_ln102_30 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 803 'add' 'add_ln102_30' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln101_30 = zext i8 %add_ln102_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 804 'zext' 'zext_ln101_30' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 805 [1/1] (0.00ns)   --->   "%output_l1_0_addr_31 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 805 'getelementptr' 'output_l1_0_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 806 [1/1] (0.00ns)   --->   "%output_l1_1_addr_31 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 806 'getelementptr' 'output_l1_1_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 807 [1/1] (0.00ns)   --->   "%output_l1_2_addr_31 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 807 'getelementptr' 'output_l1_2_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 808 [1/1] (0.00ns)   --->   "%output_l1_3_addr_31 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 808 'getelementptr' 'output_l1_3_addr_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 809 [1/1] (0.70ns)   --->   "%add_ln102_31 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 809 'add' 'add_ln102_31' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln101_31 = zext i8 %add_ln102_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 810 'zext' 'zext_ln101_31' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 811 [1/1] (0.00ns)   --->   "%output_l1_0_addr_32 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 811 'getelementptr' 'output_l1_0_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 812 [1/1] (0.00ns)   --->   "%output_l1_1_addr_32 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 812 'getelementptr' 'output_l1_1_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 813 [1/1] (0.00ns)   --->   "%output_l1_2_addr_32 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 813 'getelementptr' 'output_l1_2_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 814 [1/1] (0.00ns)   --->   "%output_l1_3_addr_32 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 814 'getelementptr' 'output_l1_3_addr_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 815 [1/1] (0.70ns)   --->   "%add_ln102_32 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 815 'add' 'add_ln102_32' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln101_32 = zext i8 %add_ln102_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 816 'zext' 'zext_ln101_32' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 817 [1/1] (0.00ns)   --->   "%output_l1_0_addr_33 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 817 'getelementptr' 'output_l1_0_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 818 [1/1] (0.00ns)   --->   "%output_l1_1_addr_33 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 818 'getelementptr' 'output_l1_1_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 819 [1/1] (0.00ns)   --->   "%output_l1_2_addr_33 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 819 'getelementptr' 'output_l1_2_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 820 [1/1] (0.00ns)   --->   "%output_l1_3_addr_33 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 820 'getelementptr' 'output_l1_3_addr_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 821 [1/1] (0.70ns)   --->   "%add_ln102_33 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 821 'add' 'add_ln102_33' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln101_33 = zext i8 %add_ln102_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 822 'zext' 'zext_ln101_33' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 823 [1/1] (0.00ns)   --->   "%output_l1_0_addr_34 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 823 'getelementptr' 'output_l1_0_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 824 [1/1] (0.00ns)   --->   "%output_l1_1_addr_34 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 824 'getelementptr' 'output_l1_1_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 825 [1/1] (0.00ns)   --->   "%output_l1_2_addr_34 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 825 'getelementptr' 'output_l1_2_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 826 [1/1] (0.00ns)   --->   "%output_l1_3_addr_34 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 826 'getelementptr' 'output_l1_3_addr_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 827 [1/1] (0.70ns)   --->   "%add_ln102_34 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 827 'add' 'add_ln102_34' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln101_34 = zext i8 %add_ln102_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 828 'zext' 'zext_ln101_34' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 829 [1/1] (0.00ns)   --->   "%output_l1_0_addr_35 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 829 'getelementptr' 'output_l1_0_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 830 [1/1] (0.00ns)   --->   "%output_l1_1_addr_35 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 830 'getelementptr' 'output_l1_1_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 831 [1/1] (0.00ns)   --->   "%output_l1_2_addr_35 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 831 'getelementptr' 'output_l1_2_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 832 [1/1] (0.00ns)   --->   "%output_l1_3_addr_35 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 832 'getelementptr' 'output_l1_3_addr_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 833 [1/1] (0.70ns)   --->   "%add_ln102_35 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 833 'add' 'add_ln102_35' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln101_35 = zext i8 %add_ln102_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 834 'zext' 'zext_ln101_35' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 835 [1/1] (0.00ns)   --->   "%output_l1_0_addr_36 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 835 'getelementptr' 'output_l1_0_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 836 [1/1] (0.00ns)   --->   "%output_l1_1_addr_36 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 836 'getelementptr' 'output_l1_1_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 837 [1/1] (0.00ns)   --->   "%output_l1_2_addr_36 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 837 'getelementptr' 'output_l1_2_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 838 [1/1] (0.00ns)   --->   "%output_l1_3_addr_36 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 838 'getelementptr' 'output_l1_3_addr_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 839 [1/1] (0.70ns)   --->   "%add_ln102_36 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 839 'add' 'add_ln102_36' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln101_36 = zext i8 %add_ln102_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 840 'zext' 'zext_ln101_36' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 841 [1/1] (0.00ns)   --->   "%output_l1_0_addr_37 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 841 'getelementptr' 'output_l1_0_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 842 [1/1] (0.00ns)   --->   "%output_l1_1_addr_37 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 842 'getelementptr' 'output_l1_1_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 843 [1/1] (0.00ns)   --->   "%output_l1_2_addr_37 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 843 'getelementptr' 'output_l1_2_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 844 [1/1] (0.00ns)   --->   "%output_l1_3_addr_37 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 844 'getelementptr' 'output_l1_3_addr_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 845 [1/1] (0.70ns)   --->   "%add_ln102_37 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 845 'add' 'add_ln102_37' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln101_37 = zext i8 %add_ln102_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 846 'zext' 'zext_ln101_37' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 847 [1/1] (0.00ns)   --->   "%output_l1_0_addr_38 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 847 'getelementptr' 'output_l1_0_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 848 [1/1] (0.00ns)   --->   "%output_l1_1_addr_38 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 848 'getelementptr' 'output_l1_1_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 849 [1/1] (0.00ns)   --->   "%output_l1_2_addr_38 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 849 'getelementptr' 'output_l1_2_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 850 [1/1] (0.00ns)   --->   "%output_l1_3_addr_38 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 850 'getelementptr' 'output_l1_3_addr_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 851 [1/1] (0.70ns)   --->   "%add_ln102_38 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 851 'add' 'add_ln102_38' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln101_38 = zext i8 %add_ln102_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 852 'zext' 'zext_ln101_38' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 853 [1/1] (0.00ns)   --->   "%output_l1_0_addr_39 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 853 'getelementptr' 'output_l1_0_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 854 [1/1] (0.00ns)   --->   "%output_l1_1_addr_39 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 854 'getelementptr' 'output_l1_1_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 855 [1/1] (0.00ns)   --->   "%output_l1_2_addr_39 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 855 'getelementptr' 'output_l1_2_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 856 [1/1] (0.00ns)   --->   "%output_l1_3_addr_39 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 856 'getelementptr' 'output_l1_3_addr_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 857 [1/1] (0.70ns)   --->   "%add_ln102_39 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 857 'add' 'add_ln102_39' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln101_39 = zext i8 %add_ln102_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 858 'zext' 'zext_ln101_39' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 859 [1/1] (0.00ns)   --->   "%output_l1_0_addr_40 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 859 'getelementptr' 'output_l1_0_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 860 [1/1] (0.00ns)   --->   "%output_l1_1_addr_40 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 860 'getelementptr' 'output_l1_1_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 861 [1/1] (0.00ns)   --->   "%output_l1_2_addr_40 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 861 'getelementptr' 'output_l1_2_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 862 [1/1] (0.00ns)   --->   "%output_l1_3_addr_40 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 862 'getelementptr' 'output_l1_3_addr_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 863 [1/1] (0.70ns)   --->   "%add_ln102_40 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 863 'add' 'add_ln102_40' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln101_40 = zext i8 %add_ln102_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 864 'zext' 'zext_ln101_40' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 865 [1/1] (0.00ns)   --->   "%output_l1_0_addr_41 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 865 'getelementptr' 'output_l1_0_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 866 [1/1] (0.00ns)   --->   "%output_l1_1_addr_41 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 866 'getelementptr' 'output_l1_1_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 867 [1/1] (0.00ns)   --->   "%output_l1_2_addr_41 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 867 'getelementptr' 'output_l1_2_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 868 [1/1] (0.00ns)   --->   "%output_l1_3_addr_41 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 868 'getelementptr' 'output_l1_3_addr_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 869 [1/1] (0.70ns)   --->   "%add_ln102_41 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 869 'add' 'add_ln102_41' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 870 [1/1] (0.00ns)   --->   "%zext_ln101_41 = zext i8 %add_ln102_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 870 'zext' 'zext_ln101_41' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 871 [1/1] (0.00ns)   --->   "%output_l1_0_addr_42 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 871 'getelementptr' 'output_l1_0_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 872 [1/1] (0.00ns)   --->   "%output_l1_1_addr_42 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 872 'getelementptr' 'output_l1_1_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 873 [1/1] (0.00ns)   --->   "%output_l1_2_addr_42 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 873 'getelementptr' 'output_l1_2_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 874 [1/1] (0.00ns)   --->   "%output_l1_3_addr_42 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 874 'getelementptr' 'output_l1_3_addr_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 875 [1/1] (0.70ns)   --->   "%add_ln102_42 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 875 'add' 'add_ln102_42' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln101_42 = zext i8 %add_ln102_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 876 'zext' 'zext_ln101_42' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 877 [1/1] (0.00ns)   --->   "%output_l1_0_addr_43 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 877 'getelementptr' 'output_l1_0_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 878 [1/1] (0.00ns)   --->   "%output_l1_1_addr_43 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 878 'getelementptr' 'output_l1_1_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 879 [1/1] (0.00ns)   --->   "%output_l1_2_addr_43 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 879 'getelementptr' 'output_l1_2_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 880 [1/1] (0.00ns)   --->   "%output_l1_3_addr_43 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 880 'getelementptr' 'output_l1_3_addr_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 881 [1/1] (0.70ns)   --->   "%add_ln102_43 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 881 'add' 'add_ln102_43' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln101_43 = zext i8 %add_ln102_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 882 'zext' 'zext_ln101_43' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 883 [1/1] (0.00ns)   --->   "%output_l1_0_addr_44 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 883 'getelementptr' 'output_l1_0_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 884 [1/1] (0.00ns)   --->   "%output_l1_1_addr_44 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 884 'getelementptr' 'output_l1_1_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 885 [1/1] (0.00ns)   --->   "%output_l1_2_addr_44 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 885 'getelementptr' 'output_l1_2_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 886 [1/1] (0.00ns)   --->   "%output_l1_3_addr_44 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 886 'getelementptr' 'output_l1_3_addr_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 887 [1/1] (0.70ns)   --->   "%add_ln102_44 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 887 'add' 'add_ln102_44' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 888 [1/1] (0.00ns)   --->   "%zext_ln101_44 = zext i8 %add_ln102_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 888 'zext' 'zext_ln101_44' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 889 [1/1] (0.00ns)   --->   "%output_l1_0_addr_45 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 889 'getelementptr' 'output_l1_0_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 890 [1/1] (0.00ns)   --->   "%output_l1_1_addr_45 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 890 'getelementptr' 'output_l1_1_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 891 [1/1] (0.00ns)   --->   "%output_l1_2_addr_45 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 891 'getelementptr' 'output_l1_2_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 892 [1/1] (0.00ns)   --->   "%output_l1_3_addr_45 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 892 'getelementptr' 'output_l1_3_addr_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 893 [1/1] (0.70ns)   --->   "%add_ln102_45 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 893 'add' 'add_ln102_45' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln101_45 = zext i8 %add_ln102_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 894 'zext' 'zext_ln101_45' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 895 [1/1] (0.00ns)   --->   "%output_l1_0_addr_46 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 895 'getelementptr' 'output_l1_0_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 896 [1/1] (0.00ns)   --->   "%output_l1_1_addr_46 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 896 'getelementptr' 'output_l1_1_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 897 [1/1] (0.00ns)   --->   "%output_l1_2_addr_46 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 897 'getelementptr' 'output_l1_2_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 898 [1/1] (0.00ns)   --->   "%output_l1_3_addr_46 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 898 'getelementptr' 'output_l1_3_addr_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 899 [1/1] (0.70ns)   --->   "%add_ln102_46 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 899 'add' 'add_ln102_46' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln101_46 = zext i8 %add_ln102_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 900 'zext' 'zext_ln101_46' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 901 [1/1] (0.00ns)   --->   "%output_l1_0_addr_47 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 901 'getelementptr' 'output_l1_0_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 902 [1/1] (0.00ns)   --->   "%output_l1_1_addr_47 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 902 'getelementptr' 'output_l1_1_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 903 [1/1] (0.00ns)   --->   "%output_l1_2_addr_47 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 903 'getelementptr' 'output_l1_2_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 904 [1/1] (0.00ns)   --->   "%output_l1_3_addr_47 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 904 'getelementptr' 'output_l1_3_addr_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 905 [1/1] (0.70ns)   --->   "%add_ln102_47 = add i8, i8 %phi_mul" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 905 'add' 'add_ln102_47' <Predicate = (!icmp_ln89)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln101_47 = zext i8 %add_ln102_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 906 'zext' 'zext_ln101_47' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 907 [1/1] (0.00ns)   --->   "%output_l1_0_addr_48 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 907 'getelementptr' 'output_l1_0_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 908 [1/1] (0.00ns)   --->   "%output_l1_1_addr_48 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 908 'getelementptr' 'output_l1_1_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 909 [1/1] (0.00ns)   --->   "%output_l1_2_addr_48 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 909 'getelementptr' 'output_l1_2_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 910 [1/1] (0.00ns)   --->   "%output_l1_3_addr_48 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln101_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:101]   --->   Operation 910 'getelementptr' 'output_l1_3_addr_48' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_15 : Operation 911 [1/1] (0.60ns)   --->   "%br_ln96 = br void %bb811" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 911 'br' 'br_ln96' <Predicate = (!icmp_ln89)> <Delay = 0.60>
ST_15 : Operation 912 [1/1] (0.60ns)   --->   "%br_ln294 = br void %bb" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 912 'br' 'br_ln294' <Predicate = (icmp_ln89)> <Delay = 0.60>

State 16 <SV = 12> <Delay = 1.86>
ST_16 : Operation 913 [1/1] (0.00ns)   --->   "%ki = phi i3 %add_ln96, void %bb811.split4028, i3, void %.split33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 913 'phi' 'ki' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 914 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 914 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 915 [1/1] (0.49ns)   --->   "%icmp_ln96 = icmp_eq  i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 915 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 916 [1/1] (0.00ns)   --->   "%empty_91 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 916 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 917 [1/1] (0.57ns)   --->   "%add_ln96 = add i3 %ki, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 917 'add' 'add_ln96' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 918 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %bb811.split, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 918 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 919 [1/1] (0.00ns)   --->   "%ki_cast626 = zext i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 919 'zext' 'ki_cast626' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 920 [1/1] (0.00ns)   --->   "%empty_92 = trunc i3 %ki" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 920 'trunc' 'empty_92' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 921 [1/1] (0.70ns)   --->   "%empty_93 = add i4 %tmp_1, i4 %ki_cast626" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 921 'add' 'empty_93' <Predicate = (!icmp_ln96)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 922 [1/1] (0.00ns)   --->   "%newIndex = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty_93, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 922 'partselect' 'newIndex' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 923 [1/1] (0.00ns)   --->   "%newIndex103_cast = zext i2 %newIndex" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 923 'zext' 'newIndex103_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 924 [1/1] (0.00ns)   --->   "%bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex103_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 924 'getelementptr' 'bias_l2_0_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 925 [2/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 925 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 926 [1/1] (0.00ns)   --->   "%bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex103_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 926 'getelementptr' 'bias_l2_1_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 927 [2/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 927 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 928 [1/1] (0.00ns)   --->   "%bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex103_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 928 'getelementptr' 'bias_l2_2_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 929 [2/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 929 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 930 [1/1] (0.00ns)   --->   "%bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex103_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 930 'getelementptr' 'bias_l2_3_addr_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_16 : Operation 931 [2/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 931 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_16 : Operation 932 [1/1] (0.65ns)   --->   "%switch_ln102 = switch i2 %empty_92, void %branch207, i2, void %branch204, i2, void %branch205, i2, void %branch206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 932 'switch' 'switch_ln102' <Predicate = (!icmp_ln96)> <Delay = 0.65>
ST_16 : Operation 933 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb811"   --->   Operation 933 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 2.70>
ST_17 : Operation 934 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 934 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_17 : Operation 935 [1/1] (0.00ns)   --->   "%arrayNo102 = zext i2 %empty_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96]   --->   Operation 935 'zext' 'arrayNo102' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_17 : Operation 936 [1/2] (1.15ns)   --->   "%bias_l2_0_load = load i9 %bias_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 936 'load' 'bias_l2_0_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 937 [1/2] (1.15ns)   --->   "%bias_l2_1_load = load i9 %bias_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 937 'load' 'bias_l2_1_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 938 [1/2] (1.15ns)   --->   "%bias_l2_2_load = load i9 %bias_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 938 'load' 'bias_l2_2_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 939 [1/2] (1.15ns)   --->   "%bias_l2_3_load = load i9 %bias_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 939 'load' 'bias_l2_3_load' <Predicate = (!icmp_ln96)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_17 : Operation 940 [1/1] (0.39ns)   --->   "%tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 940 'mux' 'tmp_5' <Predicate = (!icmp_ln96)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 941 [1/1] (0.00ns)   --->   "%conv79 = sext i8 %tmp_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 941 'sext' 'conv79' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_17 : Operation 942 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 942 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 943 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 943 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 944 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 944 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 945 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 945 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 946 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 946 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 947 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 947 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 948 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 948 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_17 : Operation 949 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 949 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 18 <SV = 14> <Delay = 1.15>
ST_18 : Operation 950 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 950 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 951 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 951 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 952 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 952 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 953 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 953 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 954 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 954 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 955 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 955 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 956 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 956 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_18 : Operation 957 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 957 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 19 <SV = 15> <Delay = 1.15>
ST_19 : Operation 958 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 958 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 959 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 959 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 960 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 960 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 961 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 961 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 962 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 962 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 963 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 963 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 964 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 964 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_19 : Operation 965 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 965 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 20 <SV = 16> <Delay = 1.15>
ST_20 : Operation 966 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 966 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 967 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 967 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 968 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 968 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 969 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 969 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 970 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 970 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 971 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 971 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 972 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 972 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_20 : Operation 973 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 973 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 21 <SV = 17> <Delay = 1.15>
ST_21 : Operation 974 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 974 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 975 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 975 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 976 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 976 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 977 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 977 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 978 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 978 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 979 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 979 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 980 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 980 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_21 : Operation 981 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 981 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 22 <SV = 18> <Delay = 1.15>
ST_22 : Operation 982 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 982 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 983 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 983 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 984 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 984 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 985 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 985 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 986 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 986 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 987 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 987 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 988 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 988 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_22 : Operation 989 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 989 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 23 <SV = 19> <Delay = 1.15>
ST_23 : Operation 990 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 990 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 991 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 991 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 992 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 992 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 993 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 993 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 994 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 994 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 995 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 995 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 996 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 996 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_23 : Operation 997 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 997 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 24 <SV = 20> <Delay = 1.15>
ST_24 : Operation 998 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 998 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 999 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 999 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 1000 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1000 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 1001 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1001 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 1002 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1002 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 1003 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1003 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 1004 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1004 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_24 : Operation 1005 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1005 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 25 <SV = 21> <Delay = 1.15>
ST_25 : Operation 1006 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1006 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 1007 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1007 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 1008 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1008 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 1009 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1009 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 1010 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1010 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 1011 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1011 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 1012 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1012 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_25 : Operation 1013 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1013 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 26 <SV = 22> <Delay = 1.15>
ST_26 : Operation 1014 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1014 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 1015 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1015 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 1016 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1016 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 1017 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1017 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 1018 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1018 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 1019 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1019 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 1020 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1020 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_26 : Operation 1021 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1021 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 27 <SV = 23> <Delay = 1.15>
ST_27 : Operation 1022 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1022 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 1023 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1023 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 1024 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1024 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 1025 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1025 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 1026 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1026 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 1027 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1027 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 1028 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1028 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_27 : Operation 1029 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1029 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 28 <SV = 24> <Delay = 1.15>
ST_28 : Operation 1030 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1030 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 1031 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1031 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 1032 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1032 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 1033 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1033 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 1034 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1034 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 1035 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1035 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 1036 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1036 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_28 : Operation 1037 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1037 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 29 <SV = 25> <Delay = 1.15>
ST_29 : Operation 1038 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1038 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 1039 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1039 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 1040 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1040 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 1041 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1041 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 1042 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1042 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 1043 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1043 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 1044 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1044 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 1045 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1045 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 30 <SV = 26> <Delay = 1.15>
ST_30 : Operation 1046 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1046 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 1047 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1047 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 1048 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1048 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 1049 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1049 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 1050 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1050 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 1051 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1051 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 1052 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1052 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 1053 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1053 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 31 <SV = 27> <Delay = 1.15>
ST_31 : Operation 1054 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1054 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 1055 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1055 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 1056 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1056 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 1057 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1057 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 1058 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1058 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 1059 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1059 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 1060 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1060 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_31 : Operation 1061 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1061 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 32 <SV = 28> <Delay = 1.15>
ST_32 : Operation 1062 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1062 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 1063 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1063 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 1064 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1064 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 1065 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1065 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 1066 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1066 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 1067 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1067 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 1068 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1068 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_32 : Operation 1069 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1069 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 33 <SV = 29> <Delay = 1.15>
ST_33 : Operation 1070 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1070 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 1071 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1071 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 1072 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1072 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 1073 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1073 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 1074 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1074 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 1075 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1075 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 1076 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1076 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_33 : Operation 1077 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1077 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 34 <SV = 30> <Delay = 1.15>
ST_34 : Operation 1078 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1078 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 1079 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1079 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 1080 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1080 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 1081 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1081 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 1082 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1082 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 1083 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1083 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 1084 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1084 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_34 : Operation 1085 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1085 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 35 <SV = 31> <Delay = 1.15>
ST_35 : Operation 1086 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1086 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 1087 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1087 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 1088 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1088 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 1089 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1089 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 1090 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1090 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 1091 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1091 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 1092 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1092 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_35 : Operation 1093 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1093 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 36 <SV = 32> <Delay = 1.15>
ST_36 : Operation 1094 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1094 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 1095 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1095 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 1096 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1096 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 1097 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1097 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 1098 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1098 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 1099 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1099 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 1100 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1100 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_36 : Operation 1101 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1101 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 37 <SV = 33> <Delay = 1.15>
ST_37 : Operation 1102 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1102 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 1103 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1103 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 1104 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1104 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 1105 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1105 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 1106 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1106 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 1107 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1107 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 1108 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1108 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_37 : Operation 1109 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1109 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 38 <SV = 34> <Delay = 1.15>
ST_38 : Operation 1110 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1110 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 1111 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1111 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 1112 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1112 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 1113 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1113 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 1114 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1114 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 1115 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1115 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 1116 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1116 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_38 : Operation 1117 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1117 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 39 <SV = 35> <Delay = 1.15>
ST_39 : Operation 1118 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1118 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 1119 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1119 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 1120 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1120 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 1121 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1121 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 1122 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1122 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 1123 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1123 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 1124 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1124 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_39 : Operation 1125 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1125 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 40 <SV = 36> <Delay = 1.15>
ST_40 : Operation 1126 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1126 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 1127 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1127 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 1128 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1128 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 1129 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1129 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 1130 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1130 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 1131 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1131 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 1132 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1132 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_40 : Operation 1133 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1133 'store' 'store_ln102' <Predicate = (!icmp_ln96 & empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 41 <SV = 37> <Delay = 1.15>
ST_41 : Operation 1134 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_2_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1134 'store' 'store_ln102' <Predicate = (empty_92 == 2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 1135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb811.split4028"   --->   Operation 1135 'br' 'br_ln0' <Predicate = (empty_92 == 2)> <Delay = 0.00>
ST_41 : Operation 1136 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_1_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1136 'store' 'store_ln102' <Predicate = (empty_92 == 1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 1137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb811.split4028"   --->   Operation 1137 'br' 'br_ln0' <Predicate = (empty_92 == 1)> <Delay = 0.00>
ST_41 : Operation 1138 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_0_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1138 'store' 'store_ln102' <Predicate = (empty_92 == 0)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb811.split4028"   --->   Operation 1139 'br' 'br_ln0' <Predicate = (empty_92 == 0)> <Delay = 0.00>
ST_41 : Operation 1140 [1/1] (1.15ns)   --->   "%store_ln102 = store i32 %conv79, i9 %output_l1_3_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102]   --->   Operation 1140 'store' 'store_ln102' <Predicate = (empty_92 == 3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_41 : Operation 1141 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb811.split4028"   --->   Operation 1141 'br' 'br_ln0' <Predicate = (empty_92 == 3)> <Delay = 0.00>

State 42 <SV = 13> <Delay = 0.71>
ST_42 : Operation 1142 [1/1] (0.00ns)   --->   "%empty_94 = or i6 %tmp_12, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1142 'or' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1143 [1/1] (0.00ns)   --->   "%p_cast620 = zext i6 %empty_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1143 'zext' 'p_cast620' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1144 [1/1] (0.00ns)   --->   "%empty_95 = or i6 %tmp_12, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1144 'or' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1145 [1/1] (0.00ns)   --->   "%p_cast624 = zext i6 %empty_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1145 'zext' 'p_cast624' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1146 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i1.i2.i4, i2 %empty_89, i1, i2 %empty_89, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1146 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1147 [1/1] (0.00ns)   --->   "%p_cast637 = zext i9 %tmp_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1147 'zext' 'p_cast637' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1148 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_94, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1148 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1149 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i9 %p_shl" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1149 'zext' 'p_shl14_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1150 [1/1] (0.71ns)   --->   "%empty_96 = add i10 %p_cast620, i10 %p_shl14_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1150 'add' 'empty_96' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1151 [1/1] (0.00ns)   --->   "%p_cast640 = zext i10 %empty_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1151 'zext' 'p_cast640' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %empty_90, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1152 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1153 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %tmp_3, i6 %empty_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1153 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i9 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1154 'zext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1155 [1/1] (0.00ns)   --->   "%p_cast645 = zext i9 %tmp_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1155 'zext' 'p_cast645' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1156 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %empty_95, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1156 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1157 [1/1] (0.00ns)   --->   "%p_shl12_cast = zext i9 %p_shl1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1157 'zext' 'p_shl12_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1158 [1/1] (0.71ns)   --->   "%empty_97 = add i10 %p_cast624, i10 %p_shl12_cast" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1158 'add' 'empty_97' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1159 [1/1] (0.00ns)   --->   "%p_cast647 = zext i10 %empty_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1159 'zext' 'p_cast647' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1160 [1/1] (0.00ns)   --->   "%empty_98 = or i9 %tmp_2, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1160 'or' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1161 [1/1] (0.00ns)   --->   "%p_cast638 = zext i9 %empty_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1161 'zext' 'p_cast638' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1162 [1/1] (0.00ns)   --->   "%empty_99 = or i10 %empty_96, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89]   --->   Operation 1162 'or' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1163 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i10 %empty_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1163 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1164 [1/1] (0.60ns)   --->   "%br_ln108 = br void %bb809" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1164 'br' 'br_ln108' <Predicate = true> <Delay = 0.60>

State 43 <SV = 14> <Delay = 4.03>
ST_43 : Operation 1165 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void, i4 %add_ln108_4, void %.split31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1165 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1166 [1/1] (0.00ns)   --->   "%r = phi i2, void, i2 %select_ln108_12, void %.split31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1166 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1167 [1/1] (0.00ns)   --->   "%s = phi i2, void, i2 %add_ln124_4, void %.split31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1167 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1168 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1168 'zext' 'zext_ln108' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1169 [1/1] (0.00ns)   --->   "%zext_ln108_1 = zext i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1169 'zext' 'zext_ln108_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1170 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %r, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1170 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1171 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i4 %p_shl2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1171 'zext' 'p_shl17_cast' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1172 [1/1] (0.70ns)   --->   "%empty_105 = sub i5 %p_shl17_cast, i5 %zext_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1172 'sub' 'empty_105' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1173 [1/1] (0.43ns)   --->   "%empty_106 = add i2 %r, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1173 'add' 'empty_106' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1174 [1/1] (0.57ns)   --->   "%empty_107 = add i3 %zext_ln108, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1174 'add' 'empty_107' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1175 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_107, i3 %empty_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1175 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1176 [1/1] (0.65ns)   --->   "%icmp_ln108 = icmp_eq  i4 %indvar_flatten, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1176 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1177 [1/1] (0.70ns)   --->   "%add_ln108_4 = add i4 %indvar_flatten, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1177 'add' 'add_ln108_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1178 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %.split31, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1178 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1179 [1/1] (0.34ns)   --->   "%icmp_ln110 = icmp_eq  i2 %s, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1179 'icmp' 'icmp_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1180 [1/1] (0.27ns)   --->   "%select_ln108 = select i1 %icmp_ln110, i2, i2 %s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1180 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln108_3 = zext i2 %empty_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1181 'zext' 'zext_ln108_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln108_4 = zext i2 %empty_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1182 'zext' 'zext_ln108_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1183 [1/1] (0.00ns)   --->   "%p_shl17_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_106, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1183 'bitconcatenate' 'p_shl17_mid1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1184 [1/1] (0.00ns)   --->   "%p_shl17_cast_mid1 = zext i4 %p_shl17_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1184 'zext' 'p_shl17_cast_mid1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1185 [1/1] (0.70ns)   --->   "%p_mid1 = sub i5 %p_shl17_cast_mid1, i5 %zext_ln108_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1185 'sub' 'p_mid1' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1186 [1/1] (0.27ns)   --->   "%select_ln108_1 = select i1 %icmp_ln110, i5 %p_mid1, i5 %empty_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1186 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i5 %select_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1187 'trunc' 'trunc_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1188 [1/1] (0.57ns)   --->   "%p_mid113 = add i3, i3 %zext_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1188 'add' 'p_mid113' <Predicate = (!icmp_ln108)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1189 [1/1] (0.00ns)   --->   "%tmp_8_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %p_mid113, i3 %p_mid113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1189 'bitconcatenate' 'tmp_8_mid1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1190 [1/1] (0.29ns)   --->   "%select_ln108_6 = select i1 %icmp_ln110, i6 %tmp_8_mid1, i6 %tmp_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1190 'select' 'select_ln108_6' <Predicate = (!icmp_ln108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln108_6 = zext i6 %select_ln108_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1191 'zext' 'zext_ln108_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i5 %select_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1192 'sext' 'sext_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1193 [1/1] (0.71ns)   --->   "%add_ln108 = add i9 %tmp_2, i9 %sext_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1193 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln108_2 = sext i5 %select_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1194 'sext' 'sext_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1195 [1/1] (0.72ns)   --->   "%add_ln108_1 = add i10 %empty_96, i10 %sext_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1195 'add' 'add_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1196 'zext' 'zext_ln110_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1197 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1197 'zext' 'zext_ln110_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1198 [1/1] (0.70ns)   --->   "%add_ln125_18 = add i4, i4 %zext_ln110_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1198 'add' 'add_ln125_18' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln125_2 = sext i4 %add_ln125_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1199 'sext' 'sext_ln125_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i5 %sext_ln125_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1200 'zext' 'zext_ln125_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1201 [1/1] (0.71ns)   --->   "%add_ln125_3 = add i9 %zext_ln125_1, i9 %add_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1201 'add' 'add_ln125_3' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1202 [1/1] (0.00ns)   --->   "%lshr_ln124_3 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln125_3, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1202 'partselect' 'lshr_ln124_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i7 %lshr_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1203 'zext' 'zext_ln124_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1204 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1204 'getelementptr' 'weight_l2_0_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1205 [2/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1205 'load' 'weight_l2_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1206 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1206 'getelementptr' 'weight_l2_1_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1207 [2/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1207 'load' 'weight_l2_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1208 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1208 'getelementptr' 'weight_l2_2_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1209 [2/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1209 'load' 'weight_l2_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1210 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1210 'getelementptr' 'weight_l2_3_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1211 [2/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1211 'load' 'weight_l2_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1212 [1/1] (0.00ns)   --->   "%zext_ln125_3 = zext i5 %sext_ln125_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1212 'zext' 'zext_ln125_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1213 [1/1] (0.72ns)   --->   "%add_ln125_7 = add i10 %zext_ln125_3, i10 %add_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1213 'add' 'add_ln125_7' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1214 [1/1] (0.00ns)   --->   "%lshr_ln124_7 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_7, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1214 'partselect' 'lshr_ln124_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln124_11 = zext i8 %lshr_ln124_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1215 'zext' 'zext_ln124_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1216 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1216 'getelementptr' 'weight_l2_0_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1217 [2/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1217 'load' 'weight_l2_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1218 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1218 'getelementptr' 'weight_l2_1_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1219 [2/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1219 'load' 'weight_l2_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1220 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1220 'getelementptr' 'weight_l2_2_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1221 [2/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1221 'load' 'weight_l2_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1222 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1222 'getelementptr' 'weight_l2_3_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1223 [2/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1223 'load' 'weight_l2_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1224 [1/1] (0.70ns)   --->   "%empty_103 = add i5, i5 %zext_ln110_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1224 'add' 'empty_103' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1225 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i5 %empty_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1225 'sext' 'sext_ln141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i8 %sext_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1226 'zext' 'zext_ln141_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1227 [1/1] (0.70ns)   --->   "%add_ln141_161 = add i9 %zext_ln108_6, i9 %zext_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1227 'add' 'add_ln141_161' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1228 [1/1] (0.00ns)   --->   "%lshr_ln140_160 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_161, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1228 'partselect' 'lshr_ln140_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1229 [1/1] (0.71ns)   --->   "%add_ln141_163 = add i9, i9 %add_ln141_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1229 'add' 'add_ln141_163' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1230 [1/1] (0.00ns)   --->   "%lshr_ln140_162 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_163, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1230 'partselect' 'lshr_ln140_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln140_177 = zext i7 %lshr_ln140_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1231 'zext' 'zext_ln140_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1232 [1/1] (0.00ns)   --->   "%data_l2_2_addr_164 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1232 'getelementptr' 'data_l2_2_addr_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1233 [2/2] (1.15ns)   --->   "%data_l2_2_load_163 = load i9 %data_l2_2_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1233 'load' 'data_l2_2_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1234 [1/1] (0.00ns)   --->   "%data_l2_3_addr_164 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1234 'getelementptr' 'data_l2_3_addr_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1235 [2/2] (1.15ns)   --->   "%data_l2_3_load_163 = load i9 %data_l2_3_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1235 'load' 'data_l2_3_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1236 [1/1] (0.00ns)   --->   "%data_l2_0_addr_164 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1236 'getelementptr' 'data_l2_0_addr_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1237 [2/2] (1.15ns)   --->   "%data_l2_0_load_163 = load i9 %data_l2_0_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1237 'load' 'data_l2_0_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1238 [1/1] (0.00ns)   --->   "%data_l2_1_addr_164 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1238 'getelementptr' 'data_l2_1_addr_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1239 [2/2] (1.15ns)   --->   "%data_l2_1_load_163 = load i9 %data_l2_1_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1239 'load' 'data_l2_1_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1240 [1/1] (0.71ns)   --->   "%add_ln141_164 = add i9, i9 %add_ln141_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1240 'add' 'add_ln141_164' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1241 [1/1] (0.00ns)   --->   "%lshr_ln140_163 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_164, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1241 'partselect' 'lshr_ln140_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln140_178 = zext i7 %lshr_ln140_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1242 'zext' 'zext_ln140_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1243 [1/1] (0.00ns)   --->   "%data_l2_3_addr_165 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1243 'getelementptr' 'data_l2_3_addr_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1244 [2/2] (1.15ns)   --->   "%data_l2_3_load_164 = load i9 %data_l2_3_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1244 'load' 'data_l2_3_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1245 [1/1] (0.00ns)   --->   "%data_l2_0_addr_165 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1245 'getelementptr' 'data_l2_0_addr_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1246 [2/2] (1.15ns)   --->   "%data_l2_0_load_164 = load i9 %data_l2_0_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1246 'load' 'data_l2_0_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1247 [1/1] (0.00ns)   --->   "%data_l2_1_addr_165 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1247 'getelementptr' 'data_l2_1_addr_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1248 [2/2] (1.15ns)   --->   "%data_l2_1_load_164 = load i9 %data_l2_1_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1248 'load' 'data_l2_1_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1249 [1/1] (0.00ns)   --->   "%data_l2_2_addr_165 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1249 'getelementptr' 'data_l2_2_addr_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_43 : Operation 1250 [2/2] (1.15ns)   --->   "%data_l2_2_load_164 = load i9 %data_l2_2_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1250 'load' 'data_l2_2_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_43 : Operation 1251 [2/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1251 'load' 'output_l1_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_43 : Operation 1252 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1252 'load' 'output_l1_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_43 : Operation 1253 [2/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1253 'load' 'output_l1_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_43 : Operation 1254 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1254 'load' 'output_l1_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_43 : Operation 1255 [2/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1255 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_43 : Operation 1256 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1256 'load' 'output_l1_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_43 : Operation 1257 [2/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1257 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_43 : Operation 1258 [2/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1258 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 44 <SV = 15> <Delay = 2.70>
ST_44 : Operation 1259 [1/1] (0.12ns)   --->   "%empty_108 = xor i2 %r, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1259 'xor' 'empty_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1260 [1/1] (0.43ns)   --->   "%add_ln141_196 = add i2 %r, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1260 'add' 'add_ln141_196' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1261 [1/1] (0.27ns)   --->   "%select_ln108_5 = select i1 %icmp_ln110, i2 %add_ln141_196, i2 %empty_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1261 'select' 'select_ln108_5' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1262 [1/1] (0.27ns)   --->   "%select_ln108_8 = select i1 %icmp_ln110, i2 %r, i2 %add_ln141_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1262 'select' 'select_ln108_8' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 1263 [1/1] (0.71ns)   --->   "%add_ln108_2 = add i10 %tmp_4_cast, i10 %sext_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1263 'add' 'add_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1264 [1/1] (0.72ns)   --->   "%add_ln108_3 = add i10 %empty_97, i10 %sext_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1264 'add' 'add_ln108_3' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1265 [1/1] (0.43ns)   --->   "%add_ln124_5 = add i2, i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1265 'add' 'add_ln124_5' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1266 [1/2] (1.15ns)   --->   "%weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1266 'load' 'weight_l2_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1267 [1/2] (1.15ns)   --->   "%weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1267 'load' 'weight_l2_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1268 [1/2] (1.15ns)   --->   "%weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1268 'load' 'weight_l2_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1269 [1/2] (1.15ns)   --->   "%weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1269 'load' 'weight_l2_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1270 [1/2] (1.15ns)   --->   "%weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1270 'load' 'weight_l2_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1271 [1/2] (1.15ns)   --->   "%weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1271 'load' 'weight_l2_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1272 [1/2] (1.15ns)   --->   "%weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1272 'load' 'weight_l2_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1273 [1/2] (1.15ns)   --->   "%weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1273 'load' 'weight_l2_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1274 [1/1] (0.72ns)   --->   "%add_ln125_11 = add i10 %zext_ln125_3, i10 %add_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1274 'add' 'add_ln125_11' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1275 [1/1] (0.00ns)   --->   "%lshr_ln124_10 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_11, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1275 'partselect' 'lshr_ln124_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1276 [1/1] (0.00ns)   --->   "%zext_ln124_15 = zext i8 %lshr_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1276 'zext' 'zext_ln124_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1277 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1277 'getelementptr' 'weight_l2_0_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1278 [2/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1278 'load' 'weight_l2_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1279 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1279 'getelementptr' 'weight_l2_1_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1280 [2/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1280 'load' 'weight_l2_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1281 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1281 'getelementptr' 'weight_l2_2_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1282 [2/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1282 'load' 'weight_l2_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1283 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1283 'getelementptr' 'weight_l2_3_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1284 [2/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1284 'load' 'weight_l2_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1285 [1/1] (0.72ns)   --->   "%add_ln125_15 = add i10 %zext_ln125_3, i10 %add_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1285 'add' 'add_ln125_15' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1286 [1/1] (0.00ns)   --->   "%lshr_ln124_14 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_15, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1286 'partselect' 'lshr_ln124_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1287 [1/1] (0.00ns)   --->   "%zext_ln124_19 = zext i8 %lshr_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1287 'zext' 'zext_ln124_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1288 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1288 'getelementptr' 'weight_l2_0_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1289 [2/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1289 'load' 'weight_l2_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1290 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1290 'getelementptr' 'weight_l2_1_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1291 [2/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1291 'load' 'weight_l2_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1292 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1292 'getelementptr' 'weight_l2_2_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1293 [2/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1293 'load' 'weight_l2_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1294 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1294 'getelementptr' 'weight_l2_3_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1295 [2/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1295 'load' 'weight_l2_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1296 [1/1] (0.43ns)   --->   "%add_ln140_11 = add i2 %add_ln124_5, i2 %select_ln108_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1296 'add' 'add_ln140_11' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln140_12 = zext i2 %add_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1297 'zext' 'zext_ln140_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1298 [1/2] (1.15ns)   --->   "%data_l2_2_load_163 = load i9 %data_l2_2_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1298 'load' 'data_l2_2_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1299 [1/2] (1.15ns)   --->   "%data_l2_3_load_163 = load i9 %data_l2_3_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1299 'load' 'data_l2_3_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1300 [1/2] (1.15ns)   --->   "%data_l2_0_load_163 = load i9 %data_l2_0_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1300 'load' 'data_l2_0_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1301 [1/2] (1.15ns)   --->   "%data_l2_1_load_163 = load i9 %data_l2_1_addr_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1301 'load' 'data_l2_1_load_163' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1302 [1/1] (0.39ns)   --->   "%tmp_190 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_163, i8 %data_l2_3_load_163, i8 %data_l2_0_load_163, i8 %data_l2_1_load_163, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1302 'mux' 'tmp_190' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1303 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_190, i10 %data_l1_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1303 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_44 : Operation 1304 [1/2] (1.15ns)   --->   "%data_l2_3_load_164 = load i9 %data_l2_3_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1304 'load' 'data_l2_3_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1305 [1/2] (1.15ns)   --->   "%data_l2_0_load_164 = load i9 %data_l2_0_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1305 'load' 'data_l2_0_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1306 [1/2] (1.15ns)   --->   "%data_l2_1_load_164 = load i9 %data_l2_1_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1306 'load' 'data_l2_1_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1307 [1/2] (1.15ns)   --->   "%data_l2_2_load_164 = load i9 %data_l2_2_addr_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1307 'load' 'data_l2_2_load_164' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1308 [1/1] (0.39ns)   --->   "%tmp_191 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_164, i8 %data_l2_0_load_164, i8 %data_l2_1_load_164, i8 %data_l2_2_load_164, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1308 'mux' 'tmp_191' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1309 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_191, i10 %data_l1_3_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1309 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_44 : Operation 1310 [1/1] (0.71ns)   --->   "%add_ln141_165 = add i9, i9 %add_ln141_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1310 'add' 'add_ln141_165' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1311 [1/1] (0.00ns)   --->   "%lshr_ln140_164 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_165, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1311 'partselect' 'lshr_ln140_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln140_179 = zext i7 %lshr_ln140_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1312 'zext' 'zext_ln140_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1313 [1/1] (0.00ns)   --->   "%data_l2_0_addr_166 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1313 'getelementptr' 'data_l2_0_addr_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1314 [2/2] (1.15ns)   --->   "%data_l2_0_load_165 = load i9 %data_l2_0_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1314 'load' 'data_l2_0_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1315 [1/1] (0.00ns)   --->   "%data_l2_1_addr_166 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1315 'getelementptr' 'data_l2_1_addr_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1316 [2/2] (1.15ns)   --->   "%data_l2_1_load_165 = load i9 %data_l2_1_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1316 'load' 'data_l2_1_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1317 [1/1] (0.00ns)   --->   "%data_l2_2_addr_166 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1317 'getelementptr' 'data_l2_2_addr_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1318 [2/2] (1.15ns)   --->   "%data_l2_2_load_165 = load i9 %data_l2_2_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1318 'load' 'data_l2_2_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1319 [1/1] (0.00ns)   --->   "%data_l2_3_addr_166 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1319 'getelementptr' 'data_l2_3_addr_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1320 [2/2] (1.15ns)   --->   "%data_l2_3_load_165 = load i9 %data_l2_3_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1320 'load' 'data_l2_3_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1321 [1/1] (0.71ns)   --->   "%add_ln141_166 = add i9, i9 %add_ln141_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1321 'add' 'add_ln141_166' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1322 [1/1] (0.00ns)   --->   "%lshr_ln140_165 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_166, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1322 'partselect' 'lshr_ln140_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln140_180 = zext i7 %lshr_ln140_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1323 'zext' 'zext_ln140_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1324 [1/1] (0.00ns)   --->   "%data_l2_1_addr_167 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1324 'getelementptr' 'data_l2_1_addr_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1325 [2/2] (1.15ns)   --->   "%data_l2_1_load_166 = load i9 %data_l2_1_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1325 'load' 'data_l2_1_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1326 [1/1] (0.00ns)   --->   "%data_l2_2_addr_167 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1326 'getelementptr' 'data_l2_2_addr_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1327 [2/2] (1.15ns)   --->   "%data_l2_2_load_166 = load i9 %data_l2_2_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1327 'load' 'data_l2_2_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1328 [1/1] (0.00ns)   --->   "%data_l2_3_addr_167 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1328 'getelementptr' 'data_l2_3_addr_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1329 [2/2] (1.15ns)   --->   "%data_l2_3_load_166 = load i9 %data_l2_3_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1329 'load' 'data_l2_3_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1330 [1/1] (0.00ns)   --->   "%data_l2_0_addr_167 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1330 'getelementptr' 'data_l2_0_addr_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_44 : Operation 1331 [2/2] (1.15ns)   --->   "%data_l2_0_load_166 = load i9 %data_l2_0_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1331 'load' 'data_l2_0_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_44 : Operation 1332 [1/2] (1.15ns)   --->   "%output_l1_0_load = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1332 'load' 'output_l1_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1333 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1333 'load' 'output_l1_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1334 [1/2] (1.15ns)   --->   "%output_l1_0_load_1 = load i9 %output_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1334 'load' 'output_l1_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1335 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1335 'load' 'output_l1_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1336 [1/2] (1.15ns)   --->   "%output_l1_1_load_1 = load i9 %output_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1336 'load' 'output_l1_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1337 [2/2] (1.15ns)   --->   "%output_l1_0_load_2 = load i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1337 'load' 'output_l1_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1338 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1338 'load' 'output_l1_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1339 [1/2] (1.15ns)   --->   "%output_l1_2_load_1 = load i9 %output_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1339 'load' 'output_l1_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1340 [2/2] (1.15ns)   --->   "%output_l1_1_load_2 = load i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1340 'load' 'output_l1_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1341 [2/2] (1.15ns)   --->   "%output_l1_0_load_3 = load i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1341 'load' 'output_l1_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1342 [1/2] (1.15ns)   --->   "%output_l1_3_load_1 = load i9 %output_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1342 'load' 'output_l1_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1343 [2/2] (1.15ns)   --->   "%output_l1_2_load_2 = load i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1343 'load' 'output_l1_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1344 [2/2] (1.15ns)   --->   "%output_l1_1_load_3 = load i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1344 'load' 'output_l1_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1345 [2/2] (1.15ns)   --->   "%output_l1_3_load_2 = load i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1345 'load' 'output_l1_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1346 [2/2] (1.15ns)   --->   "%output_l1_2_load_3 = load i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1346 'load' 'output_l1_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_44 : Operation 1347 [2/2] (1.15ns)   --->   "%output_l1_3_load_3 = load i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1347 'load' 'output_l1_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 45 <SV = 16> <Delay = 2.72>
ST_45 : Operation 1348 [1/1] (0.57ns)   --->   "%empty_109 = add i3 %zext_ln108, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1348 'add' 'empty_109' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_109, i3 %empty_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1349 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_45 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i5 %select_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1350 'sext' 'sext_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1351 [1/1] (0.57ns)   --->   "%p_mid117 = add i3, i3 %zext_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1351 'add' 'p_mid117' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1352 [1/1] (0.00ns)   --->   "%tmp_9_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %p_mid117, i3 %p_mid117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1352 'bitconcatenate' 'tmp_9_mid1' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.00>
ST_45 : Operation 1353 [1/1] (0.29ns)   --->   "%select_ln108_7 = select i1 %icmp_ln110, i6 %tmp_9_mid1, i6 %tmp_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1353 'select' 'select_ln108_7' <Predicate = (!icmp_ln108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 1354 [1/1] (0.00ns)   --->   "%zext_ln108_9 = zext i6 %select_ln108_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1354 'zext' 'zext_ln108_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1355 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 1355 'zext' 'zext_ln110_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1356 [1/1] (0.70ns)   --->   "%add_ln125_16 = add i5 %select_ln108_1, i5 %zext_ln110_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1356 'add' 'add_ln125_16' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i5 %add_ln125_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1357 'sext' 'sext_ln125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1358 [1/1] (0.71ns)   --->   "%add_ln125 = add i10 %sext_ln125, i10 %p_cast637" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1358 'add' 'add_ln125' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1359 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln124 = sext i8 %trunc_ln4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1360 'sext' 'sext_ln124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln124_4 = zext i9 %sext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1361 'zext' 'zext_ln124_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1362 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1362 'getelementptr' 'weight_l2_0_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1363 [2/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1363 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1364 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1364 'getelementptr' 'weight_l2_1_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1365 [2/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1365 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1366 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1366 'getelementptr' 'weight_l2_2_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1367 [2/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1367 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1368 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1368 'getelementptr' 'weight_l2_3_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1369 [2/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1369 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln125_1 = sext i5 %add_ln125_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1370 'sext' 'sext_ln125_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1371 [1/1] (0.71ns)   --->   "%add_ln125_1 = add i11 %sext_ln125_1, i11 %p_cast638" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1371 'add' 'add_ln125_1' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1372 [1/1] (0.00ns)   --->   "%lshr_ln124_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1372 'partselect' 'lshr_ln124_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln124_5 = zext i9 %lshr_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1373 'zext' 'zext_ln124_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1374 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1374 'getelementptr' 'weight_l2_0_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1375 [2/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1375 'load' 'weight_l2_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1376 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1376 'getelementptr' 'weight_l2_1_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1377 [2/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1377 'load' 'weight_l2_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1378 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1378 'getelementptr' 'weight_l2_2_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1379 [2/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1379 'load' 'weight_l2_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1380 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1380 'getelementptr' 'weight_l2_3_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1381 [2/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1381 'load' 'weight_l2_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1382 [1/1] (0.43ns)   --->   "%add_ln124_3 = add i2 %add_ln124_5, i2 %trunc_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1382 'add' 'add_ln124_3' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1383 [1/1] (0.00ns)   --->   "%zext_ln124_3 = zext i2 %add_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1383 'zext' 'zext_ln124_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1384 [1/1] (0.39ns)   --->   "%tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1384 'mux' 'tmp_14' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln125_19 = add i11 %zext_ln169, i11 %zext_ln110_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1385 'add' 'add_ln125_19' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 1386 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln125_5 = add i11 %add_ln125_19, i11 %sext_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1386 'add' 'add_ln125_5' <Predicate = (!icmp_ln108)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 1387 [1/1] (0.00ns)   --->   "%lshr_ln124_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_5, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1387 'partselect' 'lshr_ln124_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1388 [1/1] (0.39ns)   --->   "%tmp_18 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1388 'mux' 'tmp_18' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1389 [1/2] (1.15ns)   --->   "%weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1389 'load' 'weight_l2_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1390 [1/2] (1.15ns)   --->   "%weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1390 'load' 'weight_l2_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1391 [1/2] (1.15ns)   --->   "%weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1391 'load' 'weight_l2_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1392 [1/2] (1.15ns)   --->   "%weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1392 'load' 'weight_l2_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1393 [1/1] (0.39ns)   --->   "%tmp_22 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1393 'mux' 'tmp_22' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1394 [1/2] (1.15ns)   --->   "%weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1394 'load' 'weight_l2_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1395 [1/2] (1.15ns)   --->   "%weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1395 'load' 'weight_l2_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1396 [1/2] (1.15ns)   --->   "%weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1396 'load' 'weight_l2_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1397 [1/2] (1.15ns)   --->   "%weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1397 'load' 'weight_l2_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1398 [1/1] (0.39ns)   --->   "%tmp_26 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln124_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1398 'mux' 'tmp_26' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1399 [1/1] (0.71ns)   --->   "%add_ln141_162 = add i9, i9 %add_ln141_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1399 'add' 'add_ln141_162' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1400 [1/1] (0.00ns)   --->   "%lshr_ln140_161 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_162, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1400 'partselect' 'lshr_ln140_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1401 [1/2] (1.15ns)   --->   "%data_l2_0_load_165 = load i9 %data_l2_0_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1401 'load' 'data_l2_0_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1402 [1/2] (1.15ns)   --->   "%data_l2_1_load_165 = load i9 %data_l2_1_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1402 'load' 'data_l2_1_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1403 [1/2] (1.15ns)   --->   "%data_l2_2_load_165 = load i9 %data_l2_2_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1403 'load' 'data_l2_2_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1404 [1/2] (1.15ns)   --->   "%data_l2_3_load_165 = load i9 %data_l2_3_addr_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1404 'load' 'data_l2_3_load_165' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1405 [1/1] (0.39ns)   --->   "%tmp_192 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_165, i8 %data_l2_1_load_165, i8 %data_l2_2_load_165, i8 %data_l2_3_load_165, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1405 'mux' 'tmp_192' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1406 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_192, i10 %data_l1_3_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1406 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_45 : Operation 1407 [1/2] (1.15ns)   --->   "%data_l2_1_load_166 = load i9 %data_l2_1_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1407 'load' 'data_l2_1_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1408 [1/2] (1.15ns)   --->   "%data_l2_2_load_166 = load i9 %data_l2_2_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1408 'load' 'data_l2_2_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1409 [1/2] (1.15ns)   --->   "%data_l2_3_load_166 = load i9 %data_l2_3_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1409 'load' 'data_l2_3_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1410 [1/2] (1.15ns)   --->   "%data_l2_0_load_166 = load i9 %data_l2_0_addr_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1410 'load' 'data_l2_0_load_166' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1411 [1/1] (0.39ns)   --->   "%tmp_193 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_166, i8 %data_l2_2_load_166, i8 %data_l2_3_load_166, i8 %data_l2_0_load_166, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1411 'mux' 'tmp_193' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1412 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_193, i10 %data_l1_3_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1412 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_45 : Operation 1413 [1/1] (0.71ns)   --->   "%add_ln141_167 = add i9, i9 %add_ln141_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1413 'add' 'add_ln141_167' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1414 [1/1] (0.00ns)   --->   "%lshr_ln140_166 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_167, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1414 'partselect' 'lshr_ln140_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1415 [1/1] (0.00ns)   --->   "%zext_ln140_181 = zext i7 %lshr_ln140_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1415 'zext' 'zext_ln140_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1416 [1/1] (0.00ns)   --->   "%data_l2_2_addr_168 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1416 'getelementptr' 'data_l2_2_addr_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1417 [2/2] (1.15ns)   --->   "%data_l2_2_load_167 = load i9 %data_l2_2_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1417 'load' 'data_l2_2_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1418 [1/1] (0.00ns)   --->   "%data_l2_3_addr_168 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1418 'getelementptr' 'data_l2_3_addr_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1419 [2/2] (1.15ns)   --->   "%data_l2_3_load_167 = load i9 %data_l2_3_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1419 'load' 'data_l2_3_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1420 [1/1] (0.00ns)   --->   "%data_l2_0_addr_168 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1420 'getelementptr' 'data_l2_0_addr_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1421 [2/2] (1.15ns)   --->   "%data_l2_0_load_167 = load i9 %data_l2_0_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1421 'load' 'data_l2_0_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1422 [1/1] (0.00ns)   --->   "%data_l2_1_addr_168 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1422 'getelementptr' 'data_l2_1_addr_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1423 [2/2] (1.15ns)   --->   "%data_l2_1_load_167 = load i9 %data_l2_1_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1423 'load' 'data_l2_1_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1424 [1/1] (0.70ns)   --->   "%add_ln141_168 = add i9 %zext_ln108_9, i9 %zext_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1424 'add' 'add_ln141_168' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1425 [1/1] (0.00ns)   --->   "%lshr_ln140_167 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_168, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1425 'partselect' 'lshr_ln140_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln140_182 = zext i7 %lshr_ln140_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1426 'zext' 'zext_ln140_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1427 [1/1] (0.00ns)   --->   "%data_l2_0_addr_169 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1427 'getelementptr' 'data_l2_0_addr_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1428 [2/2] (1.15ns)   --->   "%data_l2_0_load_168 = load i9 %data_l2_0_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1428 'load' 'data_l2_0_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1429 [1/1] (0.00ns)   --->   "%data_l2_1_addr_169 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1429 'getelementptr' 'data_l2_1_addr_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1430 [2/2] (1.15ns)   --->   "%data_l2_1_load_168 = load i9 %data_l2_1_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1430 'load' 'data_l2_1_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1431 [1/1] (0.00ns)   --->   "%data_l2_2_addr_169 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1431 'getelementptr' 'data_l2_2_addr_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1432 [2/2] (1.15ns)   --->   "%data_l2_2_load_168 = load i9 %data_l2_2_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1432 'load' 'data_l2_2_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1433 [1/1] (0.00ns)   --->   "%data_l2_3_addr_169 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1433 'getelementptr' 'data_l2_3_addr_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_45 : Operation 1434 [2/2] (1.15ns)   --->   "%data_l2_3_load_168 = load i9 %data_l2_3_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1434 'load' 'data_l2_3_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_45 : Operation 1435 [1/2] (1.15ns)   --->   "%output_l1_0_load_2 = load i9 %output_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1435 'load' 'output_l1_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1436 [1/2] (1.15ns)   --->   "%output_l1_1_load_2 = load i9 %output_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1436 'load' 'output_l1_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1437 [1/2] (1.15ns)   --->   "%output_l1_0_load_3 = load i9 %output_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1437 'load' 'output_l1_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1438 [1/2] (1.15ns)   --->   "%output_l1_2_load_2 = load i9 %output_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1438 'load' 'output_l1_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1439 [1/2] (1.15ns)   --->   "%output_l1_1_load_3 = load i9 %output_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1439 'load' 'output_l1_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1440 [2/2] (1.15ns)   --->   "%output_l1_0_load_4 = load i9 %output_l1_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1440 'load' 'output_l1_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1441 [1/2] (1.15ns)   --->   "%output_l1_3_load_2 = load i9 %output_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1441 'load' 'output_l1_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1442 [1/2] (1.15ns)   --->   "%output_l1_2_load_3 = load i9 %output_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1442 'load' 'output_l1_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1443 [2/2] (1.15ns)   --->   "%output_l1_1_load_4 = load i9 %output_l1_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1443 'load' 'output_l1_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1444 [2/2] (1.15ns)   --->   "%output_l1_0_load_5 = load i9 %output_l1_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1444 'load' 'output_l1_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1445 [1/2] (1.15ns)   --->   "%output_l1_3_load_3 = load i9 %output_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1445 'load' 'output_l1_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1446 [2/2] (1.15ns)   --->   "%output_l1_2_load_4 = load i9 %output_l1_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1446 'load' 'output_l1_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1447 [2/2] (1.15ns)   --->   "%output_l1_1_load_5 = load i9 %output_l1_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1447 'load' 'output_l1_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1448 [2/2] (1.15ns)   --->   "%output_l1_3_load_4 = load i9 %output_l1_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1448 'load' 'output_l1_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1449 [2/2] (1.15ns)   --->   "%output_l1_2_load_5 = load i9 %output_l1_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1449 'load' 'output_l1_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_45 : Operation 1450 [2/2] (1.15ns)   --->   "%output_l1_3_load_5 = load i9 %output_l1_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1450 'load' 'output_l1_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 46 <SV = 17> <Delay = 2.70>
ST_46 : Operation 1451 [1/1] (0.27ns)   --->   "%select_ln108_12 = select i1 %icmp_ln110, i2 %empty_106, i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1451 'select' 'select_ln108_12' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1452 [1/2] (1.15ns)   --->   "%weight_l2_0_load = load i9 %weight_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1452 'load' 'weight_l2_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1453 [1/2] (1.15ns)   --->   "%weight_l2_1_load = load i9 %weight_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1453 'load' 'weight_l2_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1454 [1/2] (1.15ns)   --->   "%weight_l2_2_load = load i9 %weight_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1454 'load' 'weight_l2_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1455 [1/2] (1.15ns)   --->   "%weight_l2_3_load = load i9 %weight_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1455 'load' 'weight_l2_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1456 [1/2] (1.15ns)   --->   "%weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1456 'load' 'weight_l2_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1457 [1/2] (1.15ns)   --->   "%weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1457 'load' 'weight_l2_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1458 [1/2] (1.15ns)   --->   "%weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1458 'load' 'weight_l2_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1459 [1/2] (1.15ns)   --->   "%weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1459 'load' 'weight_l2_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1460 [1/1] (0.72ns)   --->   "%add_ln125_4 = add i11 %sext_ln125_1, i11 %p_cast640" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1460 'add' 'add_ln125_4' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1461 [1/1] (0.00ns)   --->   "%lshr_ln124_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_4, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1461 'partselect' 'lshr_ln124_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln124_8 = zext i9 %lshr_ln124_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1462 'zext' 'zext_ln124_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1463 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1463 'getelementptr' 'weight_l2_0_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1464 [2/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1464 'load' 'weight_l2_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1465 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1465 'getelementptr' 'weight_l2_1_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1466 [2/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1466 'load' 'weight_l2_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1467 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1467 'getelementptr' 'weight_l2_2_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1468 [2/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1468 'load' 'weight_l2_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1469 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1469 'getelementptr' 'weight_l2_3_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1470 [2/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1470 'load' 'weight_l2_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1471 [1/1] (0.00ns)   --->   "%zext_ln124_9 = zext i9 %lshr_ln124_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1471 'zext' 'zext_ln124_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1472 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1472 'getelementptr' 'weight_l2_0_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1473 [2/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1473 'load' 'weight_l2_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1474 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1474 'getelementptr' 'weight_l2_1_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1475 [2/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1475 'load' 'weight_l2_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1476 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1476 'getelementptr' 'weight_l2_2_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1477 [2/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1477 'load' 'weight_l2_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1478 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1478 'getelementptr' 'weight_l2_3_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1479 [2/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1479 'load' 'weight_l2_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1480 [1/1] (0.71ns)   --->   "%add_ln125_8 = add i11 %sext_ln125_1, i11 %p_cast645" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1480 'add' 'add_ln125_8' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1481 [1/1] (0.00ns)   --->   "%lshr_ln124_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_8, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1481 'partselect' 'lshr_ln124_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1482 [1/1] (0.72ns)   --->   "%add_ln125_12 = add i11 %sext_ln125_1, i11 %p_cast647" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1482 'add' 'add_ln125_12' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1483 [1/1] (0.00ns)   --->   "%lshr_ln124_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln125_12, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1483 'partselect' 'lshr_ln124_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1484 [1/1] (0.43ns)   --->   "%add_ln140 = add i2 %select_ln108, i2 %select_ln108_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1484 'add' 'add_ln140' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1485 [1/1] (0.12ns)   --->   "%xor_ln140 = xor i2 %add_ln140, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1485 'xor' 'xor_ln140' <Predicate = (!icmp_ln108)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1486 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i2 %xor_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1486 'zext' 'zext_ln140_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1487 [1/2] (1.15ns)   --->   "%data_l2_2_load_167 = load i9 %data_l2_2_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1487 'load' 'data_l2_2_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1488 [1/2] (1.15ns)   --->   "%data_l2_3_load_167 = load i9 %data_l2_3_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1488 'load' 'data_l2_3_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1489 [1/2] (1.15ns)   --->   "%data_l2_0_load_167 = load i9 %data_l2_0_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1489 'load' 'data_l2_0_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1490 [1/2] (1.15ns)   --->   "%data_l2_1_load_167 = load i9 %data_l2_1_addr_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1490 'load' 'data_l2_1_load_167' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1491 [1/1] (0.39ns)   --->   "%tmp_194 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_167, i8 %data_l2_3_load_167, i8 %data_l2_0_load_167, i8 %data_l2_1_load_167, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1491 'mux' 'tmp_194' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1492 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_194, i10 %data_l1_3_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1492 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_46 : Operation 1493 [1/2] (1.15ns)   --->   "%data_l2_0_load_168 = load i9 %data_l2_0_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1493 'load' 'data_l2_0_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1494 [1/2] (1.15ns)   --->   "%data_l2_1_load_168 = load i9 %data_l2_1_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1494 'load' 'data_l2_1_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1495 [1/2] (1.15ns)   --->   "%data_l2_2_load_168 = load i9 %data_l2_2_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1495 'load' 'data_l2_2_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1496 [1/2] (1.15ns)   --->   "%data_l2_3_load_168 = load i9 %data_l2_3_addr_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1496 'load' 'data_l2_3_load_168' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1497 [1/1] (0.39ns)   --->   "%tmp_195 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_168, i8 %data_l2_1_load_168, i8 %data_l2_2_load_168, i8 %data_l2_3_load_168, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1497 'mux' 'tmp_195' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1498 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_195, i10 %data_l1_3_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1498 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_46 : Operation 1499 [1/1] (0.71ns)   --->   "%add_ln141_169 = add i9, i9 %add_ln141_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1499 'add' 'add_ln141_169' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1500 [1/1] (0.00ns)   --->   "%lshr_ln140_168 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_169, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1500 'partselect' 'lshr_ln140_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1501 [1/1] (0.00ns)   --->   "%zext_ln140_183 = zext i7 %lshr_ln140_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1501 'zext' 'zext_ln140_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1502 [1/1] (0.00ns)   --->   "%data_l2_1_addr_170 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1502 'getelementptr' 'data_l2_1_addr_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1503 [2/2] (1.15ns)   --->   "%data_l2_1_load_169 = load i9 %data_l2_1_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1503 'load' 'data_l2_1_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1504 [1/1] (0.00ns)   --->   "%data_l2_2_addr_170 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1504 'getelementptr' 'data_l2_2_addr_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1505 [2/2] (1.15ns)   --->   "%data_l2_2_load_169 = load i9 %data_l2_2_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1505 'load' 'data_l2_2_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1506 [1/1] (0.00ns)   --->   "%data_l2_3_addr_170 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1506 'getelementptr' 'data_l2_3_addr_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1507 [2/2] (1.15ns)   --->   "%data_l2_3_load_169 = load i9 %data_l2_3_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1507 'load' 'data_l2_3_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1508 [1/1] (0.00ns)   --->   "%data_l2_0_addr_170 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1508 'getelementptr' 'data_l2_0_addr_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1509 [2/2] (1.15ns)   --->   "%data_l2_0_load_169 = load i9 %data_l2_0_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1509 'load' 'data_l2_0_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1510 [1/1] (0.71ns)   --->   "%add_ln141_170 = add i9, i9 %add_ln141_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1510 'add' 'add_ln141_170' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1511 [1/1] (0.00ns)   --->   "%lshr_ln140_169 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_170, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1511 'partselect' 'lshr_ln140_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln140_184 = zext i7 %lshr_ln140_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1512 'zext' 'zext_ln140_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1513 [1/1] (0.00ns)   --->   "%data_l2_2_addr_171 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1513 'getelementptr' 'data_l2_2_addr_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1514 [2/2] (1.15ns)   --->   "%data_l2_2_load_170 = load i9 %data_l2_2_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1514 'load' 'data_l2_2_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1515 [1/1] (0.00ns)   --->   "%data_l2_3_addr_171 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1515 'getelementptr' 'data_l2_3_addr_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1516 [2/2] (1.15ns)   --->   "%data_l2_3_load_170 = load i9 %data_l2_3_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1516 'load' 'data_l2_3_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1517 [1/1] (0.00ns)   --->   "%data_l2_0_addr_171 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1517 'getelementptr' 'data_l2_0_addr_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1518 [2/2] (1.15ns)   --->   "%data_l2_0_load_170 = load i9 %data_l2_0_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1518 'load' 'data_l2_0_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1519 [1/1] (0.00ns)   --->   "%data_l2_1_addr_171 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1519 'getelementptr' 'data_l2_1_addr_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_46 : Operation 1520 [2/2] (1.15ns)   --->   "%data_l2_1_load_170 = load i9 %data_l2_1_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1520 'load' 'data_l2_1_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_46 : Operation 1521 [1/2] (1.15ns)   --->   "%output_l1_0_load_4 = load i9 %output_l1_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1521 'load' 'output_l1_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1522 [1/2] (1.15ns)   --->   "%output_l1_1_load_4 = load i9 %output_l1_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1522 'load' 'output_l1_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1523 [1/2] (1.15ns)   --->   "%output_l1_0_load_5 = load i9 %output_l1_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1523 'load' 'output_l1_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1524 [1/2] (1.15ns)   --->   "%output_l1_2_load_4 = load i9 %output_l1_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1524 'load' 'output_l1_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1525 [1/2] (1.15ns)   --->   "%output_l1_1_load_5 = load i9 %output_l1_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1525 'load' 'output_l1_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1526 [2/2] (1.15ns)   --->   "%output_l1_0_load_6 = load i9 %output_l1_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1526 'load' 'output_l1_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1527 [1/2] (1.15ns)   --->   "%output_l1_3_load_4 = load i9 %output_l1_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1527 'load' 'output_l1_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1528 [1/2] (1.15ns)   --->   "%output_l1_2_load_5 = load i9 %output_l1_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1528 'load' 'output_l1_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1529 [2/2] (1.15ns)   --->   "%output_l1_1_load_6 = load i9 %output_l1_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1529 'load' 'output_l1_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1530 [2/2] (1.15ns)   --->   "%output_l1_0_load_7 = load i9 %output_l1_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1530 'load' 'output_l1_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1531 [1/2] (1.15ns)   --->   "%output_l1_3_load_5 = load i9 %output_l1_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1531 'load' 'output_l1_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1532 [2/2] (1.15ns)   --->   "%output_l1_2_load_6 = load i9 %output_l1_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1532 'load' 'output_l1_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1533 [2/2] (1.15ns)   --->   "%output_l1_1_load_7 = load i9 %output_l1_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1533 'load' 'output_l1_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1534 [2/2] (1.15ns)   --->   "%output_l1_3_load_6 = load i9 %output_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1534 'load' 'output_l1_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1535 [2/2] (1.15ns)   --->   "%output_l1_2_load_7 = load i9 %output_l1_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1535 'load' 'output_l1_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_46 : Operation 1536 [2/2] (1.15ns)   --->   "%output_l1_3_load_7 = load i9 %output_l1_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1536 'load' 'output_l1_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 47 <SV = 18> <Delay = 2.70>
ST_47 : Operation 1537 [1/1] (0.70ns)   --->   "%add_ln125_17 = add i5, i5 %zext_ln110_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1537 'add' 'add_ln125_17' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1538 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i5 %add_ln125_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1538 'zext' 'zext_ln125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1539 [1/1] (0.71ns)   --->   "%add_ln125_2 = add i9 %zext_ln125, i9 %add_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1539 'add' 'add_ln125_2' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1540 [1/1] (0.00ns)   --->   "%lshr_ln124_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln125_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1540 'partselect' 'lshr_ln124_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1541 [1/2] (1.15ns)   --->   "%weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1541 'load' 'weight_l2_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1542 [1/2] (1.15ns)   --->   "%weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1542 'load' 'weight_l2_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1543 [1/2] (1.15ns)   --->   "%weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1543 'load' 'weight_l2_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1544 [1/2] (1.15ns)   --->   "%weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1544 'load' 'weight_l2_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1545 [1/2] (1.15ns)   --->   "%weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1545 'load' 'weight_l2_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1546 [1/2] (1.15ns)   --->   "%weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1546 'load' 'weight_l2_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1547 [1/2] (1.15ns)   --->   "%weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1547 'load' 'weight_l2_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1548 [1/2] (1.15ns)   --->   "%weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1548 'load' 'weight_l2_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1549 [1/1] (0.00ns)   --->   "%zext_ln125_2 = zext i5 %add_ln125_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1549 'zext' 'zext_ln125_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1550 [1/1] (0.72ns)   --->   "%add_ln125_6 = add i10 %zext_ln125_2, i10 %add_ln108_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1550 'add' 'add_ln125_6' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1551 [1/1] (0.00ns)   --->   "%lshr_ln124_6 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_6, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1551 'partselect' 'lshr_ln124_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1552 [1/1] (0.00ns)   --->   "%zext_ln124_12 = zext i9 %lshr_ln124_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1552 'zext' 'zext_ln124_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1553 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1553 'getelementptr' 'weight_l2_0_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1554 [2/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1554 'load' 'weight_l2_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1555 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1555 'getelementptr' 'weight_l2_1_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1556 [2/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1556 'load' 'weight_l2_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1557 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1557 'getelementptr' 'weight_l2_2_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1558 [2/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1558 'load' 'weight_l2_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1559 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1559 'getelementptr' 'weight_l2_3_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1560 [2/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1560 'load' 'weight_l2_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1561 [1/1] (0.70ns)   --->   "%add_ln125_20 = add i4, i4 %zext_ln110_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1561 'add' 'add_ln125_20' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1562 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i4 %add_ln125_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1562 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1563 [1/1] (0.72ns)   --->   "%add_ln125_9 = add i10 %zext_ln125_4, i10 %add_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1563 'add' 'add_ln125_9' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1564 [1/1] (0.00ns)   --->   "%lshr_ln124_9 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_9, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1564 'partselect' 'lshr_ln124_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln124_13 = zext i8 %lshr_ln124_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1565 'zext' 'zext_ln124_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1566 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1566 'getelementptr' 'weight_l2_0_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1567 [2/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1567 'load' 'weight_l2_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1568 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1568 'getelementptr' 'weight_l2_1_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1569 [2/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1569 'load' 'weight_l2_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1570 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1570 'getelementptr' 'weight_l2_2_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1571 [2/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1571 'load' 'weight_l2_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1572 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1572 'getelementptr' 'weight_l2_3_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1573 [2/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1573 'load' 'weight_l2_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1574 [1/1] (0.72ns)   --->   "%add_ln125_10 = add i10 %zext_ln125_2, i10 %add_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1574 'add' 'add_ln125_10' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1575 [1/1] (0.00ns)   --->   "%lshr_ln124_s = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_10, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1575 'partselect' 'lshr_ln124_s' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1576 [1/1] (0.72ns)   --->   "%add_ln125_13 = add i10 %zext_ln125_4, i10 %add_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1576 'add' 'add_ln125_13' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1577 [1/1] (0.00ns)   --->   "%lshr_ln124_12 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_13, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1577 'partselect' 'lshr_ln124_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1578 [1/1] (0.72ns)   --->   "%add_ln125_14 = add i10 %zext_ln125_2, i10 %add_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125]   --->   Operation 1578 'add' 'add_ln125_14' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1579 [1/1] (0.00ns)   --->   "%lshr_ln124_13 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln125_14, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1579 'partselect' 'lshr_ln124_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1580 [1/2] (1.15ns)   --->   "%data_l2_1_load_169 = load i9 %data_l2_1_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1580 'load' 'data_l2_1_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1581 [1/2] (1.15ns)   --->   "%data_l2_2_load_169 = load i9 %data_l2_2_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1581 'load' 'data_l2_2_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1582 [1/2] (1.15ns)   --->   "%data_l2_3_load_169 = load i9 %data_l2_3_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1582 'load' 'data_l2_3_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1583 [1/2] (1.15ns)   --->   "%data_l2_0_load_169 = load i9 %data_l2_0_addr_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1583 'load' 'data_l2_0_load_169' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1584 [1/1] (0.39ns)   --->   "%tmp_196 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_169, i8 %data_l2_2_load_169, i8 %data_l2_3_load_169, i8 %data_l2_0_load_169, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1584 'mux' 'tmp_196' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1585 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_196, i10 %data_l1_3_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1585 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_47 : Operation 1586 [1/2] (1.15ns)   --->   "%data_l2_2_load_170 = load i9 %data_l2_2_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1586 'load' 'data_l2_2_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1587 [1/2] (1.15ns)   --->   "%data_l2_3_load_170 = load i9 %data_l2_3_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1587 'load' 'data_l2_3_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1588 [1/2] (1.15ns)   --->   "%data_l2_0_load_170 = load i9 %data_l2_0_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1588 'load' 'data_l2_0_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1589 [1/2] (1.15ns)   --->   "%data_l2_1_load_170 = load i9 %data_l2_1_addr_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1589 'load' 'data_l2_1_load_170' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1590 [1/1] (0.39ns)   --->   "%tmp_197 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_170, i8 %data_l2_3_load_170, i8 %data_l2_0_load_170, i8 %data_l2_1_load_170, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1590 'mux' 'tmp_197' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1591 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_197, i10 %data_l1_3_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1591 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_47 : Operation 1592 [1/1] (0.71ns)   --->   "%add_ln141_171 = add i9, i9 %add_ln141_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1592 'add' 'add_ln141_171' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1593 [1/1] (0.00ns)   --->   "%lshr_ln140_170 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_171, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1593 'partselect' 'lshr_ln140_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1594 [1/1] (0.00ns)   --->   "%zext_ln140_185 = zext i7 %lshr_ln140_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1594 'zext' 'zext_ln140_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1595 [1/1] (0.00ns)   --->   "%data_l2_3_addr_172 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1595 'getelementptr' 'data_l2_3_addr_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1596 [2/2] (1.15ns)   --->   "%data_l2_3_load_171 = load i9 %data_l2_3_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1596 'load' 'data_l2_3_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1597 [1/1] (0.00ns)   --->   "%data_l2_0_addr_172 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1597 'getelementptr' 'data_l2_0_addr_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1598 [2/2] (1.15ns)   --->   "%data_l2_0_load_171 = load i9 %data_l2_0_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1598 'load' 'data_l2_0_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1599 [1/1] (0.00ns)   --->   "%data_l2_1_addr_172 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1599 'getelementptr' 'data_l2_1_addr_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1600 [2/2] (1.15ns)   --->   "%data_l2_1_load_171 = load i9 %data_l2_1_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1600 'load' 'data_l2_1_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1601 [1/1] (0.00ns)   --->   "%data_l2_2_addr_172 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1601 'getelementptr' 'data_l2_2_addr_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1602 [2/2] (1.15ns)   --->   "%data_l2_2_load_171 = load i9 %data_l2_2_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1602 'load' 'data_l2_2_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1603 [1/1] (0.71ns)   --->   "%add_ln141_172 = add i9, i9 %add_ln141_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1603 'add' 'add_ln141_172' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1604 [1/1] (0.00ns)   --->   "%lshr_ln140_171 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_172, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1604 'partselect' 'lshr_ln140_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1605 [1/1] (0.00ns)   --->   "%zext_ln140_186 = zext i7 %lshr_ln140_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1605 'zext' 'zext_ln140_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1606 [1/1] (0.00ns)   --->   "%data_l2_0_addr_173 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1606 'getelementptr' 'data_l2_0_addr_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1607 [2/2] (1.15ns)   --->   "%data_l2_0_load_172 = load i9 %data_l2_0_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1607 'load' 'data_l2_0_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1608 [1/1] (0.00ns)   --->   "%data_l2_1_addr_173 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1608 'getelementptr' 'data_l2_1_addr_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1609 [2/2] (1.15ns)   --->   "%data_l2_1_load_172 = load i9 %data_l2_1_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1609 'load' 'data_l2_1_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1610 [1/1] (0.00ns)   --->   "%data_l2_2_addr_173 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1610 'getelementptr' 'data_l2_2_addr_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1611 [2/2] (1.15ns)   --->   "%data_l2_2_load_172 = load i9 %data_l2_2_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1611 'load' 'data_l2_2_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1612 [1/1] (0.00ns)   --->   "%data_l2_3_addr_173 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1612 'getelementptr' 'data_l2_3_addr_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_47 : Operation 1613 [2/2] (1.15ns)   --->   "%data_l2_3_load_172 = load i9 %data_l2_3_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1613 'load' 'data_l2_3_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_47 : Operation 1614 [1/2] (1.15ns)   --->   "%output_l1_0_load_6 = load i9 %output_l1_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1614 'load' 'output_l1_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1615 [1/2] (1.15ns)   --->   "%output_l1_1_load_6 = load i9 %output_l1_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1615 'load' 'output_l1_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1616 [1/2] (1.15ns)   --->   "%output_l1_0_load_7 = load i9 %output_l1_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1616 'load' 'output_l1_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1617 [1/2] (1.15ns)   --->   "%output_l1_2_load_6 = load i9 %output_l1_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1617 'load' 'output_l1_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1618 [1/2] (1.15ns)   --->   "%output_l1_1_load_7 = load i9 %output_l1_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1618 'load' 'output_l1_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1619 [2/2] (1.15ns)   --->   "%output_l1_0_load_8 = load i9 %output_l1_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1619 'load' 'output_l1_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1620 [1/2] (1.15ns)   --->   "%output_l1_3_load_6 = load i9 %output_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1620 'load' 'output_l1_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1621 [1/2] (1.15ns)   --->   "%output_l1_2_load_7 = load i9 %output_l1_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1621 'load' 'output_l1_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1622 [2/2] (1.15ns)   --->   "%output_l1_1_load_8 = load i9 %output_l1_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1622 'load' 'output_l1_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1623 [2/2] (1.15ns)   --->   "%output_l1_0_load_9 = load i9 %output_l1_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1623 'load' 'output_l1_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1624 [1/2] (1.15ns)   --->   "%output_l1_3_load_7 = load i9 %output_l1_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1624 'load' 'output_l1_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1625 [2/2] (1.15ns)   --->   "%output_l1_2_load_8 = load i9 %output_l1_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1625 'load' 'output_l1_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1626 [2/2] (1.15ns)   --->   "%output_l1_1_load_9 = load i9 %output_l1_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1626 'load' 'output_l1_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1627 [2/2] (1.15ns)   --->   "%output_l1_3_load_8 = load i9 %output_l1_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1627 'load' 'output_l1_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1628 [2/2] (1.15ns)   --->   "%output_l1_2_load_9 = load i9 %output_l1_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1628 'load' 'output_l1_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_47 : Operation 1629 [2/2] (1.15ns)   --->   "%output_l1_3_load_9 = load i9 %output_l1_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1629 'load' 'output_l1_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 48 <SV = 19> <Delay = 2.70>
ST_48 : Operation 1630 [1/1] (0.43ns)   --->   "%add_ln124 = add i2 %trunc_ln108, i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1630 'add' 'add_ln124' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1631 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i2 %add_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1631 'zext' 'zext_ln124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1632 [1/1] (0.39ns)   --->   "%tmp = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1632 'mux' 'tmp' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1633 [1/1] (0.43ns)   --->   "%add_ln124_4 = add i2, i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1633 'add' 'add_ln124_4' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1634 [1/1] (0.43ns)   --->   "%add_ln124_1 = add i2 %add_ln124_4, i2 %trunc_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1634 'add' 'add_ln124_1' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln124_1 = zext i2 %add_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1635 'zext' 'zext_ln124_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1636 [1/1] (0.39ns)   --->   "%tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1636 'mux' 'tmp_11' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1637 [1/1] (0.39ns)   --->   "%tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1637 'mux' 'tmp_15' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1638 [1/1] (0.39ns)   --->   "%tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1638 'mux' 'tmp_16' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1639 [1/2] (1.15ns)   --->   "%weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1639 'load' 'weight_l2_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1640 [1/2] (1.15ns)   --->   "%weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1640 'load' 'weight_l2_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1641 [1/2] (1.15ns)   --->   "%weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1641 'load' 'weight_l2_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1642 [1/2] (1.15ns)   --->   "%weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1642 'load' 'weight_l2_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1643 [1/1] (0.39ns)   --->   "%tmp_19 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1643 'mux' 'tmp_19' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1644 [1/2] (1.15ns)   --->   "%weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1644 'load' 'weight_l2_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1645 [1/2] (1.15ns)   --->   "%weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1645 'load' 'weight_l2_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1646 [1/2] (1.15ns)   --->   "%weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1646 'load' 'weight_l2_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1647 [1/2] (1.15ns)   --->   "%weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1647 'load' 'weight_l2_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1648 [1/1] (0.39ns)   --->   "%tmp_20 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1648 'mux' 'tmp_20' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1649 [1/1] (0.00ns)   --->   "%zext_ln124_16 = zext i9 %lshr_ln124_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1649 'zext' 'zext_ln124_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1650 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1650 'getelementptr' 'weight_l2_0_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1651 [2/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1651 'load' 'weight_l2_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1652 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1652 'getelementptr' 'weight_l2_1_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1653 [2/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1653 'load' 'weight_l2_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1654 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1654 'getelementptr' 'weight_l2_2_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1655 [2/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1655 'load' 'weight_l2_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1656 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1656 'getelementptr' 'weight_l2_3_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1657 [2/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1657 'load' 'weight_l2_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln124_17 = zext i8 %lshr_ln124_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1658 'zext' 'zext_ln124_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1659 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1659 'getelementptr' 'weight_l2_0_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1660 [2/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1660 'load' 'weight_l2_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1661 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1661 'getelementptr' 'weight_l2_1_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1662 [2/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1662 'load' 'weight_l2_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1663 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1663 'getelementptr' 'weight_l2_2_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1664 [2/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1664 'load' 'weight_l2_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1665 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1665 'getelementptr' 'weight_l2_3_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1666 [2/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1666 'load' 'weight_l2_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1667 [1/2] (1.15ns)   --->   "%data_l2_3_load_171 = load i9 %data_l2_3_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1667 'load' 'data_l2_3_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1668 [1/2] (1.15ns)   --->   "%data_l2_0_load_171 = load i9 %data_l2_0_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1668 'load' 'data_l2_0_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1669 [1/2] (1.15ns)   --->   "%data_l2_1_load_171 = load i9 %data_l2_1_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1669 'load' 'data_l2_1_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1670 [1/2] (1.15ns)   --->   "%data_l2_2_load_171 = load i9 %data_l2_2_addr_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1670 'load' 'data_l2_2_load_171' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1671 [1/1] (0.39ns)   --->   "%tmp_198 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_171, i8 %data_l2_0_load_171, i8 %data_l2_1_load_171, i8 %data_l2_2_load_171, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1671 'mux' 'tmp_198' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1672 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_198, i10 %data_l1_3_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1672 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_48 : Operation 1673 [1/2] (1.15ns)   --->   "%data_l2_0_load_172 = load i9 %data_l2_0_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1673 'load' 'data_l2_0_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1674 [1/2] (1.15ns)   --->   "%data_l2_1_load_172 = load i9 %data_l2_1_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1674 'load' 'data_l2_1_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1675 [1/2] (1.15ns)   --->   "%data_l2_2_load_172 = load i9 %data_l2_2_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1675 'load' 'data_l2_2_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1676 [1/2] (1.15ns)   --->   "%data_l2_3_load_172 = load i9 %data_l2_3_addr_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1676 'load' 'data_l2_3_load_172' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1677 [1/1] (0.39ns)   --->   "%tmp_199 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_172, i8 %data_l2_1_load_172, i8 %data_l2_2_load_172, i8 %data_l2_3_load_172, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1677 'mux' 'tmp_199' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1678 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_199, i10 %data_l1_3_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1678 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_48 : Operation 1679 [1/1] (0.71ns)   --->   "%add_ln141_173 = add i9, i9 %add_ln141_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1679 'add' 'add_ln141_173' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1680 [1/1] (0.00ns)   --->   "%lshr_ln140_172 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_173, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1680 'partselect' 'lshr_ln140_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln140_187 = zext i7 %lshr_ln140_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1681 'zext' 'zext_ln140_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1682 [1/1] (0.00ns)   --->   "%data_l2_1_addr_174 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1682 'getelementptr' 'data_l2_1_addr_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1683 [2/2] (1.15ns)   --->   "%data_l2_1_load_173 = load i9 %data_l2_1_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1683 'load' 'data_l2_1_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1684 [1/1] (0.00ns)   --->   "%data_l2_2_addr_174 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1684 'getelementptr' 'data_l2_2_addr_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1685 [2/2] (1.15ns)   --->   "%data_l2_2_load_173 = load i9 %data_l2_2_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1685 'load' 'data_l2_2_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1686 [1/1] (0.00ns)   --->   "%data_l2_3_addr_174 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1686 'getelementptr' 'data_l2_3_addr_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1687 [2/2] (1.15ns)   --->   "%data_l2_3_load_173 = load i9 %data_l2_3_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1687 'load' 'data_l2_3_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1688 [1/1] (0.00ns)   --->   "%data_l2_0_addr_174 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1688 'getelementptr' 'data_l2_0_addr_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1689 [2/2] (1.15ns)   --->   "%data_l2_0_load_173 = load i9 %data_l2_0_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1689 'load' 'data_l2_0_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1690 [1/1] (0.71ns)   --->   "%add_ln141_174 = add i9, i9 %add_ln141_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1690 'add' 'add_ln141_174' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1691 [1/1] (0.00ns)   --->   "%lshr_ln140_173 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_174, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1691 'partselect' 'lshr_ln140_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln140_188 = zext i7 %lshr_ln140_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1692 'zext' 'zext_ln140_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1693 [1/1] (0.00ns)   --->   "%data_l2_2_addr_175 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1693 'getelementptr' 'data_l2_2_addr_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1694 [2/2] (1.15ns)   --->   "%data_l2_2_load_174 = load i9 %data_l2_2_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1694 'load' 'data_l2_2_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1695 [1/1] (0.00ns)   --->   "%data_l2_3_addr_175 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1695 'getelementptr' 'data_l2_3_addr_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1696 [2/2] (1.15ns)   --->   "%data_l2_3_load_174 = load i9 %data_l2_3_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1696 'load' 'data_l2_3_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1697 [1/1] (0.00ns)   --->   "%data_l2_0_addr_175 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1697 'getelementptr' 'data_l2_0_addr_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1698 [2/2] (1.15ns)   --->   "%data_l2_0_load_174 = load i9 %data_l2_0_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1698 'load' 'data_l2_0_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1699 [1/1] (0.00ns)   --->   "%data_l2_1_addr_175 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1699 'getelementptr' 'data_l2_1_addr_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_48 : Operation 1700 [2/2] (1.15ns)   --->   "%data_l2_1_load_174 = load i9 %data_l2_1_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1700 'load' 'data_l2_1_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_48 : Operation 1701 [1/2] (1.15ns)   --->   "%output_l1_0_load_8 = load i9 %output_l1_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1701 'load' 'output_l1_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1702 [1/2] (1.15ns)   --->   "%output_l1_1_load_8 = load i9 %output_l1_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1702 'load' 'output_l1_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1703 [1/2] (1.15ns)   --->   "%output_l1_0_load_9 = load i9 %output_l1_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1703 'load' 'output_l1_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1704 [1/2] (1.15ns)   --->   "%output_l1_2_load_8 = load i9 %output_l1_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1704 'load' 'output_l1_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1705 [1/2] (1.15ns)   --->   "%output_l1_1_load_9 = load i9 %output_l1_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1705 'load' 'output_l1_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1706 [2/2] (1.15ns)   --->   "%output_l1_0_load_10 = load i9 %output_l1_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1706 'load' 'output_l1_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1707 [1/2] (1.15ns)   --->   "%output_l1_3_load_8 = load i9 %output_l1_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1707 'load' 'output_l1_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1708 [1/2] (1.15ns)   --->   "%output_l1_2_load_9 = load i9 %output_l1_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1708 'load' 'output_l1_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1709 [2/2] (1.15ns)   --->   "%output_l1_1_load_10 = load i9 %output_l1_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1709 'load' 'output_l1_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1710 [2/2] (1.15ns)   --->   "%output_l1_0_load_11 = load i9 %output_l1_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1710 'load' 'output_l1_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1711 [1/2] (1.15ns)   --->   "%output_l1_3_load_9 = load i9 %output_l1_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1711 'load' 'output_l1_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1712 [2/2] (1.15ns)   --->   "%output_l1_2_load_10 = load i9 %output_l1_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1712 'load' 'output_l1_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1713 [2/2] (1.15ns)   --->   "%output_l1_1_load_11 = load i9 %output_l1_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1713 'load' 'output_l1_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1714 [2/2] (1.15ns)   --->   "%output_l1_3_load_10 = load i9 %output_l1_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1714 'load' 'output_l1_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1715 [2/2] (1.15ns)   --->   "%output_l1_2_load_11 = load i9 %output_l1_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1715 'load' 'output_l1_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_48 : Operation 1716 [2/2] (1.15ns)   --->   "%output_l1_3_load_11 = load i9 %output_l1_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1716 'load' 'output_l1_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 49 <SV = 20> <Delay = 2.87>
ST_49 : Operation 1717 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2, i1, i2 %r, i1, i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1717 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_49 : Operation 1718 [1/1] (0.00ns)   --->   "%tmp_10_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i2.i1.i2, i1, i2 %empty_106, i1, i2 %empty_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1718 'bitconcatenate' 'tmp_10_mid1' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.00>
ST_49 : Operation 1719 [1/1] (0.29ns)   --->   "%select_ln108_9 = select i1 %icmp_ln110, i6 %tmp_10_mid1, i6 %tmp_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1719 'select' 'select_ln108_9' <Predicate = (!icmp_ln108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 1720 [1/1] (0.00ns)   --->   "%zext_ln108_11 = zext i6 %select_ln108_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1720 'zext' 'zext_ln108_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1721 [1/1] (0.00ns)   --->   "%zext_ln124_6 = zext i7 %lshr_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1721 'zext' 'zext_ln124_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1722 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1722 'getelementptr' 'weight_l2_0_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1723 [2/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1723 'load' 'weight_l2_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1724 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1724 'getelementptr' 'weight_l2_1_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1725 [2/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1725 'load' 'weight_l2_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1726 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1726 'getelementptr' 'weight_l2_2_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1727 [2/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1727 'load' 'weight_l2_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1728 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1728 'getelementptr' 'weight_l2_3_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1729 [2/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1729 'load' 'weight_l2_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1730 [1/1] (0.00ns)   --->   "%zext_ln124_10 = zext i8 %lshr_ln124_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1730 'zext' 'zext_ln124_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1731 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1731 'getelementptr' 'weight_l2_0_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1732 [2/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1732 'load' 'weight_l2_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1733 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1733 'getelementptr' 'weight_l2_1_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1734 [2/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1734 'load' 'weight_l2_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1735 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1735 'getelementptr' 'weight_l2_2_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1736 [2/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1736 'load' 'weight_l2_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1737 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1737 'getelementptr' 'weight_l2_3_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1738 [2/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1738 'load' 'weight_l2_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1739 [1/2] (1.15ns)   --->   "%weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1739 'load' 'weight_l2_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1740 [1/2] (1.15ns)   --->   "%weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1740 'load' 'weight_l2_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1741 [1/2] (1.15ns)   --->   "%weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1741 'load' 'weight_l2_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1742 [1/2] (1.15ns)   --->   "%weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1742 'load' 'weight_l2_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1743 [1/1] (0.39ns)   --->   "%tmp_23 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1743 'mux' 'tmp_23' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1744 [1/2] (1.15ns)   --->   "%weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1744 'load' 'weight_l2_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1745 [1/2] (1.15ns)   --->   "%weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1745 'load' 'weight_l2_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1746 [1/2] (1.15ns)   --->   "%weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1746 'load' 'weight_l2_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1747 [1/2] (1.15ns)   --->   "%weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1747 'load' 'weight_l2_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1748 [1/1] (0.39ns)   --->   "%tmp_24 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln124_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1748 'mux' 'tmp_24' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1749 [1/2] (1.15ns)   --->   "%data_l2_1_load_173 = load i9 %data_l2_1_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1749 'load' 'data_l2_1_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1750 [1/2] (1.15ns)   --->   "%data_l2_2_load_173 = load i9 %data_l2_2_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1750 'load' 'data_l2_2_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1751 [1/2] (1.15ns)   --->   "%data_l2_3_load_173 = load i9 %data_l2_3_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1751 'load' 'data_l2_3_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1752 [1/2] (1.15ns)   --->   "%data_l2_0_load_173 = load i9 %data_l2_0_addr_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1752 'load' 'data_l2_0_load_173' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1753 [1/1] (0.39ns)   --->   "%tmp_200 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_173, i8 %data_l2_2_load_173, i8 %data_l2_3_load_173, i8 %data_l2_0_load_173, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1753 'mux' 'tmp_200' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1754 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_200, i10 %data_l1_3_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1754 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_49 : Operation 1755 [1/2] (1.15ns)   --->   "%data_l2_2_load_174 = load i9 %data_l2_2_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1755 'load' 'data_l2_2_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1756 [1/2] (1.15ns)   --->   "%data_l2_3_load_174 = load i9 %data_l2_3_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1756 'load' 'data_l2_3_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1757 [1/2] (1.15ns)   --->   "%data_l2_0_load_174 = load i9 %data_l2_0_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1757 'load' 'data_l2_0_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1758 [1/2] (1.15ns)   --->   "%data_l2_1_load_174 = load i9 %data_l2_1_addr_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1758 'load' 'data_l2_1_load_174' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1759 [1/1] (0.39ns)   --->   "%tmp_201 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_174, i8 %data_l2_3_load_174, i8 %data_l2_0_load_174, i8 %data_l2_1_load_174, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1759 'mux' 'tmp_201' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1760 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_201, i10 %data_l1_3_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1760 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_49 : Operation 1761 [1/1] (0.70ns)   --->   "%add_ln141_175 = add i9 %zext_ln108_11, i9 %zext_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1761 'add' 'add_ln141_175' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1762 [1/1] (0.00ns)   --->   "%lshr_ln140_174 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_175, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1762 'partselect' 'lshr_ln140_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1763 [1/1] (0.00ns)   --->   "%zext_ln140_189 = zext i7 %lshr_ln140_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1763 'zext' 'zext_ln140_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1764 [1/1] (0.00ns)   --->   "%data_l2_0_addr_176 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1764 'getelementptr' 'data_l2_0_addr_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1765 [2/2] (1.15ns)   --->   "%data_l2_0_load_175 = load i9 %data_l2_0_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1765 'load' 'data_l2_0_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1766 [1/1] (0.00ns)   --->   "%data_l2_1_addr_176 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1766 'getelementptr' 'data_l2_1_addr_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1767 [2/2] (1.15ns)   --->   "%data_l2_1_load_175 = load i9 %data_l2_1_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1767 'load' 'data_l2_1_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1768 [1/1] (0.00ns)   --->   "%data_l2_2_addr_176 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1768 'getelementptr' 'data_l2_2_addr_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1769 [2/2] (1.15ns)   --->   "%data_l2_2_load_175 = load i9 %data_l2_2_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1769 'load' 'data_l2_2_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1770 [1/1] (0.00ns)   --->   "%data_l2_3_addr_176 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1770 'getelementptr' 'data_l2_3_addr_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1771 [2/2] (1.15ns)   --->   "%data_l2_3_load_175 = load i9 %data_l2_3_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1771 'load' 'data_l2_3_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1772 [1/1] (0.71ns)   --->   "%add_ln141_176 = add i9, i9 %add_ln141_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1772 'add' 'add_ln141_176' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1773 [1/1] (0.00ns)   --->   "%lshr_ln140_175 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_176, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1773 'partselect' 'lshr_ln140_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1774 [1/1] (0.00ns)   --->   "%zext_ln140_190 = zext i7 %lshr_ln140_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1774 'zext' 'zext_ln140_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1775 [1/1] (0.00ns)   --->   "%data_l2_1_addr_177 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1775 'getelementptr' 'data_l2_1_addr_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1776 [2/2] (1.15ns)   --->   "%data_l2_1_load_176 = load i9 %data_l2_1_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1776 'load' 'data_l2_1_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1777 [1/1] (0.00ns)   --->   "%data_l2_2_addr_177 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1777 'getelementptr' 'data_l2_2_addr_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1778 [2/2] (1.15ns)   --->   "%data_l2_2_load_176 = load i9 %data_l2_2_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1778 'load' 'data_l2_2_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1779 [1/1] (0.00ns)   --->   "%data_l2_3_addr_177 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1779 'getelementptr' 'data_l2_3_addr_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1780 [2/2] (1.15ns)   --->   "%data_l2_3_load_176 = load i9 %data_l2_3_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1780 'load' 'data_l2_3_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1781 [1/1] (0.00ns)   --->   "%data_l2_0_addr_177 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1781 'getelementptr' 'data_l2_0_addr_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_49 : Operation 1782 [2/2] (1.15ns)   --->   "%data_l2_0_load_176 = load i9 %data_l2_0_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1782 'load' 'data_l2_0_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_49 : Operation 1783 [1/2] (1.15ns)   --->   "%output_l1_0_load_10 = load i9 %output_l1_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1783 'load' 'output_l1_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1784 [1/2] (1.15ns)   --->   "%output_l1_1_load_10 = load i9 %output_l1_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1784 'load' 'output_l1_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1785 [1/2] (1.15ns)   --->   "%output_l1_0_load_11 = load i9 %output_l1_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1785 'load' 'output_l1_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1786 [1/2] (1.15ns)   --->   "%output_l1_2_load_10 = load i9 %output_l1_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1786 'load' 'output_l1_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1787 [1/2] (1.15ns)   --->   "%output_l1_1_load_11 = load i9 %output_l1_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1787 'load' 'output_l1_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1788 [2/2] (1.15ns)   --->   "%output_l1_0_load_12 = load i9 %output_l1_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1788 'load' 'output_l1_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1789 [1/2] (1.15ns)   --->   "%output_l1_3_load_10 = load i9 %output_l1_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1789 'load' 'output_l1_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1790 [1/2] (1.15ns)   --->   "%output_l1_2_load_11 = load i9 %output_l1_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1790 'load' 'output_l1_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1791 [2/2] (1.15ns)   --->   "%output_l1_1_load_12 = load i9 %output_l1_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1791 'load' 'output_l1_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1792 [2/2] (1.15ns)   --->   "%output_l1_0_load_13 = load i9 %output_l1_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1792 'load' 'output_l1_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1793 [1/2] (1.15ns)   --->   "%output_l1_3_load_11 = load i9 %output_l1_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1793 'load' 'output_l1_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1794 [2/2] (1.15ns)   --->   "%output_l1_2_load_12 = load i9 %output_l1_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1794 'load' 'output_l1_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1795 [2/2] (1.15ns)   --->   "%output_l1_1_load_13 = load i9 %output_l1_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1795 'load' 'output_l1_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1796 [2/2] (1.15ns)   --->   "%output_l1_3_load_12 = load i9 %output_l1_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1796 'load' 'output_l1_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1797 [2/2] (1.15ns)   --->   "%output_l1_2_load_13 = load i9 %output_l1_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1797 'load' 'output_l1_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_49 : Operation 1798 [2/2] (1.15ns)   --->   "%output_l1_3_load_13 = load i9 %output_l1_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1798 'load' 'output_l1_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 50 <SV = 21> <Delay = 2.70>
ST_50 : Operation 1799 [1/2] (1.15ns)   --->   "%weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1799 'load' 'weight_l2_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1800 [1/2] (1.15ns)   --->   "%weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1800 'load' 'weight_l2_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1801 [1/2] (1.15ns)   --->   "%weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1801 'load' 'weight_l2_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1802 [1/2] (1.15ns)   --->   "%weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1802 'load' 'weight_l2_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1803 [1/2] (1.15ns)   --->   "%weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1803 'load' 'weight_l2_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1804 [1/2] (1.15ns)   --->   "%weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1804 'load' 'weight_l2_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1805 [1/2] (1.15ns)   --->   "%weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1805 'load' 'weight_l2_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1806 [1/2] (1.15ns)   --->   "%weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1806 'load' 'weight_l2_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln124_14 = zext i8 %lshr_ln124_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1807 'zext' 'zext_ln124_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1808 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1808 'getelementptr' 'weight_l2_0_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1809 [2/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1809 'load' 'weight_l2_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1810 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1810 'getelementptr' 'weight_l2_1_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1811 [2/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1811 'load' 'weight_l2_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1812 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1812 'getelementptr' 'weight_l2_2_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1813 [2/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1813 'load' 'weight_l2_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1814 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1814 'getelementptr' 'weight_l2_3_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1815 [2/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1815 'load' 'weight_l2_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln124_18 = zext i8 %lshr_ln124_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1816 'zext' 'zext_ln124_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1817 [1/1] (0.00ns)   --->   "%weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1817 'getelementptr' 'weight_l2_0_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1818 [2/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1818 'load' 'weight_l2_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1819 [1/1] (0.00ns)   --->   "%weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1819 'getelementptr' 'weight_l2_1_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1820 [2/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1820 'load' 'weight_l2_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1821 [1/1] (0.00ns)   --->   "%weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1821 'getelementptr' 'weight_l2_2_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1822 [2/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1822 'load' 'weight_l2_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1823 [1/1] (0.00ns)   --->   "%weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln124_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1823 'getelementptr' 'weight_l2_3_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1824 [2/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1824 'load' 'weight_l2_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1825 [1/1] (0.43ns)   --->   "%add_ln140_10 = add i2 %add_ln124_5, i2 %select_ln108_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1825 'add' 'add_ln140_10' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1826 [1/1] (0.00ns)   --->   "%zext_ln140_11 = zext i2 %add_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1826 'zext' 'zext_ln140_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1827 [1/2] (1.15ns)   --->   "%data_l2_0_load_175 = load i9 %data_l2_0_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1827 'load' 'data_l2_0_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1828 [1/2] (1.15ns)   --->   "%data_l2_1_load_175 = load i9 %data_l2_1_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1828 'load' 'data_l2_1_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1829 [1/2] (1.15ns)   --->   "%data_l2_2_load_175 = load i9 %data_l2_2_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1829 'load' 'data_l2_2_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1830 [1/2] (1.15ns)   --->   "%data_l2_3_load_175 = load i9 %data_l2_3_addr_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1830 'load' 'data_l2_3_load_175' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1831 [1/1] (0.39ns)   --->   "%tmp_202 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_175, i8 %data_l2_1_load_175, i8 %data_l2_2_load_175, i8 %data_l2_3_load_175, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1831 'mux' 'tmp_202' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1832 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_202, i10 %data_l1_3_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1832 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_50 : Operation 1833 [1/2] (1.15ns)   --->   "%data_l2_1_load_176 = load i9 %data_l2_1_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1833 'load' 'data_l2_1_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1834 [1/2] (1.15ns)   --->   "%data_l2_2_load_176 = load i9 %data_l2_2_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1834 'load' 'data_l2_2_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1835 [1/2] (1.15ns)   --->   "%data_l2_3_load_176 = load i9 %data_l2_3_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1835 'load' 'data_l2_3_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1836 [1/2] (1.15ns)   --->   "%data_l2_0_load_176 = load i9 %data_l2_0_addr_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1836 'load' 'data_l2_0_load_176' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1837 [1/1] (0.39ns)   --->   "%tmp_203 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_176, i8 %data_l2_2_load_176, i8 %data_l2_3_load_176, i8 %data_l2_0_load_176, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1837 'mux' 'tmp_203' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1838 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_203, i10 %data_l1_3_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1838 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_50 : Operation 1839 [1/1] (0.71ns)   --->   "%add_ln141_177 = add i9, i9 %add_ln141_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1839 'add' 'add_ln141_177' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1840 [1/1] (0.00ns)   --->   "%lshr_ln140_176 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_177, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1840 'partselect' 'lshr_ln140_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1841 [1/1] (0.00ns)   --->   "%zext_ln140_191 = zext i7 %lshr_ln140_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1841 'zext' 'zext_ln140_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1842 [1/1] (0.00ns)   --->   "%data_l2_2_addr_178 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1842 'getelementptr' 'data_l2_2_addr_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1843 [2/2] (1.15ns)   --->   "%data_l2_2_load_177 = load i9 %data_l2_2_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1843 'load' 'data_l2_2_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1844 [1/1] (0.00ns)   --->   "%data_l2_3_addr_178 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1844 'getelementptr' 'data_l2_3_addr_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1845 [2/2] (1.15ns)   --->   "%data_l2_3_load_177 = load i9 %data_l2_3_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1845 'load' 'data_l2_3_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1846 [1/1] (0.00ns)   --->   "%data_l2_0_addr_178 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1846 'getelementptr' 'data_l2_0_addr_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1847 [2/2] (1.15ns)   --->   "%data_l2_0_load_177 = load i9 %data_l2_0_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1847 'load' 'data_l2_0_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1848 [1/1] (0.00ns)   --->   "%data_l2_1_addr_178 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1848 'getelementptr' 'data_l2_1_addr_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1849 [2/2] (1.15ns)   --->   "%data_l2_1_load_177 = load i9 %data_l2_1_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1849 'load' 'data_l2_1_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1850 [1/1] (0.71ns)   --->   "%add_ln141_178 = add i9, i9 %add_ln141_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1850 'add' 'add_ln141_178' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1851 [1/1] (0.00ns)   --->   "%lshr_ln140_177 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_178, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1851 'partselect' 'lshr_ln140_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1852 [1/1] (0.00ns)   --->   "%zext_ln140_192 = zext i7 %lshr_ln140_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1852 'zext' 'zext_ln140_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1853 [1/1] (0.00ns)   --->   "%data_l2_3_addr_179 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1853 'getelementptr' 'data_l2_3_addr_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1854 [2/2] (1.15ns)   --->   "%data_l2_3_load_178 = load i9 %data_l2_3_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1854 'load' 'data_l2_3_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1855 [1/1] (0.00ns)   --->   "%data_l2_0_addr_179 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1855 'getelementptr' 'data_l2_0_addr_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1856 [2/2] (1.15ns)   --->   "%data_l2_0_load_178 = load i9 %data_l2_0_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1856 'load' 'data_l2_0_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1857 [1/1] (0.00ns)   --->   "%data_l2_1_addr_179 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1857 'getelementptr' 'data_l2_1_addr_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1858 [2/2] (1.15ns)   --->   "%data_l2_1_load_178 = load i9 %data_l2_1_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1858 'load' 'data_l2_1_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1859 [1/1] (0.00ns)   --->   "%data_l2_2_addr_179 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1859 'getelementptr' 'data_l2_2_addr_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_50 : Operation 1860 [2/2] (1.15ns)   --->   "%data_l2_2_load_178 = load i9 %data_l2_2_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1860 'load' 'data_l2_2_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_50 : Operation 1861 [1/2] (1.15ns)   --->   "%output_l1_0_load_12 = load i9 %output_l1_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1861 'load' 'output_l1_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1862 [1/2] (1.15ns)   --->   "%output_l1_1_load_12 = load i9 %output_l1_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1862 'load' 'output_l1_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1863 [1/2] (1.15ns)   --->   "%output_l1_0_load_13 = load i9 %output_l1_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1863 'load' 'output_l1_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1864 [1/2] (1.15ns)   --->   "%output_l1_2_load_12 = load i9 %output_l1_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1864 'load' 'output_l1_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1865 [1/2] (1.15ns)   --->   "%output_l1_1_load_13 = load i9 %output_l1_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1865 'load' 'output_l1_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1866 [2/2] (1.15ns)   --->   "%output_l1_0_load_14 = load i9 %output_l1_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1866 'load' 'output_l1_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1867 [1/2] (1.15ns)   --->   "%output_l1_3_load_12 = load i9 %output_l1_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1867 'load' 'output_l1_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1868 [1/2] (1.15ns)   --->   "%output_l1_2_load_13 = load i9 %output_l1_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1868 'load' 'output_l1_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1869 [2/2] (1.15ns)   --->   "%output_l1_1_load_14 = load i9 %output_l1_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1869 'load' 'output_l1_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1870 [2/2] (1.15ns)   --->   "%output_l1_0_load_15 = load i9 %output_l1_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1870 'load' 'output_l1_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1871 [1/2] (1.15ns)   --->   "%output_l1_3_load_13 = load i9 %output_l1_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1871 'load' 'output_l1_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1872 [2/2] (1.15ns)   --->   "%output_l1_2_load_14 = load i9 %output_l1_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1872 'load' 'output_l1_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1873 [2/2] (1.15ns)   --->   "%output_l1_1_load_15 = load i9 %output_l1_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1873 'load' 'output_l1_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1874 [2/2] (1.15ns)   --->   "%output_l1_3_load_14 = load i9 %output_l1_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1874 'load' 'output_l1_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1875 [2/2] (1.15ns)   --->   "%output_l1_2_load_15 = load i9 %output_l1_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1875 'load' 'output_l1_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_50 : Operation 1876 [2/2] (1.15ns)   --->   "%output_l1_3_load_15 = load i9 %output_l1_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1876 'load' 'output_l1_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 51 <SV = 22> <Delay = 2.70>
ST_51 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node add_ln124_2)   --->   "%xor_ln108 = xor i2 %trunc_ln108, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1877 'xor' 'xor_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1878 [1/1] (0.43ns) (out node of the LUT)   --->   "%add_ln124_2 = add i2 %xor_ln108, i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1878 'add' 'add_ln124_2' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln124_2 = zext i2 %add_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1879 'zext' 'zext_ln124_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1880 [1/1] (0.39ns)   --->   "%tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1880 'mux' 'tmp_13' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1881 [1/1] (0.39ns)   --->   "%tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1881 'mux' 'tmp_17' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1882 [1/2] (1.15ns)   --->   "%weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1882 'load' 'weight_l2_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1883 [1/2] (1.15ns)   --->   "%weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1883 'load' 'weight_l2_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1884 [1/2] (1.15ns)   --->   "%weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1884 'load' 'weight_l2_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1885 [1/2] (1.15ns)   --->   "%weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1885 'load' 'weight_l2_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1886 [1/1] (0.39ns)   --->   "%tmp_21 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1886 'mux' 'tmp_21' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1887 [1/2] (1.15ns)   --->   "%weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1887 'load' 'weight_l2_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1888 [1/2] (1.15ns)   --->   "%weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1888 'load' 'weight_l2_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1889 [1/2] (1.15ns)   --->   "%weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1889 'load' 'weight_l2_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1890 [1/2] (1.15ns)   --->   "%weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1890 'load' 'weight_l2_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1891 [1/1] (0.39ns)   --->   "%tmp_25 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln124_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 1891 'mux' 'tmp_25' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1892 [1/2] (1.15ns)   --->   "%data_l2_2_load_177 = load i9 %data_l2_2_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1892 'load' 'data_l2_2_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1893 [1/2] (1.15ns)   --->   "%data_l2_3_load_177 = load i9 %data_l2_3_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1893 'load' 'data_l2_3_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1894 [1/2] (1.15ns)   --->   "%data_l2_0_load_177 = load i9 %data_l2_0_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1894 'load' 'data_l2_0_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1895 [1/2] (1.15ns)   --->   "%data_l2_1_load_177 = load i9 %data_l2_1_addr_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1895 'load' 'data_l2_1_load_177' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1896 [1/1] (0.39ns)   --->   "%tmp_204 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_177, i8 %data_l2_3_load_177, i8 %data_l2_0_load_177, i8 %data_l2_1_load_177, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1896 'mux' 'tmp_204' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1897 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_204, i10 %data_l1_3_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1897 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_51 : Operation 1898 [1/2] (1.15ns)   --->   "%data_l2_3_load_178 = load i9 %data_l2_3_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1898 'load' 'data_l2_3_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1899 [1/2] (1.15ns)   --->   "%data_l2_0_load_178 = load i9 %data_l2_0_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1899 'load' 'data_l2_0_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1900 [1/2] (1.15ns)   --->   "%data_l2_1_load_178 = load i9 %data_l2_1_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1900 'load' 'data_l2_1_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1901 [1/2] (1.15ns)   --->   "%data_l2_2_load_178 = load i9 %data_l2_2_addr_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1901 'load' 'data_l2_2_load_178' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1902 [1/1] (0.39ns)   --->   "%tmp_205 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_178, i8 %data_l2_0_load_178, i8 %data_l2_1_load_178, i8 %data_l2_2_load_178, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1902 'mux' 'tmp_205' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1903 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_205, i10 %data_l1_3_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1903 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_51 : Operation 1904 [1/1] (0.71ns)   --->   "%add_ln141_179 = add i9, i9 %add_ln141_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1904 'add' 'add_ln141_179' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1905 [1/1] (0.00ns)   --->   "%lshr_ln140_178 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_179, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1905 'partselect' 'lshr_ln140_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln140_193 = zext i7 %lshr_ln140_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1906 'zext' 'zext_ln140_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1907 [1/1] (0.00ns)   --->   "%data_l2_0_addr_180 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1907 'getelementptr' 'data_l2_0_addr_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1908 [2/2] (1.15ns)   --->   "%data_l2_0_load_179 = load i9 %data_l2_0_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1908 'load' 'data_l2_0_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1909 [1/1] (0.00ns)   --->   "%data_l2_1_addr_180 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1909 'getelementptr' 'data_l2_1_addr_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1910 [2/2] (1.15ns)   --->   "%data_l2_1_load_179 = load i9 %data_l2_1_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1910 'load' 'data_l2_1_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1911 [1/1] (0.00ns)   --->   "%data_l2_2_addr_180 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1911 'getelementptr' 'data_l2_2_addr_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1912 [2/2] (1.15ns)   --->   "%data_l2_2_load_179 = load i9 %data_l2_2_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1912 'load' 'data_l2_2_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1913 [1/1] (0.00ns)   --->   "%data_l2_3_addr_180 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1913 'getelementptr' 'data_l2_3_addr_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1914 [2/2] (1.15ns)   --->   "%data_l2_3_load_179 = load i9 %data_l2_3_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1914 'load' 'data_l2_3_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1915 [1/1] (0.71ns)   --->   "%add_ln141_180 = add i9, i9 %add_ln141_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1915 'add' 'add_ln141_180' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1916 [1/1] (0.00ns)   --->   "%lshr_ln140_179 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_180, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1916 'partselect' 'lshr_ln140_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1917 [1/1] (0.00ns)   --->   "%zext_ln140_194 = zext i7 %lshr_ln140_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1917 'zext' 'zext_ln140_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1918 [1/1] (0.00ns)   --->   "%data_l2_1_addr_181 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1918 'getelementptr' 'data_l2_1_addr_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1919 [2/2] (1.15ns)   --->   "%data_l2_1_load_180 = load i9 %data_l2_1_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1919 'load' 'data_l2_1_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1920 [1/1] (0.00ns)   --->   "%data_l2_2_addr_181 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1920 'getelementptr' 'data_l2_2_addr_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1921 [2/2] (1.15ns)   --->   "%data_l2_2_load_180 = load i9 %data_l2_2_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1921 'load' 'data_l2_2_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1922 [1/1] (0.00ns)   --->   "%data_l2_3_addr_181 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1922 'getelementptr' 'data_l2_3_addr_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1923 [2/2] (1.15ns)   --->   "%data_l2_3_load_180 = load i9 %data_l2_3_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1923 'load' 'data_l2_3_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1924 [1/1] (0.00ns)   --->   "%data_l2_0_addr_181 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1924 'getelementptr' 'data_l2_0_addr_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1925 [2/2] (1.15ns)   --->   "%data_l2_0_load_180 = load i9 %data_l2_0_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1925 'load' 'data_l2_0_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_51 : Operation 1926 [1/1] (0.71ns)   --->   "%add_ln141_181 = add i9, i9 %add_ln141_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1926 'add' 'add_ln141_181' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1927 [1/1] (0.00ns)   --->   "%lshr_ln140_180 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_181, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1927 'partselect' 'lshr_ln140_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_51 : Operation 1928 [1/2] (1.15ns)   --->   "%output_l1_0_load_14 = load i9 %output_l1_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1928 'load' 'output_l1_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1929 [1/2] (1.15ns)   --->   "%output_l1_1_load_14 = load i9 %output_l1_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1929 'load' 'output_l1_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1930 [1/2] (1.15ns)   --->   "%output_l1_0_load_15 = load i9 %output_l1_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1930 'load' 'output_l1_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1931 [1/2] (1.15ns)   --->   "%output_l1_2_load_14 = load i9 %output_l1_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1931 'load' 'output_l1_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1932 [1/2] (1.15ns)   --->   "%output_l1_1_load_15 = load i9 %output_l1_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1932 'load' 'output_l1_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1933 [2/2] (1.15ns)   --->   "%output_l1_0_load_16 = load i9 %output_l1_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1933 'load' 'output_l1_0_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1934 [1/2] (1.15ns)   --->   "%output_l1_3_load_14 = load i9 %output_l1_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1934 'load' 'output_l1_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1935 [1/2] (1.15ns)   --->   "%output_l1_2_load_15 = load i9 %output_l1_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1935 'load' 'output_l1_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1936 [2/2] (1.15ns)   --->   "%output_l1_1_load_16 = load i9 %output_l1_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1936 'load' 'output_l1_1_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1937 [2/2] (1.15ns)   --->   "%output_l1_0_load_17 = load i9 %output_l1_0_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1937 'load' 'output_l1_0_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1938 [1/2] (1.15ns)   --->   "%output_l1_3_load_15 = load i9 %output_l1_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1938 'load' 'output_l1_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1939 [2/2] (1.15ns)   --->   "%output_l1_2_load_16 = load i9 %output_l1_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1939 'load' 'output_l1_2_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1940 [2/2] (1.15ns)   --->   "%output_l1_1_load_17 = load i9 %output_l1_1_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1940 'load' 'output_l1_1_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1941 [2/2] (1.15ns)   --->   "%output_l1_3_load_16 = load i9 %output_l1_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1941 'load' 'output_l1_3_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1942 [2/2] (1.15ns)   --->   "%output_l1_2_load_17 = load i9 %output_l1_2_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1942 'load' 'output_l1_2_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_51 : Operation 1943 [2/2] (1.15ns)   --->   "%output_l1_3_load_17 = load i9 %output_l1_3_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1943 'load' 'output_l1_3_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 52 <SV = 23> <Delay = 2.72>
ST_52 : Operation 1944 [1/1] (0.57ns)   --->   "%empty_110 = add i3 %zext_ln108, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1944 'add' 'empty_110' <Predicate = (!icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1945 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty_110, i3 %empty_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1945 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_52 : Operation 1946 [1/1] (0.57ns)   --->   "%p_mid123 = add i3, i3 %zext_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1946 'add' 'p_mid123' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1947 [1/1] (0.00ns)   --->   "%tmp_11_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %p_mid123, i3 %p_mid123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1947 'bitconcatenate' 'tmp_11_mid1' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.00>
ST_52 : Operation 1948 [1/1] (0.29ns)   --->   "%select_ln108_10 = select i1 %icmp_ln110, i6 %tmp_11_mid1, i6 %tmp_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1948 'select' 'select_ln108_10' <Predicate = (!icmp_ln108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 1949 [1/1] (0.00ns)   --->   "%zext_ln108_13 = zext i6 %select_ln108_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 1949 'zext' 'zext_ln108_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1950 [1/2] (1.15ns)   --->   "%data_l2_0_load_179 = load i9 %data_l2_0_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1950 'load' 'data_l2_0_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1951 [1/2] (1.15ns)   --->   "%data_l2_1_load_179 = load i9 %data_l2_1_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1951 'load' 'data_l2_1_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1952 [1/2] (1.15ns)   --->   "%data_l2_2_load_179 = load i9 %data_l2_2_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1952 'load' 'data_l2_2_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1953 [1/2] (1.15ns)   --->   "%data_l2_3_load_179 = load i9 %data_l2_3_addr_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1953 'load' 'data_l2_3_load_179' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1954 [1/1] (0.39ns)   --->   "%tmp_206 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_179, i8 %data_l2_1_load_179, i8 %data_l2_2_load_179, i8 %data_l2_3_load_179, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1954 'mux' 'tmp_206' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1955 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_206, i10 %data_l1_3_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1955 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_52 : Operation 1956 [1/2] (1.15ns)   --->   "%data_l2_1_load_180 = load i9 %data_l2_1_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1956 'load' 'data_l2_1_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1957 [1/2] (1.15ns)   --->   "%data_l2_2_load_180 = load i9 %data_l2_2_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1957 'load' 'data_l2_2_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1958 [1/2] (1.15ns)   --->   "%data_l2_3_load_180 = load i9 %data_l2_3_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1958 'load' 'data_l2_3_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1959 [1/2] (1.15ns)   --->   "%data_l2_0_load_180 = load i9 %data_l2_0_addr_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1959 'load' 'data_l2_0_load_180' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1960 [1/1] (0.39ns)   --->   "%tmp_207 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_180, i8 %data_l2_2_load_180, i8 %data_l2_3_load_180, i8 %data_l2_0_load_180, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1960 'mux' 'tmp_207' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1961 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_207, i10 %data_l1_3_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 1961 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_52 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln140_195 = zext i7 %lshr_ln140_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1962 'zext' 'zext_ln140_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1963 [1/1] (0.00ns)   --->   "%data_l2_2_addr_182 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1963 'getelementptr' 'data_l2_2_addr_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1964 [2/2] (1.15ns)   --->   "%data_l2_2_load_181 = load i9 %data_l2_2_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1964 'load' 'data_l2_2_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1965 [1/1] (0.00ns)   --->   "%data_l2_3_addr_182 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1965 'getelementptr' 'data_l2_3_addr_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1966 [2/2] (1.15ns)   --->   "%data_l2_3_load_181 = load i9 %data_l2_3_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1966 'load' 'data_l2_3_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1967 [1/1] (0.00ns)   --->   "%data_l2_0_addr_182 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1967 'getelementptr' 'data_l2_0_addr_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1968 [2/2] (1.15ns)   --->   "%data_l2_0_load_181 = load i9 %data_l2_0_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1968 'load' 'data_l2_0_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1969 [1/1] (0.00ns)   --->   "%data_l2_1_addr_182 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1969 'getelementptr' 'data_l2_1_addr_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1970 [2/2] (1.15ns)   --->   "%data_l2_1_load_181 = load i9 %data_l2_1_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1970 'load' 'data_l2_1_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1971 [1/1] (0.70ns)   --->   "%add_ln141_182 = add i9 %zext_ln108_13, i9 %zext_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 1971 'add' 'add_ln141_182' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1972 [1/1] (0.00ns)   --->   "%lshr_ln140_181 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_182, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1972 'partselect' 'lshr_ln140_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1973 [1/1] (0.00ns)   --->   "%zext_ln140_196 = zext i7 %lshr_ln140_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1973 'zext' 'zext_ln140_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1974 [1/1] (0.00ns)   --->   "%data_l2_0_addr_183 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1974 'getelementptr' 'data_l2_0_addr_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1975 [2/2] (1.15ns)   --->   "%data_l2_0_load_182 = load i9 %data_l2_0_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1975 'load' 'data_l2_0_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1976 [1/1] (0.00ns)   --->   "%data_l2_1_addr_183 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1976 'getelementptr' 'data_l2_1_addr_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1977 [2/2] (1.15ns)   --->   "%data_l2_1_load_182 = load i9 %data_l2_1_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1977 'load' 'data_l2_1_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1978 [1/1] (0.00ns)   --->   "%data_l2_2_addr_183 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1978 'getelementptr' 'data_l2_2_addr_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1979 [2/2] (1.15ns)   --->   "%data_l2_2_load_182 = load i9 %data_l2_2_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1979 'load' 'data_l2_2_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1980 [1/1] (0.00ns)   --->   "%data_l2_3_addr_183 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1980 'getelementptr' 'data_l2_3_addr_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_52 : Operation 1981 [2/2] (1.15ns)   --->   "%data_l2_3_load_182 = load i9 %data_l2_3_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1981 'load' 'data_l2_3_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_52 : Operation 1982 [1/2] (1.15ns)   --->   "%output_l1_0_load_16 = load i9 %output_l1_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1982 'load' 'output_l1_0_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1983 [1/2] (1.15ns)   --->   "%output_l1_1_load_16 = load i9 %output_l1_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1983 'load' 'output_l1_1_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1984 [1/2] (1.15ns)   --->   "%output_l1_0_load_17 = load i9 %output_l1_0_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1984 'load' 'output_l1_0_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1985 [1/2] (1.15ns)   --->   "%output_l1_2_load_16 = load i9 %output_l1_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1985 'load' 'output_l1_2_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1986 [1/2] (1.15ns)   --->   "%output_l1_1_load_17 = load i9 %output_l1_1_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1986 'load' 'output_l1_1_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1987 [2/2] (1.15ns)   --->   "%output_l1_0_load_18 = load i9 %output_l1_0_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1987 'load' 'output_l1_0_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1988 [1/2] (1.15ns)   --->   "%output_l1_3_load_16 = load i9 %output_l1_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1988 'load' 'output_l1_3_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1989 [1/2] (1.15ns)   --->   "%output_l1_2_load_17 = load i9 %output_l1_2_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1989 'load' 'output_l1_2_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1990 [2/2] (1.15ns)   --->   "%output_l1_1_load_18 = load i9 %output_l1_1_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1990 'load' 'output_l1_1_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1991 [2/2] (1.15ns)   --->   "%output_l1_0_load_19 = load i9 %output_l1_0_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1991 'load' 'output_l1_0_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1992 [1/2] (1.15ns)   --->   "%output_l1_3_load_17 = load i9 %output_l1_3_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1992 'load' 'output_l1_3_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1993 [2/2] (1.15ns)   --->   "%output_l1_2_load_18 = load i9 %output_l1_2_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1993 'load' 'output_l1_2_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1994 [2/2] (1.15ns)   --->   "%output_l1_1_load_19 = load i9 %output_l1_1_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1994 'load' 'output_l1_1_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1995 [2/2] (1.15ns)   --->   "%output_l1_3_load_18 = load i9 %output_l1_3_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1995 'load' 'output_l1_3_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1996 [2/2] (1.15ns)   --->   "%output_l1_2_load_19 = load i9 %output_l1_2_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1996 'load' 'output_l1_2_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_52 : Operation 1997 [2/2] (1.15ns)   --->   "%output_l1_3_load_19 = load i9 %output_l1_3_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 1997 'load' 'output_l1_3_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 53 <SV = 24> <Delay = 2.70>
ST_53 : Operation 1998 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i2 %add_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1998 'zext' 'zext_ln140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 1999 [1/2] (1.15ns)   --->   "%data_l2_2_load_181 = load i9 %data_l2_2_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 1999 'load' 'data_l2_2_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2000 [1/2] (1.15ns)   --->   "%data_l2_3_load_181 = load i9 %data_l2_3_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2000 'load' 'data_l2_3_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2001 [1/2] (1.15ns)   --->   "%data_l2_0_load_181 = load i9 %data_l2_0_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2001 'load' 'data_l2_0_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2002 [1/2] (1.15ns)   --->   "%data_l2_1_load_181 = load i9 %data_l2_1_addr_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2002 'load' 'data_l2_1_load_181' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2003 [1/1] (0.39ns)   --->   "%tmp_208 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_181, i8 %data_l2_3_load_181, i8 %data_l2_0_load_181, i8 %data_l2_1_load_181, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2003 'mux' 'tmp_208' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2004 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_208, i10 %data_l1_3_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2004 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_53 : Operation 2005 [1/2] (1.15ns)   --->   "%data_l2_0_load_182 = load i9 %data_l2_0_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2005 'load' 'data_l2_0_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2006 [1/2] (1.15ns)   --->   "%data_l2_1_load_182 = load i9 %data_l2_1_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2006 'load' 'data_l2_1_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2007 [1/2] (1.15ns)   --->   "%data_l2_2_load_182 = load i9 %data_l2_2_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2007 'load' 'data_l2_2_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2008 [1/2] (1.15ns)   --->   "%data_l2_3_load_182 = load i9 %data_l2_3_addr_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2008 'load' 'data_l2_3_load_182' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2009 [1/1] (0.39ns)   --->   "%tmp_209 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_182, i8 %data_l2_1_load_182, i8 %data_l2_2_load_182, i8 %data_l2_3_load_182, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2009 'mux' 'tmp_209' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2010 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_209, i10 %data_l1_3_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2010 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_53 : Operation 2011 [1/1] (0.71ns)   --->   "%add_ln141_183 = add i9, i9 %add_ln141_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2011 'add' 'add_ln141_183' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2012 [1/1] (0.00ns)   --->   "%lshr_ln140_182 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_183, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2012 'partselect' 'lshr_ln140_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2013 [1/1] (0.00ns)   --->   "%zext_ln140_197 = zext i7 %lshr_ln140_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2013 'zext' 'zext_ln140_197' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2014 [1/1] (0.00ns)   --->   "%data_l2_1_addr_184 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2014 'getelementptr' 'data_l2_1_addr_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2015 [2/2] (1.15ns)   --->   "%data_l2_1_load_183 = load i9 %data_l2_1_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2015 'load' 'data_l2_1_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2016 [1/1] (0.00ns)   --->   "%data_l2_2_addr_184 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2016 'getelementptr' 'data_l2_2_addr_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2017 [2/2] (1.15ns)   --->   "%data_l2_2_load_183 = load i9 %data_l2_2_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2017 'load' 'data_l2_2_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2018 [1/1] (0.00ns)   --->   "%data_l2_3_addr_184 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2018 'getelementptr' 'data_l2_3_addr_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2019 [2/2] (1.15ns)   --->   "%data_l2_3_load_183 = load i9 %data_l2_3_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2019 'load' 'data_l2_3_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2020 [1/1] (0.00ns)   --->   "%data_l2_0_addr_184 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2020 'getelementptr' 'data_l2_0_addr_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2021 [2/2] (1.15ns)   --->   "%data_l2_0_load_183 = load i9 %data_l2_0_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2021 'load' 'data_l2_0_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2022 [1/1] (0.71ns)   --->   "%add_ln141_184 = add i9, i9 %add_ln141_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2022 'add' 'add_ln141_184' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2023 [1/1] (0.00ns)   --->   "%lshr_ln140_183 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_184, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2023 'partselect' 'lshr_ln140_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2024 [1/1] (0.00ns)   --->   "%zext_ln140_198 = zext i7 %lshr_ln140_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2024 'zext' 'zext_ln140_198' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2025 [1/1] (0.00ns)   --->   "%data_l2_2_addr_185 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2025 'getelementptr' 'data_l2_2_addr_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2026 [2/2] (1.15ns)   --->   "%data_l2_2_load_184 = load i9 %data_l2_2_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2026 'load' 'data_l2_2_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2027 [1/1] (0.00ns)   --->   "%data_l2_3_addr_185 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2027 'getelementptr' 'data_l2_3_addr_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2028 [2/2] (1.15ns)   --->   "%data_l2_3_load_184 = load i9 %data_l2_3_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2028 'load' 'data_l2_3_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2029 [1/1] (0.00ns)   --->   "%data_l2_0_addr_185 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2029 'getelementptr' 'data_l2_0_addr_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2030 [2/2] (1.15ns)   --->   "%data_l2_0_load_184 = load i9 %data_l2_0_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2030 'load' 'data_l2_0_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2031 [1/1] (0.00ns)   --->   "%data_l2_1_addr_185 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2031 'getelementptr' 'data_l2_1_addr_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_53 : Operation 2032 [2/2] (1.15ns)   --->   "%data_l2_1_load_184 = load i9 %data_l2_1_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2032 'load' 'data_l2_1_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_53 : Operation 2033 [1/2] (1.15ns)   --->   "%output_l1_0_load_18 = load i9 %output_l1_0_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2033 'load' 'output_l1_0_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2034 [1/2] (1.15ns)   --->   "%output_l1_1_load_18 = load i9 %output_l1_1_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2034 'load' 'output_l1_1_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2035 [1/2] (1.15ns)   --->   "%output_l1_0_load_19 = load i9 %output_l1_0_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2035 'load' 'output_l1_0_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2036 [1/2] (1.15ns)   --->   "%output_l1_2_load_18 = load i9 %output_l1_2_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2036 'load' 'output_l1_2_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2037 [1/2] (1.15ns)   --->   "%output_l1_1_load_19 = load i9 %output_l1_1_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2037 'load' 'output_l1_1_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2038 [2/2] (1.15ns)   --->   "%output_l1_0_load_20 = load i9 %output_l1_0_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2038 'load' 'output_l1_0_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2039 [1/2] (1.15ns)   --->   "%output_l1_3_load_18 = load i9 %output_l1_3_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2039 'load' 'output_l1_3_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2040 [1/2] (1.15ns)   --->   "%output_l1_2_load_19 = load i9 %output_l1_2_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2040 'load' 'output_l1_2_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2041 [2/2] (1.15ns)   --->   "%output_l1_1_load_20 = load i9 %output_l1_1_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2041 'load' 'output_l1_1_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2042 [2/2] (1.15ns)   --->   "%output_l1_0_load_21 = load i9 %output_l1_0_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2042 'load' 'output_l1_0_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2043 [1/2] (1.15ns)   --->   "%output_l1_3_load_19 = load i9 %output_l1_3_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2043 'load' 'output_l1_3_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2044 [2/2] (1.15ns)   --->   "%output_l1_2_load_20 = load i9 %output_l1_2_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2044 'load' 'output_l1_2_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2045 [2/2] (1.15ns)   --->   "%output_l1_1_load_21 = load i9 %output_l1_1_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2045 'load' 'output_l1_1_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2046 [2/2] (1.15ns)   --->   "%output_l1_3_load_20 = load i9 %output_l1_3_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2046 'load' 'output_l1_3_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2047 [2/2] (1.15ns)   --->   "%output_l1_2_load_21 = load i9 %output_l1_2_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2047 'load' 'output_l1_2_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_53 : Operation 2048 [2/2] (1.15ns)   --->   "%output_l1_3_load_21 = load i9 %output_l1_3_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2048 'load' 'output_l1_3_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 54 <SV = 25> <Delay = 2.70>
ST_54 : Operation 2049 [1/2] (1.15ns)   --->   "%data_l2_1_load_183 = load i9 %data_l2_1_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2049 'load' 'data_l2_1_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2050 [1/2] (1.15ns)   --->   "%data_l2_2_load_183 = load i9 %data_l2_2_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2050 'load' 'data_l2_2_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2051 [1/2] (1.15ns)   --->   "%data_l2_3_load_183 = load i9 %data_l2_3_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2051 'load' 'data_l2_3_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2052 [1/2] (1.15ns)   --->   "%data_l2_0_load_183 = load i9 %data_l2_0_addr_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2052 'load' 'data_l2_0_load_183' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2053 [1/1] (0.39ns)   --->   "%tmp_210 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_183, i8 %data_l2_2_load_183, i8 %data_l2_3_load_183, i8 %data_l2_0_load_183, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2053 'mux' 'tmp_210' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2054 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_210, i10 %data_l1_3_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2054 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_54 : Operation 2055 [1/2] (1.15ns)   --->   "%data_l2_2_load_184 = load i9 %data_l2_2_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2055 'load' 'data_l2_2_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2056 [1/2] (1.15ns)   --->   "%data_l2_3_load_184 = load i9 %data_l2_3_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2056 'load' 'data_l2_3_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2057 [1/2] (1.15ns)   --->   "%data_l2_0_load_184 = load i9 %data_l2_0_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2057 'load' 'data_l2_0_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2058 [1/2] (1.15ns)   --->   "%data_l2_1_load_184 = load i9 %data_l2_1_addr_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2058 'load' 'data_l2_1_load_184' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2059 [1/1] (0.39ns)   --->   "%tmp_211 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_184, i8 %data_l2_3_load_184, i8 %data_l2_0_load_184, i8 %data_l2_1_load_184, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2059 'mux' 'tmp_211' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2060 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_211, i10 %data_l1_3_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2060 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_54 : Operation 2061 [1/1] (0.71ns)   --->   "%add_ln141_185 = add i9, i9 %add_ln141_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2061 'add' 'add_ln141_185' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2062 [1/1] (0.00ns)   --->   "%lshr_ln140_184 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_185, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2062 'partselect' 'lshr_ln140_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln140_199 = zext i7 %lshr_ln140_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2063 'zext' 'zext_ln140_199' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2064 [1/1] (0.00ns)   --->   "%data_l2_3_addr_186 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2064 'getelementptr' 'data_l2_3_addr_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2065 [2/2] (1.15ns)   --->   "%data_l2_3_load_185 = load i9 %data_l2_3_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2065 'load' 'data_l2_3_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2066 [1/1] (0.00ns)   --->   "%data_l2_0_addr_186 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2066 'getelementptr' 'data_l2_0_addr_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2067 [2/2] (1.15ns)   --->   "%data_l2_0_load_185 = load i9 %data_l2_0_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2067 'load' 'data_l2_0_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2068 [1/1] (0.00ns)   --->   "%data_l2_1_addr_186 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2068 'getelementptr' 'data_l2_1_addr_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2069 [2/2] (1.15ns)   --->   "%data_l2_1_load_185 = load i9 %data_l2_1_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2069 'load' 'data_l2_1_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2070 [1/1] (0.00ns)   --->   "%data_l2_2_addr_186 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2070 'getelementptr' 'data_l2_2_addr_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2071 [2/2] (1.15ns)   --->   "%data_l2_2_load_185 = load i9 %data_l2_2_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2071 'load' 'data_l2_2_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2072 [1/1] (0.71ns)   --->   "%add_ln141_186 = add i9, i9 %add_ln141_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2072 'add' 'add_ln141_186' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2073 [1/1] (0.00ns)   --->   "%lshr_ln140_185 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_186, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2073 'partselect' 'lshr_ln140_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2074 [1/1] (0.00ns)   --->   "%zext_ln140_200 = zext i7 %lshr_ln140_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2074 'zext' 'zext_ln140_200' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2075 [1/1] (0.00ns)   --->   "%data_l2_0_addr_187 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2075 'getelementptr' 'data_l2_0_addr_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2076 [2/2] (1.15ns)   --->   "%data_l2_0_load_186 = load i9 %data_l2_0_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2076 'load' 'data_l2_0_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2077 [1/1] (0.00ns)   --->   "%data_l2_1_addr_187 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2077 'getelementptr' 'data_l2_1_addr_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2078 [2/2] (1.15ns)   --->   "%data_l2_1_load_186 = load i9 %data_l2_1_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2078 'load' 'data_l2_1_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2079 [1/1] (0.00ns)   --->   "%data_l2_2_addr_187 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2079 'getelementptr' 'data_l2_2_addr_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2080 [2/2] (1.15ns)   --->   "%data_l2_2_load_186 = load i9 %data_l2_2_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2080 'load' 'data_l2_2_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2081 [1/1] (0.00ns)   --->   "%data_l2_3_addr_187 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2081 'getelementptr' 'data_l2_3_addr_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_54 : Operation 2082 [2/2] (1.15ns)   --->   "%data_l2_3_load_186 = load i9 %data_l2_3_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2082 'load' 'data_l2_3_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_54 : Operation 2083 [1/2] (1.15ns)   --->   "%output_l1_0_load_20 = load i9 %output_l1_0_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2083 'load' 'output_l1_0_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2084 [1/2] (1.15ns)   --->   "%output_l1_1_load_20 = load i9 %output_l1_1_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2084 'load' 'output_l1_1_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2085 [1/2] (1.15ns)   --->   "%output_l1_0_load_21 = load i9 %output_l1_0_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2085 'load' 'output_l1_0_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2086 [1/2] (1.15ns)   --->   "%output_l1_2_load_20 = load i9 %output_l1_2_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2086 'load' 'output_l1_2_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2087 [1/2] (1.15ns)   --->   "%output_l1_1_load_21 = load i9 %output_l1_1_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2087 'load' 'output_l1_1_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2088 [2/2] (1.15ns)   --->   "%output_l1_0_load_22 = load i9 %output_l1_0_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2088 'load' 'output_l1_0_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2089 [1/2] (1.15ns)   --->   "%output_l1_3_load_20 = load i9 %output_l1_3_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2089 'load' 'output_l1_3_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2090 [1/2] (1.15ns)   --->   "%output_l1_2_load_21 = load i9 %output_l1_2_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2090 'load' 'output_l1_2_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2091 [2/2] (1.15ns)   --->   "%output_l1_1_load_22 = load i9 %output_l1_1_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2091 'load' 'output_l1_1_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2092 [2/2] (1.15ns)   --->   "%output_l1_0_load_23 = load i9 %output_l1_0_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2092 'load' 'output_l1_0_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2093 [1/2] (1.15ns)   --->   "%output_l1_3_load_21 = load i9 %output_l1_3_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2093 'load' 'output_l1_3_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2094 [2/2] (1.15ns)   --->   "%output_l1_2_load_22 = load i9 %output_l1_2_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2094 'load' 'output_l1_2_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2095 [2/2] (1.15ns)   --->   "%output_l1_1_load_23 = load i9 %output_l1_1_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2095 'load' 'output_l1_1_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2096 [2/2] (1.15ns)   --->   "%output_l1_3_load_22 = load i9 %output_l1_3_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2096 'load' 'output_l1_3_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2097 [2/2] (1.15ns)   --->   "%output_l1_2_load_23 = load i9 %output_l1_2_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2097 'load' 'output_l1_2_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_54 : Operation 2098 [2/2] (1.15ns)   --->   "%output_l1_3_load_23 = load i9 %output_l1_3_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2098 'load' 'output_l1_3_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 55 <SV = 26> <Delay = 2.70>
ST_55 : Operation 2099 [1/2] (1.15ns)   --->   "%data_l2_3_load_185 = load i9 %data_l2_3_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2099 'load' 'data_l2_3_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2100 [1/2] (1.15ns)   --->   "%data_l2_0_load_185 = load i9 %data_l2_0_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2100 'load' 'data_l2_0_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2101 [1/2] (1.15ns)   --->   "%data_l2_1_load_185 = load i9 %data_l2_1_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2101 'load' 'data_l2_1_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2102 [1/2] (1.15ns)   --->   "%data_l2_2_load_185 = load i9 %data_l2_2_addr_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2102 'load' 'data_l2_2_load_185' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2103 [1/1] (0.39ns)   --->   "%tmp_212 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_185, i8 %data_l2_0_load_185, i8 %data_l2_1_load_185, i8 %data_l2_2_load_185, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2103 'mux' 'tmp_212' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2104 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_212, i10 %data_l1_3_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2104 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_55 : Operation 2105 [1/2] (1.15ns)   --->   "%data_l2_0_load_186 = load i9 %data_l2_0_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2105 'load' 'data_l2_0_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2106 [1/2] (1.15ns)   --->   "%data_l2_1_load_186 = load i9 %data_l2_1_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2106 'load' 'data_l2_1_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2107 [1/2] (1.15ns)   --->   "%data_l2_2_load_186 = load i9 %data_l2_2_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2107 'load' 'data_l2_2_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2108 [1/2] (1.15ns)   --->   "%data_l2_3_load_186 = load i9 %data_l2_3_addr_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2108 'load' 'data_l2_3_load_186' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2109 [1/1] (0.39ns)   --->   "%tmp_213 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_186, i8 %data_l2_1_load_186, i8 %data_l2_2_load_186, i8 %data_l2_3_load_186, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2109 'mux' 'tmp_213' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2110 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_213, i10 %data_l1_3_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2110 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_55 : Operation 2111 [1/1] (0.71ns)   --->   "%add_ln141_187 = add i9, i9 %add_ln141_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2111 'add' 'add_ln141_187' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2112 [1/1] (0.00ns)   --->   "%lshr_ln140_186 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_187, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2112 'partselect' 'lshr_ln140_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2113 [1/1] (0.00ns)   --->   "%zext_ln140_201 = zext i7 %lshr_ln140_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2113 'zext' 'zext_ln140_201' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2114 [1/1] (0.00ns)   --->   "%data_l2_1_addr_188 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2114 'getelementptr' 'data_l2_1_addr_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2115 [2/2] (1.15ns)   --->   "%data_l2_1_load_187 = load i9 %data_l2_1_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2115 'load' 'data_l2_1_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2116 [1/1] (0.00ns)   --->   "%data_l2_2_addr_188 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2116 'getelementptr' 'data_l2_2_addr_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2117 [2/2] (1.15ns)   --->   "%data_l2_2_load_187 = load i9 %data_l2_2_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2117 'load' 'data_l2_2_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2118 [1/1] (0.00ns)   --->   "%data_l2_3_addr_188 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2118 'getelementptr' 'data_l2_3_addr_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2119 [2/2] (1.15ns)   --->   "%data_l2_3_load_187 = load i9 %data_l2_3_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2119 'load' 'data_l2_3_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2120 [1/1] (0.00ns)   --->   "%data_l2_0_addr_188 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2120 'getelementptr' 'data_l2_0_addr_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2121 [2/2] (1.15ns)   --->   "%data_l2_0_load_187 = load i9 %data_l2_0_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2121 'load' 'data_l2_0_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2122 [1/1] (0.71ns)   --->   "%add_ln141_188 = add i9, i9 %add_ln141_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2122 'add' 'add_ln141_188' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2123 [1/1] (0.00ns)   --->   "%lshr_ln140_187 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_188, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2123 'partselect' 'lshr_ln140_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2124 [1/1] (0.00ns)   --->   "%zext_ln140_202 = zext i7 %lshr_ln140_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2124 'zext' 'zext_ln140_202' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2125 [1/1] (0.00ns)   --->   "%data_l2_2_addr_189 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2125 'getelementptr' 'data_l2_2_addr_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2126 [2/2] (1.15ns)   --->   "%data_l2_2_load_188 = load i9 %data_l2_2_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2126 'load' 'data_l2_2_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2127 [1/1] (0.00ns)   --->   "%data_l2_3_addr_189 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2127 'getelementptr' 'data_l2_3_addr_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2128 [2/2] (1.15ns)   --->   "%data_l2_3_load_188 = load i9 %data_l2_3_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2128 'load' 'data_l2_3_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2129 [1/1] (0.00ns)   --->   "%data_l2_0_addr_189 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2129 'getelementptr' 'data_l2_0_addr_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2130 [2/2] (1.15ns)   --->   "%data_l2_0_load_188 = load i9 %data_l2_0_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2130 'load' 'data_l2_0_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2131 [1/1] (0.00ns)   --->   "%data_l2_1_addr_189 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2131 'getelementptr' 'data_l2_1_addr_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_55 : Operation 2132 [2/2] (1.15ns)   --->   "%data_l2_1_load_188 = load i9 %data_l2_1_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2132 'load' 'data_l2_1_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_55 : Operation 2133 [1/2] (1.15ns)   --->   "%output_l1_0_load_22 = load i9 %output_l1_0_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2133 'load' 'output_l1_0_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2134 [1/2] (1.15ns)   --->   "%output_l1_1_load_22 = load i9 %output_l1_1_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2134 'load' 'output_l1_1_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2135 [1/2] (1.15ns)   --->   "%output_l1_0_load_23 = load i9 %output_l1_0_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2135 'load' 'output_l1_0_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2136 [1/2] (1.15ns)   --->   "%output_l1_2_load_22 = load i9 %output_l1_2_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2136 'load' 'output_l1_2_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2137 [1/2] (1.15ns)   --->   "%output_l1_1_load_23 = load i9 %output_l1_1_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2137 'load' 'output_l1_1_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2138 [2/2] (1.15ns)   --->   "%output_l1_0_load_24 = load i9 %output_l1_0_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2138 'load' 'output_l1_0_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2139 [1/2] (1.15ns)   --->   "%output_l1_3_load_22 = load i9 %output_l1_3_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2139 'load' 'output_l1_3_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2140 [1/2] (1.15ns)   --->   "%output_l1_2_load_23 = load i9 %output_l1_2_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2140 'load' 'output_l1_2_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2141 [2/2] (1.15ns)   --->   "%output_l1_1_load_24 = load i9 %output_l1_1_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2141 'load' 'output_l1_1_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2142 [2/2] (1.15ns)   --->   "%output_l1_0_load_25 = load i9 %output_l1_0_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2142 'load' 'output_l1_0_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2143 [1/2] (1.15ns)   --->   "%output_l1_3_load_23 = load i9 %output_l1_3_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2143 'load' 'output_l1_3_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2144 [2/2] (1.15ns)   --->   "%output_l1_2_load_24 = load i9 %output_l1_2_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2144 'load' 'output_l1_2_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2145 [2/2] (1.15ns)   --->   "%output_l1_1_load_25 = load i9 %output_l1_1_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2145 'load' 'output_l1_1_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2146 [2/2] (1.15ns)   --->   "%output_l1_3_load_24 = load i9 %output_l1_3_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2146 'load' 'output_l1_3_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2147 [2/2] (1.15ns)   --->   "%output_l1_2_load_25 = load i9 %output_l1_2_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2147 'load' 'output_l1_2_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_55 : Operation 2148 [2/2] (1.15ns)   --->   "%output_l1_3_load_25 = load i9 %output_l1_3_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2148 'load' 'output_l1_3_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 56 <SV = 27> <Delay = 4.29>
ST_56 : Operation 2149 [1/1] (0.00ns)   --->   "%zext_ln108_2 = zext i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2149 'zext' 'zext_ln108_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_56 : Operation 2150 [1/1] (0.70ns)   --->   "%empty_111 = add i4 %zext_ln108_2, i4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2150 'add' 'empty_111' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2151 [1/1] (0.00ns)   --->   "%p_cast635 = zext i4 %empty_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2151 'zext' 'p_cast635' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_56 : Operation 2152 [1/1] (0.00ns)   --->   "%p_shl19_0_6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty_111, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2152 'bitconcatenate' 'p_shl19_0_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_56 : Operation 2153 [1/1] (0.70ns)   --->   "%empty_112 = add i7 %p_shl19_0_6, i7 %p_cast635" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2153 'add' 'empty_112' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2154 [1/1] (0.00ns)   --->   "%zext_ln108_5 = zext i2 %empty_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2154 'zext' 'zext_ln108_5' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.00>
ST_56 : Operation 2155 [1/1] (0.70ns)   --->   "%p_mid125 = add i4, i4 %zext_ln108_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2155 'add' 'p_mid125' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2156 [1/1] (0.00ns)   --->   "%p_cast635_mid1 = zext i4 %p_mid125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2156 'zext' 'p_cast635_mid1' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.00>
ST_56 : Operation 2157 [1/1] (0.00ns)   --->   "%p_shl19_0_6_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %p_mid125, i3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2157 'bitconcatenate' 'p_shl19_0_6_mid1' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.00>
ST_56 : Operation 2158 [1/1] (0.70ns)   --->   "%p_mid127 = add i7 %p_cast635_mid1, i7 %p_shl19_0_6_mid1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2158 'add' 'p_mid127' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2159 [1/1] (0.30ns)   --->   "%select_ln108_11 = select i1 %icmp_ln110, i7 %p_mid127, i7 %empty_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2159 'select' 'select_ln108_11' <Predicate = (!icmp_ln108)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2160 [1/1] (0.00ns)   --->   "%zext_ln108_16 = zext i7 %select_ln108_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2160 'zext' 'zext_ln108_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2161 [1/2] (1.15ns)   --->   "%data_l2_1_load_187 = load i9 %data_l2_1_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2161 'load' 'data_l2_1_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2162 [1/2] (1.15ns)   --->   "%data_l2_2_load_187 = load i9 %data_l2_2_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2162 'load' 'data_l2_2_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2163 [1/2] (1.15ns)   --->   "%data_l2_3_load_187 = load i9 %data_l2_3_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2163 'load' 'data_l2_3_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2164 [1/2] (1.15ns)   --->   "%data_l2_0_load_187 = load i9 %data_l2_0_addr_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2164 'load' 'data_l2_0_load_187' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2165 [1/1] (0.39ns)   --->   "%tmp_214 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_187, i8 %data_l2_2_load_187, i8 %data_l2_3_load_187, i8 %data_l2_0_load_187, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2165 'mux' 'tmp_214' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2166 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_214, i10 %data_l1_3_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2166 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_56 : Operation 2167 [1/2] (1.15ns)   --->   "%data_l2_2_load_188 = load i9 %data_l2_2_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2167 'load' 'data_l2_2_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2168 [1/2] (1.15ns)   --->   "%data_l2_3_load_188 = load i9 %data_l2_3_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2168 'load' 'data_l2_3_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2169 [1/2] (1.15ns)   --->   "%data_l2_0_load_188 = load i9 %data_l2_0_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2169 'load' 'data_l2_0_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2170 [1/2] (1.15ns)   --->   "%data_l2_1_load_188 = load i9 %data_l2_1_addr_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2170 'load' 'data_l2_1_load_188' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2171 [1/1] (0.39ns)   --->   "%tmp_215 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_188, i8 %data_l2_3_load_188, i8 %data_l2_0_load_188, i8 %data_l2_1_load_188, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2171 'mux' 'tmp_215' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2172 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_215, i10 %data_l1_3_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2172 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_56 : Operation 2173 [1/1] (0.70ns)   --->   "%add_ln141_189 = add i9 %zext_ln108_16, i9 %zext_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2173 'add' 'add_ln141_189' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2174 [1/1] (0.00ns)   --->   "%lshr_ln140_188 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_189, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2174 'partselect' 'lshr_ln140_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2175 [1/1] (0.00ns)   --->   "%zext_ln140_203 = zext i7 %lshr_ln140_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2175 'zext' 'zext_ln140_203' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2176 [1/1] (0.00ns)   --->   "%data_l2_0_addr_190 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2176 'getelementptr' 'data_l2_0_addr_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2177 [2/2] (1.15ns)   --->   "%data_l2_0_load_189 = load i9 %data_l2_0_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2177 'load' 'data_l2_0_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2178 [1/1] (0.00ns)   --->   "%data_l2_1_addr_190 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2178 'getelementptr' 'data_l2_1_addr_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2179 [2/2] (1.15ns)   --->   "%data_l2_1_load_189 = load i9 %data_l2_1_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2179 'load' 'data_l2_1_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2180 [1/1] (0.00ns)   --->   "%data_l2_2_addr_190 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2180 'getelementptr' 'data_l2_2_addr_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2181 [2/2] (1.15ns)   --->   "%data_l2_2_load_189 = load i9 %data_l2_2_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2181 'load' 'data_l2_2_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2182 [1/1] (0.00ns)   --->   "%data_l2_3_addr_190 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2182 'getelementptr' 'data_l2_3_addr_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2183 [2/2] (1.15ns)   --->   "%data_l2_3_load_189 = load i9 %data_l2_3_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2183 'load' 'data_l2_3_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2184 [1/1] (0.71ns)   --->   "%add_ln141_190 = add i9, i9 %add_ln141_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2184 'add' 'add_ln141_190' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2185 [1/1] (0.00ns)   --->   "%lshr_ln140_189 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_190, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2185 'partselect' 'lshr_ln140_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln140_204 = zext i7 %lshr_ln140_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2186 'zext' 'zext_ln140_204' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2187 [1/1] (0.00ns)   --->   "%data_l2_1_addr_191 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2187 'getelementptr' 'data_l2_1_addr_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2188 [2/2] (1.15ns)   --->   "%data_l2_1_load_190 = load i9 %data_l2_1_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2188 'load' 'data_l2_1_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2189 [1/1] (0.00ns)   --->   "%data_l2_2_addr_191 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2189 'getelementptr' 'data_l2_2_addr_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2190 [2/2] (1.15ns)   --->   "%data_l2_2_load_190 = load i9 %data_l2_2_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2190 'load' 'data_l2_2_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2191 [1/1] (0.00ns)   --->   "%data_l2_3_addr_191 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2191 'getelementptr' 'data_l2_3_addr_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2192 [2/2] (1.15ns)   --->   "%data_l2_3_load_190 = load i9 %data_l2_3_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2192 'load' 'data_l2_3_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2193 [1/1] (0.00ns)   --->   "%data_l2_0_addr_191 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2193 'getelementptr' 'data_l2_0_addr_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_56 : Operation 2194 [2/2] (1.15ns)   --->   "%data_l2_0_load_190 = load i9 %data_l2_0_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2194 'load' 'data_l2_0_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_56 : Operation 2195 [1/2] (1.15ns)   --->   "%output_l1_0_load_24 = load i9 %output_l1_0_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2195 'load' 'output_l1_0_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2196 [1/2] (1.15ns)   --->   "%output_l1_1_load_24 = load i9 %output_l1_1_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2196 'load' 'output_l1_1_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2197 [1/2] (1.15ns)   --->   "%output_l1_0_load_25 = load i9 %output_l1_0_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2197 'load' 'output_l1_0_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2198 [1/2] (1.15ns)   --->   "%output_l1_2_load_24 = load i9 %output_l1_2_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2198 'load' 'output_l1_2_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2199 [1/2] (1.15ns)   --->   "%output_l1_1_load_25 = load i9 %output_l1_1_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2199 'load' 'output_l1_1_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2200 [2/2] (1.15ns)   --->   "%output_l1_0_load_26 = load i9 %output_l1_0_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2200 'load' 'output_l1_0_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2201 [1/2] (1.15ns)   --->   "%output_l1_3_load_24 = load i9 %output_l1_3_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2201 'load' 'output_l1_3_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2202 [1/2] (1.15ns)   --->   "%output_l1_2_load_25 = load i9 %output_l1_2_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2202 'load' 'output_l1_2_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2203 [2/2] (1.15ns)   --->   "%output_l1_1_load_26 = load i9 %output_l1_1_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2203 'load' 'output_l1_1_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2204 [2/2] (1.15ns)   --->   "%output_l1_0_load_27 = load i9 %output_l1_0_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2204 'load' 'output_l1_0_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2205 [1/2] (1.15ns)   --->   "%output_l1_3_load_25 = load i9 %output_l1_3_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2205 'load' 'output_l1_3_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2206 [2/2] (1.15ns)   --->   "%output_l1_2_load_26 = load i9 %output_l1_2_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2206 'load' 'output_l1_2_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2207 [2/2] (1.15ns)   --->   "%output_l1_1_load_27 = load i9 %output_l1_1_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2207 'load' 'output_l1_1_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2208 [2/2] (1.15ns)   --->   "%output_l1_3_load_26 = load i9 %output_l1_3_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2208 'load' 'output_l1_3_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2209 [2/2] (1.15ns)   --->   "%output_l1_2_load_27 = load i9 %output_l1_2_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2209 'load' 'output_l1_2_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_56 : Operation 2210 [2/2] (1.15ns)   --->   "%output_l1_3_load_27 = load i9 %output_l1_3_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2210 'load' 'output_l1_3_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 57 <SV = 28> <Delay = 2.70>
ST_57 : Operation 2211 [1/2] (1.15ns)   --->   "%data_l2_0_load_189 = load i9 %data_l2_0_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2211 'load' 'data_l2_0_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2212 [1/2] (1.15ns)   --->   "%data_l2_1_load_189 = load i9 %data_l2_1_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2212 'load' 'data_l2_1_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2213 [1/2] (1.15ns)   --->   "%data_l2_2_load_189 = load i9 %data_l2_2_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2213 'load' 'data_l2_2_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2214 [1/2] (1.15ns)   --->   "%data_l2_3_load_189 = load i9 %data_l2_3_addr_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2214 'load' 'data_l2_3_load_189' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2215 [1/1] (0.39ns)   --->   "%tmp_216 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_189, i8 %data_l2_1_load_189, i8 %data_l2_2_load_189, i8 %data_l2_3_load_189, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2215 'mux' 'tmp_216' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2216 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_216, i10 %data_l1_3_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2216 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_57 : Operation 2217 [1/2] (1.15ns)   --->   "%data_l2_1_load_190 = load i9 %data_l2_1_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2217 'load' 'data_l2_1_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2218 [1/2] (1.15ns)   --->   "%data_l2_2_load_190 = load i9 %data_l2_2_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2218 'load' 'data_l2_2_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2219 [1/2] (1.15ns)   --->   "%data_l2_3_load_190 = load i9 %data_l2_3_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2219 'load' 'data_l2_3_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2220 [1/2] (1.15ns)   --->   "%data_l2_0_load_190 = load i9 %data_l2_0_addr_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2220 'load' 'data_l2_0_load_190' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2221 [1/1] (0.39ns)   --->   "%tmp_217 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_190, i8 %data_l2_2_load_190, i8 %data_l2_3_load_190, i8 %data_l2_0_load_190, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2221 'mux' 'tmp_217' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2222 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_217, i10 %data_l1_3_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2222 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_57 : Operation 2223 [1/1] (0.71ns)   --->   "%add_ln141_191 = add i9, i9 %add_ln141_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2223 'add' 'add_ln141_191' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2224 [1/1] (0.00ns)   --->   "%lshr_ln140_190 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_191, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2224 'partselect' 'lshr_ln140_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln140_205 = zext i7 %lshr_ln140_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2225 'zext' 'zext_ln140_205' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2226 [1/1] (0.00ns)   --->   "%data_l2_2_addr_192 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2226 'getelementptr' 'data_l2_2_addr_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2227 [2/2] (1.15ns)   --->   "%data_l2_2_load_191 = load i9 %data_l2_2_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2227 'load' 'data_l2_2_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2228 [1/1] (0.00ns)   --->   "%data_l2_3_addr_192 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2228 'getelementptr' 'data_l2_3_addr_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2229 [2/2] (1.15ns)   --->   "%data_l2_3_load_191 = load i9 %data_l2_3_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2229 'load' 'data_l2_3_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2230 [1/1] (0.00ns)   --->   "%data_l2_0_addr_192 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2230 'getelementptr' 'data_l2_0_addr_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2231 [2/2] (1.15ns)   --->   "%data_l2_0_load_191 = load i9 %data_l2_0_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2231 'load' 'data_l2_0_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2232 [1/1] (0.00ns)   --->   "%data_l2_1_addr_192 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2232 'getelementptr' 'data_l2_1_addr_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2233 [2/2] (1.15ns)   --->   "%data_l2_1_load_191 = load i9 %data_l2_1_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2233 'load' 'data_l2_1_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2234 [1/1] (0.71ns)   --->   "%add_ln141_192 = add i9, i9 %add_ln141_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2234 'add' 'add_ln141_192' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 2235 [1/1] (0.00ns)   --->   "%lshr_ln140_191 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_192, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2235 'partselect' 'lshr_ln140_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2236 [1/1] (0.00ns)   --->   "%zext_ln140_206 = zext i7 %lshr_ln140_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2236 'zext' 'zext_ln140_206' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2237 [1/1] (0.00ns)   --->   "%data_l2_3_addr_193 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2237 'getelementptr' 'data_l2_3_addr_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2238 [2/2] (1.15ns)   --->   "%data_l2_3_load_192 = load i9 %data_l2_3_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2238 'load' 'data_l2_3_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2239 [1/1] (0.00ns)   --->   "%data_l2_0_addr_193 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2239 'getelementptr' 'data_l2_0_addr_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2240 [2/2] (1.15ns)   --->   "%data_l2_0_load_192 = load i9 %data_l2_0_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2240 'load' 'data_l2_0_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2241 [1/1] (0.00ns)   --->   "%data_l2_1_addr_193 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2241 'getelementptr' 'data_l2_1_addr_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2242 [2/2] (1.15ns)   --->   "%data_l2_1_load_192 = load i9 %data_l2_1_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2242 'load' 'data_l2_1_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2243 [1/1] (0.00ns)   --->   "%data_l2_2_addr_193 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2243 'getelementptr' 'data_l2_2_addr_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_57 : Operation 2244 [2/2] (1.15ns)   --->   "%data_l2_2_load_192 = load i9 %data_l2_2_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2244 'load' 'data_l2_2_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_57 : Operation 2245 [1/2] (1.15ns)   --->   "%output_l1_0_load_26 = load i9 %output_l1_0_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2245 'load' 'output_l1_0_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2246 [1/2] (1.15ns)   --->   "%output_l1_1_load_26 = load i9 %output_l1_1_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2246 'load' 'output_l1_1_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2247 [1/2] (1.15ns)   --->   "%output_l1_0_load_27 = load i9 %output_l1_0_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2247 'load' 'output_l1_0_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2248 [1/2] (1.15ns)   --->   "%output_l1_2_load_26 = load i9 %output_l1_2_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2248 'load' 'output_l1_2_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2249 [1/2] (1.15ns)   --->   "%output_l1_1_load_27 = load i9 %output_l1_1_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2249 'load' 'output_l1_1_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2250 [2/2] (1.15ns)   --->   "%output_l1_0_load_28 = load i9 %output_l1_0_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2250 'load' 'output_l1_0_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2251 [1/2] (1.15ns)   --->   "%output_l1_3_load_26 = load i9 %output_l1_3_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2251 'load' 'output_l1_3_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2252 [1/2] (1.15ns)   --->   "%output_l1_2_load_27 = load i9 %output_l1_2_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2252 'load' 'output_l1_2_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2253 [2/2] (1.15ns)   --->   "%output_l1_1_load_28 = load i9 %output_l1_1_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2253 'load' 'output_l1_1_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2254 [2/2] (1.15ns)   --->   "%output_l1_0_load_29 = load i9 %output_l1_0_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2254 'load' 'output_l1_0_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2255 [1/2] (1.15ns)   --->   "%output_l1_3_load_27 = load i9 %output_l1_3_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2255 'load' 'output_l1_3_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2256 [2/2] (1.15ns)   --->   "%output_l1_2_load_28 = load i9 %output_l1_2_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2256 'load' 'output_l1_2_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2257 [2/2] (1.15ns)   --->   "%output_l1_1_load_29 = load i9 %output_l1_1_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2257 'load' 'output_l1_1_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2258 [2/2] (1.15ns)   --->   "%output_l1_3_load_28 = load i9 %output_l1_3_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2258 'load' 'output_l1_3_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2259 [2/2] (1.15ns)   --->   "%output_l1_2_load_29 = load i9 %output_l1_2_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2259 'load' 'output_l1_2_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_57 : Operation 2260 [2/2] (1.15ns)   --->   "%output_l1_3_load_29 = load i9 %output_l1_3_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2260 'load' 'output_l1_3_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 58 <SV = 29> <Delay = 2.70>
ST_58 : Operation 2261 [1/2] (1.15ns)   --->   "%data_l2_2_load_191 = load i9 %data_l2_2_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2261 'load' 'data_l2_2_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2262 [1/2] (1.15ns)   --->   "%data_l2_3_load_191 = load i9 %data_l2_3_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2262 'load' 'data_l2_3_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2263 [1/2] (1.15ns)   --->   "%data_l2_0_load_191 = load i9 %data_l2_0_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2263 'load' 'data_l2_0_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2264 [1/2] (1.15ns)   --->   "%data_l2_1_load_191 = load i9 %data_l2_1_addr_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2264 'load' 'data_l2_1_load_191' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2265 [1/1] (0.39ns)   --->   "%tmp_218 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_191, i8 %data_l2_3_load_191, i8 %data_l2_0_load_191, i8 %data_l2_1_load_191, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2265 'mux' 'tmp_218' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2266 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_218, i10 %data_l1_3_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2266 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_58 : Operation 2267 [1/2] (1.15ns)   --->   "%data_l2_3_load_192 = load i9 %data_l2_3_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2267 'load' 'data_l2_3_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2268 [1/2] (1.15ns)   --->   "%data_l2_0_load_192 = load i9 %data_l2_0_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2268 'load' 'data_l2_0_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2269 [1/2] (1.15ns)   --->   "%data_l2_1_load_192 = load i9 %data_l2_1_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2269 'load' 'data_l2_1_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2270 [1/2] (1.15ns)   --->   "%data_l2_2_load_192 = load i9 %data_l2_2_addr_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2270 'load' 'data_l2_2_load_192' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2271 [1/1] (0.39ns)   --->   "%tmp_219 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_192, i8 %data_l2_0_load_192, i8 %data_l2_1_load_192, i8 %data_l2_2_load_192, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2271 'mux' 'tmp_219' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2272 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_219, i10 %data_l1_3_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2272 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_58 : Operation 2273 [1/1] (0.71ns)   --->   "%add_ln141_193 = add i9, i9 %add_ln141_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2273 'add' 'add_ln141_193' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2274 [1/1] (0.00ns)   --->   "%lshr_ln140_192 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_193, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2274 'partselect' 'lshr_ln140_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2275 [1/1] (0.00ns)   --->   "%zext_ln140_207 = zext i7 %lshr_ln140_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2275 'zext' 'zext_ln140_207' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2276 [1/1] (0.00ns)   --->   "%data_l2_0_addr_194 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2276 'getelementptr' 'data_l2_0_addr_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2277 [2/2] (1.15ns)   --->   "%data_l2_0_load_193 = load i9 %data_l2_0_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2277 'load' 'data_l2_0_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2278 [1/1] (0.00ns)   --->   "%data_l2_1_addr_194 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2278 'getelementptr' 'data_l2_1_addr_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2279 [2/2] (1.15ns)   --->   "%data_l2_1_load_193 = load i9 %data_l2_1_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2279 'load' 'data_l2_1_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2280 [1/1] (0.00ns)   --->   "%data_l2_2_addr_194 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2280 'getelementptr' 'data_l2_2_addr_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2281 [2/2] (1.15ns)   --->   "%data_l2_2_load_193 = load i9 %data_l2_2_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2281 'load' 'data_l2_2_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2282 [1/1] (0.00ns)   --->   "%data_l2_3_addr_194 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2282 'getelementptr' 'data_l2_3_addr_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2283 [2/2] (1.15ns)   --->   "%data_l2_3_load_193 = load i9 %data_l2_3_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2283 'load' 'data_l2_3_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2284 [1/1] (0.71ns)   --->   "%add_ln141_194 = add i9, i9 %add_ln141_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2284 'add' 'add_ln141_194' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2285 [1/1] (0.00ns)   --->   "%lshr_ln140_193 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_194, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2285 'partselect' 'lshr_ln140_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2286 [1/1] (0.00ns)   --->   "%zext_ln140_208 = zext i7 %lshr_ln140_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2286 'zext' 'zext_ln140_208' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2287 [1/1] (0.00ns)   --->   "%data_l2_1_addr_195 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2287 'getelementptr' 'data_l2_1_addr_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2288 [2/2] (1.15ns)   --->   "%data_l2_1_load_194 = load i9 %data_l2_1_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2288 'load' 'data_l2_1_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2289 [1/1] (0.00ns)   --->   "%data_l2_2_addr_195 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2289 'getelementptr' 'data_l2_2_addr_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2290 [2/2] (1.15ns)   --->   "%data_l2_2_load_194 = load i9 %data_l2_2_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2290 'load' 'data_l2_2_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2291 [1/1] (0.00ns)   --->   "%data_l2_3_addr_195 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2291 'getelementptr' 'data_l2_3_addr_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2292 [2/2] (1.15ns)   --->   "%data_l2_3_load_194 = load i9 %data_l2_3_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2292 'load' 'data_l2_3_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2293 [1/1] (0.00ns)   --->   "%data_l2_0_addr_195 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2293 'getelementptr' 'data_l2_0_addr_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2294 [2/2] (1.15ns)   --->   "%data_l2_0_load_194 = load i9 %data_l2_0_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2294 'load' 'data_l2_0_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_58 : Operation 2295 [1/1] (0.71ns)   --->   "%add_ln141_195 = add i9, i9 %add_ln141_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2295 'add' 'add_ln141_195' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2296 [1/1] (0.00ns)   --->   "%lshr_ln140_194 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_195, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2296 'partselect' 'lshr_ln140_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_58 : Operation 2297 [1/2] (1.15ns)   --->   "%output_l1_0_load_28 = load i9 %output_l1_0_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2297 'load' 'output_l1_0_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2298 [1/2] (1.15ns)   --->   "%output_l1_1_load_28 = load i9 %output_l1_1_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2298 'load' 'output_l1_1_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2299 [1/2] (1.15ns)   --->   "%output_l1_0_load_29 = load i9 %output_l1_0_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2299 'load' 'output_l1_0_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2300 [1/2] (1.15ns)   --->   "%output_l1_2_load_28 = load i9 %output_l1_2_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2300 'load' 'output_l1_2_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2301 [1/2] (1.15ns)   --->   "%output_l1_1_load_29 = load i9 %output_l1_1_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2301 'load' 'output_l1_1_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2302 [2/2] (1.15ns)   --->   "%output_l1_0_load_30 = load i9 %output_l1_0_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2302 'load' 'output_l1_0_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2303 [1/2] (1.15ns)   --->   "%output_l1_3_load_28 = load i9 %output_l1_3_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2303 'load' 'output_l1_3_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2304 [1/2] (1.15ns)   --->   "%output_l1_2_load_29 = load i9 %output_l1_2_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2304 'load' 'output_l1_2_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2305 [2/2] (1.15ns)   --->   "%output_l1_1_load_30 = load i9 %output_l1_1_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2305 'load' 'output_l1_1_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2306 [2/2] (1.15ns)   --->   "%output_l1_0_load_31 = load i9 %output_l1_0_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2306 'load' 'output_l1_0_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2307 [1/2] (1.15ns)   --->   "%output_l1_3_load_29 = load i9 %output_l1_3_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2307 'load' 'output_l1_3_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2308 [2/2] (1.15ns)   --->   "%output_l1_2_load_30 = load i9 %output_l1_2_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2308 'load' 'output_l1_2_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2309 [2/2] (1.15ns)   --->   "%output_l1_1_load_31 = load i9 %output_l1_1_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2309 'load' 'output_l1_1_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2310 [2/2] (1.15ns)   --->   "%output_l1_3_load_30 = load i9 %output_l1_3_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2310 'load' 'output_l1_3_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2311 [2/2] (1.15ns)   --->   "%output_l1_2_load_31 = load i9 %output_l1_2_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2311 'load' 'output_l1_2_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_58 : Operation 2312 [2/2] (1.15ns)   --->   "%output_l1_3_load_31 = load i9 %output_l1_3_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2312 'load' 'output_l1_3_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 59 <SV = 30> <Delay = 2.70>
ST_59 : Operation 2313 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %r, i1, i2 %r" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2313 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_59 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %empty_106, i1, i2 %empty_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2314 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2315 [1/1] (0.27ns)   --->   "%select_ln108_2 = select i1 %icmp_ln110, i5 %tmp_7, i5 %tmp_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2315 'select' 'select_ln108_2' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_7_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %empty_108, i1, i2 %empty_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2316 'bitconcatenate' 'tmp_7_mid1' <Predicate = (!icmp_ln108 & icmp_ln110)> <Delay = 0.00>
ST_59 : Operation 2317 [1/1] (0.27ns)   --->   "%select_ln108_3 = select i1 %icmp_ln110, i5 %tmp_7_mid1, i5 %tmp_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2317 'select' 'select_ln108_3' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2318 [1/1] (0.27ns)   --->   "%select_ln108_4 = select i1 %icmp_ln110, i2 %empty_108, i2 %empty_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 2318 'select' 'select_ln108_4' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 2319 [1/1] (0.70ns)   --->   "%add_ln141 = add i5 %select_ln108_2, i5 %zext_ln110_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2319 'add' 'add_ln141' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2320 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2320 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2321 [1/1] (0.00ns)   --->   "%zext_ln140_13 = zext i3 %lshr_ln2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2321 'zext' 'zext_ln140_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2322 [1/1] (0.00ns)   --->   "%data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2322 'getelementptr' 'data_l2_0_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2323 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2323 'load' 'data_l2_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2324 [1/1] (0.00ns)   --->   "%data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2324 'getelementptr' 'data_l2_1_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2325 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2325 'load' 'data_l2_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2326 [1/1] (0.00ns)   --->   "%data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2326 'getelementptr' 'data_l2_2_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2327 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2327 'load' 'data_l2_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2328 [1/1] (0.00ns)   --->   "%data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2328 'getelementptr' 'data_l2_3_addr_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2329 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2329 'load' 'data_l2_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2330 [1/2] (1.15ns)   --->   "%data_l2_0_load_193 = load i9 %data_l2_0_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2330 'load' 'data_l2_0_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2331 [1/2] (1.15ns)   --->   "%data_l2_1_load_193 = load i9 %data_l2_1_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2331 'load' 'data_l2_1_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2332 [1/2] (1.15ns)   --->   "%data_l2_2_load_193 = load i9 %data_l2_2_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2332 'load' 'data_l2_2_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2333 [1/2] (1.15ns)   --->   "%data_l2_3_load_193 = load i9 %data_l2_3_addr_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2333 'load' 'data_l2_3_load_193' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2334 [1/1] (0.39ns)   --->   "%tmp_220 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_193, i8 %data_l2_1_load_193, i8 %data_l2_2_load_193, i8 %data_l2_3_load_193, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2334 'mux' 'tmp_220' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2335 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_220, i10 %data_l1_3_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2335 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_59 : Operation 2336 [1/2] (1.15ns)   --->   "%data_l2_1_load_194 = load i9 %data_l2_1_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2336 'load' 'data_l2_1_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2337 [1/2] (1.15ns)   --->   "%data_l2_2_load_194 = load i9 %data_l2_2_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2337 'load' 'data_l2_2_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2338 [1/2] (1.15ns)   --->   "%data_l2_3_load_194 = load i9 %data_l2_3_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2338 'load' 'data_l2_3_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2339 [1/2] (1.15ns)   --->   "%data_l2_0_load_194 = load i9 %data_l2_0_addr_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2339 'load' 'data_l2_0_load_194' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2340 [1/1] (0.39ns)   --->   "%tmp_221 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_194, i8 %data_l2_2_load_194, i8 %data_l2_3_load_194, i8 %data_l2_0_load_194, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2340 'mux' 'tmp_221' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2341 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_221, i10 %data_l1_3_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2341 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_59 : Operation 2342 [1/1] (0.00ns)   --->   "%zext_ln140_209 = zext i7 %lshr_ln140_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2342 'zext' 'zext_ln140_209' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2343 [1/1] (0.00ns)   --->   "%data_l2_2_addr_196 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2343 'getelementptr' 'data_l2_2_addr_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2344 [2/2] (1.15ns)   --->   "%data_l2_2_load_195 = load i9 %data_l2_2_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2344 'load' 'data_l2_2_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2345 [1/1] (0.00ns)   --->   "%data_l2_3_addr_196 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2345 'getelementptr' 'data_l2_3_addr_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2346 [2/2] (1.15ns)   --->   "%data_l2_3_load_195 = load i9 %data_l2_3_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2346 'load' 'data_l2_3_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2347 [1/1] (0.00ns)   --->   "%data_l2_0_addr_196 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2347 'getelementptr' 'data_l2_0_addr_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2348 [2/2] (1.15ns)   --->   "%data_l2_0_load_195 = load i9 %data_l2_0_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2348 'load' 'data_l2_0_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2349 [1/1] (0.00ns)   --->   "%data_l2_1_addr_196 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2349 'getelementptr' 'data_l2_1_addr_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_59 : Operation 2350 [2/2] (1.15ns)   --->   "%data_l2_1_load_195 = load i9 %data_l2_1_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2350 'load' 'data_l2_1_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_59 : Operation 2351 [1/2] (1.15ns)   --->   "%output_l1_0_load_30 = load i9 %output_l1_0_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2351 'load' 'output_l1_0_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2352 [1/2] (1.15ns)   --->   "%output_l1_1_load_30 = load i9 %output_l1_1_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2352 'load' 'output_l1_1_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2353 [1/2] (1.15ns)   --->   "%output_l1_0_load_31 = load i9 %output_l1_0_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2353 'load' 'output_l1_0_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2354 [1/2] (1.15ns)   --->   "%output_l1_2_load_30 = load i9 %output_l1_2_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2354 'load' 'output_l1_2_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2355 [1/2] (1.15ns)   --->   "%output_l1_1_load_31 = load i9 %output_l1_1_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2355 'load' 'output_l1_1_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2356 [2/2] (1.15ns)   --->   "%output_l1_0_load_32 = load i9 %output_l1_0_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2356 'load' 'output_l1_0_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2357 [1/2] (1.15ns)   --->   "%output_l1_3_load_30 = load i9 %output_l1_3_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2357 'load' 'output_l1_3_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2358 [1/2] (1.15ns)   --->   "%output_l1_2_load_31 = load i9 %output_l1_2_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2358 'load' 'output_l1_2_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2359 [2/2] (1.15ns)   --->   "%output_l1_1_load_32 = load i9 %output_l1_1_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2359 'load' 'output_l1_1_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2360 [2/2] (1.15ns)   --->   "%output_l1_0_load_33 = load i9 %output_l1_0_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2360 'load' 'output_l1_0_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2361 [1/2] (1.15ns)   --->   "%output_l1_3_load_31 = load i9 %output_l1_3_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2361 'load' 'output_l1_3_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2362 [2/2] (1.15ns)   --->   "%output_l1_2_load_32 = load i9 %output_l1_2_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2362 'load' 'output_l1_2_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2363 [2/2] (1.15ns)   --->   "%output_l1_1_load_33 = load i9 %output_l1_1_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2363 'load' 'output_l1_1_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2364 [2/2] (1.15ns)   --->   "%output_l1_3_load_32 = load i9 %output_l1_3_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2364 'load' 'output_l1_3_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2365 [2/2] (1.15ns)   --->   "%output_l1_2_load_33 = load i9 %output_l1_2_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2365 'load' 'output_l1_2_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_59 : Operation 2366 [2/2] (1.15ns)   --->   "%output_l1_3_load_33 = load i9 %output_l1_3_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2366 'load' 'output_l1_3_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 60 <SV = 31> <Delay = 2.70>
ST_60 : Operation 2367 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i9 %data_l2_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2367 'load' 'data_l2_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2368 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i9 %data_l2_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2368 'load' 'data_l2_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2369 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i9 %data_l2_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2369 'load' 'data_l2_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2370 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i9 %data_l2_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2370 'load' 'data_l2_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2371 [1/1] (0.39ns)   --->   "%tmp_27 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load, i8 %data_l2_1_load, i8 %data_l2_2_load, i8 %data_l2_3_load, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2371 'mux' 'tmp_27' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2372 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_27, i10 %data_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2372 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_60 : Operation 2373 [1/1] (0.70ns)   --->   "%add_ln141_1 = add i5, i5 %add_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2373 'add' 'add_ln141_1' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2374 [1/1] (0.00ns)   --->   "%lshr_ln140_1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_1, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2374 'partselect' 'lshr_ln140_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln140_14 = zext i3 %lshr_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2375 'zext' 'zext_ln140_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2376 [1/1] (0.00ns)   --->   "%data_l2_1_addr_2 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2376 'getelementptr' 'data_l2_1_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2377 [2/2] (1.15ns)   --->   "%data_l2_1_load_1 = load i9 %data_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2377 'load' 'data_l2_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2378 [1/1] (0.00ns)   --->   "%data_l2_2_addr_2 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2378 'getelementptr' 'data_l2_2_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2379 [2/2] (1.15ns)   --->   "%data_l2_2_load_1 = load i9 %data_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2379 'load' 'data_l2_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2380 [1/1] (0.00ns)   --->   "%data_l2_3_addr_2 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2380 'getelementptr' 'data_l2_3_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2381 [2/2] (1.15ns)   --->   "%data_l2_3_load_1 = load i9 %data_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2381 'load' 'data_l2_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2382 [1/1] (0.00ns)   --->   "%data_l2_0_addr_2 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2382 'getelementptr' 'data_l2_0_addr_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2383 [2/2] (1.15ns)   --->   "%data_l2_0_load_1 = load i9 %data_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2383 'load' 'data_l2_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2384 [1/1] (0.70ns)   --->   "%add_ln141_2 = add i5, i5 %add_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2384 'add' 'add_ln141_2' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2385 [1/1] (0.00ns)   --->   "%lshr_ln140_2 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_2, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2385 'partselect' 'lshr_ln140_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2386 [1/1] (0.00ns)   --->   "%zext_ln140_15 = zext i3 %lshr_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2386 'zext' 'zext_ln140_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2387 [1/1] (0.00ns)   --->   "%data_l2_2_addr_3 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2387 'getelementptr' 'data_l2_2_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2388 [2/2] (1.15ns)   --->   "%data_l2_2_load_2 = load i9 %data_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2388 'load' 'data_l2_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2389 [1/1] (0.00ns)   --->   "%data_l2_3_addr_3 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2389 'getelementptr' 'data_l2_3_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2390 [2/2] (1.15ns)   --->   "%data_l2_3_load_2 = load i9 %data_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2390 'load' 'data_l2_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2391 [1/1] (0.00ns)   --->   "%data_l2_0_addr_3 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2391 'getelementptr' 'data_l2_0_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2392 [2/2] (1.15ns)   --->   "%data_l2_0_load_2 = load i9 %data_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2392 'load' 'data_l2_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2393 [1/1] (0.00ns)   --->   "%data_l2_1_addr_3 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2393 'getelementptr' 'data_l2_1_addr_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_60 : Operation 2394 [2/2] (1.15ns)   --->   "%data_l2_1_load_2 = load i9 %data_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2394 'load' 'data_l2_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2395 [1/2] (1.15ns)   --->   "%data_l2_2_load_195 = load i9 %data_l2_2_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2395 'load' 'data_l2_2_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2396 [1/2] (1.15ns)   --->   "%data_l2_3_load_195 = load i9 %data_l2_3_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2396 'load' 'data_l2_3_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2397 [1/2] (1.15ns)   --->   "%data_l2_0_load_195 = load i9 %data_l2_0_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2397 'load' 'data_l2_0_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2398 [1/2] (1.15ns)   --->   "%data_l2_1_load_195 = load i9 %data_l2_1_addr_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2398 'load' 'data_l2_1_load_195' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_60 : Operation 2399 [1/1] (0.39ns)   --->   "%tmp_222 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_195, i8 %data_l2_3_load_195, i8 %data_l2_0_load_195, i8 %data_l2_1_load_195, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2399 'mux' 'tmp_222' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2400 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_222, i10 %data_l1_3_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2400 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_60 : Operation 2401 [2/2] (1.15ns)   --->   "%data_l1_3_load = load i10 %data_l1_3_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2401 'load' 'data_l1_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_60 : Operation 2402 [1/2] (1.15ns)   --->   "%output_l1_0_load_32 = load i9 %output_l1_0_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2402 'load' 'output_l1_0_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2403 [1/2] (1.15ns)   --->   "%output_l1_1_load_32 = load i9 %output_l1_1_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2403 'load' 'output_l1_1_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2404 [1/2] (1.15ns)   --->   "%output_l1_0_load_33 = load i9 %output_l1_0_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2404 'load' 'output_l1_0_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2405 [1/2] (1.15ns)   --->   "%output_l1_2_load_32 = load i9 %output_l1_2_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2405 'load' 'output_l1_2_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2406 [1/2] (1.15ns)   --->   "%output_l1_1_load_33 = load i9 %output_l1_1_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2406 'load' 'output_l1_1_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2407 [2/2] (1.15ns)   --->   "%output_l1_0_load_34 = load i9 %output_l1_0_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2407 'load' 'output_l1_0_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2408 [1/2] (1.15ns)   --->   "%output_l1_3_load_32 = load i9 %output_l1_3_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2408 'load' 'output_l1_3_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2409 [1/2] (1.15ns)   --->   "%output_l1_2_load_33 = load i9 %output_l1_2_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2409 'load' 'output_l1_2_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2410 [2/2] (1.15ns)   --->   "%output_l1_1_load_34 = load i9 %output_l1_1_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2410 'load' 'output_l1_1_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2411 [2/2] (1.15ns)   --->   "%output_l1_0_load_35 = load i9 %output_l1_0_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2411 'load' 'output_l1_0_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2412 [1/2] (1.15ns)   --->   "%output_l1_3_load_33 = load i9 %output_l1_3_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2412 'load' 'output_l1_3_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2413 [2/2] (1.15ns)   --->   "%output_l1_2_load_34 = load i9 %output_l1_2_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2413 'load' 'output_l1_2_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2414 [2/2] (1.15ns)   --->   "%output_l1_1_load_35 = load i9 %output_l1_1_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2414 'load' 'output_l1_1_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2415 [2/2] (1.15ns)   --->   "%output_l1_3_load_34 = load i9 %output_l1_3_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2415 'load' 'output_l1_3_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2416 [2/2] (1.15ns)   --->   "%output_l1_2_load_35 = load i9 %output_l1_2_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2416 'load' 'output_l1_2_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_60 : Operation 2417 [2/2] (1.15ns)   --->   "%output_l1_3_load_35 = load i9 %output_l1_3_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2417 'load' 'output_l1_3_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 61 <SV = 32> <Delay = 2.70>
ST_61 : Operation 2418 [1/2] (1.15ns)   --->   "%data_l2_1_load_1 = load i9 %data_l2_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2418 'load' 'data_l2_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2419 [1/2] (1.15ns)   --->   "%data_l2_2_load_1 = load i9 %data_l2_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2419 'load' 'data_l2_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2420 [1/2] (1.15ns)   --->   "%data_l2_3_load_1 = load i9 %data_l2_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2420 'load' 'data_l2_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2421 [1/2] (1.15ns)   --->   "%data_l2_0_load_1 = load i9 %data_l2_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2421 'load' 'data_l2_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2422 [1/1] (0.39ns)   --->   "%tmp_28 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_1, i8 %data_l2_2_load_1, i8 %data_l2_3_load_1, i8 %data_l2_0_load_1, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2422 'mux' 'tmp_28' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2423 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_28, i10 %data_l1_0_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2423 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_61 : Operation 2424 [1/2] (1.15ns)   --->   "%data_l2_2_load_2 = load i9 %data_l2_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2424 'load' 'data_l2_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2425 [1/2] (1.15ns)   --->   "%data_l2_3_load_2 = load i9 %data_l2_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2425 'load' 'data_l2_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2426 [1/2] (1.15ns)   --->   "%data_l2_0_load_2 = load i9 %data_l2_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2426 'load' 'data_l2_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2427 [1/2] (1.15ns)   --->   "%data_l2_1_load_2 = load i9 %data_l2_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2427 'load' 'data_l2_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2428 [1/1] (0.39ns)   --->   "%tmp_29 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_2, i8 %data_l2_3_load_2, i8 %data_l2_0_load_2, i8 %data_l2_1_load_2, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2428 'mux' 'tmp_29' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2429 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_29, i10 %data_l1_0_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2429 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_61 : Operation 2430 [1/1] (0.70ns)   --->   "%add_ln141_3 = add i5, i5 %add_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2430 'add' 'add_ln141_3' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2431 [1/1] (0.00ns)   --->   "%lshr_ln140_3 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_3, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2431 'partselect' 'lshr_ln140_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln140_16 = zext i3 %lshr_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2432 'zext' 'zext_ln140_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2433 [1/1] (0.00ns)   --->   "%data_l2_3_addr_4 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2433 'getelementptr' 'data_l2_3_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2434 [2/2] (1.15ns)   --->   "%data_l2_3_load_3 = load i9 %data_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2434 'load' 'data_l2_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2435 [1/1] (0.00ns)   --->   "%data_l2_0_addr_4 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2435 'getelementptr' 'data_l2_0_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2436 [2/2] (1.15ns)   --->   "%data_l2_0_load_3 = load i9 %data_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2436 'load' 'data_l2_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2437 [1/1] (0.00ns)   --->   "%data_l2_1_addr_4 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2437 'getelementptr' 'data_l2_1_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2438 [2/2] (1.15ns)   --->   "%data_l2_1_load_3 = load i9 %data_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2438 'load' 'data_l2_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2439 [1/1] (0.00ns)   --->   "%data_l2_2_addr_4 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2439 'getelementptr' 'data_l2_2_addr_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2440 [2/2] (1.15ns)   --->   "%data_l2_2_load_3 = load i9 %data_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2440 'load' 'data_l2_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2441 [1/1] (0.70ns)   --->   "%add_ln141_4 = add i5, i5 %add_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2441 'add' 'add_ln141_4' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2442 [1/1] (0.00ns)   --->   "%lshr_ln140_4 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_4, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2442 'partselect' 'lshr_ln140_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln140_17 = zext i3 %lshr_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2443 'zext' 'zext_ln140_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2444 [1/1] (0.00ns)   --->   "%data_l2_0_addr_5 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2444 'getelementptr' 'data_l2_0_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2445 [2/2] (1.15ns)   --->   "%data_l2_0_load_4 = load i9 %data_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2445 'load' 'data_l2_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2446 [1/1] (0.00ns)   --->   "%data_l2_1_addr_5 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2446 'getelementptr' 'data_l2_1_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2447 [2/2] (1.15ns)   --->   "%data_l2_1_load_4 = load i9 %data_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2447 'load' 'data_l2_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2448 [1/1] (0.00ns)   --->   "%data_l2_2_addr_5 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2448 'getelementptr' 'data_l2_2_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2449 [2/2] (1.15ns)   --->   "%data_l2_2_load_4 = load i9 %data_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2449 'load' 'data_l2_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2450 [1/1] (0.00ns)   --->   "%data_l2_3_addr_5 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2450 'getelementptr' 'data_l2_3_addr_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_61 : Operation 2451 [2/2] (1.15ns)   --->   "%data_l2_3_load_4 = load i9 %data_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2451 'load' 'data_l2_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_61 : Operation 2452 [1/2] (1.15ns)   --->   "%data_l1_3_load = load i10 %data_l1_3_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2452 'load' 'data_l1_3_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_61 : Operation 2453 [2/2] (1.15ns)   --->   "%data_l1_3_load_1 = load i10 %data_l1_3_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2453 'load' 'data_l1_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_61 : Operation 2454 [2/2] (1.15ns)   --->   "%data_l1_3_load_2 = load i10 %data_l1_3_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2454 'load' 'data_l1_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_61 : Operation 2455 [1/2] (1.15ns)   --->   "%output_l1_0_load_34 = load i9 %output_l1_0_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2455 'load' 'output_l1_0_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2456 [1/2] (1.15ns)   --->   "%output_l1_1_load_34 = load i9 %output_l1_1_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2456 'load' 'output_l1_1_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2457 [1/2] (1.15ns)   --->   "%output_l1_0_load_35 = load i9 %output_l1_0_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2457 'load' 'output_l1_0_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2458 [1/2] (1.15ns)   --->   "%output_l1_2_load_34 = load i9 %output_l1_2_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2458 'load' 'output_l1_2_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2459 [1/2] (1.15ns)   --->   "%output_l1_1_load_35 = load i9 %output_l1_1_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2459 'load' 'output_l1_1_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2460 [2/2] (1.15ns)   --->   "%output_l1_0_load_36 = load i9 %output_l1_0_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2460 'load' 'output_l1_0_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2461 [1/2] (1.15ns)   --->   "%output_l1_3_load_34 = load i9 %output_l1_3_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2461 'load' 'output_l1_3_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2462 [1/2] (1.15ns)   --->   "%output_l1_2_load_35 = load i9 %output_l1_2_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2462 'load' 'output_l1_2_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2463 [2/2] (1.15ns)   --->   "%output_l1_1_load_36 = load i9 %output_l1_1_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2463 'load' 'output_l1_1_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2464 [2/2] (1.15ns)   --->   "%output_l1_0_load_37 = load i9 %output_l1_0_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2464 'load' 'output_l1_0_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2465 [1/2] (1.15ns)   --->   "%output_l1_3_load_35 = load i9 %output_l1_3_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2465 'load' 'output_l1_3_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2466 [2/2] (1.15ns)   --->   "%output_l1_2_load_36 = load i9 %output_l1_2_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2466 'load' 'output_l1_2_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2467 [2/2] (1.15ns)   --->   "%output_l1_1_load_37 = load i9 %output_l1_1_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2467 'load' 'output_l1_1_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2468 [2/2] (1.15ns)   --->   "%output_l1_3_load_36 = load i9 %output_l1_3_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2468 'load' 'output_l1_3_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2469 [2/2] (1.15ns)   --->   "%output_l1_2_load_37 = load i9 %output_l1_2_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2469 'load' 'output_l1_2_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_61 : Operation 2470 [2/2] (1.15ns)   --->   "%output_l1_3_load_37 = load i9 %output_l1_3_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2470 'load' 'output_l1_3_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 62 <SV = 33> <Delay = 2.70>
ST_62 : Operation 2471 [1/2] (1.15ns)   --->   "%data_l2_3_load_3 = load i9 %data_l2_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2471 'load' 'data_l2_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2472 [1/2] (1.15ns)   --->   "%data_l2_0_load_3 = load i9 %data_l2_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2472 'load' 'data_l2_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2473 [1/2] (1.15ns)   --->   "%data_l2_1_load_3 = load i9 %data_l2_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2473 'load' 'data_l2_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2474 [1/2] (1.15ns)   --->   "%data_l2_2_load_3 = load i9 %data_l2_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2474 'load' 'data_l2_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2475 [1/1] (0.39ns)   --->   "%tmp_30 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_3, i8 %data_l2_0_load_3, i8 %data_l2_1_load_3, i8 %data_l2_2_load_3, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2475 'mux' 'tmp_30' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2476 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_30, i10 %data_l1_0_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2476 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_62 : Operation 2477 [1/2] (1.15ns)   --->   "%data_l2_0_load_4 = load i9 %data_l2_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2477 'load' 'data_l2_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2478 [1/2] (1.15ns)   --->   "%data_l2_1_load_4 = load i9 %data_l2_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2478 'load' 'data_l2_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2479 [1/2] (1.15ns)   --->   "%data_l2_2_load_4 = load i9 %data_l2_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2479 'load' 'data_l2_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2480 [1/2] (1.15ns)   --->   "%data_l2_3_load_4 = load i9 %data_l2_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2480 'load' 'data_l2_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2481 [1/1] (0.39ns)   --->   "%tmp_31 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_4, i8 %data_l2_1_load_4, i8 %data_l2_2_load_4, i8 %data_l2_3_load_4, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2481 'mux' 'tmp_31' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2482 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_31, i10 %data_l1_0_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2482 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_62 : Operation 2483 [1/1] (0.70ns)   --->   "%add_ln141_5 = add i5, i5 %add_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2483 'add' 'add_ln141_5' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2484 [1/1] (0.00ns)   --->   "%lshr_ln140_5 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_5, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2484 'partselect' 'lshr_ln140_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2485 [1/1] (0.00ns)   --->   "%zext_ln140_18 = zext i3 %lshr_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2485 'zext' 'zext_ln140_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2486 [1/1] (0.00ns)   --->   "%data_l2_1_addr_6 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2486 'getelementptr' 'data_l2_1_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2487 [2/2] (1.15ns)   --->   "%data_l2_1_load_5 = load i9 %data_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2487 'load' 'data_l2_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2488 [1/1] (0.00ns)   --->   "%data_l2_2_addr_6 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2488 'getelementptr' 'data_l2_2_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2489 [2/2] (1.15ns)   --->   "%data_l2_2_load_5 = load i9 %data_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2489 'load' 'data_l2_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2490 [1/1] (0.00ns)   --->   "%data_l2_3_addr_6 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2490 'getelementptr' 'data_l2_3_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2491 [2/2] (1.15ns)   --->   "%data_l2_3_load_5 = load i9 %data_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2491 'load' 'data_l2_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2492 [1/1] (0.00ns)   --->   "%data_l2_0_addr_6 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2492 'getelementptr' 'data_l2_0_addr_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2493 [2/2] (1.15ns)   --->   "%data_l2_0_load_5 = load i9 %data_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2493 'load' 'data_l2_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2494 [1/1] (0.70ns)   --->   "%add_ln141_6 = add i5, i5 %add_ln141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2494 'add' 'add_ln141_6' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2495 [1/1] (0.00ns)   --->   "%lshr_ln140_6 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_6, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2495 'partselect' 'lshr_ln140_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2496 [1/1] (0.00ns)   --->   "%zext_ln140_19 = zext i3 %lshr_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2496 'zext' 'zext_ln140_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2497 [1/1] (0.00ns)   --->   "%data_l2_2_addr_7 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2497 'getelementptr' 'data_l2_2_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2498 [2/2] (1.15ns)   --->   "%data_l2_2_load_6 = load i9 %data_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2498 'load' 'data_l2_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2499 [1/1] (0.00ns)   --->   "%data_l2_3_addr_7 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2499 'getelementptr' 'data_l2_3_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2500 [2/2] (1.15ns)   --->   "%data_l2_3_load_6 = load i9 %data_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2500 'load' 'data_l2_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2501 [1/1] (0.00ns)   --->   "%data_l2_0_addr_7 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2501 'getelementptr' 'data_l2_0_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2502 [2/2] (1.15ns)   --->   "%data_l2_0_load_6 = load i9 %data_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2502 'load' 'data_l2_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2503 [1/1] (0.00ns)   --->   "%data_l2_1_addr_7 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2503 'getelementptr' 'data_l2_1_addr_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_62 : Operation 2504 [2/2] (1.15ns)   --->   "%data_l2_1_load_6 = load i9 %data_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2504 'load' 'data_l2_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_62 : Operation 2505 [1/2] (1.15ns)   --->   "%data_l1_3_load_1 = load i10 %data_l1_3_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2505 'load' 'data_l1_3_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_62 : Operation 2506 [1/2] (1.15ns)   --->   "%data_l1_3_load_2 = load i10 %data_l1_3_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2506 'load' 'data_l1_3_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_62 : Operation 2507 [2/2] (1.15ns)   --->   "%data_l1_3_load_3 = load i10 %data_l1_3_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2507 'load' 'data_l1_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_62 : Operation 2508 [2/2] (1.15ns)   --->   "%data_l1_3_load_4 = load i10 %data_l1_3_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2508 'load' 'data_l1_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_62 : Operation 2509 [1/2] (1.15ns)   --->   "%output_l1_0_load_36 = load i9 %output_l1_0_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2509 'load' 'output_l1_0_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2510 [1/2] (1.15ns)   --->   "%output_l1_1_load_36 = load i9 %output_l1_1_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2510 'load' 'output_l1_1_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2511 [1/2] (1.15ns)   --->   "%output_l1_0_load_37 = load i9 %output_l1_0_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2511 'load' 'output_l1_0_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2512 [1/2] (1.15ns)   --->   "%output_l1_2_load_36 = load i9 %output_l1_2_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2512 'load' 'output_l1_2_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2513 [1/2] (1.15ns)   --->   "%output_l1_1_load_37 = load i9 %output_l1_1_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2513 'load' 'output_l1_1_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2514 [2/2] (1.15ns)   --->   "%output_l1_0_load_38 = load i9 %output_l1_0_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2514 'load' 'output_l1_0_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2515 [1/2] (1.15ns)   --->   "%output_l1_3_load_36 = load i9 %output_l1_3_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2515 'load' 'output_l1_3_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2516 [1/2] (1.15ns)   --->   "%output_l1_2_load_37 = load i9 %output_l1_2_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2516 'load' 'output_l1_2_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2517 [2/2] (1.15ns)   --->   "%output_l1_1_load_38 = load i9 %output_l1_1_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2517 'load' 'output_l1_1_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2518 [2/2] (1.15ns)   --->   "%output_l1_0_load_39 = load i9 %output_l1_0_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2518 'load' 'output_l1_0_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2519 [1/2] (1.15ns)   --->   "%output_l1_3_load_37 = load i9 %output_l1_3_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2519 'load' 'output_l1_3_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2520 [2/2] (1.15ns)   --->   "%output_l1_2_load_38 = load i9 %output_l1_2_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2520 'load' 'output_l1_2_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2521 [2/2] (1.15ns)   --->   "%output_l1_1_load_39 = load i9 %output_l1_1_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2521 'load' 'output_l1_1_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2522 [2/2] (1.15ns)   --->   "%output_l1_3_load_38 = load i9 %output_l1_3_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2522 'load' 'output_l1_3_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2523 [2/2] (1.15ns)   --->   "%output_l1_2_load_39 = load i9 %output_l1_2_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2523 'load' 'output_l1_2_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_62 : Operation 2524 [2/2] (1.15ns)   --->   "%output_l1_3_load_39 = load i9 %output_l1_3_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2524 'load' 'output_l1_3_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 63 <SV = 34> <Delay = 2.70>
ST_63 : Operation 2525 [1/2] (1.15ns)   --->   "%data_l2_1_load_5 = load i9 %data_l2_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2525 'load' 'data_l2_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2526 [1/2] (1.15ns)   --->   "%data_l2_2_load_5 = load i9 %data_l2_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2526 'load' 'data_l2_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2527 [1/2] (1.15ns)   --->   "%data_l2_3_load_5 = load i9 %data_l2_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2527 'load' 'data_l2_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2528 [1/2] (1.15ns)   --->   "%data_l2_0_load_5 = load i9 %data_l2_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2528 'load' 'data_l2_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2529 [1/1] (0.39ns)   --->   "%tmp_32 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_5, i8 %data_l2_2_load_5, i8 %data_l2_3_load_5, i8 %data_l2_0_load_5, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2529 'mux' 'tmp_32' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2530 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_32, i10 %data_l1_0_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2530 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_63 : Operation 2531 [1/2] (1.15ns)   --->   "%data_l2_2_load_6 = load i9 %data_l2_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2531 'load' 'data_l2_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2532 [1/2] (1.15ns)   --->   "%data_l2_3_load_6 = load i9 %data_l2_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2532 'load' 'data_l2_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2533 [1/2] (1.15ns)   --->   "%data_l2_0_load_6 = load i9 %data_l2_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2533 'load' 'data_l2_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2534 [1/2] (1.15ns)   --->   "%data_l2_1_load_6 = load i9 %data_l2_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2534 'load' 'data_l2_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2535 [1/1] (0.39ns)   --->   "%tmp_33 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_6, i8 %data_l2_3_load_6, i8 %data_l2_0_load_6, i8 %data_l2_1_load_6, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2535 'mux' 'tmp_33' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2536 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_33, i10 %data_l1_0_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2536 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_63 : Operation 2537 [1/1] (0.70ns)   --->   "%add_ln141_7 = add i5 %select_ln108_3, i5 %zext_ln110_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2537 'add' 'add_ln141_7' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2538 [1/1] (0.00ns)   --->   "%lshr_ln140_7 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_7, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2538 'partselect' 'lshr_ln140_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2539 [1/1] (0.00ns)   --->   "%zext_ln140_21 = zext i3 %lshr_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2539 'zext' 'zext_ln140_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2540 [1/1] (0.00ns)   --->   "%data_l2_0_addr_8 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2540 'getelementptr' 'data_l2_0_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2541 [2/2] (1.15ns)   --->   "%data_l2_0_load_7 = load i9 %data_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2541 'load' 'data_l2_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2542 [1/1] (0.00ns)   --->   "%data_l2_1_addr_8 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2542 'getelementptr' 'data_l2_1_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2543 [2/2] (1.15ns)   --->   "%data_l2_1_load_7 = load i9 %data_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2543 'load' 'data_l2_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2544 [1/1] (0.00ns)   --->   "%data_l2_2_addr_8 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2544 'getelementptr' 'data_l2_2_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2545 [2/2] (1.15ns)   --->   "%data_l2_2_load_7 = load i9 %data_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2545 'load' 'data_l2_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2546 [1/1] (0.00ns)   --->   "%data_l2_3_addr_8 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2546 'getelementptr' 'data_l2_3_addr_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2547 [2/2] (1.15ns)   --->   "%data_l2_3_load_7 = load i9 %data_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2547 'load' 'data_l2_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2548 [1/1] (0.70ns)   --->   "%add_ln141_8 = add i5, i5 %add_ln141_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2548 'add' 'add_ln141_8' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2549 [1/1] (0.00ns)   --->   "%lshr_ln140_8 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_8, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2549 'partselect' 'lshr_ln140_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2550 [1/1] (0.00ns)   --->   "%zext_ln140_22 = zext i3 %lshr_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2550 'zext' 'zext_ln140_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2551 [1/1] (0.00ns)   --->   "%data_l2_1_addr_9 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2551 'getelementptr' 'data_l2_1_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2552 [2/2] (1.15ns)   --->   "%data_l2_1_load_8 = load i9 %data_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2552 'load' 'data_l2_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2553 [1/1] (0.00ns)   --->   "%data_l2_2_addr_9 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2553 'getelementptr' 'data_l2_2_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2554 [2/2] (1.15ns)   --->   "%data_l2_2_load_8 = load i9 %data_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2554 'load' 'data_l2_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2555 [1/1] (0.00ns)   --->   "%data_l2_3_addr_9 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2555 'getelementptr' 'data_l2_3_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2556 [2/2] (1.15ns)   --->   "%data_l2_3_load_8 = load i9 %data_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2556 'load' 'data_l2_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2557 [1/1] (0.00ns)   --->   "%data_l2_0_addr_9 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2557 'getelementptr' 'data_l2_0_addr_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_63 : Operation 2558 [2/2] (1.15ns)   --->   "%data_l2_0_load_8 = load i9 %data_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2558 'load' 'data_l2_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_63 : Operation 2559 [1/2] (1.15ns)   --->   "%data_l1_3_load_3 = load i10 %data_l1_3_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2559 'load' 'data_l1_3_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_63 : Operation 2560 [1/2] (1.15ns)   --->   "%data_l1_3_load_4 = load i10 %data_l1_3_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2560 'load' 'data_l1_3_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_63 : Operation 2561 [2/2] (1.15ns)   --->   "%data_l1_3_load_5 = load i10 %data_l1_3_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2561 'load' 'data_l1_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_63 : Operation 2562 [2/2] (1.15ns)   --->   "%data_l1_3_load_6 = load i10 %data_l1_3_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2562 'load' 'data_l1_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_63 : Operation 2563 [1/2] (1.15ns)   --->   "%output_l1_0_load_38 = load i9 %output_l1_0_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2563 'load' 'output_l1_0_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2564 [1/2] (1.15ns)   --->   "%output_l1_1_load_38 = load i9 %output_l1_1_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2564 'load' 'output_l1_1_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2565 [1/2] (1.15ns)   --->   "%output_l1_0_load_39 = load i9 %output_l1_0_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2565 'load' 'output_l1_0_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2566 [1/2] (1.15ns)   --->   "%output_l1_2_load_38 = load i9 %output_l1_2_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2566 'load' 'output_l1_2_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2567 [1/2] (1.15ns)   --->   "%output_l1_1_load_39 = load i9 %output_l1_1_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2567 'load' 'output_l1_1_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2568 [2/2] (1.15ns)   --->   "%output_l1_0_load_40 = load i9 %output_l1_0_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2568 'load' 'output_l1_0_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2569 [1/2] (1.15ns)   --->   "%output_l1_3_load_38 = load i9 %output_l1_3_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2569 'load' 'output_l1_3_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2570 [1/2] (1.15ns)   --->   "%output_l1_2_load_39 = load i9 %output_l1_2_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2570 'load' 'output_l1_2_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2571 [2/2] (1.15ns)   --->   "%output_l1_1_load_40 = load i9 %output_l1_1_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2571 'load' 'output_l1_1_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2572 [2/2] (1.15ns)   --->   "%output_l1_0_load_41 = load i9 %output_l1_0_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2572 'load' 'output_l1_0_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2573 [1/2] (1.15ns)   --->   "%output_l1_3_load_39 = load i9 %output_l1_3_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2573 'load' 'output_l1_3_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2574 [2/2] (1.15ns)   --->   "%output_l1_2_load_40 = load i9 %output_l1_2_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2574 'load' 'output_l1_2_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2575 [2/2] (1.15ns)   --->   "%output_l1_1_load_41 = load i9 %output_l1_1_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2575 'load' 'output_l1_1_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2576 [2/2] (1.15ns)   --->   "%output_l1_3_load_40 = load i9 %output_l1_3_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2576 'load' 'output_l1_3_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2577 [2/2] (1.15ns)   --->   "%output_l1_2_load_41 = load i9 %output_l1_2_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2577 'load' 'output_l1_2_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_63 : Operation 2578 [2/2] (1.15ns)   --->   "%output_l1_3_load_41 = load i9 %output_l1_3_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2578 'load' 'output_l1_3_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 64 <SV = 35> <Delay = 2.70>
ST_64 : Operation 2579 [1/1] (0.00ns)   --->   "%zext_ln140_20 = zext i5 %add_ln141_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2579 'zext' 'zext_ln140_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2580 [1/1] (0.43ns)   --->   "%add_ln140_1 = add i2 %select_ln108, i2 %select_ln108_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2580 'add' 'add_ln140_1' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2581 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i2 %add_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2581 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2582 [1/2] (1.15ns)   --->   "%data_l2_0_load_7 = load i9 %data_l2_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2582 'load' 'data_l2_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2583 [1/2] (1.15ns)   --->   "%data_l2_1_load_7 = load i9 %data_l2_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2583 'load' 'data_l2_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2584 [1/2] (1.15ns)   --->   "%data_l2_2_load_7 = load i9 %data_l2_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2584 'load' 'data_l2_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2585 [1/2] (1.15ns)   --->   "%data_l2_3_load_7 = load i9 %data_l2_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2585 'load' 'data_l2_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2586 [1/1] (0.39ns)   --->   "%tmp_34 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_7, i8 %data_l2_1_load_7, i8 %data_l2_2_load_7, i8 %data_l2_3_load_7, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2586 'mux' 'tmp_34' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2587 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_34, i10 %data_l1_0_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2587 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_64 : Operation 2588 [1/2] (1.15ns)   --->   "%data_l2_1_load_8 = load i9 %data_l2_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2588 'load' 'data_l2_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2589 [1/2] (1.15ns)   --->   "%data_l2_2_load_8 = load i9 %data_l2_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2589 'load' 'data_l2_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2590 [1/2] (1.15ns)   --->   "%data_l2_3_load_8 = load i9 %data_l2_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2590 'load' 'data_l2_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2591 [1/2] (1.15ns)   --->   "%data_l2_0_load_8 = load i9 %data_l2_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2591 'load' 'data_l2_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2592 [1/1] (0.39ns)   --->   "%tmp_35 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_8, i8 %data_l2_2_load_8, i8 %data_l2_3_load_8, i8 %data_l2_0_load_8, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2592 'mux' 'tmp_35' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2593 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_35, i10 %data_l1_0_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2593 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_64 : Operation 2594 [1/1] (0.70ns)   --->   "%add_ln141_9 = add i5, i5 %add_ln141_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2594 'add' 'add_ln141_9' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2595 [1/1] (0.00ns)   --->   "%lshr_ln140_9 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln141_9, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2595 'partselect' 'lshr_ln140_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2596 [1/1] (0.00ns)   --->   "%zext_ln140_23 = zext i3 %lshr_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2596 'zext' 'zext_ln140_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2597 [1/1] (0.00ns)   --->   "%data_l2_2_addr_10 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2597 'getelementptr' 'data_l2_2_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2598 [2/2] (1.15ns)   --->   "%data_l2_2_load_9 = load i9 %data_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2598 'load' 'data_l2_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2599 [1/1] (0.00ns)   --->   "%data_l2_3_addr_10 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2599 'getelementptr' 'data_l2_3_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2600 [2/2] (1.15ns)   --->   "%data_l2_3_load_9 = load i9 %data_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2600 'load' 'data_l2_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2601 [1/1] (0.00ns)   --->   "%data_l2_0_addr_10 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2601 'getelementptr' 'data_l2_0_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2602 [2/2] (1.15ns)   --->   "%data_l2_0_load_9 = load i9 %data_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2602 'load' 'data_l2_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2603 [1/1] (0.00ns)   --->   "%data_l2_1_addr_10 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2603 'getelementptr' 'data_l2_1_addr_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2604 [2/2] (1.15ns)   --->   "%data_l2_1_load_9 = load i9 %data_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2604 'load' 'data_l2_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2605 [1/1] (0.70ns)   --->   "%add_ln141_10 = add i6, i6 %zext_ln140_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2605 'add' 'add_ln141_10' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2606 [1/1] (0.00ns)   --->   "%lshr_ln140_s = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_10, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2606 'partselect' 'lshr_ln140_s' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2607 [1/1] (0.00ns)   --->   "%zext_ln140_24 = zext i4 %lshr_ln140_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2607 'zext' 'zext_ln140_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2608 [1/1] (0.00ns)   --->   "%data_l2_3_addr_11 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2608 'getelementptr' 'data_l2_3_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2609 [2/2] (1.15ns)   --->   "%data_l2_3_load_10 = load i9 %data_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2609 'load' 'data_l2_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2610 [1/1] (0.00ns)   --->   "%data_l2_0_addr_11 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2610 'getelementptr' 'data_l2_0_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2611 [2/2] (1.15ns)   --->   "%data_l2_0_load_10 = load i9 %data_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2611 'load' 'data_l2_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2612 [1/1] (0.00ns)   --->   "%data_l2_1_addr_11 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2612 'getelementptr' 'data_l2_1_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2613 [2/2] (1.15ns)   --->   "%data_l2_1_load_10 = load i9 %data_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2613 'load' 'data_l2_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2614 [1/1] (0.00ns)   --->   "%data_l2_2_addr_11 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2614 'getelementptr' 'data_l2_2_addr_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_64 : Operation 2615 [2/2] (1.15ns)   --->   "%data_l2_2_load_10 = load i9 %data_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2615 'load' 'data_l2_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_64 : Operation 2616 [1/2] (1.15ns)   --->   "%data_l1_3_load_5 = load i10 %data_l1_3_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2616 'load' 'data_l1_3_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_64 : Operation 2617 [1/2] (1.15ns)   --->   "%data_l1_3_load_6 = load i10 %data_l1_3_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2617 'load' 'data_l1_3_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_64 : Operation 2618 [2/2] (1.15ns)   --->   "%data_l1_3_load_7 = load i10 %data_l1_3_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2618 'load' 'data_l1_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_64 : Operation 2619 [2/2] (1.15ns)   --->   "%data_l1_3_load_8 = load i10 %data_l1_3_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2619 'load' 'data_l1_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_64 : Operation 2620 [1/2] (1.15ns)   --->   "%output_l1_0_load_40 = load i9 %output_l1_0_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2620 'load' 'output_l1_0_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2621 [1/2] (1.15ns)   --->   "%output_l1_1_load_40 = load i9 %output_l1_1_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2621 'load' 'output_l1_1_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2622 [1/2] (1.15ns)   --->   "%output_l1_0_load_41 = load i9 %output_l1_0_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2622 'load' 'output_l1_0_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2623 [1/2] (1.15ns)   --->   "%output_l1_2_load_40 = load i9 %output_l1_2_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2623 'load' 'output_l1_2_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2624 [1/2] (1.15ns)   --->   "%output_l1_1_load_41 = load i9 %output_l1_1_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2624 'load' 'output_l1_1_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2625 [2/2] (1.15ns)   --->   "%output_l1_0_load_42 = load i9 %output_l1_0_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2625 'load' 'output_l1_0_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2626 [1/2] (1.15ns)   --->   "%output_l1_3_load_40 = load i9 %output_l1_3_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2626 'load' 'output_l1_3_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2627 [1/2] (1.15ns)   --->   "%output_l1_2_load_41 = load i9 %output_l1_2_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2627 'load' 'output_l1_2_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2628 [2/2] (1.15ns)   --->   "%output_l1_1_load_42 = load i9 %output_l1_1_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2628 'load' 'output_l1_1_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2629 [2/2] (1.15ns)   --->   "%output_l1_0_load_43 = load i9 %output_l1_0_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2629 'load' 'output_l1_0_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2630 [1/2] (1.15ns)   --->   "%output_l1_3_load_41 = load i9 %output_l1_3_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2630 'load' 'output_l1_3_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2631 [2/2] (1.15ns)   --->   "%output_l1_2_load_42 = load i9 %output_l1_2_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2631 'load' 'output_l1_2_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2632 [2/2] (1.15ns)   --->   "%output_l1_1_load_43 = load i9 %output_l1_1_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2632 'load' 'output_l1_1_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2633 [2/2] (1.15ns)   --->   "%output_l1_3_load_42 = load i9 %output_l1_3_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2633 'load' 'output_l1_3_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2634 [2/2] (1.15ns)   --->   "%output_l1_2_load_43 = load i9 %output_l1_2_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2634 'load' 'output_l1_2_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_64 : Operation 2635 [2/2] (1.15ns)   --->   "%output_l1_3_load_43 = load i9 %output_l1_3_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2635 'load' 'output_l1_3_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 65 <SV = 36> <Delay = 2.70>
ST_65 : Operation 2636 [1/2] (1.15ns)   --->   "%data_l2_2_load_9 = load i9 %data_l2_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2636 'load' 'data_l2_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2637 [1/2] (1.15ns)   --->   "%data_l2_3_load_9 = load i9 %data_l2_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2637 'load' 'data_l2_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2638 [1/2] (1.15ns)   --->   "%data_l2_0_load_9 = load i9 %data_l2_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2638 'load' 'data_l2_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2639 [1/2] (1.15ns)   --->   "%data_l2_1_load_9 = load i9 %data_l2_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2639 'load' 'data_l2_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2640 [1/1] (0.39ns)   --->   "%tmp_36 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_9, i8 %data_l2_3_load_9, i8 %data_l2_0_load_9, i8 %data_l2_1_load_9, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2640 'mux' 'tmp_36' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2641 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_36, i10 %data_l1_0_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2641 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_65 : Operation 2642 [1/2] (1.15ns)   --->   "%data_l2_3_load_10 = load i9 %data_l2_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2642 'load' 'data_l2_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2643 [1/2] (1.15ns)   --->   "%data_l2_0_load_10 = load i9 %data_l2_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2643 'load' 'data_l2_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2644 [1/2] (1.15ns)   --->   "%data_l2_1_load_10 = load i9 %data_l2_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2644 'load' 'data_l2_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2645 [1/2] (1.15ns)   --->   "%data_l2_2_load_10 = load i9 %data_l2_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2645 'load' 'data_l2_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2646 [1/1] (0.39ns)   --->   "%tmp_37 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_10, i8 %data_l2_0_load_10, i8 %data_l2_1_load_10, i8 %data_l2_2_load_10, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2646 'mux' 'tmp_37' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2647 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_37, i10 %data_l1_0_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2647 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_65 : Operation 2648 [1/1] (0.70ns)   --->   "%add_ln141_11 = add i6, i6 %zext_ln140_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2648 'add' 'add_ln141_11' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2649 [1/1] (0.00ns)   --->   "%lshr_ln140_10 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_11, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2649 'partselect' 'lshr_ln140_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2650 [1/1] (0.00ns)   --->   "%zext_ln140_25 = zext i4 %lshr_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2650 'zext' 'zext_ln140_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2651 [1/1] (0.00ns)   --->   "%data_l2_0_addr_12 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2651 'getelementptr' 'data_l2_0_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2652 [2/2] (1.15ns)   --->   "%data_l2_0_load_11 = load i9 %data_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2652 'load' 'data_l2_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2653 [1/1] (0.00ns)   --->   "%data_l2_1_addr_12 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2653 'getelementptr' 'data_l2_1_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2654 [2/2] (1.15ns)   --->   "%data_l2_1_load_11 = load i9 %data_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2654 'load' 'data_l2_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2655 [1/1] (0.00ns)   --->   "%data_l2_2_addr_12 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2655 'getelementptr' 'data_l2_2_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2656 [2/2] (1.15ns)   --->   "%data_l2_2_load_11 = load i9 %data_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2656 'load' 'data_l2_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2657 [1/1] (0.00ns)   --->   "%data_l2_3_addr_12 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2657 'getelementptr' 'data_l2_3_addr_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2658 [2/2] (1.15ns)   --->   "%data_l2_3_load_11 = load i9 %data_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2658 'load' 'data_l2_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2659 [1/1] (0.70ns)   --->   "%add_ln141_12 = add i6, i6 %zext_ln140_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2659 'add' 'add_ln141_12' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2660 [1/1] (0.00ns)   --->   "%lshr_ln140_11 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_12, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2660 'partselect' 'lshr_ln140_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2661 [1/1] (0.00ns)   --->   "%zext_ln140_26 = zext i4 %lshr_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2661 'zext' 'zext_ln140_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2662 [1/1] (0.00ns)   --->   "%data_l2_1_addr_13 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2662 'getelementptr' 'data_l2_1_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2663 [2/2] (1.15ns)   --->   "%data_l2_1_load_12 = load i9 %data_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2663 'load' 'data_l2_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2664 [1/1] (0.00ns)   --->   "%data_l2_2_addr_13 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2664 'getelementptr' 'data_l2_2_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2665 [2/2] (1.15ns)   --->   "%data_l2_2_load_12 = load i9 %data_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2665 'load' 'data_l2_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2666 [1/1] (0.00ns)   --->   "%data_l2_3_addr_13 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2666 'getelementptr' 'data_l2_3_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2667 [2/2] (1.15ns)   --->   "%data_l2_3_load_12 = load i9 %data_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2667 'load' 'data_l2_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2668 [1/1] (0.00ns)   --->   "%data_l2_0_addr_13 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2668 'getelementptr' 'data_l2_0_addr_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2669 [2/2] (1.15ns)   --->   "%data_l2_0_load_12 = load i9 %data_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2669 'load' 'data_l2_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_65 : Operation 2670 [1/1] (0.70ns)   --->   "%add_ln141_13 = add i6, i6 %zext_ln140_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2670 'add' 'add_ln141_13' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2671 [1/1] (0.00ns)   --->   "%lshr_ln140_12 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_13, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2671 'partselect' 'lshr_ln140_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_65 : Operation 2672 [1/2] (1.15ns)   --->   "%data_l1_3_load_7 = load i10 %data_l1_3_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2672 'load' 'data_l1_3_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_65 : Operation 2673 [1/2] (1.15ns)   --->   "%data_l1_3_load_8 = load i10 %data_l1_3_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2673 'load' 'data_l1_3_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_65 : Operation 2674 [2/2] (1.15ns)   --->   "%data_l1_3_load_9 = load i10 %data_l1_3_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2674 'load' 'data_l1_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_65 : Operation 2675 [2/2] (1.15ns)   --->   "%data_l1_3_load_10 = load i10 %data_l1_3_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2675 'load' 'data_l1_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_65 : Operation 2676 [1/2] (1.15ns)   --->   "%output_l1_0_load_42 = load i9 %output_l1_0_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2676 'load' 'output_l1_0_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2677 [1/2] (1.15ns)   --->   "%output_l1_1_load_42 = load i9 %output_l1_1_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2677 'load' 'output_l1_1_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2678 [1/2] (1.15ns)   --->   "%output_l1_0_load_43 = load i9 %output_l1_0_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2678 'load' 'output_l1_0_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2679 [1/2] (1.15ns)   --->   "%output_l1_2_load_42 = load i9 %output_l1_2_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2679 'load' 'output_l1_2_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2680 [1/2] (1.15ns)   --->   "%output_l1_1_load_43 = load i9 %output_l1_1_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2680 'load' 'output_l1_1_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2681 [2/2] (1.15ns)   --->   "%output_l1_0_load_44 = load i9 %output_l1_0_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2681 'load' 'output_l1_0_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2682 [1/2] (1.15ns)   --->   "%output_l1_3_load_42 = load i9 %output_l1_3_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2682 'load' 'output_l1_3_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2683 [1/2] (1.15ns)   --->   "%output_l1_2_load_43 = load i9 %output_l1_2_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2683 'load' 'output_l1_2_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2684 [2/2] (1.15ns)   --->   "%output_l1_1_load_44 = load i9 %output_l1_1_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2684 'load' 'output_l1_1_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2685 [2/2] (1.15ns)   --->   "%output_l1_0_load_45 = load i9 %output_l1_0_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2685 'load' 'output_l1_0_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2686 [1/2] (1.15ns)   --->   "%output_l1_3_load_43 = load i9 %output_l1_3_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2686 'load' 'output_l1_3_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2687 [2/2] (1.15ns)   --->   "%output_l1_2_load_44 = load i9 %output_l1_2_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2687 'load' 'output_l1_2_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2688 [2/2] (1.15ns)   --->   "%output_l1_1_load_45 = load i9 %output_l1_1_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2688 'load' 'output_l1_1_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2689 [2/2] (1.15ns)   --->   "%output_l1_3_load_44 = load i9 %output_l1_3_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2689 'load' 'output_l1_3_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2690 [2/2] (1.15ns)   --->   "%output_l1_2_load_45 = load i9 %output_l1_2_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2690 'load' 'output_l1_2_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_65 : Operation 2691 [2/2] (1.15ns)   --->   "%output_l1_3_load_45 = load i9 %output_l1_3_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2691 'load' 'output_l1_3_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 66 <SV = 37> <Delay = 2.70>
ST_66 : Operation 2692 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 2692 'zext' 'zext_ln110_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2693 [1/2] (1.15ns)   --->   "%data_l2_0_load_11 = load i9 %data_l2_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2693 'load' 'data_l2_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2694 [1/2] (1.15ns)   --->   "%data_l2_1_load_11 = load i9 %data_l2_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2694 'load' 'data_l2_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2695 [1/2] (1.15ns)   --->   "%data_l2_2_load_11 = load i9 %data_l2_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2695 'load' 'data_l2_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2696 [1/2] (1.15ns)   --->   "%data_l2_3_load_11 = load i9 %data_l2_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2696 'load' 'data_l2_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2697 [1/1] (0.39ns)   --->   "%tmp_38 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_11, i8 %data_l2_1_load_11, i8 %data_l2_2_load_11, i8 %data_l2_3_load_11, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2697 'mux' 'tmp_38' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2698 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_38, i10 %data_l1_0_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2698 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_66 : Operation 2699 [1/2] (1.15ns)   --->   "%data_l2_1_load_12 = load i9 %data_l2_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2699 'load' 'data_l2_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2700 [1/2] (1.15ns)   --->   "%data_l2_2_load_12 = load i9 %data_l2_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2700 'load' 'data_l2_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2701 [1/2] (1.15ns)   --->   "%data_l2_3_load_12 = load i9 %data_l2_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2701 'load' 'data_l2_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2702 [1/2] (1.15ns)   --->   "%data_l2_0_load_12 = load i9 %data_l2_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2702 'load' 'data_l2_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2703 [1/1] (0.39ns)   --->   "%tmp_39 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_12, i8 %data_l2_2_load_12, i8 %data_l2_3_load_12, i8 %data_l2_0_load_12, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2703 'mux' 'tmp_39' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2704 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_39, i10 %data_l1_0_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2704 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_66 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln140_27 = zext i4 %lshr_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2705 'zext' 'zext_ln140_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2706 [1/1] (0.00ns)   --->   "%data_l2_2_addr_14 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2706 'getelementptr' 'data_l2_2_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2707 [2/2] (1.15ns)   --->   "%data_l2_2_load_13 = load i9 %data_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2707 'load' 'data_l2_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2708 [1/1] (0.00ns)   --->   "%data_l2_3_addr_14 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2708 'getelementptr' 'data_l2_3_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2709 [2/2] (1.15ns)   --->   "%data_l2_3_load_13 = load i9 %data_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2709 'load' 'data_l2_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2710 [1/1] (0.00ns)   --->   "%data_l2_0_addr_14 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2710 'getelementptr' 'data_l2_0_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2711 [2/2] (1.15ns)   --->   "%data_l2_0_load_13 = load i9 %data_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2711 'load' 'data_l2_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2712 [1/1] (0.00ns)   --->   "%data_l2_1_addr_14 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2712 'getelementptr' 'data_l2_1_addr_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2713 [2/2] (1.15ns)   --->   "%data_l2_1_load_13 = load i9 %data_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2713 'load' 'data_l2_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2714 [1/1] (0.70ns)   --->   "%add_ln141_14 = add i6 %select_ln108_6, i6 %zext_ln110_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2714 'add' 'add_ln141_14' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2715 [1/1] (0.00ns)   --->   "%lshr_ln140_13 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_14, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2715 'partselect' 'lshr_ln140_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2716 [1/1] (0.00ns)   --->   "%zext_ln140_28 = zext i4 %lshr_ln140_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2716 'zext' 'zext_ln140_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2717 [1/1] (0.00ns)   --->   "%data_l2_0_addr_15 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2717 'getelementptr' 'data_l2_0_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2718 [2/2] (1.15ns)   --->   "%data_l2_0_load_14 = load i9 %data_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2718 'load' 'data_l2_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2719 [1/1] (0.00ns)   --->   "%data_l2_1_addr_15 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2719 'getelementptr' 'data_l2_1_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2720 [2/2] (1.15ns)   --->   "%data_l2_1_load_14 = load i9 %data_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2720 'load' 'data_l2_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2721 [1/1] (0.00ns)   --->   "%data_l2_2_addr_15 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2721 'getelementptr' 'data_l2_2_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2722 [2/2] (1.15ns)   --->   "%data_l2_2_load_14 = load i9 %data_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2722 'load' 'data_l2_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2723 [1/1] (0.00ns)   --->   "%data_l2_3_addr_15 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2723 'getelementptr' 'data_l2_3_addr_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_66 : Operation 2724 [2/2] (1.15ns)   --->   "%data_l2_3_load_14 = load i9 %data_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2724 'load' 'data_l2_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_66 : Operation 2725 [1/2] (1.15ns)   --->   "%data_l1_3_load_9 = load i10 %data_l1_3_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2725 'load' 'data_l1_3_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_66 : Operation 2726 [1/2] (1.15ns)   --->   "%data_l1_3_load_10 = load i10 %data_l1_3_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2726 'load' 'data_l1_3_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_66 : Operation 2727 [2/2] (1.15ns)   --->   "%data_l1_3_load_11 = load i10 %data_l1_3_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2727 'load' 'data_l1_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_66 : Operation 2728 [2/2] (1.15ns)   --->   "%data_l1_3_load_12 = load i10 %data_l1_3_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2728 'load' 'data_l1_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_66 : Operation 2729 [1/2] (1.15ns)   --->   "%output_l1_0_load_44 = load i9 %output_l1_0_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2729 'load' 'output_l1_0_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2730 [1/2] (1.15ns)   --->   "%output_l1_1_load_44 = load i9 %output_l1_1_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2730 'load' 'output_l1_1_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2731 [1/2] (1.15ns)   --->   "%output_l1_0_load_45 = load i9 %output_l1_0_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2731 'load' 'output_l1_0_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2732 [1/2] (1.15ns)   --->   "%output_l1_2_load_44 = load i9 %output_l1_2_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2732 'load' 'output_l1_2_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2733 [1/2] (1.15ns)   --->   "%output_l1_1_load_45 = load i9 %output_l1_1_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2733 'load' 'output_l1_1_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2734 [2/2] (1.15ns)   --->   "%output_l1_0_load_46 = load i9 %output_l1_0_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2734 'load' 'output_l1_0_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2735 [1/2] (1.15ns)   --->   "%output_l1_3_load_44 = load i9 %output_l1_3_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2735 'load' 'output_l1_3_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2736 [1/2] (1.15ns)   --->   "%output_l1_2_load_45 = load i9 %output_l1_2_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2736 'load' 'output_l1_2_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2737 [2/2] (1.15ns)   --->   "%output_l1_1_load_46 = load i9 %output_l1_1_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2737 'load' 'output_l1_1_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2738 [2/2] (1.15ns)   --->   "%output_l1_0_load_47 = load i9 %output_l1_0_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2738 'load' 'output_l1_0_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2739 [1/2] (1.15ns)   --->   "%output_l1_3_load_45 = load i9 %output_l1_3_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2739 'load' 'output_l1_3_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2740 [2/2] (1.15ns)   --->   "%output_l1_2_load_46 = load i9 %output_l1_2_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2740 'load' 'output_l1_2_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2741 [2/2] (1.15ns)   --->   "%output_l1_1_load_47 = load i9 %output_l1_1_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2741 'load' 'output_l1_1_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2742 [2/2] (1.15ns)   --->   "%output_l1_3_load_46 = load i9 %output_l1_3_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2742 'load' 'output_l1_3_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2743 [2/2] (1.15ns)   --->   "%output_l1_2_load_47 = load i9 %output_l1_2_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2743 'load' 'output_l1_2_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_66 : Operation 2744 [2/2] (1.15ns)   --->   "%output_l1_3_load_47 = load i9 %output_l1_3_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2744 'load' 'output_l1_3_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 67 <SV = 38> <Delay = 2.70>
ST_67 : Operation 2745 [1/2] (1.15ns)   --->   "%data_l2_2_load_13 = load i9 %data_l2_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2745 'load' 'data_l2_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2746 [1/2] (1.15ns)   --->   "%data_l2_3_load_13 = load i9 %data_l2_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2746 'load' 'data_l2_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2747 [1/2] (1.15ns)   --->   "%data_l2_0_load_13 = load i9 %data_l2_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2747 'load' 'data_l2_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2748 [1/2] (1.15ns)   --->   "%data_l2_1_load_13 = load i9 %data_l2_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2748 'load' 'data_l2_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2749 [1/1] (0.39ns)   --->   "%tmp_40 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_13, i8 %data_l2_3_load_13, i8 %data_l2_0_load_13, i8 %data_l2_1_load_13, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2749 'mux' 'tmp_40' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2750 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_40, i10 %data_l1_0_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2750 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_67 : Operation 2751 [1/1] (0.43ns)   --->   "%add_ln140_2 = add i2 %select_ln108, i2 %select_ln108_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2751 'add' 'add_ln140_2' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2752 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i2 %add_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2752 'zext' 'zext_ln140_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2753 [1/2] (1.15ns)   --->   "%data_l2_0_load_14 = load i9 %data_l2_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2753 'load' 'data_l2_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2754 [1/2] (1.15ns)   --->   "%data_l2_1_load_14 = load i9 %data_l2_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2754 'load' 'data_l2_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2755 [1/2] (1.15ns)   --->   "%data_l2_2_load_14 = load i9 %data_l2_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2755 'load' 'data_l2_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2756 [1/2] (1.15ns)   --->   "%data_l2_3_load_14 = load i9 %data_l2_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2756 'load' 'data_l2_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2757 [1/1] (0.39ns)   --->   "%tmp_41 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_14, i8 %data_l2_1_load_14, i8 %data_l2_2_load_14, i8 %data_l2_3_load_14, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2757 'mux' 'tmp_41' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2758 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_41, i10 %data_l1_0_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2758 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_67 : Operation 2759 [1/1] (0.70ns)   --->   "%add_ln141_15 = add i6, i6 %add_ln141_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2759 'add' 'add_ln141_15' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2760 [1/1] (0.00ns)   --->   "%lshr_ln140_14 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_15, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2760 'partselect' 'lshr_ln140_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2761 [1/1] (0.00ns)   --->   "%zext_ln140_29 = zext i4 %lshr_ln140_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2761 'zext' 'zext_ln140_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2762 [1/1] (0.00ns)   --->   "%data_l2_1_addr_16 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2762 'getelementptr' 'data_l2_1_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2763 [2/2] (1.15ns)   --->   "%data_l2_1_load_15 = load i9 %data_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2763 'load' 'data_l2_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2764 [1/1] (0.00ns)   --->   "%data_l2_2_addr_16 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2764 'getelementptr' 'data_l2_2_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2765 [2/2] (1.15ns)   --->   "%data_l2_2_load_15 = load i9 %data_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2765 'load' 'data_l2_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2766 [1/1] (0.00ns)   --->   "%data_l2_3_addr_16 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2766 'getelementptr' 'data_l2_3_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2767 [2/2] (1.15ns)   --->   "%data_l2_3_load_15 = load i9 %data_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2767 'load' 'data_l2_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2768 [1/1] (0.00ns)   --->   "%data_l2_0_addr_16 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2768 'getelementptr' 'data_l2_0_addr_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2769 [2/2] (1.15ns)   --->   "%data_l2_0_load_15 = load i9 %data_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2769 'load' 'data_l2_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2770 [1/1] (0.70ns)   --->   "%add_ln141_16 = add i6, i6 %add_ln141_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2770 'add' 'add_ln141_16' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2771 [1/1] (0.00ns)   --->   "%lshr_ln140_15 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_16, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2771 'partselect' 'lshr_ln140_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2772 [1/1] (0.00ns)   --->   "%zext_ln140_30 = zext i4 %lshr_ln140_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2772 'zext' 'zext_ln140_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2773 [1/1] (0.00ns)   --->   "%data_l2_2_addr_17 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2773 'getelementptr' 'data_l2_2_addr_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2774 [2/2] (1.15ns)   --->   "%data_l2_2_load_16 = load i9 %data_l2_2_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2774 'load' 'data_l2_2_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2775 [1/1] (0.00ns)   --->   "%data_l2_3_addr_17 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2775 'getelementptr' 'data_l2_3_addr_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2776 [2/2] (1.15ns)   --->   "%data_l2_3_load_16 = load i9 %data_l2_3_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2776 'load' 'data_l2_3_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2777 [1/1] (0.00ns)   --->   "%data_l2_0_addr_17 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2777 'getelementptr' 'data_l2_0_addr_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2778 [2/2] (1.15ns)   --->   "%data_l2_0_load_16 = load i9 %data_l2_0_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2778 'load' 'data_l2_0_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2779 [1/1] (0.00ns)   --->   "%data_l2_1_addr_17 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2779 'getelementptr' 'data_l2_1_addr_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_67 : Operation 2780 [2/2] (1.15ns)   --->   "%data_l2_1_load_16 = load i9 %data_l2_1_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2780 'load' 'data_l2_1_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_67 : Operation 2781 [1/2] (1.15ns)   --->   "%data_l1_3_load_11 = load i10 %data_l1_3_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2781 'load' 'data_l1_3_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_67 : Operation 2782 [1/2] (1.15ns)   --->   "%data_l1_3_load_12 = load i10 %data_l1_3_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2782 'load' 'data_l1_3_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_67 : Operation 2783 [2/2] (1.15ns)   --->   "%data_l1_3_load_13 = load i10 %data_l1_3_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2783 'load' 'data_l1_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_67 : Operation 2784 [2/2] (1.15ns)   --->   "%data_l1_3_load_14 = load i10 %data_l1_3_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2784 'load' 'data_l1_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_67 : Operation 2785 [1/2] (1.15ns)   --->   "%output_l1_0_load_46 = load i9 %output_l1_0_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2785 'load' 'output_l1_0_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2786 [1/2] (1.15ns)   --->   "%output_l1_1_load_46 = load i9 %output_l1_1_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2786 'load' 'output_l1_1_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2787 [1/2] (1.15ns)   --->   "%output_l1_0_load_47 = load i9 %output_l1_0_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2787 'load' 'output_l1_0_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2788 [1/2] (1.15ns)   --->   "%output_l1_2_load_46 = load i9 %output_l1_2_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2788 'load' 'output_l1_2_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2789 [1/2] (1.15ns)   --->   "%output_l1_1_load_47 = load i9 %output_l1_1_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2789 'load' 'output_l1_1_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2790 [2/2] (1.15ns)   --->   "%output_l1_0_load_48 = load i9 %output_l1_0_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2790 'load' 'output_l1_0_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2791 [1/2] (1.15ns)   --->   "%output_l1_3_load_46 = load i9 %output_l1_3_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2791 'load' 'output_l1_3_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2792 [1/2] (1.15ns)   --->   "%output_l1_2_load_47 = load i9 %output_l1_2_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2792 'load' 'output_l1_2_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2793 [2/2] (1.15ns)   --->   "%output_l1_1_load_48 = load i9 %output_l1_1_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2793 'load' 'output_l1_1_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2794 [1/2] (1.15ns)   --->   "%output_l1_3_load_47 = load i9 %output_l1_3_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2794 'load' 'output_l1_3_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2795 [2/2] (1.15ns)   --->   "%output_l1_2_load_48 = load i9 %output_l1_2_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2795 'load' 'output_l1_2_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_67 : Operation 2796 [2/2] (1.15ns)   --->   "%output_l1_3_load_48 = load i9 %output_l1_3_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2796 'load' 'output_l1_3_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 68 <SV = 39> <Delay = 2.70>
ST_68 : Operation 2797 [1/2] (1.15ns)   --->   "%data_l2_1_load_15 = load i9 %data_l2_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2797 'load' 'data_l2_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2798 [1/2] (1.15ns)   --->   "%data_l2_2_load_15 = load i9 %data_l2_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2798 'load' 'data_l2_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2799 [1/2] (1.15ns)   --->   "%data_l2_3_load_15 = load i9 %data_l2_3_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2799 'load' 'data_l2_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2800 [1/2] (1.15ns)   --->   "%data_l2_0_load_15 = load i9 %data_l2_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2800 'load' 'data_l2_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2801 [1/1] (0.39ns)   --->   "%tmp_42 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_15, i8 %data_l2_2_load_15, i8 %data_l2_3_load_15, i8 %data_l2_0_load_15, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2801 'mux' 'tmp_42' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2802 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_42, i10 %data_l1_0_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2802 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_68 : Operation 2803 [1/2] (1.15ns)   --->   "%data_l2_2_load_16 = load i9 %data_l2_2_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2803 'load' 'data_l2_2_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2804 [1/2] (1.15ns)   --->   "%data_l2_3_load_16 = load i9 %data_l2_3_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2804 'load' 'data_l2_3_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2805 [1/2] (1.15ns)   --->   "%data_l2_0_load_16 = load i9 %data_l2_0_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2805 'load' 'data_l2_0_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2806 [1/2] (1.15ns)   --->   "%data_l2_1_load_16 = load i9 %data_l2_1_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2806 'load' 'data_l2_1_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2807 [1/1] (0.39ns)   --->   "%tmp_43 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_16, i8 %data_l2_3_load_16, i8 %data_l2_0_load_16, i8 %data_l2_1_load_16, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2807 'mux' 'tmp_43' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2808 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_43, i10 %data_l1_0_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2808 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_68 : Operation 2809 [1/1] (0.70ns)   --->   "%add_ln141_17 = add i6, i6 %add_ln141_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2809 'add' 'add_ln141_17' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2810 [1/1] (0.00ns)   --->   "%lshr_ln140_16 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_17, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2810 'partselect' 'lshr_ln140_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2811 [1/1] (0.00ns)   --->   "%zext_ln140_31 = zext i4 %lshr_ln140_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2811 'zext' 'zext_ln140_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2812 [1/1] (0.00ns)   --->   "%data_l2_3_addr_18 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2812 'getelementptr' 'data_l2_3_addr_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2813 [2/2] (1.15ns)   --->   "%data_l2_3_load_17 = load i9 %data_l2_3_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2813 'load' 'data_l2_3_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2814 [1/1] (0.00ns)   --->   "%data_l2_0_addr_18 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2814 'getelementptr' 'data_l2_0_addr_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2815 [2/2] (1.15ns)   --->   "%data_l2_0_load_17 = load i9 %data_l2_0_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2815 'load' 'data_l2_0_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2816 [1/1] (0.00ns)   --->   "%data_l2_1_addr_18 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2816 'getelementptr' 'data_l2_1_addr_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2817 [2/2] (1.15ns)   --->   "%data_l2_1_load_17 = load i9 %data_l2_1_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2817 'load' 'data_l2_1_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2818 [1/1] (0.00ns)   --->   "%data_l2_2_addr_18 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2818 'getelementptr' 'data_l2_2_addr_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2819 [2/2] (1.15ns)   --->   "%data_l2_2_load_17 = load i9 %data_l2_2_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2819 'load' 'data_l2_2_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2820 [1/1] (0.70ns)   --->   "%add_ln141_18 = add i6, i6 %add_ln141_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2820 'add' 'add_ln141_18' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2821 [1/1] (0.00ns)   --->   "%lshr_ln140_17 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_18, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2821 'partselect' 'lshr_ln140_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2822 [1/1] (0.00ns)   --->   "%zext_ln140_32 = zext i4 %lshr_ln140_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2822 'zext' 'zext_ln140_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2823 [1/1] (0.00ns)   --->   "%data_l2_0_addr_19 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2823 'getelementptr' 'data_l2_0_addr_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2824 [2/2] (1.15ns)   --->   "%data_l2_0_load_18 = load i9 %data_l2_0_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2824 'load' 'data_l2_0_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2825 [1/1] (0.00ns)   --->   "%data_l2_1_addr_19 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2825 'getelementptr' 'data_l2_1_addr_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2826 [2/2] (1.15ns)   --->   "%data_l2_1_load_18 = load i9 %data_l2_1_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2826 'load' 'data_l2_1_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2827 [1/1] (0.00ns)   --->   "%data_l2_2_addr_19 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2827 'getelementptr' 'data_l2_2_addr_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2828 [2/2] (1.15ns)   --->   "%data_l2_2_load_18 = load i9 %data_l2_2_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2828 'load' 'data_l2_2_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2829 [1/1] (0.00ns)   --->   "%data_l2_3_addr_19 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2829 'getelementptr' 'data_l2_3_addr_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_68 : Operation 2830 [2/2] (1.15ns)   --->   "%data_l2_3_load_18 = load i9 %data_l2_3_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2830 'load' 'data_l2_3_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_68 : Operation 2831 [1/2] (1.15ns)   --->   "%data_l1_3_load_13 = load i10 %data_l1_3_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2831 'load' 'data_l1_3_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_68 : Operation 2832 [1/2] (1.15ns)   --->   "%data_l1_3_load_14 = load i10 %data_l1_3_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2832 'load' 'data_l1_3_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_68 : Operation 2833 [2/2] (1.15ns)   --->   "%data_l1_3_load_15 = load i10 %data_l1_3_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2833 'load' 'data_l1_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_68 : Operation 2834 [2/2] (1.15ns)   --->   "%data_l1_3_load_16 = load i10 %data_l1_3_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2834 'load' 'data_l1_3_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_68 : Operation 2835 [1/2] (1.15ns)   --->   "%output_l1_0_load_48 = load i9 %output_l1_0_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2835 'load' 'output_l1_0_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_68 : Operation 2836 [1/2] (1.15ns)   --->   "%output_l1_1_load_48 = load i9 %output_l1_1_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2836 'load' 'output_l1_1_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_68 : Operation 2837 [1/2] (1.15ns)   --->   "%output_l1_2_load_48 = load i9 %output_l1_2_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2837 'load' 'output_l1_2_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_68 : Operation 2838 [1/2] (1.15ns)   --->   "%output_l1_3_load_48 = load i9 %output_l1_3_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:169]   --->   Operation 2838 'load' 'output_l1_3_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 69 <SV = 40> <Delay = 2.70>
ST_69 : Operation 2839 [1/2] (1.15ns)   --->   "%data_l2_3_load_17 = load i9 %data_l2_3_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2839 'load' 'data_l2_3_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2840 [1/2] (1.15ns)   --->   "%data_l2_0_load_17 = load i9 %data_l2_0_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2840 'load' 'data_l2_0_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2841 [1/2] (1.15ns)   --->   "%data_l2_1_load_17 = load i9 %data_l2_1_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2841 'load' 'data_l2_1_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2842 [1/2] (1.15ns)   --->   "%data_l2_2_load_17 = load i9 %data_l2_2_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2842 'load' 'data_l2_2_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2843 [1/1] (0.39ns)   --->   "%tmp_44 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_17, i8 %data_l2_0_load_17, i8 %data_l2_1_load_17, i8 %data_l2_2_load_17, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2843 'mux' 'tmp_44' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2844 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_44, i10 %data_l1_0_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2844 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_69 : Operation 2845 [1/2] (1.15ns)   --->   "%data_l2_0_load_18 = load i9 %data_l2_0_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2845 'load' 'data_l2_0_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2846 [1/2] (1.15ns)   --->   "%data_l2_1_load_18 = load i9 %data_l2_1_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2846 'load' 'data_l2_1_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2847 [1/2] (1.15ns)   --->   "%data_l2_2_load_18 = load i9 %data_l2_2_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2847 'load' 'data_l2_2_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2848 [1/2] (1.15ns)   --->   "%data_l2_3_load_18 = load i9 %data_l2_3_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2848 'load' 'data_l2_3_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2849 [1/1] (0.39ns)   --->   "%tmp_45 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_18, i8 %data_l2_1_load_18, i8 %data_l2_2_load_18, i8 %data_l2_3_load_18, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2849 'mux' 'tmp_45' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2850 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_45, i10 %data_l1_0_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2850 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_69 : Operation 2851 [1/1] (0.70ns)   --->   "%add_ln141_19 = add i6, i6 %add_ln141_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2851 'add' 'add_ln141_19' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2852 [1/1] (0.00ns)   --->   "%lshr_ln140_18 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_19, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2852 'partselect' 'lshr_ln140_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2853 [1/1] (0.00ns)   --->   "%zext_ln140_33 = zext i4 %lshr_ln140_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2853 'zext' 'zext_ln140_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2854 [1/1] (0.00ns)   --->   "%data_l2_1_addr_20 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2854 'getelementptr' 'data_l2_1_addr_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2855 [2/2] (1.15ns)   --->   "%data_l2_1_load_19 = load i9 %data_l2_1_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2855 'load' 'data_l2_1_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2856 [1/1] (0.00ns)   --->   "%data_l2_2_addr_20 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2856 'getelementptr' 'data_l2_2_addr_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2857 [2/2] (1.15ns)   --->   "%data_l2_2_load_19 = load i9 %data_l2_2_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2857 'load' 'data_l2_2_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2858 [1/1] (0.00ns)   --->   "%data_l2_3_addr_20 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2858 'getelementptr' 'data_l2_3_addr_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2859 [2/2] (1.15ns)   --->   "%data_l2_3_load_19 = load i9 %data_l2_3_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2859 'load' 'data_l2_3_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2860 [1/1] (0.00ns)   --->   "%data_l2_0_addr_20 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2860 'getelementptr' 'data_l2_0_addr_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2861 [2/2] (1.15ns)   --->   "%data_l2_0_load_19 = load i9 %data_l2_0_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2861 'load' 'data_l2_0_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2862 [1/1] (0.70ns)   --->   "%add_ln141_20 = add i6, i6 %add_ln141_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2862 'add' 'add_ln141_20' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2863 [1/1] (0.00ns)   --->   "%lshr_ln140_19 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_20, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2863 'partselect' 'lshr_ln140_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2864 [1/1] (0.00ns)   --->   "%zext_ln140_34 = zext i4 %lshr_ln140_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2864 'zext' 'zext_ln140_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2865 [1/1] (0.00ns)   --->   "%data_l2_2_addr_21 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2865 'getelementptr' 'data_l2_2_addr_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2866 [2/2] (1.15ns)   --->   "%data_l2_2_load_20 = load i9 %data_l2_2_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2866 'load' 'data_l2_2_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2867 [1/1] (0.00ns)   --->   "%data_l2_3_addr_21 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2867 'getelementptr' 'data_l2_3_addr_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2868 [2/2] (1.15ns)   --->   "%data_l2_3_load_20 = load i9 %data_l2_3_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2868 'load' 'data_l2_3_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2869 [1/1] (0.00ns)   --->   "%data_l2_0_addr_21 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2869 'getelementptr' 'data_l2_0_addr_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2870 [2/2] (1.15ns)   --->   "%data_l2_0_load_20 = load i9 %data_l2_0_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2870 'load' 'data_l2_0_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2871 [1/1] (0.00ns)   --->   "%data_l2_1_addr_21 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2871 'getelementptr' 'data_l2_1_addr_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_69 : Operation 2872 [2/2] (1.15ns)   --->   "%data_l2_1_load_20 = load i9 %data_l2_1_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2872 'load' 'data_l2_1_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_69 : Operation 2873 [1/2] (1.15ns)   --->   "%data_l1_3_load_15 = load i10 %data_l1_3_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2873 'load' 'data_l1_3_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_69 : Operation 2874 [1/2] (1.15ns)   --->   "%data_l1_3_load_16 = load i10 %data_l1_3_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2874 'load' 'data_l1_3_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_69 : Operation 2875 [2/2] (1.15ns)   --->   "%data_l1_3_load_17 = load i10 %data_l1_3_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2875 'load' 'data_l1_3_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_69 : Operation 2876 [2/2] (1.15ns)   --->   "%data_l1_3_load_18 = load i10 %data_l1_3_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2876 'load' 'data_l1_3_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 70 <SV = 41> <Delay = 2.70>
ST_70 : Operation 2877 [1/2] (1.15ns)   --->   "%data_l2_1_load_19 = load i9 %data_l2_1_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2877 'load' 'data_l2_1_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2878 [1/2] (1.15ns)   --->   "%data_l2_2_load_19 = load i9 %data_l2_2_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2878 'load' 'data_l2_2_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2879 [1/2] (1.15ns)   --->   "%data_l2_3_load_19 = load i9 %data_l2_3_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2879 'load' 'data_l2_3_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2880 [1/2] (1.15ns)   --->   "%data_l2_0_load_19 = load i9 %data_l2_0_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2880 'load' 'data_l2_0_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2881 [1/1] (0.39ns)   --->   "%tmp_46 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_19, i8 %data_l2_2_load_19, i8 %data_l2_3_load_19, i8 %data_l2_0_load_19, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2881 'mux' 'tmp_46' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2882 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_46, i10 %data_l1_0_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2882 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_70 : Operation 2883 [1/2] (1.15ns)   --->   "%data_l2_2_load_20 = load i9 %data_l2_2_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2883 'load' 'data_l2_2_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2884 [1/2] (1.15ns)   --->   "%data_l2_3_load_20 = load i9 %data_l2_3_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2884 'load' 'data_l2_3_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2885 [1/2] (1.15ns)   --->   "%data_l2_0_load_20 = load i9 %data_l2_0_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2885 'load' 'data_l2_0_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2886 [1/2] (1.15ns)   --->   "%data_l2_1_load_20 = load i9 %data_l2_1_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2886 'load' 'data_l2_1_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2887 [1/1] (0.39ns)   --->   "%tmp_47 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_20, i8 %data_l2_3_load_20, i8 %data_l2_0_load_20, i8 %data_l2_1_load_20, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2887 'mux' 'tmp_47' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2888 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_47, i10 %data_l1_0_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2888 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_70 : Operation 2889 [1/1] (0.70ns)   --->   "%add_ln141_21 = add i6 %select_ln108_7, i6 %zext_ln110_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2889 'add' 'add_ln141_21' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2890 [1/1] (0.00ns)   --->   "%lshr_ln140_20 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_21, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2890 'partselect' 'lshr_ln140_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2891 [1/1] (0.00ns)   --->   "%zext_ln140_35 = zext i4 %lshr_ln140_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2891 'zext' 'zext_ln140_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2892 [1/1] (0.00ns)   --->   "%data_l2_0_addr_22 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2892 'getelementptr' 'data_l2_0_addr_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2893 [2/2] (1.15ns)   --->   "%data_l2_0_load_21 = load i9 %data_l2_0_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2893 'load' 'data_l2_0_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2894 [1/1] (0.00ns)   --->   "%data_l2_1_addr_22 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2894 'getelementptr' 'data_l2_1_addr_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2895 [2/2] (1.15ns)   --->   "%data_l2_1_load_21 = load i9 %data_l2_1_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2895 'load' 'data_l2_1_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2896 [1/1] (0.00ns)   --->   "%data_l2_2_addr_22 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2896 'getelementptr' 'data_l2_2_addr_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2897 [2/2] (1.15ns)   --->   "%data_l2_2_load_21 = load i9 %data_l2_2_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2897 'load' 'data_l2_2_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2898 [1/1] (0.00ns)   --->   "%data_l2_3_addr_22 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2898 'getelementptr' 'data_l2_3_addr_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2899 [2/2] (1.15ns)   --->   "%data_l2_3_load_21 = load i9 %data_l2_3_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2899 'load' 'data_l2_3_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2900 [1/1] (0.70ns)   --->   "%add_ln141_22 = add i6, i6 %add_ln141_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2900 'add' 'add_ln141_22' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2901 [1/1] (0.00ns)   --->   "%lshr_ln140_21 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_22, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2901 'partselect' 'lshr_ln140_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2902 [1/1] (0.00ns)   --->   "%zext_ln140_36 = zext i4 %lshr_ln140_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2902 'zext' 'zext_ln140_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2903 [1/1] (0.00ns)   --->   "%data_l2_1_addr_23 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2903 'getelementptr' 'data_l2_1_addr_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2904 [2/2] (1.15ns)   --->   "%data_l2_1_load_22 = load i9 %data_l2_1_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2904 'load' 'data_l2_1_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2905 [1/1] (0.00ns)   --->   "%data_l2_2_addr_23 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2905 'getelementptr' 'data_l2_2_addr_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2906 [2/2] (1.15ns)   --->   "%data_l2_2_load_22 = load i9 %data_l2_2_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2906 'load' 'data_l2_2_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2907 [1/1] (0.00ns)   --->   "%data_l2_3_addr_23 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2907 'getelementptr' 'data_l2_3_addr_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2908 [2/2] (1.15ns)   --->   "%data_l2_3_load_22 = load i9 %data_l2_3_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2908 'load' 'data_l2_3_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2909 [1/1] (0.00ns)   --->   "%data_l2_0_addr_23 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2909 'getelementptr' 'data_l2_0_addr_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_70 : Operation 2910 [2/2] (1.15ns)   --->   "%data_l2_0_load_22 = load i9 %data_l2_0_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2910 'load' 'data_l2_0_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_70 : Operation 2911 [1/2] (1.15ns)   --->   "%data_l1_3_load_17 = load i10 %data_l1_3_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2911 'load' 'data_l1_3_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_70 : Operation 2912 [1/2] (1.15ns)   --->   "%data_l1_3_load_18 = load i10 %data_l1_3_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2912 'load' 'data_l1_3_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_70 : Operation 2913 [2/2] (1.15ns)   --->   "%data_l1_3_load_19 = load i10 %data_l1_3_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2913 'load' 'data_l1_3_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_70 : Operation 2914 [2/2] (1.15ns)   --->   "%data_l1_3_load_20 = load i10 %data_l1_3_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2914 'load' 'data_l1_3_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 71 <SV = 42> <Delay = 2.70>
ST_71 : Operation 2915 [1/1] (0.43ns)   --->   "%add_ln140_3 = add i2 %select_ln108, i2 %select_ln108_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2915 'add' 'add_ln140_3' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i2 %add_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2916 'zext' 'zext_ln140_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2917 [1/2] (1.15ns)   --->   "%data_l2_0_load_21 = load i9 %data_l2_0_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2917 'load' 'data_l2_0_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2918 [1/2] (1.15ns)   --->   "%data_l2_1_load_21 = load i9 %data_l2_1_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2918 'load' 'data_l2_1_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2919 [1/2] (1.15ns)   --->   "%data_l2_2_load_21 = load i9 %data_l2_2_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2919 'load' 'data_l2_2_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2920 [1/2] (1.15ns)   --->   "%data_l2_3_load_21 = load i9 %data_l2_3_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2920 'load' 'data_l2_3_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2921 [1/1] (0.39ns)   --->   "%tmp_48 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_21, i8 %data_l2_1_load_21, i8 %data_l2_2_load_21, i8 %data_l2_3_load_21, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2921 'mux' 'tmp_48' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2922 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_48, i10 %data_l1_0_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2922 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_71 : Operation 2923 [1/2] (1.15ns)   --->   "%data_l2_1_load_22 = load i9 %data_l2_1_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2923 'load' 'data_l2_1_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2924 [1/2] (1.15ns)   --->   "%data_l2_2_load_22 = load i9 %data_l2_2_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2924 'load' 'data_l2_2_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2925 [1/2] (1.15ns)   --->   "%data_l2_3_load_22 = load i9 %data_l2_3_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2925 'load' 'data_l2_3_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2926 [1/2] (1.15ns)   --->   "%data_l2_0_load_22 = load i9 %data_l2_0_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2926 'load' 'data_l2_0_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2927 [1/1] (0.39ns)   --->   "%tmp_49 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_22, i8 %data_l2_2_load_22, i8 %data_l2_3_load_22, i8 %data_l2_0_load_22, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2927 'mux' 'tmp_49' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2928 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_49, i10 %data_l1_0_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2928 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_71 : Operation 2929 [1/1] (0.70ns)   --->   "%add_ln141_23 = add i6, i6 %add_ln141_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2929 'add' 'add_ln141_23' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2930 [1/1] (0.00ns)   --->   "%lshr_ln140_22 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_23, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2930 'partselect' 'lshr_ln140_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln140_37 = zext i4 %lshr_ln140_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2931 'zext' 'zext_ln140_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2932 [1/1] (0.00ns)   --->   "%data_l2_2_addr_24 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2932 'getelementptr' 'data_l2_2_addr_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2933 [2/2] (1.15ns)   --->   "%data_l2_2_load_23 = load i9 %data_l2_2_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2933 'load' 'data_l2_2_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2934 [1/1] (0.00ns)   --->   "%data_l2_3_addr_24 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2934 'getelementptr' 'data_l2_3_addr_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2935 [2/2] (1.15ns)   --->   "%data_l2_3_load_23 = load i9 %data_l2_3_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2935 'load' 'data_l2_3_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2936 [1/1] (0.00ns)   --->   "%data_l2_0_addr_24 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2936 'getelementptr' 'data_l2_0_addr_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2937 [2/2] (1.15ns)   --->   "%data_l2_0_load_23 = load i9 %data_l2_0_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2937 'load' 'data_l2_0_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2938 [1/1] (0.00ns)   --->   "%data_l2_1_addr_24 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2938 'getelementptr' 'data_l2_1_addr_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2939 [2/2] (1.15ns)   --->   "%data_l2_1_load_23 = load i9 %data_l2_1_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2939 'load' 'data_l2_1_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2940 [1/1] (0.70ns)   --->   "%add_ln141_24 = add i6, i6 %add_ln141_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2940 'add' 'add_ln141_24' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2941 [1/1] (0.00ns)   --->   "%lshr_ln140_23 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_24, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2941 'partselect' 'lshr_ln140_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2942 [1/1] (0.00ns)   --->   "%zext_ln140_38 = zext i4 %lshr_ln140_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2942 'zext' 'zext_ln140_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2943 [1/1] (0.00ns)   --->   "%data_l2_3_addr_25 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2943 'getelementptr' 'data_l2_3_addr_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2944 [2/2] (1.15ns)   --->   "%data_l2_3_load_24 = load i9 %data_l2_3_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2944 'load' 'data_l2_3_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2945 [1/1] (0.00ns)   --->   "%data_l2_0_addr_25 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2945 'getelementptr' 'data_l2_0_addr_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2946 [2/2] (1.15ns)   --->   "%data_l2_0_load_24 = load i9 %data_l2_0_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2946 'load' 'data_l2_0_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2947 [1/1] (0.00ns)   --->   "%data_l2_1_addr_25 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2947 'getelementptr' 'data_l2_1_addr_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2948 [2/2] (1.15ns)   --->   "%data_l2_1_load_24 = load i9 %data_l2_1_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2948 'load' 'data_l2_1_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2949 [1/1] (0.00ns)   --->   "%data_l2_2_addr_25 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2949 'getelementptr' 'data_l2_2_addr_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_71 : Operation 2950 [2/2] (1.15ns)   --->   "%data_l2_2_load_24 = load i9 %data_l2_2_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2950 'load' 'data_l2_2_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_71 : Operation 2951 [1/2] (1.15ns)   --->   "%data_l1_3_load_19 = load i10 %data_l1_3_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2951 'load' 'data_l1_3_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_71 : Operation 2952 [1/2] (1.15ns)   --->   "%data_l1_3_load_20 = load i10 %data_l1_3_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2952 'load' 'data_l1_3_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_71 : Operation 2953 [2/2] (1.15ns)   --->   "%data_l1_3_load_21 = load i10 %data_l1_3_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2953 'load' 'data_l1_3_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_71 : Operation 2954 [2/2] (1.15ns)   --->   "%data_l1_3_load_22 = load i10 %data_l1_3_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2954 'load' 'data_l1_3_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 72 <SV = 43> <Delay = 2.70>
ST_72 : Operation 2955 [1/2] (1.15ns)   --->   "%data_l2_2_load_23 = load i9 %data_l2_2_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2955 'load' 'data_l2_2_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2956 [1/2] (1.15ns)   --->   "%data_l2_3_load_23 = load i9 %data_l2_3_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2956 'load' 'data_l2_3_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2957 [1/2] (1.15ns)   --->   "%data_l2_0_load_23 = load i9 %data_l2_0_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2957 'load' 'data_l2_0_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2958 [1/2] (1.15ns)   --->   "%data_l2_1_load_23 = load i9 %data_l2_1_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2958 'load' 'data_l2_1_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2959 [1/1] (0.39ns)   --->   "%tmp_50 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_23, i8 %data_l2_3_load_23, i8 %data_l2_0_load_23, i8 %data_l2_1_load_23, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2959 'mux' 'tmp_50' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2960 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_50, i10 %data_l1_0_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2960 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_72 : Operation 2961 [1/2] (1.15ns)   --->   "%data_l2_3_load_24 = load i9 %data_l2_3_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2961 'load' 'data_l2_3_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2962 [1/2] (1.15ns)   --->   "%data_l2_0_load_24 = load i9 %data_l2_0_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2962 'load' 'data_l2_0_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2963 [1/2] (1.15ns)   --->   "%data_l2_1_load_24 = load i9 %data_l2_1_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2963 'load' 'data_l2_1_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2964 [1/2] (1.15ns)   --->   "%data_l2_2_load_24 = load i9 %data_l2_2_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2964 'load' 'data_l2_2_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2965 [1/1] (0.39ns)   --->   "%tmp_51 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_24, i8 %data_l2_0_load_24, i8 %data_l2_1_load_24, i8 %data_l2_2_load_24, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2965 'mux' 'tmp_51' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2966 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_51, i10 %data_l1_0_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 2966 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_72 : Operation 2967 [1/1] (0.70ns)   --->   "%add_ln141_25 = add i6, i6 %add_ln141_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2967 'add' 'add_ln141_25' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2968 [1/1] (0.00ns)   --->   "%lshr_ln140_24 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_25, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2968 'partselect' 'lshr_ln140_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2969 [1/1] (0.00ns)   --->   "%zext_ln140_39 = zext i4 %lshr_ln140_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2969 'zext' 'zext_ln140_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2970 [1/1] (0.00ns)   --->   "%data_l2_0_addr_26 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2970 'getelementptr' 'data_l2_0_addr_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2971 [2/2] (1.15ns)   --->   "%data_l2_0_load_25 = load i9 %data_l2_0_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2971 'load' 'data_l2_0_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2972 [1/1] (0.00ns)   --->   "%data_l2_1_addr_26 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2972 'getelementptr' 'data_l2_1_addr_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2973 [2/2] (1.15ns)   --->   "%data_l2_1_load_25 = load i9 %data_l2_1_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2973 'load' 'data_l2_1_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2974 [1/1] (0.00ns)   --->   "%data_l2_2_addr_26 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2974 'getelementptr' 'data_l2_2_addr_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2975 [2/2] (1.15ns)   --->   "%data_l2_2_load_25 = load i9 %data_l2_2_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2975 'load' 'data_l2_2_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2976 [1/1] (0.00ns)   --->   "%data_l2_3_addr_26 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2976 'getelementptr' 'data_l2_3_addr_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2977 [2/2] (1.15ns)   --->   "%data_l2_3_load_25 = load i9 %data_l2_3_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2977 'load' 'data_l2_3_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2978 [1/1] (0.70ns)   --->   "%add_ln141_26 = add i6, i6 %add_ln141_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2978 'add' 'add_ln141_26' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2979 [1/1] (0.00ns)   --->   "%lshr_ln140_25 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_26, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2979 'partselect' 'lshr_ln140_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2980 [1/1] (0.00ns)   --->   "%zext_ln140_40 = zext i4 %lshr_ln140_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2980 'zext' 'zext_ln140_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2981 [1/1] (0.00ns)   --->   "%data_l2_1_addr_27 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2981 'getelementptr' 'data_l2_1_addr_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2982 [2/2] (1.15ns)   --->   "%data_l2_1_load_26 = load i9 %data_l2_1_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2982 'load' 'data_l2_1_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2983 [1/1] (0.00ns)   --->   "%data_l2_2_addr_27 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2983 'getelementptr' 'data_l2_2_addr_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2984 [2/2] (1.15ns)   --->   "%data_l2_2_load_26 = load i9 %data_l2_2_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2984 'load' 'data_l2_2_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2985 [1/1] (0.00ns)   --->   "%data_l2_3_addr_27 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2985 'getelementptr' 'data_l2_3_addr_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2986 [2/2] (1.15ns)   --->   "%data_l2_3_load_26 = load i9 %data_l2_3_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2986 'load' 'data_l2_3_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2987 [1/1] (0.00ns)   --->   "%data_l2_0_addr_27 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2987 'getelementptr' 'data_l2_0_addr_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2988 [2/2] (1.15ns)   --->   "%data_l2_0_load_26 = load i9 %data_l2_0_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2988 'load' 'data_l2_0_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_72 : Operation 2989 [1/1] (0.70ns)   --->   "%add_ln141_27 = add i6, i6 %add_ln141_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 2989 'add' 'add_ln141_27' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2990 [1/1] (0.00ns)   --->   "%lshr_ln140_26 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_27, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2990 'partselect' 'lshr_ln140_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_72 : Operation 2991 [1/2] (1.15ns)   --->   "%data_l1_3_load_21 = load i10 %data_l1_3_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2991 'load' 'data_l1_3_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_72 : Operation 2992 [1/2] (1.15ns)   --->   "%data_l1_3_load_22 = load i10 %data_l1_3_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2992 'load' 'data_l1_3_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_72 : Operation 2993 [2/2] (1.15ns)   --->   "%data_l1_3_load_23 = load i10 %data_l1_3_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2993 'load' 'data_l1_3_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_72 : Operation 2994 [2/2] (1.15ns)   --->   "%data_l1_3_load_24 = load i10 %data_l1_3_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 2994 'load' 'data_l1_3_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 73 <SV = 44> <Delay = 2.70>
ST_73 : Operation 2995 [1/2] (1.15ns)   --->   "%data_l2_0_load_25 = load i9 %data_l2_0_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2995 'load' 'data_l2_0_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 2996 [1/2] (1.15ns)   --->   "%data_l2_1_load_25 = load i9 %data_l2_1_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2996 'load' 'data_l2_1_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 2997 [1/2] (1.15ns)   --->   "%data_l2_2_load_25 = load i9 %data_l2_2_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2997 'load' 'data_l2_2_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 2998 [1/2] (1.15ns)   --->   "%data_l2_3_load_25 = load i9 %data_l2_3_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2998 'load' 'data_l2_3_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 2999 [1/1] (0.39ns)   --->   "%tmp_52 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_25, i8 %data_l2_1_load_25, i8 %data_l2_2_load_25, i8 %data_l2_3_load_25, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 2999 'mux' 'tmp_52' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3000 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_52, i10 %data_l1_0_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3000 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_73 : Operation 3001 [1/2] (1.15ns)   --->   "%data_l2_1_load_26 = load i9 %data_l2_1_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3001 'load' 'data_l2_1_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3002 [1/2] (1.15ns)   --->   "%data_l2_2_load_26 = load i9 %data_l2_2_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3002 'load' 'data_l2_2_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3003 [1/2] (1.15ns)   --->   "%data_l2_3_load_26 = load i9 %data_l2_3_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3003 'load' 'data_l2_3_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3004 [1/2] (1.15ns)   --->   "%data_l2_0_load_26 = load i9 %data_l2_0_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3004 'load' 'data_l2_0_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3005 [1/1] (0.39ns)   --->   "%tmp_53 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_26, i8 %data_l2_2_load_26, i8 %data_l2_3_load_26, i8 %data_l2_0_load_26, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3005 'mux' 'tmp_53' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3006 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_53, i10 %data_l1_0_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3006 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_73 : Operation 3007 [1/1] (0.00ns)   --->   "%zext_ln140_41 = zext i4 %lshr_ln140_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3007 'zext' 'zext_ln140_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3008 [1/1] (0.00ns)   --->   "%data_l2_2_addr_28 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3008 'getelementptr' 'data_l2_2_addr_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3009 [2/2] (1.15ns)   --->   "%data_l2_2_load_27 = load i9 %data_l2_2_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3009 'load' 'data_l2_2_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3010 [1/1] (0.00ns)   --->   "%data_l2_3_addr_28 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3010 'getelementptr' 'data_l2_3_addr_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3011 [2/2] (1.15ns)   --->   "%data_l2_3_load_27 = load i9 %data_l2_3_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3011 'load' 'data_l2_3_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3012 [1/1] (0.00ns)   --->   "%data_l2_0_addr_28 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3012 'getelementptr' 'data_l2_0_addr_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3013 [2/2] (1.15ns)   --->   "%data_l2_0_load_27 = load i9 %data_l2_0_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3013 'load' 'data_l2_0_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3014 [1/1] (0.00ns)   --->   "%data_l2_1_addr_28 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3014 'getelementptr' 'data_l2_1_addr_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3015 [2/2] (1.15ns)   --->   "%data_l2_1_load_27 = load i9 %data_l2_1_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3015 'load' 'data_l2_1_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3016 [1/1] (0.70ns)   --->   "%add_ln141_28 = add i6 %select_ln108_9, i6 %zext_ln110_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3016 'add' 'add_ln141_28' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3017 [1/1] (0.00ns)   --->   "%lshr_ln140_27 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_28, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3017 'partselect' 'lshr_ln140_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln140_42 = zext i4 %lshr_ln140_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3018 'zext' 'zext_ln140_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3019 [1/1] (0.00ns)   --->   "%data_l2_0_addr_29 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3019 'getelementptr' 'data_l2_0_addr_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3020 [2/2] (1.15ns)   --->   "%data_l2_0_load_28 = load i9 %data_l2_0_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3020 'load' 'data_l2_0_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3021 [1/1] (0.00ns)   --->   "%data_l2_1_addr_29 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3021 'getelementptr' 'data_l2_1_addr_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3022 [2/2] (1.15ns)   --->   "%data_l2_1_load_28 = load i9 %data_l2_1_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3022 'load' 'data_l2_1_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3023 [1/1] (0.00ns)   --->   "%data_l2_2_addr_29 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3023 'getelementptr' 'data_l2_2_addr_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3024 [2/2] (1.15ns)   --->   "%data_l2_2_load_28 = load i9 %data_l2_2_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3024 'load' 'data_l2_2_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3025 [1/1] (0.00ns)   --->   "%data_l2_3_addr_29 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3025 'getelementptr' 'data_l2_3_addr_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_73 : Operation 3026 [2/2] (1.15ns)   --->   "%data_l2_3_load_28 = load i9 %data_l2_3_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3026 'load' 'data_l2_3_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_73 : Operation 3027 [1/2] (1.15ns)   --->   "%data_l1_3_load_23 = load i10 %data_l1_3_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3027 'load' 'data_l1_3_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_73 : Operation 3028 [1/2] (1.15ns)   --->   "%data_l1_3_load_24 = load i10 %data_l1_3_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3028 'load' 'data_l1_3_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_73 : Operation 3029 [2/2] (1.15ns)   --->   "%data_l1_3_load_25 = load i10 %data_l1_3_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3029 'load' 'data_l1_3_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_73 : Operation 3030 [2/2] (1.15ns)   --->   "%data_l1_3_load_26 = load i10 %data_l1_3_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3030 'load' 'data_l1_3_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 74 <SV = 45> <Delay = 2.70>
ST_74 : Operation 3031 [1/2] (1.15ns)   --->   "%data_l2_2_load_27 = load i9 %data_l2_2_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3031 'load' 'data_l2_2_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3032 [1/2] (1.15ns)   --->   "%data_l2_3_load_27 = load i9 %data_l2_3_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3032 'load' 'data_l2_3_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3033 [1/2] (1.15ns)   --->   "%data_l2_0_load_27 = load i9 %data_l2_0_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3033 'load' 'data_l2_0_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3034 [1/2] (1.15ns)   --->   "%data_l2_1_load_27 = load i9 %data_l2_1_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3034 'load' 'data_l2_1_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3035 [1/1] (0.39ns)   --->   "%tmp_54 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_27, i8 %data_l2_3_load_27, i8 %data_l2_0_load_27, i8 %data_l2_1_load_27, i64 %zext_ln140_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3035 'mux' 'tmp_54' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3036 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_54, i10 %data_l1_0_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3036 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_74 : Operation 3037 [1/2] (1.15ns)   --->   "%data_l2_0_load_28 = load i9 %data_l2_0_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3037 'load' 'data_l2_0_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3038 [1/2] (1.15ns)   --->   "%data_l2_1_load_28 = load i9 %data_l2_1_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3038 'load' 'data_l2_1_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3039 [1/2] (1.15ns)   --->   "%data_l2_2_load_28 = load i9 %data_l2_2_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3039 'load' 'data_l2_2_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3040 [1/2] (1.15ns)   --->   "%data_l2_3_load_28 = load i9 %data_l2_3_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3040 'load' 'data_l2_3_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3041 [1/1] (0.39ns)   --->   "%tmp_55 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_28, i8 %data_l2_1_load_28, i8 %data_l2_2_load_28, i8 %data_l2_3_load_28, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3041 'mux' 'tmp_55' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3042 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_55, i10 %data_l1_0_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3042 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_74 : Operation 3043 [1/1] (0.70ns)   --->   "%add_ln141_29 = add i6, i6 %add_ln141_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3043 'add' 'add_ln141_29' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3044 [1/1] (0.00ns)   --->   "%lshr_ln140_28 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_29, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3044 'partselect' 'lshr_ln140_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3045 [1/1] (0.00ns)   --->   "%zext_ln140_43 = zext i4 %lshr_ln140_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3045 'zext' 'zext_ln140_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3046 [1/1] (0.00ns)   --->   "%data_l2_1_addr_30 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3046 'getelementptr' 'data_l2_1_addr_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3047 [2/2] (1.15ns)   --->   "%data_l2_1_load_29 = load i9 %data_l2_1_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3047 'load' 'data_l2_1_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3048 [1/1] (0.00ns)   --->   "%data_l2_2_addr_30 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3048 'getelementptr' 'data_l2_2_addr_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3049 [2/2] (1.15ns)   --->   "%data_l2_2_load_29 = load i9 %data_l2_2_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3049 'load' 'data_l2_2_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3050 [1/1] (0.00ns)   --->   "%data_l2_3_addr_30 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3050 'getelementptr' 'data_l2_3_addr_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3051 [2/2] (1.15ns)   --->   "%data_l2_3_load_29 = load i9 %data_l2_3_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3051 'load' 'data_l2_3_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3052 [1/1] (0.00ns)   --->   "%data_l2_0_addr_30 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3052 'getelementptr' 'data_l2_0_addr_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3053 [2/2] (1.15ns)   --->   "%data_l2_0_load_29 = load i9 %data_l2_0_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3053 'load' 'data_l2_0_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3054 [1/1] (0.70ns)   --->   "%add_ln141_30 = add i6, i6 %add_ln141_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3054 'add' 'add_ln141_30' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3055 [1/1] (0.00ns)   --->   "%lshr_ln140_29 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_30, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3055 'partselect' 'lshr_ln140_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3056 [1/1] (0.00ns)   --->   "%zext_ln140_44 = zext i4 %lshr_ln140_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3056 'zext' 'zext_ln140_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3057 [1/1] (0.00ns)   --->   "%data_l2_2_addr_31 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3057 'getelementptr' 'data_l2_2_addr_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3058 [2/2] (1.15ns)   --->   "%data_l2_2_load_30 = load i9 %data_l2_2_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3058 'load' 'data_l2_2_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3059 [1/1] (0.00ns)   --->   "%data_l2_3_addr_31 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3059 'getelementptr' 'data_l2_3_addr_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3060 [2/2] (1.15ns)   --->   "%data_l2_3_load_30 = load i9 %data_l2_3_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3060 'load' 'data_l2_3_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3061 [1/1] (0.00ns)   --->   "%data_l2_0_addr_31 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3061 'getelementptr' 'data_l2_0_addr_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3062 [2/2] (1.15ns)   --->   "%data_l2_0_load_30 = load i9 %data_l2_0_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3062 'load' 'data_l2_0_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3063 [1/1] (0.00ns)   --->   "%data_l2_1_addr_31 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3063 'getelementptr' 'data_l2_1_addr_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 3064 [2/2] (1.15ns)   --->   "%data_l2_1_load_30 = load i9 %data_l2_1_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3064 'load' 'data_l2_1_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_74 : Operation 3065 [1/2] (1.15ns)   --->   "%data_l1_3_load_25 = load i10 %data_l1_3_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3065 'load' 'data_l1_3_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_74 : Operation 3066 [1/2] (1.15ns)   --->   "%data_l1_3_load_26 = load i10 %data_l1_3_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3066 'load' 'data_l1_3_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_74 : Operation 3067 [2/2] (1.15ns)   --->   "%data_l1_3_load_27 = load i10 %data_l1_3_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3067 'load' 'data_l1_3_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_74 : Operation 3068 [2/2] (1.15ns)   --->   "%data_l1_3_load_28 = load i10 %data_l1_3_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3068 'load' 'data_l1_3_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 75 <SV = 46> <Delay = 2.70>
ST_75 : Operation 3069 [1/2] (1.15ns)   --->   "%data_l2_1_load_29 = load i9 %data_l2_1_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3069 'load' 'data_l2_1_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3070 [1/2] (1.15ns)   --->   "%data_l2_2_load_29 = load i9 %data_l2_2_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3070 'load' 'data_l2_2_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3071 [1/2] (1.15ns)   --->   "%data_l2_3_load_29 = load i9 %data_l2_3_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3071 'load' 'data_l2_3_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3072 [1/2] (1.15ns)   --->   "%data_l2_0_load_29 = load i9 %data_l2_0_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3072 'load' 'data_l2_0_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3073 [1/1] (0.39ns)   --->   "%tmp_56 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_29, i8 %data_l2_2_load_29, i8 %data_l2_3_load_29, i8 %data_l2_0_load_29, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3073 'mux' 'tmp_56' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3074 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_56, i10 %data_l1_0_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3074 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_75 : Operation 3075 [1/2] (1.15ns)   --->   "%data_l2_2_load_30 = load i9 %data_l2_2_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3075 'load' 'data_l2_2_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3076 [1/2] (1.15ns)   --->   "%data_l2_3_load_30 = load i9 %data_l2_3_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3076 'load' 'data_l2_3_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3077 [1/2] (1.15ns)   --->   "%data_l2_0_load_30 = load i9 %data_l2_0_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3077 'load' 'data_l2_0_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3078 [1/2] (1.15ns)   --->   "%data_l2_1_load_30 = load i9 %data_l2_1_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3078 'load' 'data_l2_1_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3079 [1/1] (0.39ns)   --->   "%tmp_57 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_30, i8 %data_l2_3_load_30, i8 %data_l2_0_load_30, i8 %data_l2_1_load_30, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3079 'mux' 'tmp_57' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3080 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_57, i10 %data_l1_0_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3080 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_75 : Operation 3081 [1/1] (0.70ns)   --->   "%add_ln141_31 = add i6, i6 %add_ln141_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3081 'add' 'add_ln141_31' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3082 [1/1] (0.00ns)   --->   "%lshr_ln140_30 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_31, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3082 'partselect' 'lshr_ln140_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3083 [1/1] (0.00ns)   --->   "%zext_ln140_45 = zext i4 %lshr_ln140_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3083 'zext' 'zext_ln140_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3084 [1/1] (0.00ns)   --->   "%data_l2_3_addr_32 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3084 'getelementptr' 'data_l2_3_addr_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3085 [2/2] (1.15ns)   --->   "%data_l2_3_load_31 = load i9 %data_l2_3_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3085 'load' 'data_l2_3_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3086 [1/1] (0.00ns)   --->   "%data_l2_0_addr_32 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3086 'getelementptr' 'data_l2_0_addr_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3087 [2/2] (1.15ns)   --->   "%data_l2_0_load_31 = load i9 %data_l2_0_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3087 'load' 'data_l2_0_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3088 [1/1] (0.00ns)   --->   "%data_l2_1_addr_32 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3088 'getelementptr' 'data_l2_1_addr_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3089 [2/2] (1.15ns)   --->   "%data_l2_1_load_31 = load i9 %data_l2_1_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3089 'load' 'data_l2_1_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3090 [1/1] (0.00ns)   --->   "%data_l2_2_addr_32 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3090 'getelementptr' 'data_l2_2_addr_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3091 [2/2] (1.15ns)   --->   "%data_l2_2_load_31 = load i9 %data_l2_2_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3091 'load' 'data_l2_2_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3092 [1/1] (0.70ns)   --->   "%add_ln141_32 = add i6, i6 %add_ln141_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3092 'add' 'add_ln141_32' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3093 [1/1] (0.00ns)   --->   "%lshr_ln140_31 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_32, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3093 'partselect' 'lshr_ln140_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3094 [1/1] (0.00ns)   --->   "%zext_ln140_46 = zext i4 %lshr_ln140_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3094 'zext' 'zext_ln140_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3095 [1/1] (0.00ns)   --->   "%data_l2_0_addr_33 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3095 'getelementptr' 'data_l2_0_addr_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3096 [2/2] (1.15ns)   --->   "%data_l2_0_load_32 = load i9 %data_l2_0_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3096 'load' 'data_l2_0_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3097 [1/1] (0.00ns)   --->   "%data_l2_1_addr_33 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3097 'getelementptr' 'data_l2_1_addr_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3098 [2/2] (1.15ns)   --->   "%data_l2_1_load_32 = load i9 %data_l2_1_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3098 'load' 'data_l2_1_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3099 [1/1] (0.00ns)   --->   "%data_l2_2_addr_33 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3099 'getelementptr' 'data_l2_2_addr_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3100 [2/2] (1.15ns)   --->   "%data_l2_2_load_32 = load i9 %data_l2_2_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3100 'load' 'data_l2_2_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3101 [1/1] (0.00ns)   --->   "%data_l2_3_addr_33 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3101 'getelementptr' 'data_l2_3_addr_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_75 : Operation 3102 [2/2] (1.15ns)   --->   "%data_l2_3_load_32 = load i9 %data_l2_3_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3102 'load' 'data_l2_3_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_75 : Operation 3103 [1/2] (1.15ns)   --->   "%data_l1_3_load_27 = load i10 %data_l1_3_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3103 'load' 'data_l1_3_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_75 : Operation 3104 [1/2] (1.15ns)   --->   "%data_l1_3_load_28 = load i10 %data_l1_3_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3104 'load' 'data_l1_3_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_75 : Operation 3105 [2/2] (1.15ns)   --->   "%data_l1_3_load_29 = load i10 %data_l1_3_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3105 'load' 'data_l1_3_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_75 : Operation 3106 [2/2] (1.15ns)   --->   "%data_l1_3_load_30 = load i10 %data_l1_3_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3106 'load' 'data_l1_3_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 76 <SV = 47> <Delay = 2.70>
ST_76 : Operation 3107 [1/2] (1.15ns)   --->   "%data_l2_3_load_31 = load i9 %data_l2_3_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3107 'load' 'data_l2_3_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3108 [1/2] (1.15ns)   --->   "%data_l2_0_load_31 = load i9 %data_l2_0_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3108 'load' 'data_l2_0_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3109 [1/2] (1.15ns)   --->   "%data_l2_1_load_31 = load i9 %data_l2_1_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3109 'load' 'data_l2_1_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3110 [1/2] (1.15ns)   --->   "%data_l2_2_load_31 = load i9 %data_l2_2_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3110 'load' 'data_l2_2_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3111 [1/1] (0.39ns)   --->   "%tmp_58 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_31, i8 %data_l2_0_load_31, i8 %data_l2_1_load_31, i8 %data_l2_2_load_31, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3111 'mux' 'tmp_58' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3112 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_58, i10 %data_l1_0_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3112 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_76 : Operation 3113 [1/2] (1.15ns)   --->   "%data_l2_0_load_32 = load i9 %data_l2_0_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3113 'load' 'data_l2_0_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3114 [1/2] (1.15ns)   --->   "%data_l2_1_load_32 = load i9 %data_l2_1_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3114 'load' 'data_l2_1_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3115 [1/2] (1.15ns)   --->   "%data_l2_2_load_32 = load i9 %data_l2_2_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3115 'load' 'data_l2_2_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3116 [1/2] (1.15ns)   --->   "%data_l2_3_load_32 = load i9 %data_l2_3_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3116 'load' 'data_l2_3_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3117 [1/1] (0.39ns)   --->   "%tmp_59 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_32, i8 %data_l2_1_load_32, i8 %data_l2_2_load_32, i8 %data_l2_3_load_32, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3117 'mux' 'tmp_59' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3118 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_59, i10 %data_l1_0_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3118 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_76 : Operation 3119 [1/1] (0.70ns)   --->   "%add_ln141_33 = add i6, i6 %add_ln141_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3119 'add' 'add_ln141_33' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3120 [1/1] (0.00ns)   --->   "%lshr_ln140_32 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_33, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3120 'partselect' 'lshr_ln140_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3121 [1/1] (0.00ns)   --->   "%zext_ln140_47 = zext i4 %lshr_ln140_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3121 'zext' 'zext_ln140_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3122 [1/1] (0.00ns)   --->   "%data_l2_1_addr_34 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3122 'getelementptr' 'data_l2_1_addr_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3123 [2/2] (1.15ns)   --->   "%data_l2_1_load_33 = load i9 %data_l2_1_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3123 'load' 'data_l2_1_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3124 [1/1] (0.00ns)   --->   "%data_l2_2_addr_34 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3124 'getelementptr' 'data_l2_2_addr_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3125 [2/2] (1.15ns)   --->   "%data_l2_2_load_33 = load i9 %data_l2_2_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3125 'load' 'data_l2_2_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3126 [1/1] (0.00ns)   --->   "%data_l2_3_addr_34 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3126 'getelementptr' 'data_l2_3_addr_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3127 [2/2] (1.15ns)   --->   "%data_l2_3_load_33 = load i9 %data_l2_3_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3127 'load' 'data_l2_3_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3128 [1/1] (0.00ns)   --->   "%data_l2_0_addr_34 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3128 'getelementptr' 'data_l2_0_addr_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3129 [2/2] (1.15ns)   --->   "%data_l2_0_load_33 = load i9 %data_l2_0_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3129 'load' 'data_l2_0_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3130 [1/1] (0.70ns)   --->   "%add_ln141_34 = add i6, i6 %add_ln141_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3130 'add' 'add_ln141_34' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3131 [1/1] (0.00ns)   --->   "%lshr_ln140_33 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln141_34, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3131 'partselect' 'lshr_ln140_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3132 [1/1] (0.00ns)   --->   "%zext_ln140_48 = zext i4 %lshr_ln140_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3132 'zext' 'zext_ln140_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3133 [1/1] (0.00ns)   --->   "%data_l2_2_addr_35 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3133 'getelementptr' 'data_l2_2_addr_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3134 [2/2] (1.15ns)   --->   "%data_l2_2_load_34 = load i9 %data_l2_2_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3134 'load' 'data_l2_2_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3135 [1/1] (0.00ns)   --->   "%data_l2_3_addr_35 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3135 'getelementptr' 'data_l2_3_addr_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3136 [2/2] (1.15ns)   --->   "%data_l2_3_load_34 = load i9 %data_l2_3_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3136 'load' 'data_l2_3_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3137 [1/1] (0.00ns)   --->   "%data_l2_0_addr_35 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3137 'getelementptr' 'data_l2_0_addr_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3138 [2/2] (1.15ns)   --->   "%data_l2_0_load_34 = load i9 %data_l2_0_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3138 'load' 'data_l2_0_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3139 [1/1] (0.00ns)   --->   "%data_l2_1_addr_35 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3139 'getelementptr' 'data_l2_1_addr_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_76 : Operation 3140 [2/2] (1.15ns)   --->   "%data_l2_1_load_34 = load i9 %data_l2_1_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3140 'load' 'data_l2_1_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_76 : Operation 3141 [1/2] (1.15ns)   --->   "%data_l1_3_load_29 = load i10 %data_l1_3_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3141 'load' 'data_l1_3_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_76 : Operation 3142 [1/2] (1.15ns)   --->   "%data_l1_3_load_30 = load i10 %data_l1_3_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3142 'load' 'data_l1_3_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_76 : Operation 3143 [2/2] (1.15ns)   --->   "%data_l1_3_load_31 = load i10 %data_l1_3_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3143 'load' 'data_l1_3_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_76 : Operation 3144 [2/2] (1.15ns)   --->   "%data_l1_3_load_32 = load i10 %data_l1_3_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3144 'load' 'data_l1_3_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 77 <SV = 48> <Delay = 2.70>
ST_77 : Operation 3145 [1/1] (0.00ns)   --->   "%zext_ln108_15 = zext i6 %select_ln108_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 3145 'zext' 'zext_ln108_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3146 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 3146 'zext' 'zext_ln110_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3147 [1/2] (1.15ns)   --->   "%data_l2_1_load_33 = load i9 %data_l2_1_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3147 'load' 'data_l2_1_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3148 [1/2] (1.15ns)   --->   "%data_l2_2_load_33 = load i9 %data_l2_2_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3148 'load' 'data_l2_2_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3149 [1/2] (1.15ns)   --->   "%data_l2_3_load_33 = load i9 %data_l2_3_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3149 'load' 'data_l2_3_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3150 [1/2] (1.15ns)   --->   "%data_l2_0_load_33 = load i9 %data_l2_0_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3150 'load' 'data_l2_0_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3151 [1/1] (0.39ns)   --->   "%tmp_60 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_33, i8 %data_l2_2_load_33, i8 %data_l2_3_load_33, i8 %data_l2_0_load_33, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3151 'mux' 'tmp_60' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3152 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_60, i10 %data_l1_0_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3152 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_77 : Operation 3153 [1/2] (1.15ns)   --->   "%data_l2_2_load_34 = load i9 %data_l2_2_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3153 'load' 'data_l2_2_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3154 [1/2] (1.15ns)   --->   "%data_l2_3_load_34 = load i9 %data_l2_3_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3154 'load' 'data_l2_3_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3155 [1/2] (1.15ns)   --->   "%data_l2_0_load_34 = load i9 %data_l2_0_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3155 'load' 'data_l2_0_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3156 [1/2] (1.15ns)   --->   "%data_l2_1_load_34 = load i9 %data_l2_1_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3156 'load' 'data_l2_1_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3157 [1/1] (0.39ns)   --->   "%tmp_61 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_34, i8 %data_l2_3_load_34, i8 %data_l2_0_load_34, i8 %data_l2_1_load_34, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3157 'mux' 'tmp_61' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3158 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_61, i10 %data_l1_0_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3158 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_77 : Operation 3159 [1/1] (0.70ns)   --->   "%add_ln141_35 = add i7 %zext_ln108_15, i7 %zext_ln110_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3159 'add' 'add_ln141_35' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3160 [1/1] (0.00ns)   --->   "%lshr_ln140_34 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_35, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3160 'partselect' 'lshr_ln140_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3161 [1/1] (0.00ns)   --->   "%zext_ln140_49 = zext i5 %lshr_ln140_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3161 'zext' 'zext_ln140_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3162 [1/1] (0.00ns)   --->   "%data_l2_0_addr_36 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3162 'getelementptr' 'data_l2_0_addr_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3163 [2/2] (1.15ns)   --->   "%data_l2_0_load_35 = load i9 %data_l2_0_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3163 'load' 'data_l2_0_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3164 [1/1] (0.00ns)   --->   "%data_l2_1_addr_36 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3164 'getelementptr' 'data_l2_1_addr_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3165 [2/2] (1.15ns)   --->   "%data_l2_1_load_35 = load i9 %data_l2_1_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3165 'load' 'data_l2_1_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3166 [1/1] (0.00ns)   --->   "%data_l2_2_addr_36 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3166 'getelementptr' 'data_l2_2_addr_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3167 [2/2] (1.15ns)   --->   "%data_l2_2_load_35 = load i9 %data_l2_2_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3167 'load' 'data_l2_2_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3168 [1/1] (0.00ns)   --->   "%data_l2_3_addr_36 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3168 'getelementptr' 'data_l2_3_addr_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3169 [2/2] (1.15ns)   --->   "%data_l2_3_load_35 = load i9 %data_l2_3_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3169 'load' 'data_l2_3_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3170 [1/1] (0.70ns)   --->   "%add_ln141_36 = add i7, i7 %add_ln141_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3170 'add' 'add_ln141_36' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3171 [1/1] (0.00ns)   --->   "%lshr_ln140_35 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_36, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3171 'partselect' 'lshr_ln140_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3172 [1/1] (0.00ns)   --->   "%zext_ln140_50 = zext i5 %lshr_ln140_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3172 'zext' 'zext_ln140_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3173 [1/1] (0.00ns)   --->   "%data_l2_1_addr_37 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3173 'getelementptr' 'data_l2_1_addr_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3174 [2/2] (1.15ns)   --->   "%data_l2_1_load_36 = load i9 %data_l2_1_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3174 'load' 'data_l2_1_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3175 [1/1] (0.00ns)   --->   "%data_l2_2_addr_37 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3175 'getelementptr' 'data_l2_2_addr_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3176 [2/2] (1.15ns)   --->   "%data_l2_2_load_36 = load i9 %data_l2_2_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3176 'load' 'data_l2_2_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3177 [1/1] (0.00ns)   --->   "%data_l2_3_addr_37 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3177 'getelementptr' 'data_l2_3_addr_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3178 [2/2] (1.15ns)   --->   "%data_l2_3_load_36 = load i9 %data_l2_3_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3178 'load' 'data_l2_3_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3179 [1/1] (0.00ns)   --->   "%data_l2_0_addr_37 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3179 'getelementptr' 'data_l2_0_addr_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_77 : Operation 3180 [2/2] (1.15ns)   --->   "%data_l2_0_load_36 = load i9 %data_l2_0_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3180 'load' 'data_l2_0_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_77 : Operation 3181 [1/2] (1.15ns)   --->   "%data_l1_3_load_31 = load i10 %data_l1_3_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3181 'load' 'data_l1_3_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_77 : Operation 3182 [1/2] (1.15ns)   --->   "%data_l1_3_load_32 = load i10 %data_l1_3_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3182 'load' 'data_l1_3_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 78 <SV = 49> <Delay = 2.70>
ST_78 : Operation 3183 [1/2] (1.15ns)   --->   "%data_l2_0_load_35 = load i9 %data_l2_0_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3183 'load' 'data_l2_0_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3184 [1/2] (1.15ns)   --->   "%data_l2_1_load_35 = load i9 %data_l2_1_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3184 'load' 'data_l2_1_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3185 [1/2] (1.15ns)   --->   "%data_l2_2_load_35 = load i9 %data_l2_2_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3185 'load' 'data_l2_2_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3186 [1/2] (1.15ns)   --->   "%data_l2_3_load_35 = load i9 %data_l2_3_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3186 'load' 'data_l2_3_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3187 [1/1] (0.39ns)   --->   "%tmp_62 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_35, i8 %data_l2_1_load_35, i8 %data_l2_2_load_35, i8 %data_l2_3_load_35, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3187 'mux' 'tmp_62' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3188 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_62, i10 %data_l1_0_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3188 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_78 : Operation 3189 [1/2] (1.15ns)   --->   "%data_l2_1_load_36 = load i9 %data_l2_1_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3189 'load' 'data_l2_1_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3190 [1/2] (1.15ns)   --->   "%data_l2_2_load_36 = load i9 %data_l2_2_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3190 'load' 'data_l2_2_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3191 [1/2] (1.15ns)   --->   "%data_l2_3_load_36 = load i9 %data_l2_3_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3191 'load' 'data_l2_3_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3192 [1/2] (1.15ns)   --->   "%data_l2_0_load_36 = load i9 %data_l2_0_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3192 'load' 'data_l2_0_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3193 [1/1] (0.39ns)   --->   "%tmp_63 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_36, i8 %data_l2_2_load_36, i8 %data_l2_3_load_36, i8 %data_l2_0_load_36, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3193 'mux' 'tmp_63' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3194 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_63, i10 %data_l1_0_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3194 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_78 : Operation 3195 [1/1] (0.70ns)   --->   "%add_ln141_37 = add i7, i7 %add_ln141_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3195 'add' 'add_ln141_37' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3196 [1/1] (0.00ns)   --->   "%lshr_ln140_36 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_37, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3196 'partselect' 'lshr_ln140_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3197 [1/1] (0.00ns)   --->   "%zext_ln140_51 = zext i5 %lshr_ln140_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3197 'zext' 'zext_ln140_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3198 [1/1] (0.00ns)   --->   "%data_l2_2_addr_38 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3198 'getelementptr' 'data_l2_2_addr_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3199 [2/2] (1.15ns)   --->   "%data_l2_2_load_37 = load i9 %data_l2_2_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3199 'load' 'data_l2_2_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3200 [1/1] (0.00ns)   --->   "%data_l2_3_addr_38 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3200 'getelementptr' 'data_l2_3_addr_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3201 [2/2] (1.15ns)   --->   "%data_l2_3_load_37 = load i9 %data_l2_3_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3201 'load' 'data_l2_3_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3202 [1/1] (0.00ns)   --->   "%data_l2_0_addr_38 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3202 'getelementptr' 'data_l2_0_addr_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3203 [2/2] (1.15ns)   --->   "%data_l2_0_load_37 = load i9 %data_l2_0_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3203 'load' 'data_l2_0_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3204 [1/1] (0.00ns)   --->   "%data_l2_1_addr_38 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3204 'getelementptr' 'data_l2_1_addr_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3205 [2/2] (1.15ns)   --->   "%data_l2_1_load_37 = load i9 %data_l2_1_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3205 'load' 'data_l2_1_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3206 [1/1] (0.70ns)   --->   "%add_ln141_38 = add i7, i7 %add_ln141_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3206 'add' 'add_ln141_38' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3207 [1/1] (0.00ns)   --->   "%lshr_ln140_37 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_38, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3207 'partselect' 'lshr_ln140_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3208 [1/1] (0.00ns)   --->   "%zext_ln140_52 = zext i5 %lshr_ln140_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3208 'zext' 'zext_ln140_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3209 [1/1] (0.00ns)   --->   "%data_l2_3_addr_39 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3209 'getelementptr' 'data_l2_3_addr_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3210 [2/2] (1.15ns)   --->   "%data_l2_3_load_38 = load i9 %data_l2_3_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3210 'load' 'data_l2_3_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3211 [1/1] (0.00ns)   --->   "%data_l2_0_addr_39 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3211 'getelementptr' 'data_l2_0_addr_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3212 [2/2] (1.15ns)   --->   "%data_l2_0_load_38 = load i9 %data_l2_0_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3212 'load' 'data_l2_0_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3213 [1/1] (0.00ns)   --->   "%data_l2_1_addr_39 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3213 'getelementptr' 'data_l2_1_addr_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3214 [2/2] (1.15ns)   --->   "%data_l2_1_load_38 = load i9 %data_l2_1_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3214 'load' 'data_l2_1_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_78 : Operation 3215 [1/1] (0.00ns)   --->   "%data_l2_2_addr_39 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3215 'getelementptr' 'data_l2_2_addr_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_78 : Operation 3216 [2/2] (1.15ns)   --->   "%data_l2_2_load_38 = load i9 %data_l2_2_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3216 'load' 'data_l2_2_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 79 <SV = 50> <Delay = 2.70>
ST_79 : Operation 3217 [1/2] (1.15ns)   --->   "%data_l2_2_load_37 = load i9 %data_l2_2_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3217 'load' 'data_l2_2_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3218 [1/2] (1.15ns)   --->   "%data_l2_3_load_37 = load i9 %data_l2_3_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3218 'load' 'data_l2_3_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3219 [1/2] (1.15ns)   --->   "%data_l2_0_load_37 = load i9 %data_l2_0_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3219 'load' 'data_l2_0_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3220 [1/2] (1.15ns)   --->   "%data_l2_1_load_37 = load i9 %data_l2_1_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3220 'load' 'data_l2_1_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3221 [1/1] (0.39ns)   --->   "%tmp_64 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_37, i8 %data_l2_3_load_37, i8 %data_l2_0_load_37, i8 %data_l2_1_load_37, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3221 'mux' 'tmp_64' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3222 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_64, i10 %data_l1_0_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3222 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_79 : Operation 3223 [1/2] (1.15ns)   --->   "%data_l2_3_load_38 = load i9 %data_l2_3_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3223 'load' 'data_l2_3_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3224 [1/2] (1.15ns)   --->   "%data_l2_0_load_38 = load i9 %data_l2_0_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3224 'load' 'data_l2_0_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3225 [1/2] (1.15ns)   --->   "%data_l2_1_load_38 = load i9 %data_l2_1_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3225 'load' 'data_l2_1_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3226 [1/2] (1.15ns)   --->   "%data_l2_2_load_38 = load i9 %data_l2_2_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3226 'load' 'data_l2_2_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3227 [1/1] (0.39ns)   --->   "%tmp_65 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_38, i8 %data_l2_0_load_38, i8 %data_l2_1_load_38, i8 %data_l2_2_load_38, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3227 'mux' 'tmp_65' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3228 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_65, i10 %data_l1_0_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3228 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_79 : Operation 3229 [1/1] (0.70ns)   --->   "%add_ln141_39 = add i7, i7 %add_ln141_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3229 'add' 'add_ln141_39' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3230 [1/1] (0.00ns)   --->   "%lshr_ln140_38 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_39, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3230 'partselect' 'lshr_ln140_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3231 [1/1] (0.00ns)   --->   "%zext_ln140_53 = zext i5 %lshr_ln140_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3231 'zext' 'zext_ln140_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3232 [1/1] (0.00ns)   --->   "%data_l2_0_addr_40 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3232 'getelementptr' 'data_l2_0_addr_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3233 [2/2] (1.15ns)   --->   "%data_l2_0_load_39 = load i9 %data_l2_0_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3233 'load' 'data_l2_0_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3234 [1/1] (0.00ns)   --->   "%data_l2_1_addr_40 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3234 'getelementptr' 'data_l2_1_addr_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3235 [2/2] (1.15ns)   --->   "%data_l2_1_load_39 = load i9 %data_l2_1_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3235 'load' 'data_l2_1_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3236 [1/1] (0.00ns)   --->   "%data_l2_2_addr_40 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3236 'getelementptr' 'data_l2_2_addr_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3237 [2/2] (1.15ns)   --->   "%data_l2_2_load_39 = load i9 %data_l2_2_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3237 'load' 'data_l2_2_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3238 [1/1] (0.00ns)   --->   "%data_l2_3_addr_40 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3238 'getelementptr' 'data_l2_3_addr_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3239 [2/2] (1.15ns)   --->   "%data_l2_3_load_39 = load i9 %data_l2_3_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3239 'load' 'data_l2_3_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3240 [1/1] (0.70ns)   --->   "%add_ln141_40 = add i7, i7 %add_ln141_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3240 'add' 'add_ln141_40' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3241 [1/1] (0.00ns)   --->   "%lshr_ln140_39 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_40, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3241 'partselect' 'lshr_ln140_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3242 [1/1] (0.00ns)   --->   "%zext_ln140_54 = zext i5 %lshr_ln140_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3242 'zext' 'zext_ln140_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3243 [1/1] (0.00ns)   --->   "%data_l2_1_addr_41 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3243 'getelementptr' 'data_l2_1_addr_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3244 [2/2] (1.15ns)   --->   "%data_l2_1_load_40 = load i9 %data_l2_1_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3244 'load' 'data_l2_1_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3245 [1/1] (0.00ns)   --->   "%data_l2_2_addr_41 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3245 'getelementptr' 'data_l2_2_addr_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3246 [2/2] (1.15ns)   --->   "%data_l2_2_load_40 = load i9 %data_l2_2_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3246 'load' 'data_l2_2_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3247 [1/1] (0.00ns)   --->   "%data_l2_3_addr_41 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3247 'getelementptr' 'data_l2_3_addr_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3248 [2/2] (1.15ns)   --->   "%data_l2_3_load_40 = load i9 %data_l2_3_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3248 'load' 'data_l2_3_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3249 [1/1] (0.00ns)   --->   "%data_l2_0_addr_41 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3249 'getelementptr' 'data_l2_0_addr_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_79 : Operation 3250 [2/2] (1.15ns)   --->   "%data_l2_0_load_40 = load i9 %data_l2_0_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3250 'load' 'data_l2_0_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_79 : Operation 3251 [1/1] (0.70ns)   --->   "%add_ln141_41 = add i7, i7 %add_ln141_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3251 'add' 'add_ln141_41' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3252 [1/1] (0.00ns)   --->   "%lshr_ln140_40 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_41, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3252 'partselect' 'lshr_ln140_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 80 <SV = 51> <Delay = 2.70>
ST_80 : Operation 3253 [1/2] (1.15ns)   --->   "%data_l2_0_load_39 = load i9 %data_l2_0_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3253 'load' 'data_l2_0_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3254 [1/2] (1.15ns)   --->   "%data_l2_1_load_39 = load i9 %data_l2_1_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3254 'load' 'data_l2_1_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3255 [1/2] (1.15ns)   --->   "%data_l2_2_load_39 = load i9 %data_l2_2_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3255 'load' 'data_l2_2_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3256 [1/2] (1.15ns)   --->   "%data_l2_3_load_39 = load i9 %data_l2_3_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3256 'load' 'data_l2_3_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3257 [1/1] (0.39ns)   --->   "%tmp_66 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_39, i8 %data_l2_1_load_39, i8 %data_l2_2_load_39, i8 %data_l2_3_load_39, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3257 'mux' 'tmp_66' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3258 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_66, i10 %data_l1_0_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3258 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_80 : Operation 3259 [1/2] (1.15ns)   --->   "%data_l2_1_load_40 = load i9 %data_l2_1_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3259 'load' 'data_l2_1_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3260 [1/2] (1.15ns)   --->   "%data_l2_2_load_40 = load i9 %data_l2_2_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3260 'load' 'data_l2_2_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3261 [1/2] (1.15ns)   --->   "%data_l2_3_load_40 = load i9 %data_l2_3_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3261 'load' 'data_l2_3_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3262 [1/2] (1.15ns)   --->   "%data_l2_0_load_40 = load i9 %data_l2_0_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3262 'load' 'data_l2_0_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3263 [1/1] (0.39ns)   --->   "%tmp_67 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_40, i8 %data_l2_2_load_40, i8 %data_l2_3_load_40, i8 %data_l2_0_load_40, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3263 'mux' 'tmp_67' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3264 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_67, i10 %data_l1_0_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3264 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_80 : Operation 3265 [1/1] (0.00ns)   --->   "%zext_ln140_55 = zext i5 %lshr_ln140_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3265 'zext' 'zext_ln140_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3266 [1/1] (0.00ns)   --->   "%data_l2_2_addr_42 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3266 'getelementptr' 'data_l2_2_addr_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3267 [2/2] (1.15ns)   --->   "%data_l2_2_load_41 = load i9 %data_l2_2_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3267 'load' 'data_l2_2_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3268 [1/1] (0.00ns)   --->   "%data_l2_3_addr_42 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3268 'getelementptr' 'data_l2_3_addr_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3269 [2/2] (1.15ns)   --->   "%data_l2_3_load_41 = load i9 %data_l2_3_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3269 'load' 'data_l2_3_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3270 [1/1] (0.00ns)   --->   "%data_l2_0_addr_42 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3270 'getelementptr' 'data_l2_0_addr_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3271 [2/2] (1.15ns)   --->   "%data_l2_0_load_41 = load i9 %data_l2_0_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3271 'load' 'data_l2_0_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3272 [1/1] (0.00ns)   --->   "%data_l2_1_addr_42 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3272 'getelementptr' 'data_l2_1_addr_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3273 [2/2] (1.15ns)   --->   "%data_l2_1_load_41 = load i9 %data_l2_1_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3273 'load' 'data_l2_1_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3274 [1/1] (0.70ns)   --->   "%add_ln141_42 = add i7 %select_ln108_11, i7 %zext_ln110_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3274 'add' 'add_ln141_42' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 3275 [1/1] (0.00ns)   --->   "%lshr_ln140_41 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_42, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3275 'partselect' 'lshr_ln140_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3276 [1/1] (0.00ns)   --->   "%zext_ln140_56 = zext i5 %lshr_ln140_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3276 'zext' 'zext_ln140_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3277 [1/1] (0.00ns)   --->   "%data_l2_0_addr_43 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3277 'getelementptr' 'data_l2_0_addr_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3278 [2/2] (1.15ns)   --->   "%data_l2_0_load_42 = load i9 %data_l2_0_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3278 'load' 'data_l2_0_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3279 [1/1] (0.00ns)   --->   "%data_l2_1_addr_43 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3279 'getelementptr' 'data_l2_1_addr_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3280 [2/2] (1.15ns)   --->   "%data_l2_1_load_42 = load i9 %data_l2_1_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3280 'load' 'data_l2_1_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3281 [1/1] (0.00ns)   --->   "%data_l2_2_addr_43 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3281 'getelementptr' 'data_l2_2_addr_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3282 [2/2] (1.15ns)   --->   "%data_l2_2_load_42 = load i9 %data_l2_2_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3282 'load' 'data_l2_2_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3283 [1/1] (0.00ns)   --->   "%data_l2_3_addr_43 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3283 'getelementptr' 'data_l2_3_addr_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_80 : Operation 3284 [2/2] (1.15ns)   --->   "%data_l2_3_load_42 = load i9 %data_l2_3_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3284 'load' 'data_l2_3_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_80 : Operation 3285 [1/1] (0.70ns)   --->   "%empty_101 = add i7, i7 %zext_ln110_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 3285 'add' 'empty_101' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 52> <Delay = 2.70>
ST_81 : Operation 3286 [1/2] (1.15ns)   --->   "%data_l2_2_load_41 = load i9 %data_l2_2_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3286 'load' 'data_l2_2_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3287 [1/2] (1.15ns)   --->   "%data_l2_3_load_41 = load i9 %data_l2_3_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3287 'load' 'data_l2_3_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3288 [1/2] (1.15ns)   --->   "%data_l2_0_load_41 = load i9 %data_l2_0_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3288 'load' 'data_l2_0_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3289 [1/2] (1.15ns)   --->   "%data_l2_1_load_41 = load i9 %data_l2_1_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3289 'load' 'data_l2_1_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3290 [1/1] (0.39ns)   --->   "%tmp_68 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_41, i8 %data_l2_3_load_41, i8 %data_l2_0_load_41, i8 %data_l2_1_load_41, i64 %zext_ln140_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3290 'mux' 'tmp_68' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3291 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_68, i10 %data_l1_0_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3291 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_81 : Operation 3292 [1/2] (1.15ns)   --->   "%data_l2_0_load_42 = load i9 %data_l2_0_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3292 'load' 'data_l2_0_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3293 [1/2] (1.15ns)   --->   "%data_l2_1_load_42 = load i9 %data_l2_1_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3293 'load' 'data_l2_1_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3294 [1/2] (1.15ns)   --->   "%data_l2_2_load_42 = load i9 %data_l2_2_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3294 'load' 'data_l2_2_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3295 [1/2] (1.15ns)   --->   "%data_l2_3_load_42 = load i9 %data_l2_3_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3295 'load' 'data_l2_3_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3296 [1/1] (0.39ns)   --->   "%tmp_69 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_42, i8 %data_l2_1_load_42, i8 %data_l2_2_load_42, i8 %data_l2_3_load_42, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3296 'mux' 'tmp_69' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3297 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_69, i10 %data_l1_0_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3297 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_81 : Operation 3298 [1/1] (0.70ns)   --->   "%add_ln141_43 = add i7, i7 %add_ln141_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3298 'add' 'add_ln141_43' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3299 [1/1] (0.00ns)   --->   "%lshr_ln140_42 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_43, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3299 'partselect' 'lshr_ln140_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3300 [1/1] (0.00ns)   --->   "%zext_ln140_57 = zext i5 %lshr_ln140_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3300 'zext' 'zext_ln140_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3301 [1/1] (0.00ns)   --->   "%data_l2_1_addr_44 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3301 'getelementptr' 'data_l2_1_addr_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3302 [2/2] (1.15ns)   --->   "%data_l2_1_load_43 = load i9 %data_l2_1_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3302 'load' 'data_l2_1_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3303 [1/1] (0.00ns)   --->   "%data_l2_2_addr_44 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3303 'getelementptr' 'data_l2_2_addr_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3304 [2/2] (1.15ns)   --->   "%data_l2_2_load_43 = load i9 %data_l2_2_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3304 'load' 'data_l2_2_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3305 [1/1] (0.00ns)   --->   "%data_l2_3_addr_44 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3305 'getelementptr' 'data_l2_3_addr_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3306 [2/2] (1.15ns)   --->   "%data_l2_3_load_43 = load i9 %data_l2_3_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3306 'load' 'data_l2_3_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3307 [1/1] (0.00ns)   --->   "%data_l2_0_addr_44 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3307 'getelementptr' 'data_l2_0_addr_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3308 [2/2] (1.15ns)   --->   "%data_l2_0_load_43 = load i9 %data_l2_0_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3308 'load' 'data_l2_0_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3309 [1/1] (0.70ns)   --->   "%add_ln141_44 = add i7, i7 %add_ln141_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3309 'add' 'add_ln141_44' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3310 [1/1] (0.00ns)   --->   "%lshr_ln140_43 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_44, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3310 'partselect' 'lshr_ln140_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3311 [1/1] (0.00ns)   --->   "%zext_ln140_58 = zext i5 %lshr_ln140_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3311 'zext' 'zext_ln140_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3312 [1/1] (0.00ns)   --->   "%data_l2_2_addr_45 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3312 'getelementptr' 'data_l2_2_addr_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3313 [2/2] (1.15ns)   --->   "%data_l2_2_load_44 = load i9 %data_l2_2_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3313 'load' 'data_l2_2_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3314 [1/1] (0.00ns)   --->   "%data_l2_3_addr_45 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3314 'getelementptr' 'data_l2_3_addr_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3315 [2/2] (1.15ns)   --->   "%data_l2_3_load_44 = load i9 %data_l2_3_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3315 'load' 'data_l2_3_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3316 [1/1] (0.00ns)   --->   "%data_l2_0_addr_45 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3316 'getelementptr' 'data_l2_0_addr_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3317 [2/2] (1.15ns)   --->   "%data_l2_0_load_44 = load i9 %data_l2_0_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3317 'load' 'data_l2_0_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_81 : Operation 3318 [1/1] (0.00ns)   --->   "%data_l2_1_addr_45 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3318 'getelementptr' 'data_l2_1_addr_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_81 : Operation 3319 [2/2] (1.15ns)   --->   "%data_l2_1_load_44 = load i9 %data_l2_1_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3319 'load' 'data_l2_1_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 82 <SV = 53> <Delay = 2.70>
ST_82 : Operation 3320 [1/2] (1.15ns)   --->   "%data_l2_1_load_43 = load i9 %data_l2_1_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3320 'load' 'data_l2_1_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3321 [1/2] (1.15ns)   --->   "%data_l2_2_load_43 = load i9 %data_l2_2_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3321 'load' 'data_l2_2_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3322 [1/2] (1.15ns)   --->   "%data_l2_3_load_43 = load i9 %data_l2_3_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3322 'load' 'data_l2_3_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3323 [1/2] (1.15ns)   --->   "%data_l2_0_load_43 = load i9 %data_l2_0_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3323 'load' 'data_l2_0_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3324 [1/1] (0.39ns)   --->   "%tmp_70 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_43, i8 %data_l2_2_load_43, i8 %data_l2_3_load_43, i8 %data_l2_0_load_43, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3324 'mux' 'tmp_70' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3325 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_70, i10 %data_l1_0_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3325 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_82 : Operation 3326 [1/2] (1.15ns)   --->   "%data_l2_2_load_44 = load i9 %data_l2_2_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3326 'load' 'data_l2_2_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3327 [1/2] (1.15ns)   --->   "%data_l2_3_load_44 = load i9 %data_l2_3_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3327 'load' 'data_l2_3_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3328 [1/2] (1.15ns)   --->   "%data_l2_0_load_44 = load i9 %data_l2_0_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3328 'load' 'data_l2_0_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3329 [1/2] (1.15ns)   --->   "%data_l2_1_load_44 = load i9 %data_l2_1_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3329 'load' 'data_l2_1_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3330 [1/1] (0.39ns)   --->   "%tmp_71 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_44, i8 %data_l2_3_load_44, i8 %data_l2_0_load_44, i8 %data_l2_1_load_44, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3330 'mux' 'tmp_71' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3331 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_71, i10 %data_l1_0_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3331 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_82 : Operation 3332 [1/1] (0.70ns)   --->   "%add_ln141_45 = add i7, i7 %add_ln141_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3332 'add' 'add_ln141_45' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3333 [1/1] (0.00ns)   --->   "%lshr_ln140_44 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_45, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3333 'partselect' 'lshr_ln140_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3334 [1/1] (0.00ns)   --->   "%zext_ln140_59 = zext i5 %lshr_ln140_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3334 'zext' 'zext_ln140_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3335 [1/1] (0.00ns)   --->   "%data_l2_3_addr_46 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3335 'getelementptr' 'data_l2_3_addr_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3336 [2/2] (1.15ns)   --->   "%data_l2_3_load_45 = load i9 %data_l2_3_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3336 'load' 'data_l2_3_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3337 [1/1] (0.00ns)   --->   "%data_l2_0_addr_46 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3337 'getelementptr' 'data_l2_0_addr_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3338 [2/2] (1.15ns)   --->   "%data_l2_0_load_45 = load i9 %data_l2_0_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3338 'load' 'data_l2_0_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3339 [1/1] (0.00ns)   --->   "%data_l2_1_addr_46 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3339 'getelementptr' 'data_l2_1_addr_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3340 [2/2] (1.15ns)   --->   "%data_l2_1_load_45 = load i9 %data_l2_1_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3340 'load' 'data_l2_1_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3341 [1/1] (0.00ns)   --->   "%data_l2_2_addr_46 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3341 'getelementptr' 'data_l2_2_addr_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3342 [2/2] (1.15ns)   --->   "%data_l2_2_load_45 = load i9 %data_l2_2_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3342 'load' 'data_l2_2_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3343 [1/1] (0.70ns)   --->   "%add_ln141_46 = add i7, i7 %add_ln141_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3343 'add' 'add_ln141_46' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3344 [1/1] (0.00ns)   --->   "%lshr_ln140_45 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_46, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3344 'partselect' 'lshr_ln140_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3345 [1/1] (0.00ns)   --->   "%zext_ln140_60 = zext i5 %lshr_ln140_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3345 'zext' 'zext_ln140_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3346 [1/1] (0.00ns)   --->   "%data_l2_0_addr_47 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3346 'getelementptr' 'data_l2_0_addr_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3347 [2/2] (1.15ns)   --->   "%data_l2_0_load_46 = load i9 %data_l2_0_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3347 'load' 'data_l2_0_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3348 [1/1] (0.00ns)   --->   "%data_l2_1_addr_47 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3348 'getelementptr' 'data_l2_1_addr_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3349 [2/2] (1.15ns)   --->   "%data_l2_1_load_46 = load i9 %data_l2_1_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3349 'load' 'data_l2_1_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3350 [1/1] (0.00ns)   --->   "%data_l2_2_addr_47 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3350 'getelementptr' 'data_l2_2_addr_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3351 [2/2] (1.15ns)   --->   "%data_l2_2_load_46 = load i9 %data_l2_2_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3351 'load' 'data_l2_2_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_82 : Operation 3352 [1/1] (0.00ns)   --->   "%data_l2_3_addr_47 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3352 'getelementptr' 'data_l2_3_addr_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_82 : Operation 3353 [2/2] (1.15ns)   --->   "%data_l2_3_load_46 = load i9 %data_l2_3_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3353 'load' 'data_l2_3_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 83 <SV = 54> <Delay = 2.70>
ST_83 : Operation 3354 [1/2] (1.15ns)   --->   "%data_l2_3_load_45 = load i9 %data_l2_3_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3354 'load' 'data_l2_3_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3355 [1/2] (1.15ns)   --->   "%data_l2_0_load_45 = load i9 %data_l2_0_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3355 'load' 'data_l2_0_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3356 [1/2] (1.15ns)   --->   "%data_l2_1_load_45 = load i9 %data_l2_1_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3356 'load' 'data_l2_1_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3357 [1/2] (1.15ns)   --->   "%data_l2_2_load_45 = load i9 %data_l2_2_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3357 'load' 'data_l2_2_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3358 [1/1] (0.39ns)   --->   "%tmp_72 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_45, i8 %data_l2_0_load_45, i8 %data_l2_1_load_45, i8 %data_l2_2_load_45, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3358 'mux' 'tmp_72' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3359 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_72, i10 %data_l1_0_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3359 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_83 : Operation 3360 [1/2] (1.15ns)   --->   "%data_l2_0_load_46 = load i9 %data_l2_0_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3360 'load' 'data_l2_0_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3361 [1/2] (1.15ns)   --->   "%data_l2_1_load_46 = load i9 %data_l2_1_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3361 'load' 'data_l2_1_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3362 [1/2] (1.15ns)   --->   "%data_l2_2_load_46 = load i9 %data_l2_2_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3362 'load' 'data_l2_2_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3363 [1/2] (1.15ns)   --->   "%data_l2_3_load_46 = load i9 %data_l2_3_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3363 'load' 'data_l2_3_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3364 [1/1] (0.39ns)   --->   "%tmp_73 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_46, i8 %data_l2_1_load_46, i8 %data_l2_2_load_46, i8 %data_l2_3_load_46, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3364 'mux' 'tmp_73' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3365 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_73, i10 %data_l1_0_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3365 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_83 : Operation 3366 [1/1] (0.70ns)   --->   "%add_ln141_47 = add i7, i7 %add_ln141_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3366 'add' 'add_ln141_47' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3367 [1/1] (0.00ns)   --->   "%lshr_ln140_46 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_47, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3367 'partselect' 'lshr_ln140_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3368 [1/1] (0.00ns)   --->   "%zext_ln140_61 = zext i5 %lshr_ln140_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3368 'zext' 'zext_ln140_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3369 [1/1] (0.00ns)   --->   "%data_l2_1_addr_48 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3369 'getelementptr' 'data_l2_1_addr_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3370 [2/2] (1.15ns)   --->   "%data_l2_1_load_47 = load i9 %data_l2_1_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3370 'load' 'data_l2_1_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3371 [1/1] (0.00ns)   --->   "%data_l2_2_addr_48 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3371 'getelementptr' 'data_l2_2_addr_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3372 [2/2] (1.15ns)   --->   "%data_l2_2_load_47 = load i9 %data_l2_2_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3372 'load' 'data_l2_2_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3373 [1/1] (0.00ns)   --->   "%data_l2_3_addr_48 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3373 'getelementptr' 'data_l2_3_addr_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3374 [2/2] (1.15ns)   --->   "%data_l2_3_load_47 = load i9 %data_l2_3_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3374 'load' 'data_l2_3_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3375 [1/1] (0.00ns)   --->   "%data_l2_0_addr_48 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3375 'getelementptr' 'data_l2_0_addr_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3376 [2/2] (1.15ns)   --->   "%data_l2_0_load_47 = load i9 %data_l2_0_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3376 'load' 'data_l2_0_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3377 [1/1] (0.70ns)   --->   "%add_ln141_48 = add i7, i7 %add_ln141_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3377 'add' 'add_ln141_48' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3378 [1/1] (0.00ns)   --->   "%lshr_ln140_47 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_48, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3378 'partselect' 'lshr_ln140_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3379 [1/1] (0.00ns)   --->   "%zext_ln140_62 = zext i5 %lshr_ln140_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3379 'zext' 'zext_ln140_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3380 [1/1] (0.00ns)   --->   "%data_l2_2_addr_49 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3380 'getelementptr' 'data_l2_2_addr_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3381 [2/2] (1.15ns)   --->   "%data_l2_2_load_48 = load i9 %data_l2_2_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3381 'load' 'data_l2_2_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3382 [1/1] (0.00ns)   --->   "%data_l2_3_addr_49 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3382 'getelementptr' 'data_l2_3_addr_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3383 [2/2] (1.15ns)   --->   "%data_l2_3_load_48 = load i9 %data_l2_3_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3383 'load' 'data_l2_3_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3384 [1/1] (0.00ns)   --->   "%data_l2_0_addr_49 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3384 'getelementptr' 'data_l2_0_addr_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3385 [2/2] (1.15ns)   --->   "%data_l2_0_load_48 = load i9 %data_l2_0_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3385 'load' 'data_l2_0_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_83 : Operation 3386 [1/1] (0.00ns)   --->   "%data_l2_1_addr_49 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3386 'getelementptr' 'data_l2_1_addr_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_83 : Operation 3387 [2/2] (1.15ns)   --->   "%data_l2_1_load_48 = load i9 %data_l2_1_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3387 'load' 'data_l2_1_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 84 <SV = 55> <Delay = 2.70>
ST_84 : Operation 3388 [1/1] (0.00ns)   --->   "%zext_ln108_20 = zext i5 %select_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 3388 'zext' 'zext_ln108_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3389 [1/2] (1.15ns)   --->   "%data_l2_1_load_47 = load i9 %data_l2_1_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3389 'load' 'data_l2_1_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3390 [1/2] (1.15ns)   --->   "%data_l2_2_load_47 = load i9 %data_l2_2_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3390 'load' 'data_l2_2_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3391 [1/2] (1.15ns)   --->   "%data_l2_3_load_47 = load i9 %data_l2_3_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3391 'load' 'data_l2_3_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3392 [1/2] (1.15ns)   --->   "%data_l2_0_load_47 = load i9 %data_l2_0_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3392 'load' 'data_l2_0_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3393 [1/1] (0.39ns)   --->   "%tmp_74 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_47, i8 %data_l2_2_load_47, i8 %data_l2_3_load_47, i8 %data_l2_0_load_47, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3393 'mux' 'tmp_74' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3394 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_74, i10 %data_l1_0_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3394 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_84 : Operation 3395 [1/2] (1.15ns)   --->   "%data_l2_2_load_48 = load i9 %data_l2_2_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3395 'load' 'data_l2_2_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3396 [1/2] (1.15ns)   --->   "%data_l2_3_load_48 = load i9 %data_l2_3_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3396 'load' 'data_l2_3_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3397 [1/2] (1.15ns)   --->   "%data_l2_0_load_48 = load i9 %data_l2_0_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3397 'load' 'data_l2_0_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3398 [1/2] (1.15ns)   --->   "%data_l2_1_load_48 = load i9 %data_l2_1_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3398 'load' 'data_l2_1_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3399 [1/1] (0.39ns)   --->   "%tmp_75 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_48, i8 %data_l2_3_load_48, i8 %data_l2_0_load_48, i8 %data_l2_1_load_48, i64 %zext_ln140_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3399 'mux' 'tmp_75' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3400 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_75, i10 %data_l1_0_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3400 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_84 : Operation 3401 [1/1] (0.70ns)   --->   "%add_ln141_56 = add i7 %zext_ln108_20, i7 %empty_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3401 'add' 'add_ln141_56' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3402 [1/1] (0.00ns)   --->   "%lshr_ln140_55 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_56, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3402 'partselect' 'lshr_ln140_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln140_70 = zext i5 %lshr_ln140_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3403 'zext' 'zext_ln140_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3404 [1/1] (0.00ns)   --->   "%data_l2_0_addr_57 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3404 'getelementptr' 'data_l2_0_addr_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3405 [2/2] (1.15ns)   --->   "%data_l2_0_load_56 = load i9 %data_l2_0_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3405 'load' 'data_l2_0_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3406 [1/1] (0.00ns)   --->   "%data_l2_1_addr_57 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3406 'getelementptr' 'data_l2_1_addr_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3407 [2/2] (1.15ns)   --->   "%data_l2_1_load_56 = load i9 %data_l2_1_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3407 'load' 'data_l2_1_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3408 [1/1] (0.00ns)   --->   "%data_l2_2_addr_57 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3408 'getelementptr' 'data_l2_2_addr_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3409 [2/2] (1.15ns)   --->   "%data_l2_2_load_56 = load i9 %data_l2_2_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3409 'load' 'data_l2_2_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3410 [1/1] (0.00ns)   --->   "%data_l2_3_addr_57 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3410 'getelementptr' 'data_l2_3_addr_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3411 [2/2] (1.15ns)   --->   "%data_l2_3_load_56 = load i9 %data_l2_3_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3411 'load' 'data_l2_3_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3412 [1/1] (0.70ns)   --->   "%add_ln141_57 = add i7, i7 %add_ln141_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3412 'add' 'add_ln141_57' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 3413 [1/1] (0.00ns)   --->   "%lshr_ln140_56 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_57, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3413 'partselect' 'lshr_ln140_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3414 [1/1] (0.00ns)   --->   "%zext_ln140_71 = zext i5 %lshr_ln140_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3414 'zext' 'zext_ln140_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3415 [1/1] (0.00ns)   --->   "%data_l2_1_addr_58 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3415 'getelementptr' 'data_l2_1_addr_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3416 [2/2] (1.15ns)   --->   "%data_l2_1_load_57 = load i9 %data_l2_1_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3416 'load' 'data_l2_1_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3417 [1/1] (0.00ns)   --->   "%data_l2_2_addr_58 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3417 'getelementptr' 'data_l2_2_addr_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3418 [2/2] (1.15ns)   --->   "%data_l2_2_load_57 = load i9 %data_l2_2_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3418 'load' 'data_l2_2_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3419 [1/1] (0.00ns)   --->   "%data_l2_3_addr_58 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3419 'getelementptr' 'data_l2_3_addr_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3420 [2/2] (1.15ns)   --->   "%data_l2_3_load_57 = load i9 %data_l2_3_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3420 'load' 'data_l2_3_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_84 : Operation 3421 [1/1] (0.00ns)   --->   "%data_l2_0_addr_58 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3421 'getelementptr' 'data_l2_0_addr_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_84 : Operation 3422 [2/2] (1.15ns)   --->   "%data_l2_0_load_57 = load i9 %data_l2_0_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3422 'load' 'data_l2_0_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 85 <SV = 56> <Delay = 2.70>
ST_85 : Operation 3423 [1/2] (1.15ns)   --->   "%data_l2_0_load_56 = load i9 %data_l2_0_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3423 'load' 'data_l2_0_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3424 [1/2] (1.15ns)   --->   "%data_l2_1_load_56 = load i9 %data_l2_1_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3424 'load' 'data_l2_1_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3425 [1/2] (1.15ns)   --->   "%data_l2_2_load_56 = load i9 %data_l2_2_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3425 'load' 'data_l2_2_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3426 [1/2] (1.15ns)   --->   "%data_l2_3_load_56 = load i9 %data_l2_3_addr_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3426 'load' 'data_l2_3_load_56' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3427 [1/1] (0.39ns)   --->   "%tmp_83 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_56, i8 %data_l2_1_load_56, i8 %data_l2_2_load_56, i8 %data_l2_3_load_56, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3427 'mux' 'tmp_83' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3428 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_83, i10 %data_l1_1_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3428 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_85 : Operation 3429 [1/2] (1.15ns)   --->   "%data_l2_1_load_57 = load i9 %data_l2_1_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3429 'load' 'data_l2_1_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3430 [1/2] (1.15ns)   --->   "%data_l2_2_load_57 = load i9 %data_l2_2_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3430 'load' 'data_l2_2_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3431 [1/2] (1.15ns)   --->   "%data_l2_3_load_57 = load i9 %data_l2_3_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3431 'load' 'data_l2_3_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3432 [1/2] (1.15ns)   --->   "%data_l2_0_load_57 = load i9 %data_l2_0_addr_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3432 'load' 'data_l2_0_load_57' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3433 [1/1] (0.39ns)   --->   "%tmp_84 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_57, i8 %data_l2_2_load_57, i8 %data_l2_3_load_57, i8 %data_l2_0_load_57, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3433 'mux' 'tmp_84' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3434 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_84, i10 %data_l1_1_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3434 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_85 : Operation 3435 [1/1] (0.70ns)   --->   "%add_ln141_58 = add i7, i7 %add_ln141_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3435 'add' 'add_ln141_58' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3436 [1/1] (0.00ns)   --->   "%lshr_ln140_57 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_58, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3436 'partselect' 'lshr_ln140_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3437 [1/1] (0.00ns)   --->   "%zext_ln140_72 = zext i5 %lshr_ln140_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3437 'zext' 'zext_ln140_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3438 [1/1] (0.00ns)   --->   "%data_l2_2_addr_59 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3438 'getelementptr' 'data_l2_2_addr_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3439 [2/2] (1.15ns)   --->   "%data_l2_2_load_58 = load i9 %data_l2_2_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3439 'load' 'data_l2_2_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3440 [1/1] (0.00ns)   --->   "%data_l2_3_addr_59 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3440 'getelementptr' 'data_l2_3_addr_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3441 [2/2] (1.15ns)   --->   "%data_l2_3_load_58 = load i9 %data_l2_3_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3441 'load' 'data_l2_3_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3442 [1/1] (0.00ns)   --->   "%data_l2_0_addr_59 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3442 'getelementptr' 'data_l2_0_addr_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3443 [2/2] (1.15ns)   --->   "%data_l2_0_load_58 = load i9 %data_l2_0_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3443 'load' 'data_l2_0_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3444 [1/1] (0.00ns)   --->   "%data_l2_1_addr_59 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3444 'getelementptr' 'data_l2_1_addr_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3445 [2/2] (1.15ns)   --->   "%data_l2_1_load_58 = load i9 %data_l2_1_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3445 'load' 'data_l2_1_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3446 [1/1] (0.70ns)   --->   "%add_ln141_59 = add i7, i7 %add_ln141_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3446 'add' 'add_ln141_59' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 3447 [1/1] (0.00ns)   --->   "%lshr_ln140_58 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_59, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3447 'partselect' 'lshr_ln140_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3448 [1/1] (0.00ns)   --->   "%zext_ln140_73 = zext i5 %lshr_ln140_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3448 'zext' 'zext_ln140_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3449 [1/1] (0.00ns)   --->   "%data_l2_3_addr_60 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3449 'getelementptr' 'data_l2_3_addr_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3450 [2/2] (1.15ns)   --->   "%data_l2_3_load_59 = load i9 %data_l2_3_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3450 'load' 'data_l2_3_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3451 [1/1] (0.00ns)   --->   "%data_l2_0_addr_60 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3451 'getelementptr' 'data_l2_0_addr_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3452 [2/2] (1.15ns)   --->   "%data_l2_0_load_59 = load i9 %data_l2_0_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3452 'load' 'data_l2_0_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3453 [1/1] (0.00ns)   --->   "%data_l2_1_addr_60 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3453 'getelementptr' 'data_l2_1_addr_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3454 [2/2] (1.15ns)   --->   "%data_l2_1_load_59 = load i9 %data_l2_1_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3454 'load' 'data_l2_1_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3455 [1/1] (0.00ns)   --->   "%data_l2_2_addr_60 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3455 'getelementptr' 'data_l2_2_addr_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_85 : Operation 3456 [2/2] (1.15ns)   --->   "%data_l2_2_load_59 = load i9 %data_l2_2_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3456 'load' 'data_l2_2_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_85 : Operation 3457 [2/2] (1.15ns)   --->   "%data_l1_0_load = load i10 %data_l1_0_addr, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3457 'load' 'data_l1_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_85 : Operation 3458 [2/2] (1.15ns)   --->   "%data_l1_0_load_1 = load i10 %data_l1_0_addr_1, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3458 'load' 'data_l1_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 86 <SV = 57> <Delay = 2.70>
ST_86 : Operation 3459 [1/2] (1.15ns)   --->   "%data_l2_2_load_58 = load i9 %data_l2_2_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3459 'load' 'data_l2_2_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3460 [1/2] (1.15ns)   --->   "%data_l2_3_load_58 = load i9 %data_l2_3_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3460 'load' 'data_l2_3_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3461 [1/2] (1.15ns)   --->   "%data_l2_0_load_58 = load i9 %data_l2_0_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3461 'load' 'data_l2_0_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3462 [1/2] (1.15ns)   --->   "%data_l2_1_load_58 = load i9 %data_l2_1_addr_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3462 'load' 'data_l2_1_load_58' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3463 [1/1] (0.39ns)   --->   "%tmp_85 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_58, i8 %data_l2_3_load_58, i8 %data_l2_0_load_58, i8 %data_l2_1_load_58, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3463 'mux' 'tmp_85' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3464 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_85, i10 %data_l1_1_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3464 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_86 : Operation 3465 [1/2] (1.15ns)   --->   "%data_l2_3_load_59 = load i9 %data_l2_3_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3465 'load' 'data_l2_3_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3466 [1/2] (1.15ns)   --->   "%data_l2_0_load_59 = load i9 %data_l2_0_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3466 'load' 'data_l2_0_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3467 [1/2] (1.15ns)   --->   "%data_l2_1_load_59 = load i9 %data_l2_1_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3467 'load' 'data_l2_1_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3468 [1/2] (1.15ns)   --->   "%data_l2_2_load_59 = load i9 %data_l2_2_addr_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3468 'load' 'data_l2_2_load_59' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3469 [1/1] (0.39ns)   --->   "%tmp_86 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_59, i8 %data_l2_0_load_59, i8 %data_l2_1_load_59, i8 %data_l2_2_load_59, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3469 'mux' 'tmp_86' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3470 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_86, i10 %data_l1_1_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3470 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_86 : Operation 3471 [1/1] (0.70ns)   --->   "%add_ln141_60 = add i7, i7 %add_ln141_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3471 'add' 'add_ln141_60' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3472 [1/1] (0.00ns)   --->   "%lshr_ln140_59 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_60, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3472 'partselect' 'lshr_ln140_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3473 [1/1] (0.00ns)   --->   "%zext_ln140_74 = zext i5 %lshr_ln140_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3473 'zext' 'zext_ln140_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3474 [1/1] (0.00ns)   --->   "%data_l2_0_addr_61 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3474 'getelementptr' 'data_l2_0_addr_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3475 [2/2] (1.15ns)   --->   "%data_l2_0_load_60 = load i9 %data_l2_0_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3475 'load' 'data_l2_0_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3476 [1/1] (0.00ns)   --->   "%data_l2_1_addr_61 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3476 'getelementptr' 'data_l2_1_addr_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3477 [2/2] (1.15ns)   --->   "%data_l2_1_load_60 = load i9 %data_l2_1_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3477 'load' 'data_l2_1_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3478 [1/1] (0.00ns)   --->   "%data_l2_2_addr_61 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3478 'getelementptr' 'data_l2_2_addr_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3479 [2/2] (1.15ns)   --->   "%data_l2_2_load_60 = load i9 %data_l2_2_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3479 'load' 'data_l2_2_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3480 [1/1] (0.00ns)   --->   "%data_l2_3_addr_61 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3480 'getelementptr' 'data_l2_3_addr_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3481 [2/2] (1.15ns)   --->   "%data_l2_3_load_60 = load i9 %data_l2_3_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3481 'load' 'data_l2_3_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3482 [1/1] (0.70ns)   --->   "%add_ln141_61 = add i7, i7 %add_ln141_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3482 'add' 'add_ln141_61' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3483 [1/1] (0.00ns)   --->   "%lshr_ln140_60 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_61, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3483 'partselect' 'lshr_ln140_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3484 [1/1] (0.00ns)   --->   "%zext_ln140_75 = zext i5 %lshr_ln140_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3484 'zext' 'zext_ln140_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3485 [1/1] (0.00ns)   --->   "%data_l2_1_addr_62 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3485 'getelementptr' 'data_l2_1_addr_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3486 [2/2] (1.15ns)   --->   "%data_l2_1_load_61 = load i9 %data_l2_1_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3486 'load' 'data_l2_1_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3487 [1/1] (0.00ns)   --->   "%data_l2_2_addr_62 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3487 'getelementptr' 'data_l2_2_addr_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3488 [2/2] (1.15ns)   --->   "%data_l2_2_load_61 = load i9 %data_l2_2_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3488 'load' 'data_l2_2_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3489 [1/1] (0.00ns)   --->   "%data_l2_3_addr_62 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3489 'getelementptr' 'data_l2_3_addr_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3490 [2/2] (1.15ns)   --->   "%data_l2_3_load_61 = load i9 %data_l2_3_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3490 'load' 'data_l2_3_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3491 [1/1] (0.00ns)   --->   "%data_l2_0_addr_62 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3491 'getelementptr' 'data_l2_0_addr_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3492 [2/2] (1.15ns)   --->   "%data_l2_0_load_61 = load i9 %data_l2_0_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3492 'load' 'data_l2_0_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_86 : Operation 3493 [1/1] (0.70ns)   --->   "%add_ln141_62 = add i7, i7 %add_ln141_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3493 'add' 'add_ln141_62' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 3494 [1/1] (0.00ns)   --->   "%lshr_ln140_61 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_62, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3494 'partselect' 'lshr_ln140_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3495 [1/1] (0.00ns)   --->   "%p_cast675 = sext i8 %tmp_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 3495 'sext' 'p_cast675' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3496 [1/1] (0.00ns)   --->   "%p_cast672 = sext i8 %tmp_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 3496 'sext' 'p_cast672' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i8 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3497 'sext' 'sext_ln151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3498 [1/2] (1.15ns)   --->   "%data_l1_0_load = load i10 %data_l1_0_addr, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3498 'load' 'data_l1_0_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_86 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i8 %data_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3499 'sext' 'sext_ln204' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3500 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_196)   --->   "%mul_ln204 = mul i16 %sext_ln151, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3500 'mul' 'mul_ln204' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 3501 [1/2] (1.15ns)   --->   "%data_l1_0_load_1 = load i10 %data_l1_0_addr_1, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3501 'load' 'data_l1_0_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_86 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln204_2 = sext i8 %data_l1_0_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3502 'sext' 'sext_ln204_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_86 : Operation 3503 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_199)   --->   "%mul_ln204_1 = mul i16 %p_cast672, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3503 'mul' 'mul_ln204_1' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 3504 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_202)   --->   "%mul_ln204_2 = mul i16 %sext_ln151, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3504 'mul' 'mul_ln204_2' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 3505 [2/2] (1.15ns)   --->   "%data_l1_0_load_2 = load i10 %data_l1_0_addr_2, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3505 'load' 'data_l1_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_86 : Operation 3506 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_205)   --->   "%mul_ln204_3 = mul i16 %p_cast675, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3506 'mul' 'mul_ln204_3' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_86 : Operation 3507 [2/2] (1.15ns)   --->   "%data_l1_0_load_3 = load i10 %data_l1_0_addr_3, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3507 'load' 'data_l1_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 87 <SV = 58> <Delay = 2.70>
ST_87 : Operation 3508 [1/1] (0.00ns)   --->   "%zext_ln108_8 = zext i6 %select_ln108_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 3508 'zext' 'zext_ln108_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3509 [1/2] (1.15ns)   --->   "%data_l2_0_load_60 = load i9 %data_l2_0_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3509 'load' 'data_l2_0_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3510 [1/2] (1.15ns)   --->   "%data_l2_1_load_60 = load i9 %data_l2_1_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3510 'load' 'data_l2_1_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3511 [1/2] (1.15ns)   --->   "%data_l2_2_load_60 = load i9 %data_l2_2_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3511 'load' 'data_l2_2_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3512 [1/2] (1.15ns)   --->   "%data_l2_3_load_60 = load i9 %data_l2_3_addr_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3512 'load' 'data_l2_3_load_60' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3513 [1/1] (0.39ns)   --->   "%tmp_87 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_60, i8 %data_l2_1_load_60, i8 %data_l2_2_load_60, i8 %data_l2_3_load_60, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3513 'mux' 'tmp_87' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3514 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_87, i10 %data_l1_1_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3514 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_87 : Operation 3515 [1/2] (1.15ns)   --->   "%data_l2_1_load_61 = load i9 %data_l2_1_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3515 'load' 'data_l2_1_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3516 [1/2] (1.15ns)   --->   "%data_l2_2_load_61 = load i9 %data_l2_2_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3516 'load' 'data_l2_2_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3517 [1/2] (1.15ns)   --->   "%data_l2_3_load_61 = load i9 %data_l2_3_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3517 'load' 'data_l2_3_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3518 [1/2] (1.15ns)   --->   "%data_l2_0_load_61 = load i9 %data_l2_0_addr_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3518 'load' 'data_l2_0_load_61' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3519 [1/1] (0.39ns)   --->   "%tmp_88 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_61, i8 %data_l2_2_load_61, i8 %data_l2_3_load_61, i8 %data_l2_0_load_61, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3519 'mux' 'tmp_88' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3520 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_88, i10 %data_l1_1_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3520 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_87 : Operation 3521 [1/1] (0.00ns)   --->   "%zext_ln140_76 = zext i5 %lshr_ln140_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3521 'zext' 'zext_ln140_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3522 [1/1] (0.00ns)   --->   "%data_l2_2_addr_63 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3522 'getelementptr' 'data_l2_2_addr_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3523 [2/2] (1.15ns)   --->   "%data_l2_2_load_62 = load i9 %data_l2_2_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3523 'load' 'data_l2_2_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3524 [1/1] (0.00ns)   --->   "%data_l2_3_addr_63 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3524 'getelementptr' 'data_l2_3_addr_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3525 [2/2] (1.15ns)   --->   "%data_l2_3_load_62 = load i9 %data_l2_3_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3525 'load' 'data_l2_3_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3526 [1/1] (0.00ns)   --->   "%data_l2_0_addr_63 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3526 'getelementptr' 'data_l2_0_addr_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3527 [2/2] (1.15ns)   --->   "%data_l2_0_load_62 = load i9 %data_l2_0_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3527 'load' 'data_l2_0_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3528 [1/1] (0.00ns)   --->   "%data_l2_1_addr_63 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3528 'getelementptr' 'data_l2_1_addr_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3529 [2/2] (1.15ns)   --->   "%data_l2_1_load_62 = load i9 %data_l2_1_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3529 'load' 'data_l2_1_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3530 [1/1] (0.70ns)   --->   "%add_ln141_63 = add i7 %zext_ln108_8, i7 %empty_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3530 'add' 'add_ln141_63' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 3531 [1/1] (0.00ns)   --->   "%lshr_ln140_62 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_63, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3531 'partselect' 'lshr_ln140_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3532 [1/1] (0.00ns)   --->   "%zext_ln140_77 = zext i5 %lshr_ln140_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3532 'zext' 'zext_ln140_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3533 [1/1] (0.00ns)   --->   "%data_l2_0_addr_64 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3533 'getelementptr' 'data_l2_0_addr_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3534 [2/2] (1.15ns)   --->   "%data_l2_0_load_63 = load i9 %data_l2_0_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3534 'load' 'data_l2_0_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3535 [1/1] (0.00ns)   --->   "%data_l2_1_addr_64 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3535 'getelementptr' 'data_l2_1_addr_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3536 [2/2] (1.15ns)   --->   "%data_l2_1_load_63 = load i9 %data_l2_1_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3536 'load' 'data_l2_1_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3537 [1/1] (0.00ns)   --->   "%data_l2_2_addr_64 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3537 'getelementptr' 'data_l2_2_addr_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3538 [2/2] (1.15ns)   --->   "%data_l2_2_load_63 = load i9 %data_l2_2_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3538 'load' 'data_l2_2_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3539 [1/1] (0.00ns)   --->   "%data_l2_3_addr_64 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3539 'getelementptr' 'data_l2_3_addr_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3540 [2/2] (1.15ns)   --->   "%data_l2_3_load_63 = load i9 %data_l2_3_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3540 'load' 'data_l2_3_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 3541 [1/1] (0.00ns)   --->   "%p_cast682 = sext i8 %tmp_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 3541 'sext' 'p_cast682' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3542 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_196)   --->   "%mul_ln204 = mul i16 %sext_ln151, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3542 'mul' 'mul_ln204' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3543 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_199)   --->   "%mul_ln204_1 = mul i16 %p_cast672, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3543 'mul' 'mul_ln204_1' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3544 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_202)   --->   "%mul_ln204_2 = mul i16 %sext_ln151, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3544 'mul' 'mul_ln204_2' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3545 [1/2] (1.15ns)   --->   "%data_l1_0_load_2 = load i10 %data_l1_0_addr_2, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3545 'load' 'data_l1_0_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_87 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln204_5 = sext i8 %data_l1_0_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3546 'sext' 'sext_ln204_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_87 : Operation 3547 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_205)   --->   "%mul_ln204_3 = mul i16 %p_cast675, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3547 'mul' 'mul_ln204_3' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3548 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_208)   --->   "%mul_ln204_52 = mul i16 %p_cast672, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3548 'mul' 'mul_ln204_52' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3549 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_211)   --->   "%mul_ln204_53 = mul i16 %sext_ln151, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3549 'mul' 'mul_ln204_53' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3550 [1/2] (1.15ns)   --->   "%data_l1_0_load_3 = load i10 %data_l1_0_addr_3, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3550 'load' 'data_l1_0_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_87 : Operation 3551 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_214)   --->   "%mul_ln204_54 = mul i16 %p_cast682, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3551 'mul' 'mul_ln204_54' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3552 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_217)   --->   "%mul_ln204_55 = mul i16 %p_cast675, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3552 'mul' 'mul_ln204_55' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_87 : Operation 3553 [2/2] (1.15ns)   --->   "%data_l1_0_load_4 = load i10 %data_l1_0_addr_4, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3553 'load' 'data_l1_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_87 : Operation 3554 [2/2] (1.15ns)   --->   "%data_l1_0_load_5 = load i10 %data_l1_0_addr_5, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3554 'load' 'data_l1_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 88 <SV = 59> <Delay = 2.70>
ST_88 : Operation 3555 [1/2] (1.15ns)   --->   "%data_l2_2_load_62 = load i9 %data_l2_2_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3555 'load' 'data_l2_2_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3556 [1/2] (1.15ns)   --->   "%data_l2_3_load_62 = load i9 %data_l2_3_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3556 'load' 'data_l2_3_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3557 [1/2] (1.15ns)   --->   "%data_l2_0_load_62 = load i9 %data_l2_0_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3557 'load' 'data_l2_0_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3558 [1/2] (1.15ns)   --->   "%data_l2_1_load_62 = load i9 %data_l2_1_addr_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3558 'load' 'data_l2_1_load_62' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3559 [1/1] (0.39ns)   --->   "%tmp_89 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_62, i8 %data_l2_3_load_62, i8 %data_l2_0_load_62, i8 %data_l2_1_load_62, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3559 'mux' 'tmp_89' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3560 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_89, i10 %data_l1_1_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3560 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_88 : Operation 3561 [1/1] (0.43ns)   --->   "%add_ln140_5 = add i2 %add_ln124_4, i2 %select_ln108_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3561 'add' 'add_ln140_5' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3562 [1/1] (0.00ns)   --->   "%zext_ln140_6 = zext i2 %add_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3562 'zext' 'zext_ln140_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3563 [1/2] (1.15ns)   --->   "%data_l2_0_load_63 = load i9 %data_l2_0_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3563 'load' 'data_l2_0_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3564 [1/2] (1.15ns)   --->   "%data_l2_1_load_63 = load i9 %data_l2_1_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3564 'load' 'data_l2_1_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3565 [1/2] (1.15ns)   --->   "%data_l2_2_load_63 = load i9 %data_l2_2_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3565 'load' 'data_l2_2_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3566 [1/2] (1.15ns)   --->   "%data_l2_3_load_63 = load i9 %data_l2_3_addr_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3566 'load' 'data_l2_3_load_63' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3567 [1/1] (0.39ns)   --->   "%tmp_90 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_63, i8 %data_l2_1_load_63, i8 %data_l2_2_load_63, i8 %data_l2_3_load_63, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3567 'mux' 'tmp_90' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3568 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_90, i10 %data_l1_1_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3568 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_88 : Operation 3569 [1/1] (0.70ns)   --->   "%add_ln141_64 = add i7, i7 %add_ln141_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3569 'add' 'add_ln141_64' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3570 [1/1] (0.00ns)   --->   "%lshr_ln140_63 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_64, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3570 'partselect' 'lshr_ln140_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3571 [1/1] (0.00ns)   --->   "%zext_ln140_78 = zext i5 %lshr_ln140_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3571 'zext' 'zext_ln140_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3572 [1/1] (0.00ns)   --->   "%data_l2_1_addr_65 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3572 'getelementptr' 'data_l2_1_addr_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3573 [2/2] (1.15ns)   --->   "%data_l2_1_load_64 = load i9 %data_l2_1_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3573 'load' 'data_l2_1_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3574 [1/1] (0.00ns)   --->   "%data_l2_2_addr_65 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3574 'getelementptr' 'data_l2_2_addr_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3575 [2/2] (1.15ns)   --->   "%data_l2_2_load_64 = load i9 %data_l2_2_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3575 'load' 'data_l2_2_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3576 [1/1] (0.00ns)   --->   "%data_l2_3_addr_65 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3576 'getelementptr' 'data_l2_3_addr_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3577 [2/2] (1.15ns)   --->   "%data_l2_3_load_64 = load i9 %data_l2_3_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3577 'load' 'data_l2_3_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3578 [1/1] (0.00ns)   --->   "%data_l2_0_addr_65 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3578 'getelementptr' 'data_l2_0_addr_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3579 [2/2] (1.15ns)   --->   "%data_l2_0_load_64 = load i9 %data_l2_0_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3579 'load' 'data_l2_0_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3580 [1/1] (0.70ns)   --->   "%add_ln141_65 = add i7, i7 %add_ln141_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3580 'add' 'add_ln141_65' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 3581 [1/1] (0.00ns)   --->   "%lshr_ln140_64 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_65, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3581 'partselect' 'lshr_ln140_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3582 [1/1] (0.00ns)   --->   "%zext_ln140_79 = zext i5 %lshr_ln140_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3582 'zext' 'zext_ln140_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3583 [1/1] (0.00ns)   --->   "%data_l2_2_addr_66 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3583 'getelementptr' 'data_l2_2_addr_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3584 [2/2] (1.15ns)   --->   "%data_l2_2_load_65 = load i9 %data_l2_2_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3584 'load' 'data_l2_2_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3585 [1/1] (0.00ns)   --->   "%data_l2_3_addr_66 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3585 'getelementptr' 'data_l2_3_addr_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3586 [2/2] (1.15ns)   --->   "%data_l2_3_load_65 = load i9 %data_l2_3_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3586 'load' 'data_l2_3_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3587 [1/1] (0.00ns)   --->   "%data_l2_0_addr_66 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3587 'getelementptr' 'data_l2_0_addr_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3588 [2/2] (1.15ns)   --->   "%data_l2_0_load_65 = load i9 %data_l2_0_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3588 'load' 'data_l2_0_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3589 [1/1] (0.00ns)   --->   "%data_l2_1_addr_66 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3589 'getelementptr' 'data_l2_1_addr_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3590 [2/2] (1.15ns)   --->   "%data_l2_1_load_65 = load i9 %data_l2_1_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3590 'load' 'data_l2_1_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 3591 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_196)   --->   "%mul_ln204 = mul i16 %sext_ln151, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3591 'mul' 'mul_ln204' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3592 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_196)   --->   "%sext_ln151_1 = sext i16 %mul_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3592 'sext' 'sext_ln151_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3593 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_199)   --->   "%mul_ln204_1 = mul i16 %p_cast672, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3593 'mul' 'mul_ln204_1' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3594 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_199)   --->   "%sext_ln198 = sext i16 %mul_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 3594 'sext' 'sext_ln198' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3595 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_202)   --->   "%mul_ln204_2 = mul i16 %sext_ln151, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3595 'mul' 'mul_ln204_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3596 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_202)   --->   "%sext_ln151_2 = sext i16 %mul_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3596 'sext' 'sext_ln151_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3597 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_205)   --->   "%mul_ln204_3 = mul i16 %p_cast675, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3597 'mul' 'mul_ln204_3' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3598 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_205)   --->   "%sext_ln198_1 = sext i16 %mul_ln204_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 3598 'sext' 'sext_ln198_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3599 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_208)   --->   "%mul_ln204_52 = mul i16 %p_cast672, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3599 'mul' 'mul_ln204_52' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3600 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_211)   --->   "%mul_ln204_53 = mul i16 %sext_ln151, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3600 'mul' 'mul_ln204_53' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3601 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_196 = add i32 %output_l1_0_load, i32 %sext_ln151_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3601 'add' 'add_ln186_196' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln204_9 = sext i8 %data_l1_0_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3602 'sext' 'sext_ln204_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_88 : Operation 3603 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_214)   --->   "%mul_ln204_54 = mul i16 %p_cast682, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3603 'mul' 'mul_ln204_54' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3604 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_217)   --->   "%mul_ln204_55 = mul i16 %p_cast675, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3604 'mul' 'mul_ln204_55' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3605 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_220)   --->   "%mul_ln204_56 = mul i16 %p_cast672, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3605 'mul' 'mul_ln204_56' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3606 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_223)   --->   "%mul_ln204_57 = mul i16 %sext_ln151, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3606 'mul' 'mul_ln204_57' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3607 [1/2] (1.15ns)   --->   "%data_l1_0_load_4 = load i10 %data_l1_0_addr_4, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3607 'load' 'data_l1_0_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_88 : Operation 3608 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_199 = add i32 %output_l1_1_load, i32 %sext_ln198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3608 'add' 'add_ln186_199' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3609 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_202 = add i32 %output_l1_0_load_1, i32 %sext_ln151_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3609 'add' 'add_ln186_202' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3610 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_226)   --->   "%mul_ln204_4 = mul i16 %p_cast682, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3610 'mul' 'mul_ln204_4' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3611 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_229)   --->   "%mul_ln204_58 = mul i16 %p_cast675, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3611 'mul' 'mul_ln204_58' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3612 [1/2] (1.15ns)   --->   "%data_l1_0_load_5 = load i10 %data_l1_0_addr_5, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3612 'load' 'data_l1_0_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_88 : Operation 3613 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_205 = add i32 %output_l1_2_load, i32 %sext_ln198_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3613 'add' 'add_ln186_205' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_88 : Operation 3614 [2/2] (1.15ns)   --->   "%data_l1_0_load_6 = load i10 %data_l1_0_addr_6, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3614 'load' 'data_l1_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_88 : Operation 3615 [2/2] (1.15ns)   --->   "%data_l1_0_load_7 = load i10 %data_l1_0_addr_7, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3615 'load' 'data_l1_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 89 <SV = 60> <Delay = 2.70>
ST_89 : Operation 3616 [1/2] (1.15ns)   --->   "%data_l2_1_load_64 = load i9 %data_l2_1_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3616 'load' 'data_l2_1_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3617 [1/2] (1.15ns)   --->   "%data_l2_2_load_64 = load i9 %data_l2_2_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3617 'load' 'data_l2_2_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3618 [1/2] (1.15ns)   --->   "%data_l2_3_load_64 = load i9 %data_l2_3_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3618 'load' 'data_l2_3_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3619 [1/2] (1.15ns)   --->   "%data_l2_0_load_64 = load i9 %data_l2_0_addr_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3619 'load' 'data_l2_0_load_64' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3620 [1/1] (0.39ns)   --->   "%tmp_91 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_64, i8 %data_l2_2_load_64, i8 %data_l2_3_load_64, i8 %data_l2_0_load_64, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3620 'mux' 'tmp_91' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3621 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_91, i10 %data_l1_1_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3621 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_89 : Operation 3622 [1/2] (1.15ns)   --->   "%data_l2_2_load_65 = load i9 %data_l2_2_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3622 'load' 'data_l2_2_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3623 [1/2] (1.15ns)   --->   "%data_l2_3_load_65 = load i9 %data_l2_3_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3623 'load' 'data_l2_3_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3624 [1/2] (1.15ns)   --->   "%data_l2_0_load_65 = load i9 %data_l2_0_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3624 'load' 'data_l2_0_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3625 [1/2] (1.15ns)   --->   "%data_l2_1_load_65 = load i9 %data_l2_1_addr_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3625 'load' 'data_l2_1_load_65' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3626 [1/1] (0.39ns)   --->   "%tmp_92 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_65, i8 %data_l2_3_load_65, i8 %data_l2_0_load_65, i8 %data_l2_1_load_65, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3626 'mux' 'tmp_92' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3627 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_92, i10 %data_l1_1_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3627 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_89 : Operation 3628 [1/1] (0.70ns)   --->   "%add_ln141_66 = add i7, i7 %add_ln141_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3628 'add' 'add_ln141_66' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3629 [1/1] (0.00ns)   --->   "%lshr_ln140_65 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_66, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3629 'partselect' 'lshr_ln140_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3630 [1/1] (0.00ns)   --->   "%zext_ln140_80 = zext i5 %lshr_ln140_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3630 'zext' 'zext_ln140_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3631 [1/1] (0.00ns)   --->   "%data_l2_3_addr_67 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3631 'getelementptr' 'data_l2_3_addr_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3632 [2/2] (1.15ns)   --->   "%data_l2_3_load_66 = load i9 %data_l2_3_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3632 'load' 'data_l2_3_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3633 [1/1] (0.00ns)   --->   "%data_l2_0_addr_67 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3633 'getelementptr' 'data_l2_0_addr_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3634 [2/2] (1.15ns)   --->   "%data_l2_0_load_66 = load i9 %data_l2_0_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3634 'load' 'data_l2_0_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3635 [1/1] (0.00ns)   --->   "%data_l2_1_addr_67 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3635 'getelementptr' 'data_l2_1_addr_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3636 [2/2] (1.15ns)   --->   "%data_l2_1_load_66 = load i9 %data_l2_1_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3636 'load' 'data_l2_1_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3637 [1/1] (0.00ns)   --->   "%data_l2_2_addr_67 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3637 'getelementptr' 'data_l2_2_addr_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3638 [2/2] (1.15ns)   --->   "%data_l2_2_load_66 = load i9 %data_l2_2_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3638 'load' 'data_l2_2_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3639 [1/1] (0.70ns)   --->   "%add_ln141_67 = add i7, i7 %add_ln141_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3639 'add' 'add_ln141_67' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 3640 [1/1] (0.00ns)   --->   "%lshr_ln140_66 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_67, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3640 'partselect' 'lshr_ln140_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3641 [1/1] (0.00ns)   --->   "%zext_ln140_81 = zext i5 %lshr_ln140_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3641 'zext' 'zext_ln140_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3642 [1/1] (0.00ns)   --->   "%data_l2_0_addr_68 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3642 'getelementptr' 'data_l2_0_addr_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3643 [2/2] (1.15ns)   --->   "%data_l2_0_load_67 = load i9 %data_l2_0_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3643 'load' 'data_l2_0_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3644 [1/1] (0.00ns)   --->   "%data_l2_1_addr_68 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3644 'getelementptr' 'data_l2_1_addr_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3645 [2/2] (1.15ns)   --->   "%data_l2_1_load_67 = load i9 %data_l2_1_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3645 'load' 'data_l2_1_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3646 [1/1] (0.00ns)   --->   "%data_l2_2_addr_68 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3646 'getelementptr' 'data_l2_2_addr_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3647 [2/2] (1.15ns)   --->   "%data_l2_2_load_67 = load i9 %data_l2_2_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3647 'load' 'data_l2_2_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3648 [1/1] (0.00ns)   --->   "%data_l2_3_addr_68 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3648 'getelementptr' 'data_l2_3_addr_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3649 [2/2] (1.15ns)   --->   "%data_l2_3_load_67 = load i9 %data_l2_3_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3649 'load' 'data_l2_3_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_89 : Operation 3650 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_208)   --->   "%mul_ln204_52 = mul i16 %p_cast672, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3650 'mul' 'mul_ln204_52' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3651 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_208)   --->   "%sext_ln192_1 = sext i16 %mul_ln204_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3651 'sext' 'sext_ln192_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3652 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_211)   --->   "%mul_ln204_53 = mul i16 %sext_ln151, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3652 'mul' 'mul_ln204_53' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3653 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_211)   --->   "%sext_ln151_3 = sext i16 %mul_ln204_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3653 'sext' 'sext_ln151_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3654 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_196 = add i32 %output_l1_0_load, i32 %sext_ln151_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3654 'add' 'add_ln186_196' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3655 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_214)   --->   "%mul_ln204_54 = mul i16 %p_cast682, i16 %sext_ln204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3655 'mul' 'mul_ln204_54' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3656 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_214)   --->   "%sext_ln198_3 = sext i16 %mul_ln204_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 3656 'sext' 'sext_ln198_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3657 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_217)   --->   "%mul_ln204_55 = mul i16 %p_cast675, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3657 'mul' 'mul_ln204_55' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3658 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_217)   --->   "%sext_ln192_3 = sext i16 %mul_ln204_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3658 'sext' 'sext_ln192_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3659 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_220)   --->   "%mul_ln204_56 = mul i16 %p_cast672, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3659 'mul' 'mul_ln204_56' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3660 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_223)   --->   "%mul_ln204_57 = mul i16 %sext_ln151, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3660 'mul' 'mul_ln204_57' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3661 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_199 = add i32 %output_l1_1_load, i32 %sext_ln198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3661 'add' 'add_ln186_199' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3662 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_202 = add i32 %output_l1_0_load_1, i32 %sext_ln151_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3662 'add' 'add_ln186_202' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln198_6 = sext i8 %data_l1_0_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 3663 'sext' 'sext_ln198_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_89 : Operation 3664 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_226)   --->   "%mul_ln204_4 = mul i16 %p_cast682, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3664 'mul' 'mul_ln204_4' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3665 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_229)   --->   "%mul_ln204_58 = mul i16 %p_cast675, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3665 'mul' 'mul_ln204_58' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3666 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_232)   --->   "%mul_ln204_59 = mul i16 %p_cast672, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3666 'mul' 'mul_ln204_59' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3667 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_235)   --->   "%mul_ln204_60 = mul i16 %sext_ln151, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3667 'mul' 'mul_ln204_60' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3668 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_205 = add i32 %output_l1_2_load, i32 %sext_ln198_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3668 'add' 'add_ln186_205' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3669 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_208 = add i32 %output_l1_1_load_1, i32 %sext_ln192_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3669 'add' 'add_ln186_208' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3670 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_211 = add i32 %output_l1_0_load_2, i32 %sext_ln151_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3670 'add' 'add_ln186_211' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3671 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_238)   --->   "%mul_ln204_5 = mul i16 %p_cast682, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3671 'mul' 'mul_ln204_5' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3672 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_241)   --->   "%mul_ln204_61 = mul i16 %p_cast675, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3672 'mul' 'mul_ln204_61' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3673 [1/2] (1.15ns)   --->   "%data_l1_0_load_6 = load i10 %data_l1_0_addr_6, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3673 'load' 'data_l1_0_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_89 : Operation 3674 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_214 = add i32 %output_l1_3_load, i32 %sext_ln198_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3674 'add' 'add_ln186_214' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3675 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_217 = add i32 %output_l1_2_load_1, i32 %sext_ln192_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3675 'add' 'add_ln186_217' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 3676 [1/2] (1.15ns)   --->   "%data_l1_0_load_7 = load i10 %data_l1_0_addr_7, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3676 'load' 'data_l1_0_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_89 : Operation 3677 [2/2] (1.15ns)   --->   "%data_l1_0_load_8 = load i10 %data_l1_0_addr_8, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3677 'load' 'data_l1_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_89 : Operation 3678 [2/2] (1.15ns)   --->   "%data_l1_0_load_9 = load i10 %data_l1_0_addr_9, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3678 'load' 'data_l1_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 90 <SV = 61> <Delay = 2.70>
ST_90 : Operation 3679 [1/2] (1.15ns)   --->   "%data_l2_3_load_66 = load i9 %data_l2_3_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3679 'load' 'data_l2_3_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3680 [1/2] (1.15ns)   --->   "%data_l2_0_load_66 = load i9 %data_l2_0_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3680 'load' 'data_l2_0_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3681 [1/2] (1.15ns)   --->   "%data_l2_1_load_66 = load i9 %data_l2_1_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3681 'load' 'data_l2_1_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3682 [1/2] (1.15ns)   --->   "%data_l2_2_load_66 = load i9 %data_l2_2_addr_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3682 'load' 'data_l2_2_load_66' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3683 [1/1] (0.39ns)   --->   "%tmp_93 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_66, i8 %data_l2_0_load_66, i8 %data_l2_1_load_66, i8 %data_l2_2_load_66, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3683 'mux' 'tmp_93' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3684 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_93, i10 %data_l1_1_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3684 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_90 : Operation 3685 [1/2] (1.15ns)   --->   "%data_l2_0_load_67 = load i9 %data_l2_0_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3685 'load' 'data_l2_0_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3686 [1/2] (1.15ns)   --->   "%data_l2_1_load_67 = load i9 %data_l2_1_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3686 'load' 'data_l2_1_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3687 [1/2] (1.15ns)   --->   "%data_l2_2_load_67 = load i9 %data_l2_2_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3687 'load' 'data_l2_2_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3688 [1/2] (1.15ns)   --->   "%data_l2_3_load_67 = load i9 %data_l2_3_addr_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3688 'load' 'data_l2_3_load_67' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3689 [1/1] (0.39ns)   --->   "%tmp_94 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_67, i8 %data_l2_1_load_67, i8 %data_l2_2_load_67, i8 %data_l2_3_load_67, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3689 'mux' 'tmp_94' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3690 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_94, i10 %data_l1_1_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3690 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_90 : Operation 3691 [1/1] (0.70ns)   --->   "%add_ln141_68 = add i7, i7 %add_ln141_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3691 'add' 'add_ln141_68' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3692 [1/1] (0.00ns)   --->   "%lshr_ln140_67 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_68, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3692 'partselect' 'lshr_ln140_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3693 [1/1] (0.00ns)   --->   "%zext_ln140_82 = zext i5 %lshr_ln140_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3693 'zext' 'zext_ln140_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3694 [1/1] (0.00ns)   --->   "%data_l2_1_addr_69 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3694 'getelementptr' 'data_l2_1_addr_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3695 [2/2] (1.15ns)   --->   "%data_l2_1_load_68 = load i9 %data_l2_1_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3695 'load' 'data_l2_1_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3696 [1/1] (0.00ns)   --->   "%data_l2_2_addr_69 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3696 'getelementptr' 'data_l2_2_addr_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3697 [2/2] (1.15ns)   --->   "%data_l2_2_load_68 = load i9 %data_l2_2_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3697 'load' 'data_l2_2_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3698 [1/1] (0.00ns)   --->   "%data_l2_3_addr_69 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3698 'getelementptr' 'data_l2_3_addr_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3699 [2/2] (1.15ns)   --->   "%data_l2_3_load_68 = load i9 %data_l2_3_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3699 'load' 'data_l2_3_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3700 [1/1] (0.00ns)   --->   "%data_l2_0_addr_69 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3700 'getelementptr' 'data_l2_0_addr_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3701 [2/2] (1.15ns)   --->   "%data_l2_0_load_68 = load i9 %data_l2_0_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3701 'load' 'data_l2_0_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3702 [1/1] (0.70ns)   --->   "%add_ln141_69 = add i7, i7 %add_ln141_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3702 'add' 'add_ln141_69' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 3703 [1/1] (0.00ns)   --->   "%lshr_ln140_68 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_69, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3703 'partselect' 'lshr_ln140_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3704 [1/1] (0.00ns)   --->   "%zext_ln140_83 = zext i5 %lshr_ln140_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3704 'zext' 'zext_ln140_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3705 [1/1] (0.00ns)   --->   "%data_l2_2_addr_70 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3705 'getelementptr' 'data_l2_2_addr_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3706 [2/2] (1.15ns)   --->   "%data_l2_2_load_69 = load i9 %data_l2_2_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3706 'load' 'data_l2_2_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3707 [1/1] (0.00ns)   --->   "%data_l2_3_addr_70 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3707 'getelementptr' 'data_l2_3_addr_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3708 [2/2] (1.15ns)   --->   "%data_l2_3_load_69 = load i9 %data_l2_3_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3708 'load' 'data_l2_3_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3709 [1/1] (0.00ns)   --->   "%data_l2_0_addr_70 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3709 'getelementptr' 'data_l2_0_addr_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3710 [2/2] (1.15ns)   --->   "%data_l2_0_load_69 = load i9 %data_l2_0_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3710 'load' 'data_l2_0_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3711 [1/1] (0.00ns)   --->   "%data_l2_1_addr_70 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3711 'getelementptr' 'data_l2_1_addr_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3712 [2/2] (1.15ns)   --->   "%data_l2_1_load_69 = load i9 %data_l2_1_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3712 'load' 'data_l2_1_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_90 : Operation 3713 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_220)   --->   "%mul_ln204_56 = mul i16 %p_cast672, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3713 'mul' 'mul_ln204_56' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3714 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_220)   --->   "%sext_ln192_4 = sext i16 %mul_ln204_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3714 'sext' 'sext_ln192_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3715 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_223)   --->   "%mul_ln204_57 = mul i16 %sext_ln151, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3715 'mul' 'mul_ln204_57' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3716 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_223)   --->   "%sext_ln151_4 = sext i16 %mul_ln204_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3716 'sext' 'sext_ln151_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3717 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_226)   --->   "%mul_ln204_4 = mul i16 %p_cast682, i16 %sext_ln204_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3717 'mul' 'mul_ln204_4' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3718 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_226)   --->   "%sext_ln192_6 = sext i16 %mul_ln204_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3718 'sext' 'sext_ln192_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3719 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_229)   --->   "%mul_ln204_58 = mul i16 %p_cast675, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3719 'mul' 'mul_ln204_58' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3720 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_229)   --->   "%sext_ln192_7 = sext i16 %mul_ln204_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3720 'sext' 'sext_ln192_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3721 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_232)   --->   "%mul_ln204_59 = mul i16 %p_cast672, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3721 'mul' 'mul_ln204_59' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3722 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_235)   --->   "%mul_ln204_60 = mul i16 %sext_ln151, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3722 'mul' 'mul_ln204_60' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3723 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_208 = add i32 %output_l1_1_load_1, i32 %sext_ln192_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3723 'add' 'add_ln186_208' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3724 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_211 = add i32 %output_l1_0_load_2, i32 %sext_ln151_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3724 'add' 'add_ln186_211' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln192_10 = sext i8 %data_l1_0_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3725 'sext' 'sext_ln192_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_90 : Operation 3726 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_238)   --->   "%mul_ln204_5 = mul i16 %p_cast682, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3726 'mul' 'mul_ln204_5' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3727 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_241)   --->   "%mul_ln204_61 = mul i16 %p_cast675, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3727 'mul' 'mul_ln204_61' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3728 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_244)   --->   "%mul_ln204_62 = mul i16 %p_cast672, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3728 'mul' 'mul_ln204_62' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3729 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_247)   --->   "%mul_ln204_63 = mul i16 %sext_ln151, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3729 'mul' 'mul_ln204_63' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3730 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_214 = add i32 %output_l1_3_load, i32 %sext_ln198_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3730 'add' 'add_ln186_214' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3731 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_217 = add i32 %output_l1_2_load_1, i32 %sext_ln192_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3731 'add' 'add_ln186_217' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3732 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_220 = add i32 %output_l1_1_load_2, i32 %sext_ln192_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3732 'add' 'add_ln186_220' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3733 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_223 = add i32 %output_l1_0_load_3, i32 %sext_ln151_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3733 'add' 'add_ln186_223' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3734 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_250)   --->   "%mul_ln204_6 = mul i16 %p_cast682, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3734 'mul' 'mul_ln204_6' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3735 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_253)   --->   "%mul_ln204_64 = mul i16 %p_cast675, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3735 'mul' 'mul_ln204_64' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3736 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_226 = add i32 %output_l1_3_load_1, i32 %sext_ln192_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3736 'add' 'add_ln186_226' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3737 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_229 = add i32 %output_l1_2_load_2, i32 %sext_ln192_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3737 'add' 'add_ln186_229' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_90 : Operation 3738 [1/2] (1.15ns)   --->   "%data_l1_0_load_8 = load i10 %data_l1_0_addr_8, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3738 'load' 'data_l1_0_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_90 : Operation 3739 [1/2] (1.15ns)   --->   "%data_l1_0_load_9 = load i10 %data_l1_0_addr_9, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3739 'load' 'data_l1_0_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_90 : Operation 3740 [2/2] (1.15ns)   --->   "%data_l1_0_load_10 = load i10 %data_l1_0_addr_10, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3740 'load' 'data_l1_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_90 : Operation 3741 [2/2] (1.15ns)   --->   "%data_l1_0_load_11 = load i10 %data_l1_0_addr_11, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3741 'load' 'data_l1_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 91 <SV = 62> <Delay = 2.70>
ST_91 : Operation 3742 [1/1] (0.00ns)   --->   "%zext_ln108_10 = zext i6 %select_ln108_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 3742 'zext' 'zext_ln108_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3743 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i7 %empty_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3743 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3744 [1/2] (1.15ns)   --->   "%data_l2_1_load_68 = load i9 %data_l2_1_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3744 'load' 'data_l2_1_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3745 [1/2] (1.15ns)   --->   "%data_l2_2_load_68 = load i9 %data_l2_2_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3745 'load' 'data_l2_2_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3746 [1/2] (1.15ns)   --->   "%data_l2_3_load_68 = load i9 %data_l2_3_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3746 'load' 'data_l2_3_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3747 [1/2] (1.15ns)   --->   "%data_l2_0_load_68 = load i9 %data_l2_0_addr_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3747 'load' 'data_l2_0_load_68' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3748 [1/1] (0.39ns)   --->   "%tmp_95 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_68, i8 %data_l2_2_load_68, i8 %data_l2_3_load_68, i8 %data_l2_0_load_68, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3748 'mux' 'tmp_95' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3749 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_95, i10 %data_l1_1_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3749 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_91 : Operation 3750 [1/2] (1.15ns)   --->   "%data_l2_2_load_69 = load i9 %data_l2_2_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3750 'load' 'data_l2_2_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3751 [1/2] (1.15ns)   --->   "%data_l2_3_load_69 = load i9 %data_l2_3_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3751 'load' 'data_l2_3_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3752 [1/2] (1.15ns)   --->   "%data_l2_0_load_69 = load i9 %data_l2_0_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3752 'load' 'data_l2_0_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3753 [1/2] (1.15ns)   --->   "%data_l2_1_load_69 = load i9 %data_l2_1_addr_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3753 'load' 'data_l2_1_load_69' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3754 [1/1] (0.39ns)   --->   "%tmp_96 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_69, i8 %data_l2_3_load_69, i8 %data_l2_0_load_69, i8 %data_l2_1_load_69, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3754 'mux' 'tmp_96' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3755 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_96, i10 %data_l1_1_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3755 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_91 : Operation 3756 [1/1] (0.70ns)   --->   "%add_ln141_70 = add i8 %zext_ln108_10, i8 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3756 'add' 'add_ln141_70' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3757 [1/1] (0.00ns)   --->   "%lshr_ln140_69 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_70, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3757 'partselect' 'lshr_ln140_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3758 [1/1] (0.00ns)   --->   "%zext_ln140_84 = zext i6 %lshr_ln140_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3758 'zext' 'zext_ln140_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3759 [1/1] (0.00ns)   --->   "%data_l2_0_addr_71 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3759 'getelementptr' 'data_l2_0_addr_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3760 [2/2] (1.15ns)   --->   "%data_l2_0_load_70 = load i9 %data_l2_0_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3760 'load' 'data_l2_0_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3761 [1/1] (0.00ns)   --->   "%data_l2_1_addr_71 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3761 'getelementptr' 'data_l2_1_addr_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3762 [2/2] (1.15ns)   --->   "%data_l2_1_load_70 = load i9 %data_l2_1_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3762 'load' 'data_l2_1_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3763 [1/1] (0.00ns)   --->   "%data_l2_2_addr_71 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3763 'getelementptr' 'data_l2_2_addr_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3764 [2/2] (1.15ns)   --->   "%data_l2_2_load_70 = load i9 %data_l2_2_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3764 'load' 'data_l2_2_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3765 [1/1] (0.00ns)   --->   "%data_l2_3_addr_71 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3765 'getelementptr' 'data_l2_3_addr_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3766 [2/2] (1.15ns)   --->   "%data_l2_3_load_70 = load i9 %data_l2_3_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3766 'load' 'data_l2_3_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3767 [1/1] (0.70ns)   --->   "%add_ln141_71 = add i8, i8 %add_ln141_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3767 'add' 'add_ln141_71' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 3768 [1/1] (0.00ns)   --->   "%lshr_ln140_70 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_71, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3768 'partselect' 'lshr_ln140_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3769 [1/1] (0.00ns)   --->   "%zext_ln140_85 = zext i6 %lshr_ln140_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3769 'zext' 'zext_ln140_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3770 [1/1] (0.00ns)   --->   "%data_l2_1_addr_72 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3770 'getelementptr' 'data_l2_1_addr_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3771 [2/2] (1.15ns)   --->   "%data_l2_1_load_71 = load i9 %data_l2_1_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3771 'load' 'data_l2_1_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3772 [1/1] (0.00ns)   --->   "%data_l2_2_addr_72 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3772 'getelementptr' 'data_l2_2_addr_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3773 [2/2] (1.15ns)   --->   "%data_l2_2_load_71 = load i9 %data_l2_2_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3773 'load' 'data_l2_2_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3774 [1/1] (0.00ns)   --->   "%data_l2_3_addr_72 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3774 'getelementptr' 'data_l2_3_addr_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3775 [2/2] (1.15ns)   --->   "%data_l2_3_load_71 = load i9 %data_l2_3_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3775 'load' 'data_l2_3_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3776 [1/1] (0.00ns)   --->   "%data_l2_0_addr_72 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3776 'getelementptr' 'data_l2_0_addr_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3777 [2/2] (1.15ns)   --->   "%data_l2_0_load_71 = load i9 %data_l2_0_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3777 'load' 'data_l2_0_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_91 : Operation 3778 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_232)   --->   "%mul_ln204_59 = mul i16 %p_cast672, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3778 'mul' 'mul_ln204_59' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3779 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_232)   --->   "%sext_ln192_8 = sext i16 %mul_ln204_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3779 'sext' 'sext_ln192_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3780 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_235)   --->   "%mul_ln204_60 = mul i16 %sext_ln151, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3780 'mul' 'mul_ln204_60' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3781 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_235)   --->   "%sext_ln151_5 = sext i16 %mul_ln204_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3781 'sext' 'sext_ln151_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3782 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_238)   --->   "%mul_ln204_5 = mul i16 %p_cast682, i16 %sext_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3782 'mul' 'mul_ln204_5' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3783 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_238)   --->   "%sext_ln192_11 = sext i16 %mul_ln204_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3783 'sext' 'sext_ln192_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3784 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_241)   --->   "%mul_ln204_61 = mul i16 %p_cast675, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3784 'mul' 'mul_ln204_61' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3785 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_241)   --->   "%sext_ln192_12 = sext i16 %mul_ln204_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3785 'sext' 'sext_ln192_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3786 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_244)   --->   "%mul_ln204_62 = mul i16 %p_cast672, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3786 'mul' 'mul_ln204_62' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3787 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_247)   --->   "%mul_ln204_63 = mul i16 %sext_ln151, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3787 'mul' 'mul_ln204_63' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3788 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_220 = add i32 %output_l1_1_load_2, i32 %sext_ln192_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3788 'add' 'add_ln186_220' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3789 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_223 = add i32 %output_l1_0_load_3, i32 %sext_ln151_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3789 'add' 'add_ln186_223' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln192_15 = sext i8 %data_l1_0_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3790 'sext' 'sext_ln192_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_91 : Operation 3791 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_250)   --->   "%mul_ln204_6 = mul i16 %p_cast682, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3791 'mul' 'mul_ln204_6' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3792 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_253)   --->   "%mul_ln204_64 = mul i16 %p_cast675, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3792 'mul' 'mul_ln204_64' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3793 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_256)   --->   "%mul_ln204_65 = mul i16 %p_cast672, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3793 'mul' 'mul_ln204_65' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3794 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_259)   --->   "%mul_ln204_66 = mul i16 %sext_ln151, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3794 'mul' 'mul_ln204_66' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3795 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_226 = add i32 %output_l1_3_load_1, i32 %sext_ln192_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3795 'add' 'add_ln186_226' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3796 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_229 = add i32 %output_l1_2_load_2, i32 %sext_ln192_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3796 'add' 'add_ln186_229' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3797 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_232 = add i32 %output_l1_1_load_3, i32 %sext_ln192_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3797 'add' 'add_ln186_232' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3798 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_235 = add i32 %output_l1_0_load_4, i32 %sext_ln151_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3798 'add' 'add_ln186_235' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3799 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_262)   --->   "%mul_ln204_7 = mul i16 %p_cast682, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3799 'mul' 'mul_ln204_7' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3800 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_265)   --->   "%mul_ln204_67 = mul i16 %p_cast675, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3800 'mul' 'mul_ln204_67' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3801 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_238 = add i32 %output_l1_3_load_2, i32 %sext_ln192_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3801 'add' 'add_ln186_238' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3802 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_241 = add i32 %output_l1_2_load_3, i32 %sext_ln192_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3802 'add' 'add_ln186_241' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_91 : Operation 3803 [1/2] (1.15ns)   --->   "%data_l1_0_load_10 = load i10 %data_l1_0_addr_10, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3803 'load' 'data_l1_0_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_91 : Operation 3804 [1/2] (1.15ns)   --->   "%data_l1_0_load_11 = load i10 %data_l1_0_addr_11, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3804 'load' 'data_l1_0_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_91 : Operation 3805 [2/2] (1.15ns)   --->   "%data_l1_0_load_12 = load i10 %data_l1_0_addr_12, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3805 'load' 'data_l1_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_91 : Operation 3806 [2/2] (1.15ns)   --->   "%data_l1_0_load_13 = load i10 %data_l1_0_addr_13, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3806 'load' 'data_l1_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 92 <SV = 63> <Delay = 2.70>
ST_92 : Operation 3807 [1/2] (1.15ns)   --->   "%data_l2_0_load_70 = load i9 %data_l2_0_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3807 'load' 'data_l2_0_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3808 [1/2] (1.15ns)   --->   "%data_l2_1_load_70 = load i9 %data_l2_1_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3808 'load' 'data_l2_1_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3809 [1/2] (1.15ns)   --->   "%data_l2_2_load_70 = load i9 %data_l2_2_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3809 'load' 'data_l2_2_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3810 [1/2] (1.15ns)   --->   "%data_l2_3_load_70 = load i9 %data_l2_3_addr_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3810 'load' 'data_l2_3_load_70' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3811 [1/1] (0.39ns)   --->   "%tmp_97 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_70, i8 %data_l2_1_load_70, i8 %data_l2_2_load_70, i8 %data_l2_3_load_70, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3811 'mux' 'tmp_97' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3812 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_97, i10 %data_l1_1_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3812 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_92 : Operation 3813 [1/2] (1.15ns)   --->   "%data_l2_1_load_71 = load i9 %data_l2_1_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3813 'load' 'data_l2_1_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3814 [1/2] (1.15ns)   --->   "%data_l2_2_load_71 = load i9 %data_l2_2_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3814 'load' 'data_l2_2_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3815 [1/2] (1.15ns)   --->   "%data_l2_3_load_71 = load i9 %data_l2_3_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3815 'load' 'data_l2_3_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3816 [1/2] (1.15ns)   --->   "%data_l2_0_load_71 = load i9 %data_l2_0_addr_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3816 'load' 'data_l2_0_load_71' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3817 [1/1] (0.39ns)   --->   "%tmp_98 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_71, i8 %data_l2_2_load_71, i8 %data_l2_3_load_71, i8 %data_l2_0_load_71, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3817 'mux' 'tmp_98' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3818 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_98, i10 %data_l1_1_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3818 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_92 : Operation 3819 [1/1] (0.70ns)   --->   "%add_ln141_72 = add i8, i8 %add_ln141_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3819 'add' 'add_ln141_72' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3820 [1/1] (0.00ns)   --->   "%lshr_ln140_71 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_72, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3820 'partselect' 'lshr_ln140_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3821 [1/1] (0.00ns)   --->   "%zext_ln140_86 = zext i6 %lshr_ln140_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3821 'zext' 'zext_ln140_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3822 [1/1] (0.00ns)   --->   "%data_l2_2_addr_73 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3822 'getelementptr' 'data_l2_2_addr_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3823 [2/2] (1.15ns)   --->   "%data_l2_2_load_72 = load i9 %data_l2_2_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3823 'load' 'data_l2_2_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3824 [1/1] (0.00ns)   --->   "%data_l2_3_addr_73 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3824 'getelementptr' 'data_l2_3_addr_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3825 [2/2] (1.15ns)   --->   "%data_l2_3_load_72 = load i9 %data_l2_3_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3825 'load' 'data_l2_3_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3826 [1/1] (0.00ns)   --->   "%data_l2_0_addr_73 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3826 'getelementptr' 'data_l2_0_addr_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3827 [2/2] (1.15ns)   --->   "%data_l2_0_load_72 = load i9 %data_l2_0_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3827 'load' 'data_l2_0_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3828 [1/1] (0.00ns)   --->   "%data_l2_1_addr_73 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3828 'getelementptr' 'data_l2_1_addr_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3829 [2/2] (1.15ns)   --->   "%data_l2_1_load_72 = load i9 %data_l2_1_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3829 'load' 'data_l2_1_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3830 [1/1] (0.70ns)   --->   "%add_ln141_73 = add i8, i8 %add_ln141_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3830 'add' 'add_ln141_73' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 3831 [1/1] (0.00ns)   --->   "%lshr_ln140_72 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_73, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3831 'partselect' 'lshr_ln140_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3832 [1/1] (0.00ns)   --->   "%zext_ln140_87 = zext i6 %lshr_ln140_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3832 'zext' 'zext_ln140_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3833 [1/1] (0.00ns)   --->   "%data_l2_3_addr_74 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3833 'getelementptr' 'data_l2_3_addr_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3834 [2/2] (1.15ns)   --->   "%data_l2_3_load_73 = load i9 %data_l2_3_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3834 'load' 'data_l2_3_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3835 [1/1] (0.00ns)   --->   "%data_l2_0_addr_74 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3835 'getelementptr' 'data_l2_0_addr_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3836 [2/2] (1.15ns)   --->   "%data_l2_0_load_73 = load i9 %data_l2_0_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3836 'load' 'data_l2_0_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3837 [1/1] (0.00ns)   --->   "%data_l2_1_addr_74 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3837 'getelementptr' 'data_l2_1_addr_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3838 [2/2] (1.15ns)   --->   "%data_l2_1_load_73 = load i9 %data_l2_1_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3838 'load' 'data_l2_1_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3839 [1/1] (0.00ns)   --->   "%data_l2_2_addr_74 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3839 'getelementptr' 'data_l2_2_addr_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3840 [2/2] (1.15ns)   --->   "%data_l2_2_load_73 = load i9 %data_l2_2_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3840 'load' 'data_l2_2_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_92 : Operation 3841 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_244)   --->   "%mul_ln204_62 = mul i16 %p_cast672, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3841 'mul' 'mul_ln204_62' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3842 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_244)   --->   "%sext_ln192_13 = sext i16 %mul_ln204_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3842 'sext' 'sext_ln192_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3843 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_247)   --->   "%mul_ln204_63 = mul i16 %sext_ln151, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3843 'mul' 'mul_ln204_63' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3844 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_247)   --->   "%sext_ln151_6 = sext i16 %mul_ln204_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3844 'sext' 'sext_ln151_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3845 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_250)   --->   "%mul_ln204_6 = mul i16 %p_cast682, i16 %sext_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3845 'mul' 'mul_ln204_6' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3846 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_250)   --->   "%sext_ln192_16 = sext i16 %mul_ln204_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3846 'sext' 'sext_ln192_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3847 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_253)   --->   "%mul_ln204_64 = mul i16 %p_cast675, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3847 'mul' 'mul_ln204_64' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3848 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_253)   --->   "%sext_ln192_17 = sext i16 %mul_ln204_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3848 'sext' 'sext_ln192_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3849 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_256)   --->   "%mul_ln204_65 = mul i16 %p_cast672, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3849 'mul' 'mul_ln204_65' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3850 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_259)   --->   "%mul_ln204_66 = mul i16 %sext_ln151, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3850 'mul' 'mul_ln204_66' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3851 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_232 = add i32 %output_l1_1_load_3, i32 %sext_ln192_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3851 'add' 'add_ln186_232' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3852 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_235 = add i32 %output_l1_0_load_4, i32 %sext_ln151_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3852 'add' 'add_ln186_235' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln192_20 = sext i8 %data_l1_0_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3853 'sext' 'sext_ln192_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_92 : Operation 3854 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_262)   --->   "%mul_ln204_7 = mul i16 %p_cast682, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3854 'mul' 'mul_ln204_7' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3855 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_265)   --->   "%mul_ln204_67 = mul i16 %p_cast675, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3855 'mul' 'mul_ln204_67' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3856 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_268)   --->   "%mul_ln204_68 = mul i16 %p_cast672, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3856 'mul' 'mul_ln204_68' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3857 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_271)   --->   "%mul_ln204_69 = mul i16 %sext_ln151, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3857 'mul' 'mul_ln204_69' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3858 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_238 = add i32 %output_l1_3_load_2, i32 %sext_ln192_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3858 'add' 'add_ln186_238' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3859 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_241 = add i32 %output_l1_2_load_3, i32 %sext_ln192_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3859 'add' 'add_ln186_241' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3860 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_244 = add i32 %output_l1_1_load_4, i32 %sext_ln192_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3860 'add' 'add_ln186_244' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3861 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_247 = add i32 %output_l1_0_load_5, i32 %sext_ln151_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3861 'add' 'add_ln186_247' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3862 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_274)   --->   "%mul_ln204_8 = mul i16 %p_cast682, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3862 'mul' 'mul_ln204_8' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3863 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_277)   --->   "%mul_ln204_70 = mul i16 %p_cast675, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3863 'mul' 'mul_ln204_70' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3864 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_250 = add i32 %output_l1_3_load_3, i32 %sext_ln192_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3864 'add' 'add_ln186_250' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3865 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_253 = add i32 %output_l1_2_load_4, i32 %sext_ln192_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3865 'add' 'add_ln186_253' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_92 : Operation 3866 [1/2] (1.15ns)   --->   "%data_l1_0_load_12 = load i10 %data_l1_0_addr_12, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3866 'load' 'data_l1_0_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_92 : Operation 3867 [1/2] (1.15ns)   --->   "%data_l1_0_load_13 = load i10 %data_l1_0_addr_13, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3867 'load' 'data_l1_0_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_92 : Operation 3868 [2/2] (1.15ns)   --->   "%data_l1_0_load_14 = load i10 %data_l1_0_addr_14, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3868 'load' 'data_l1_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_92 : Operation 3869 [2/2] (1.15ns)   --->   "%data_l1_0_load_15 = load i10 %data_l1_0_addr_15, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3869 'load' 'data_l1_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 93 <SV = 64> <Delay = 2.70>
ST_93 : Operation 3870 [1/2] (1.15ns)   --->   "%data_l2_2_load_72 = load i9 %data_l2_2_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3870 'load' 'data_l2_2_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3871 [1/2] (1.15ns)   --->   "%data_l2_3_load_72 = load i9 %data_l2_3_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3871 'load' 'data_l2_3_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3872 [1/2] (1.15ns)   --->   "%data_l2_0_load_72 = load i9 %data_l2_0_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3872 'load' 'data_l2_0_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3873 [1/2] (1.15ns)   --->   "%data_l2_1_load_72 = load i9 %data_l2_1_addr_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3873 'load' 'data_l2_1_load_72' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3874 [1/1] (0.39ns)   --->   "%tmp_99 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_72, i8 %data_l2_3_load_72, i8 %data_l2_0_load_72, i8 %data_l2_1_load_72, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3874 'mux' 'tmp_99' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3875 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_99, i10 %data_l1_1_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3875 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_93 : Operation 3876 [1/2] (1.15ns)   --->   "%data_l2_3_load_73 = load i9 %data_l2_3_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3876 'load' 'data_l2_3_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3877 [1/2] (1.15ns)   --->   "%data_l2_0_load_73 = load i9 %data_l2_0_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3877 'load' 'data_l2_0_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3878 [1/2] (1.15ns)   --->   "%data_l2_1_load_73 = load i9 %data_l2_1_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3878 'load' 'data_l2_1_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3879 [1/2] (1.15ns)   --->   "%data_l2_2_load_73 = load i9 %data_l2_2_addr_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3879 'load' 'data_l2_2_load_73' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3880 [1/1] (0.39ns)   --->   "%tmp_100 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_73, i8 %data_l2_0_load_73, i8 %data_l2_1_load_73, i8 %data_l2_2_load_73, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3880 'mux' 'tmp_100' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3881 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_100, i10 %data_l1_1_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3881 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_93 : Operation 3882 [1/1] (0.70ns)   --->   "%add_ln141_74 = add i8, i8 %add_ln141_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3882 'add' 'add_ln141_74' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3883 [1/1] (0.00ns)   --->   "%lshr_ln140_73 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_74, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3883 'partselect' 'lshr_ln140_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3884 [1/1] (0.00ns)   --->   "%zext_ln140_88 = zext i6 %lshr_ln140_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3884 'zext' 'zext_ln140_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3885 [1/1] (0.00ns)   --->   "%data_l2_0_addr_75 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3885 'getelementptr' 'data_l2_0_addr_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3886 [2/2] (1.15ns)   --->   "%data_l2_0_load_74 = load i9 %data_l2_0_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3886 'load' 'data_l2_0_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3887 [1/1] (0.00ns)   --->   "%data_l2_1_addr_75 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3887 'getelementptr' 'data_l2_1_addr_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3888 [2/2] (1.15ns)   --->   "%data_l2_1_load_74 = load i9 %data_l2_1_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3888 'load' 'data_l2_1_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3889 [1/1] (0.00ns)   --->   "%data_l2_2_addr_75 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3889 'getelementptr' 'data_l2_2_addr_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3890 [2/2] (1.15ns)   --->   "%data_l2_2_load_74 = load i9 %data_l2_2_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3890 'load' 'data_l2_2_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3891 [1/1] (0.00ns)   --->   "%data_l2_3_addr_75 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3891 'getelementptr' 'data_l2_3_addr_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3892 [2/2] (1.15ns)   --->   "%data_l2_3_load_74 = load i9 %data_l2_3_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3892 'load' 'data_l2_3_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3893 [1/1] (0.70ns)   --->   "%add_ln141_75 = add i8, i8 %add_ln141_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3893 'add' 'add_ln141_75' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3894 [1/1] (0.00ns)   --->   "%lshr_ln140_74 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_75, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3894 'partselect' 'lshr_ln140_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3895 [1/1] (0.00ns)   --->   "%zext_ln140_89 = zext i6 %lshr_ln140_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3895 'zext' 'zext_ln140_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3896 [1/1] (0.00ns)   --->   "%data_l2_1_addr_76 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3896 'getelementptr' 'data_l2_1_addr_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3897 [2/2] (1.15ns)   --->   "%data_l2_1_load_75 = load i9 %data_l2_1_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3897 'load' 'data_l2_1_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3898 [1/1] (0.00ns)   --->   "%data_l2_2_addr_76 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3898 'getelementptr' 'data_l2_2_addr_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3899 [2/2] (1.15ns)   --->   "%data_l2_2_load_75 = load i9 %data_l2_2_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3899 'load' 'data_l2_2_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3900 [1/1] (0.00ns)   --->   "%data_l2_3_addr_76 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3900 'getelementptr' 'data_l2_3_addr_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3901 [2/2] (1.15ns)   --->   "%data_l2_3_load_75 = load i9 %data_l2_3_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3901 'load' 'data_l2_3_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3902 [1/1] (0.00ns)   --->   "%data_l2_0_addr_76 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3902 'getelementptr' 'data_l2_0_addr_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3903 [2/2] (1.15ns)   --->   "%data_l2_0_load_75 = load i9 %data_l2_0_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3903 'load' 'data_l2_0_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_93 : Operation 3904 [1/1] (0.70ns)   --->   "%add_ln141_76 = add i8, i8 %add_ln141_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3904 'add' 'add_ln141_76' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 3905 [1/1] (0.00ns)   --->   "%lshr_ln140_75 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_76, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3905 'partselect' 'lshr_ln140_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3906 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_256)   --->   "%mul_ln204_65 = mul i16 %p_cast672, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3906 'mul' 'mul_ln204_65' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3907 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_256)   --->   "%sext_ln192_18 = sext i16 %mul_ln204_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3907 'sext' 'sext_ln192_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3908 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_259)   --->   "%mul_ln204_66 = mul i16 %sext_ln151, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3908 'mul' 'mul_ln204_66' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3909 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_259)   --->   "%sext_ln151_7 = sext i16 %mul_ln204_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3909 'sext' 'sext_ln151_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3910 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_262)   --->   "%mul_ln204_7 = mul i16 %p_cast682, i16 %sext_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3910 'mul' 'mul_ln204_7' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3911 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_262)   --->   "%sext_ln192_21 = sext i16 %mul_ln204_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3911 'sext' 'sext_ln192_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3912 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_265)   --->   "%mul_ln204_67 = mul i16 %p_cast675, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3912 'mul' 'mul_ln204_67' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3913 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_265)   --->   "%sext_ln192_22 = sext i16 %mul_ln204_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3913 'sext' 'sext_ln192_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3914 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_268)   --->   "%mul_ln204_68 = mul i16 %p_cast672, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3914 'mul' 'mul_ln204_68' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3915 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_271)   --->   "%mul_ln204_69 = mul i16 %sext_ln151, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3915 'mul' 'mul_ln204_69' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3916 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_244 = add i32 %output_l1_1_load_4, i32 %sext_ln192_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3916 'add' 'add_ln186_244' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3917 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_247 = add i32 %output_l1_0_load_5, i32 %sext_ln151_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3917 'add' 'add_ln186_247' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln192_25 = sext i8 %data_l1_0_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3918 'sext' 'sext_ln192_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_93 : Operation 3919 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_274)   --->   "%mul_ln204_8 = mul i16 %p_cast682, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3919 'mul' 'mul_ln204_8' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3920 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_277)   --->   "%mul_ln204_70 = mul i16 %p_cast675, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3920 'mul' 'mul_ln204_70' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3921 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_280)   --->   "%mul_ln204_71 = mul i16 %p_cast672, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3921 'mul' 'mul_ln204_71' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3922 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_283)   --->   "%mul_ln204_72 = mul i16 %sext_ln151, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3922 'mul' 'mul_ln204_72' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3923 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_250 = add i32 %output_l1_3_load_3, i32 %sext_ln192_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3923 'add' 'add_ln186_250' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3924 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_253 = add i32 %output_l1_2_load_4, i32 %sext_ln192_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3924 'add' 'add_ln186_253' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3925 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_256 = add i32 %output_l1_1_load_5, i32 %sext_ln192_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3925 'add' 'add_ln186_256' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3926 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_259 = add i32 %output_l1_0_load_6, i32 %sext_ln151_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3926 'add' 'add_ln186_259' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3927 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_286)   --->   "%mul_ln204_9 = mul i16 %p_cast682, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3927 'mul' 'mul_ln204_9' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3928 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_289)   --->   "%mul_ln204_73 = mul i16 %p_cast675, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3928 'mul' 'mul_ln204_73' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3929 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_262 = add i32 %output_l1_3_load_4, i32 %sext_ln192_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3929 'add' 'add_ln186_262' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3930 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_265 = add i32 %output_l1_2_load_5, i32 %sext_ln192_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3930 'add' 'add_ln186_265' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 3931 [1/2] (1.15ns)   --->   "%data_l1_0_load_14 = load i10 %data_l1_0_addr_14, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3931 'load' 'data_l1_0_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_93 : Operation 3932 [1/2] (1.15ns)   --->   "%data_l1_0_load_15 = load i10 %data_l1_0_addr_15, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3932 'load' 'data_l1_0_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_93 : Operation 3933 [2/2] (1.15ns)   --->   "%data_l1_0_load_16 = load i10 %data_l1_0_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3933 'load' 'data_l1_0_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_93 : Operation 3934 [2/2] (1.15ns)   --->   "%data_l1_0_load_17 = load i10 %data_l1_0_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3934 'load' 'data_l1_0_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 94 <SV = 65> <Delay = 2.70>
ST_94 : Operation 3935 [1/1] (0.00ns)   --->   "%zext_ln108_12 = zext i6 %select_ln108_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 3935 'zext' 'zext_ln108_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3936 [1/2] (1.15ns)   --->   "%data_l2_0_load_74 = load i9 %data_l2_0_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3936 'load' 'data_l2_0_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3937 [1/2] (1.15ns)   --->   "%data_l2_1_load_74 = load i9 %data_l2_1_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3937 'load' 'data_l2_1_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3938 [1/2] (1.15ns)   --->   "%data_l2_2_load_74 = load i9 %data_l2_2_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3938 'load' 'data_l2_2_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3939 [1/2] (1.15ns)   --->   "%data_l2_3_load_74 = load i9 %data_l2_3_addr_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3939 'load' 'data_l2_3_load_74' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3940 [1/1] (0.39ns)   --->   "%tmp_101 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_74, i8 %data_l2_1_load_74, i8 %data_l2_2_load_74, i8 %data_l2_3_load_74, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3940 'mux' 'tmp_101' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3941 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_101, i10 %data_l1_1_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3941 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_94 : Operation 3942 [1/2] (1.15ns)   --->   "%data_l2_1_load_75 = load i9 %data_l2_1_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3942 'load' 'data_l2_1_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3943 [1/2] (1.15ns)   --->   "%data_l2_2_load_75 = load i9 %data_l2_2_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3943 'load' 'data_l2_2_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3944 [1/2] (1.15ns)   --->   "%data_l2_3_load_75 = load i9 %data_l2_3_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3944 'load' 'data_l2_3_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3945 [1/2] (1.15ns)   --->   "%data_l2_0_load_75 = load i9 %data_l2_0_addr_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3945 'load' 'data_l2_0_load_75' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3946 [1/1] (0.39ns)   --->   "%tmp_102 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_75, i8 %data_l2_2_load_75, i8 %data_l2_3_load_75, i8 %data_l2_0_load_75, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3946 'mux' 'tmp_102' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3947 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_102, i10 %data_l1_1_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 3947 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_94 : Operation 3948 [1/1] (0.00ns)   --->   "%zext_ln140_90 = zext i6 %lshr_ln140_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3948 'zext' 'zext_ln140_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3949 [1/1] (0.00ns)   --->   "%data_l2_2_addr_77 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3949 'getelementptr' 'data_l2_2_addr_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3950 [2/2] (1.15ns)   --->   "%data_l2_2_load_76 = load i9 %data_l2_2_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3950 'load' 'data_l2_2_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3951 [1/1] (0.00ns)   --->   "%data_l2_3_addr_77 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3951 'getelementptr' 'data_l2_3_addr_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3952 [2/2] (1.15ns)   --->   "%data_l2_3_load_76 = load i9 %data_l2_3_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3952 'load' 'data_l2_3_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3953 [1/1] (0.00ns)   --->   "%data_l2_0_addr_77 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3953 'getelementptr' 'data_l2_0_addr_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3954 [2/2] (1.15ns)   --->   "%data_l2_0_load_76 = load i9 %data_l2_0_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3954 'load' 'data_l2_0_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3955 [1/1] (0.00ns)   --->   "%data_l2_1_addr_77 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3955 'getelementptr' 'data_l2_1_addr_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3956 [2/2] (1.15ns)   --->   "%data_l2_1_load_76 = load i9 %data_l2_1_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3956 'load' 'data_l2_1_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3957 [1/1] (0.70ns)   --->   "%add_ln141_77 = add i8 %zext_ln108_12, i8 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 3957 'add' 'add_ln141_77' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 3958 [1/1] (0.00ns)   --->   "%lshr_ln140_76 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_77, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3958 'partselect' 'lshr_ln140_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3959 [1/1] (0.00ns)   --->   "%zext_ln140_91 = zext i6 %lshr_ln140_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3959 'zext' 'zext_ln140_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3960 [1/1] (0.00ns)   --->   "%data_l2_0_addr_78 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3960 'getelementptr' 'data_l2_0_addr_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3961 [2/2] (1.15ns)   --->   "%data_l2_0_load_77 = load i9 %data_l2_0_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3961 'load' 'data_l2_0_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3962 [1/1] (0.00ns)   --->   "%data_l2_1_addr_78 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3962 'getelementptr' 'data_l2_1_addr_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3963 [2/2] (1.15ns)   --->   "%data_l2_1_load_77 = load i9 %data_l2_1_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3963 'load' 'data_l2_1_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3964 [1/1] (0.00ns)   --->   "%data_l2_2_addr_78 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3964 'getelementptr' 'data_l2_2_addr_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3965 [2/2] (1.15ns)   --->   "%data_l2_2_load_77 = load i9 %data_l2_2_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3965 'load' 'data_l2_2_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3966 [1/1] (0.00ns)   --->   "%data_l2_3_addr_78 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3966 'getelementptr' 'data_l2_3_addr_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3967 [2/2] (1.15ns)   --->   "%data_l2_3_load_77 = load i9 %data_l2_3_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3967 'load' 'data_l2_3_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_94 : Operation 3968 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_268)   --->   "%mul_ln204_68 = mul i16 %p_cast672, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3968 'mul' 'mul_ln204_68' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3969 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_268)   --->   "%sext_ln192_23 = sext i16 %mul_ln204_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3969 'sext' 'sext_ln192_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3970 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_271)   --->   "%mul_ln204_69 = mul i16 %sext_ln151, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3970 'mul' 'mul_ln204_69' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3971 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_271)   --->   "%sext_ln151_8 = sext i16 %mul_ln204_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 3971 'sext' 'sext_ln151_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3972 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_274)   --->   "%mul_ln204_8 = mul i16 %p_cast682, i16 %sext_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3972 'mul' 'mul_ln204_8' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3973 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_274)   --->   "%sext_ln192_26 = sext i16 %mul_ln204_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3973 'sext' 'sext_ln192_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3974 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_277)   --->   "%mul_ln204_70 = mul i16 %p_cast675, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3974 'mul' 'mul_ln204_70' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3975 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_277)   --->   "%sext_ln192_27 = sext i16 %mul_ln204_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3975 'sext' 'sext_ln192_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3976 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_280)   --->   "%mul_ln204_71 = mul i16 %p_cast672, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3976 'mul' 'mul_ln204_71' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3977 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_283)   --->   "%mul_ln204_72 = mul i16 %sext_ln151, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3977 'mul' 'mul_ln204_72' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3978 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_256 = add i32 %output_l1_1_load_5, i32 %sext_ln192_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3978 'add' 'add_ln186_256' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3979 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_259 = add i32 %output_l1_0_load_6, i32 %sext_ln151_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3979 'add' 'add_ln186_259' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3980 [1/1] (0.00ns)   --->   "%sext_ln192_30 = sext i8 %data_l1_0_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 3980 'sext' 'sext_ln192_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_94 : Operation 3981 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_286)   --->   "%mul_ln204_9 = mul i16 %p_cast682, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3981 'mul' 'mul_ln204_9' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3982 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_289)   --->   "%mul_ln204_73 = mul i16 %p_cast675, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3982 'mul' 'mul_ln204_73' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3983 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_292)   --->   "%mul_ln204_74 = mul i16 %p_cast672, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3983 'mul' 'mul_ln204_74' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3984 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_295)   --->   "%mul_ln204_75 = mul i16 %sext_ln151, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3984 'mul' 'mul_ln204_75' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3985 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_262 = add i32 %output_l1_3_load_4, i32 %sext_ln192_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3985 'add' 'add_ln186_262' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3986 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_265 = add i32 %output_l1_2_load_5, i32 %sext_ln192_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3986 'add' 'add_ln186_265' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3987 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_268 = add i32 %output_l1_1_load_6, i32 %sext_ln192_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3987 'add' 'add_ln186_268' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3988 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_271 = add i32 %output_l1_0_load_7, i32 %sext_ln151_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3988 'add' 'add_ln186_271' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3989 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_298)   --->   "%mul_ln204_10 = mul i16 %p_cast682, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3989 'mul' 'mul_ln204_10' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3990 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_301)   --->   "%mul_ln204_76 = mul i16 %p_cast675, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 3990 'mul' 'mul_ln204_76' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3991 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_274 = add i32 %output_l1_3_load_5, i32 %sext_ln192_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3991 'add' 'add_ln186_274' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3992 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_277 = add i32 %output_l1_2_load_6, i32 %sext_ln192_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 3992 'add' 'add_ln186_277' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_94 : Operation 3993 [1/2] (1.15ns)   --->   "%data_l1_0_load_16 = load i10 %data_l1_0_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3993 'load' 'data_l1_0_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_94 : Operation 3994 [1/2] (1.15ns)   --->   "%data_l1_0_load_17 = load i10 %data_l1_0_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3994 'load' 'data_l1_0_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_94 : Operation 3995 [2/2] (1.15ns)   --->   "%data_l1_0_load_18 = load i10 %data_l1_0_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3995 'load' 'data_l1_0_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_94 : Operation 3996 [2/2] (1.15ns)   --->   "%data_l1_0_load_19 = load i10 %data_l1_0_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 3996 'load' 'data_l1_0_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 95 <SV = 66> <Delay = 2.70>
ST_95 : Operation 3997 [1/1] (0.43ns)   --->   "%add_ln140_4 = add i2 %add_ln124_4, i2 %select_ln108_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3997 'add' 'add_ln140_4' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 3998 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i2 %add_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3998 'zext' 'zext_ln140_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 3999 [1/2] (1.15ns)   --->   "%data_l2_2_load_76 = load i9 %data_l2_2_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 3999 'load' 'data_l2_2_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4000 [1/2] (1.15ns)   --->   "%data_l2_3_load_76 = load i9 %data_l2_3_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4000 'load' 'data_l2_3_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4001 [1/2] (1.15ns)   --->   "%data_l2_0_load_76 = load i9 %data_l2_0_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4001 'load' 'data_l2_0_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4002 [1/2] (1.15ns)   --->   "%data_l2_1_load_76 = load i9 %data_l2_1_addr_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4002 'load' 'data_l2_1_load_76' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4003 [1/1] (0.39ns)   --->   "%tmp_103 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_76, i8 %data_l2_3_load_76, i8 %data_l2_0_load_76, i8 %data_l2_1_load_76, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4003 'mux' 'tmp_103' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4004 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_103, i10 %data_l1_1_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4004 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_95 : Operation 4005 [1/2] (1.15ns)   --->   "%data_l2_0_load_77 = load i9 %data_l2_0_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4005 'load' 'data_l2_0_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4006 [1/2] (1.15ns)   --->   "%data_l2_1_load_77 = load i9 %data_l2_1_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4006 'load' 'data_l2_1_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4007 [1/2] (1.15ns)   --->   "%data_l2_2_load_77 = load i9 %data_l2_2_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4007 'load' 'data_l2_2_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4008 [1/2] (1.15ns)   --->   "%data_l2_3_load_77 = load i9 %data_l2_3_addr_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4008 'load' 'data_l2_3_load_77' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4009 [1/1] (0.39ns)   --->   "%tmp_104 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_77, i8 %data_l2_1_load_77, i8 %data_l2_2_load_77, i8 %data_l2_3_load_77, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4009 'mux' 'tmp_104' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4010 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_104, i10 %data_l1_1_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4010 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_95 : Operation 4011 [1/1] (0.70ns)   --->   "%add_ln141_78 = add i8, i8 %add_ln141_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4011 'add' 'add_ln141_78' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4012 [1/1] (0.00ns)   --->   "%lshr_ln140_77 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_78, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4012 'partselect' 'lshr_ln140_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln140_92 = zext i6 %lshr_ln140_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4013 'zext' 'zext_ln140_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4014 [1/1] (0.00ns)   --->   "%data_l2_1_addr_79 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4014 'getelementptr' 'data_l2_1_addr_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4015 [2/2] (1.15ns)   --->   "%data_l2_1_load_78 = load i9 %data_l2_1_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4015 'load' 'data_l2_1_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4016 [1/1] (0.00ns)   --->   "%data_l2_2_addr_79 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4016 'getelementptr' 'data_l2_2_addr_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4017 [2/2] (1.15ns)   --->   "%data_l2_2_load_78 = load i9 %data_l2_2_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4017 'load' 'data_l2_2_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4018 [1/1] (0.00ns)   --->   "%data_l2_3_addr_79 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4018 'getelementptr' 'data_l2_3_addr_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4019 [2/2] (1.15ns)   --->   "%data_l2_3_load_78 = load i9 %data_l2_3_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4019 'load' 'data_l2_3_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4020 [1/1] (0.00ns)   --->   "%data_l2_0_addr_79 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4020 'getelementptr' 'data_l2_0_addr_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4021 [2/2] (1.15ns)   --->   "%data_l2_0_load_78 = load i9 %data_l2_0_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4021 'load' 'data_l2_0_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4022 [1/1] (0.70ns)   --->   "%add_ln141_79 = add i8, i8 %add_ln141_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4022 'add' 'add_ln141_79' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4023 [1/1] (0.00ns)   --->   "%lshr_ln140_78 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_79, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4023 'partselect' 'lshr_ln140_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4024 [1/1] (0.00ns)   --->   "%zext_ln140_93 = zext i6 %lshr_ln140_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4024 'zext' 'zext_ln140_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4025 [1/1] (0.00ns)   --->   "%data_l2_2_addr_80 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4025 'getelementptr' 'data_l2_2_addr_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4026 [2/2] (1.15ns)   --->   "%data_l2_2_load_79 = load i9 %data_l2_2_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4026 'load' 'data_l2_2_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4027 [1/1] (0.00ns)   --->   "%data_l2_3_addr_80 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4027 'getelementptr' 'data_l2_3_addr_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4028 [2/2] (1.15ns)   --->   "%data_l2_3_load_79 = load i9 %data_l2_3_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4028 'load' 'data_l2_3_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4029 [1/1] (0.00ns)   --->   "%data_l2_0_addr_80 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4029 'getelementptr' 'data_l2_0_addr_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4030 [2/2] (1.15ns)   --->   "%data_l2_0_load_79 = load i9 %data_l2_0_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4030 'load' 'data_l2_0_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4031 [1/1] (0.00ns)   --->   "%data_l2_1_addr_80 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4031 'getelementptr' 'data_l2_1_addr_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4032 [2/2] (1.15ns)   --->   "%data_l2_1_load_79 = load i9 %data_l2_1_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4032 'load' 'data_l2_1_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_95 : Operation 4033 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_280)   --->   "%mul_ln204_71 = mul i16 %p_cast672, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4033 'mul' 'mul_ln204_71' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4034 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_280)   --->   "%sext_ln192_28 = sext i16 %mul_ln204_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4034 'sext' 'sext_ln192_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4035 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_283)   --->   "%mul_ln204_72 = mul i16 %sext_ln151, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4035 'mul' 'mul_ln204_72' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4036 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_283)   --->   "%sext_ln151_9 = sext i16 %mul_ln204_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4036 'sext' 'sext_ln151_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4037 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_286)   --->   "%mul_ln204_9 = mul i16 %p_cast682, i16 %sext_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4037 'mul' 'mul_ln204_9' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4038 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_286)   --->   "%sext_ln192_31 = sext i16 %mul_ln204_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4038 'sext' 'sext_ln192_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4039 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_289)   --->   "%mul_ln204_73 = mul i16 %p_cast675, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4039 'mul' 'mul_ln204_73' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4040 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_289)   --->   "%sext_ln192_32 = sext i16 %mul_ln204_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4040 'sext' 'sext_ln192_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4041 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_292)   --->   "%mul_ln204_74 = mul i16 %p_cast672, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4041 'mul' 'mul_ln204_74' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4042 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_295)   --->   "%mul_ln204_75 = mul i16 %sext_ln151, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4042 'mul' 'mul_ln204_75' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4043 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_268 = add i32 %output_l1_1_load_6, i32 %sext_ln192_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4043 'add' 'add_ln186_268' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4044 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_271 = add i32 %output_l1_0_load_7, i32 %sext_ln151_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4044 'add' 'add_ln186_271' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4045 [1/1] (0.00ns)   --->   "%sext_ln192_35 = sext i8 %data_l1_0_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4045 'sext' 'sext_ln192_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_95 : Operation 4046 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_298)   --->   "%mul_ln204_10 = mul i16 %p_cast682, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4046 'mul' 'mul_ln204_10' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4047 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_301)   --->   "%mul_ln204_76 = mul i16 %p_cast675, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4047 'mul' 'mul_ln204_76' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4048 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_304)   --->   "%mul_ln204_77 = mul i16 %p_cast672, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4048 'mul' 'mul_ln204_77' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4049 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_307)   --->   "%mul_ln204_78 = mul i16 %sext_ln151, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4049 'mul' 'mul_ln204_78' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4050 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_274 = add i32 %output_l1_3_load_5, i32 %sext_ln192_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4050 'add' 'add_ln186_274' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4051 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_277 = add i32 %output_l1_2_load_6, i32 %sext_ln192_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4051 'add' 'add_ln186_277' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4052 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_280 = add i32 %output_l1_1_load_7, i32 %sext_ln192_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4052 'add' 'add_ln186_280' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4053 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_283 = add i32 %output_l1_0_load_8, i32 %sext_ln151_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4053 'add' 'add_ln186_283' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4054 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_310)   --->   "%mul_ln204_11 = mul i16 %p_cast682, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4054 'mul' 'mul_ln204_11' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4055 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_313)   --->   "%mul_ln204_79 = mul i16 %p_cast675, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4055 'mul' 'mul_ln204_79' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4056 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_286 = add i32 %output_l1_3_load_6, i32 %sext_ln192_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4056 'add' 'add_ln186_286' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4057 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_289 = add i32 %output_l1_2_load_7, i32 %sext_ln192_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4057 'add' 'add_ln186_289' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_95 : Operation 4058 [1/2] (1.15ns)   --->   "%data_l1_0_load_18 = load i10 %data_l1_0_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4058 'load' 'data_l1_0_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_95 : Operation 4059 [1/2] (1.15ns)   --->   "%data_l1_0_load_19 = load i10 %data_l1_0_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4059 'load' 'data_l1_0_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_95 : Operation 4060 [2/2] (1.15ns)   --->   "%data_l1_0_load_20 = load i10 %data_l1_0_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4060 'load' 'data_l1_0_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_95 : Operation 4061 [2/2] (1.15ns)   --->   "%data_l1_0_load_21 = load i10 %data_l1_0_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4061 'load' 'data_l1_0_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 96 <SV = 67> <Delay = 2.70>
ST_96 : Operation 4062 [1/2] (1.15ns)   --->   "%data_l2_1_load_78 = load i9 %data_l2_1_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4062 'load' 'data_l2_1_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4063 [1/2] (1.15ns)   --->   "%data_l2_2_load_78 = load i9 %data_l2_2_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4063 'load' 'data_l2_2_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4064 [1/2] (1.15ns)   --->   "%data_l2_3_load_78 = load i9 %data_l2_3_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4064 'load' 'data_l2_3_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4065 [1/2] (1.15ns)   --->   "%data_l2_0_load_78 = load i9 %data_l2_0_addr_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4065 'load' 'data_l2_0_load_78' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4066 [1/1] (0.39ns)   --->   "%tmp_105 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_78, i8 %data_l2_2_load_78, i8 %data_l2_3_load_78, i8 %data_l2_0_load_78, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4066 'mux' 'tmp_105' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4067 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_105, i10 %data_l1_1_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4067 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_96 : Operation 4068 [1/2] (1.15ns)   --->   "%data_l2_2_load_79 = load i9 %data_l2_2_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4068 'load' 'data_l2_2_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4069 [1/2] (1.15ns)   --->   "%data_l2_3_load_79 = load i9 %data_l2_3_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4069 'load' 'data_l2_3_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4070 [1/2] (1.15ns)   --->   "%data_l2_0_load_79 = load i9 %data_l2_0_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4070 'load' 'data_l2_0_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4071 [1/2] (1.15ns)   --->   "%data_l2_1_load_79 = load i9 %data_l2_1_addr_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4071 'load' 'data_l2_1_load_79' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4072 [1/1] (0.39ns)   --->   "%tmp_106 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_79, i8 %data_l2_3_load_79, i8 %data_l2_0_load_79, i8 %data_l2_1_load_79, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4072 'mux' 'tmp_106' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4073 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_106, i10 %data_l1_1_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4073 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_96 : Operation 4074 [1/1] (0.70ns)   --->   "%add_ln141_80 = add i8, i8 %add_ln141_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4074 'add' 'add_ln141_80' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4075 [1/1] (0.00ns)   --->   "%lshr_ln140_79 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_80, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4075 'partselect' 'lshr_ln140_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4076 [1/1] (0.00ns)   --->   "%zext_ln140_94 = zext i6 %lshr_ln140_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4076 'zext' 'zext_ln140_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4077 [1/1] (0.00ns)   --->   "%data_l2_3_addr_81 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4077 'getelementptr' 'data_l2_3_addr_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4078 [2/2] (1.15ns)   --->   "%data_l2_3_load_80 = load i9 %data_l2_3_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4078 'load' 'data_l2_3_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4079 [1/1] (0.00ns)   --->   "%data_l2_0_addr_81 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4079 'getelementptr' 'data_l2_0_addr_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4080 [2/2] (1.15ns)   --->   "%data_l2_0_load_80 = load i9 %data_l2_0_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4080 'load' 'data_l2_0_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4081 [1/1] (0.00ns)   --->   "%data_l2_1_addr_81 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4081 'getelementptr' 'data_l2_1_addr_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4082 [2/2] (1.15ns)   --->   "%data_l2_1_load_80 = load i9 %data_l2_1_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4082 'load' 'data_l2_1_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4083 [1/1] (0.00ns)   --->   "%data_l2_2_addr_81 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4083 'getelementptr' 'data_l2_2_addr_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4084 [2/2] (1.15ns)   --->   "%data_l2_2_load_80 = load i9 %data_l2_2_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4084 'load' 'data_l2_2_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4085 [1/1] (0.70ns)   --->   "%add_ln141_81 = add i8, i8 %add_ln141_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4085 'add' 'add_ln141_81' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4086 [1/1] (0.00ns)   --->   "%lshr_ln140_80 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_81, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4086 'partselect' 'lshr_ln140_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4087 [1/1] (0.00ns)   --->   "%zext_ln140_95 = zext i6 %lshr_ln140_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4087 'zext' 'zext_ln140_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4088 [1/1] (0.00ns)   --->   "%data_l2_0_addr_82 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4088 'getelementptr' 'data_l2_0_addr_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4089 [2/2] (1.15ns)   --->   "%data_l2_0_load_81 = load i9 %data_l2_0_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4089 'load' 'data_l2_0_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4090 [1/1] (0.00ns)   --->   "%data_l2_1_addr_82 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4090 'getelementptr' 'data_l2_1_addr_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4091 [2/2] (1.15ns)   --->   "%data_l2_1_load_81 = load i9 %data_l2_1_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4091 'load' 'data_l2_1_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4092 [1/1] (0.00ns)   --->   "%data_l2_2_addr_82 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4092 'getelementptr' 'data_l2_2_addr_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4093 [2/2] (1.15ns)   --->   "%data_l2_2_load_81 = load i9 %data_l2_2_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4093 'load' 'data_l2_2_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4094 [1/1] (0.00ns)   --->   "%data_l2_3_addr_82 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4094 'getelementptr' 'data_l2_3_addr_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4095 [2/2] (1.15ns)   --->   "%data_l2_3_load_81 = load i9 %data_l2_3_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4095 'load' 'data_l2_3_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_96 : Operation 4096 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_292)   --->   "%mul_ln204_74 = mul i16 %p_cast672, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4096 'mul' 'mul_ln204_74' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4097 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_292)   --->   "%sext_ln192_33 = sext i16 %mul_ln204_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4097 'sext' 'sext_ln192_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4098 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_295)   --->   "%mul_ln204_75 = mul i16 %sext_ln151, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4098 'mul' 'mul_ln204_75' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4099 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_295)   --->   "%sext_ln151_10 = sext i16 %mul_ln204_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4099 'sext' 'sext_ln151_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4100 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_298)   --->   "%mul_ln204_10 = mul i16 %p_cast682, i16 %sext_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4100 'mul' 'mul_ln204_10' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4101 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_298)   --->   "%sext_ln192_36 = sext i16 %mul_ln204_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4101 'sext' 'sext_ln192_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4102 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_301)   --->   "%mul_ln204_76 = mul i16 %p_cast675, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4102 'mul' 'mul_ln204_76' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4103 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_301)   --->   "%sext_ln192_37 = sext i16 %mul_ln204_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4103 'sext' 'sext_ln192_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4104 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_304)   --->   "%mul_ln204_77 = mul i16 %p_cast672, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4104 'mul' 'mul_ln204_77' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4105 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_307)   --->   "%mul_ln204_78 = mul i16 %sext_ln151, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4105 'mul' 'mul_ln204_78' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4106 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_280 = add i32 %output_l1_1_load_7, i32 %sext_ln192_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4106 'add' 'add_ln186_280' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4107 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_283 = add i32 %output_l1_0_load_8, i32 %sext_ln151_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4107 'add' 'add_ln186_283' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4108 [1/1] (0.00ns)   --->   "%sext_ln192_40 = sext i8 %data_l1_0_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4108 'sext' 'sext_ln192_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_96 : Operation 4109 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_310)   --->   "%mul_ln204_11 = mul i16 %p_cast682, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4109 'mul' 'mul_ln204_11' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4110 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_313)   --->   "%mul_ln204_79 = mul i16 %p_cast675, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4110 'mul' 'mul_ln204_79' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4111 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_316)   --->   "%mul_ln204_80 = mul i16 %p_cast672, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4111 'mul' 'mul_ln204_80' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4112 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_319)   --->   "%mul_ln204_81 = mul i16 %sext_ln151, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4112 'mul' 'mul_ln204_81' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4113 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_286 = add i32 %output_l1_3_load_6, i32 %sext_ln192_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4113 'add' 'add_ln186_286' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4114 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_289 = add i32 %output_l1_2_load_7, i32 %sext_ln192_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4114 'add' 'add_ln186_289' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4115 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_292 = add i32 %output_l1_1_load_8, i32 %sext_ln192_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4115 'add' 'add_ln186_292' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4116 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_295 = add i32 %output_l1_0_load_9, i32 %sext_ln151_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4116 'add' 'add_ln186_295' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4117 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_322)   --->   "%mul_ln204_12 = mul i16 %p_cast682, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4117 'mul' 'mul_ln204_12' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4118 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_325)   --->   "%mul_ln204_82 = mul i16 %p_cast675, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4118 'mul' 'mul_ln204_82' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4119 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_298 = add i32 %output_l1_3_load_7, i32 %sext_ln192_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4119 'add' 'add_ln186_298' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4120 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_301 = add i32 %output_l1_2_load_8, i32 %sext_ln192_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4120 'add' 'add_ln186_301' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_96 : Operation 4121 [1/2] (1.15ns)   --->   "%data_l1_0_load_20 = load i10 %data_l1_0_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4121 'load' 'data_l1_0_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_96 : Operation 4122 [1/2] (1.15ns)   --->   "%data_l1_0_load_21 = load i10 %data_l1_0_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4122 'load' 'data_l1_0_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_96 : Operation 4123 [2/2] (1.15ns)   --->   "%data_l1_0_load_22 = load i10 %data_l1_0_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4123 'load' 'data_l1_0_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_96 : Operation 4124 [2/2] (1.15ns)   --->   "%data_l1_0_load_23 = load i10 %data_l1_0_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4124 'load' 'data_l1_0_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 97 <SV = 68> <Delay = 2.70>
ST_97 : Operation 4125 [1/2] (1.15ns)   --->   "%data_l2_3_load_80 = load i9 %data_l2_3_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4125 'load' 'data_l2_3_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4126 [1/2] (1.15ns)   --->   "%data_l2_0_load_80 = load i9 %data_l2_0_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4126 'load' 'data_l2_0_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4127 [1/2] (1.15ns)   --->   "%data_l2_1_load_80 = load i9 %data_l2_1_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4127 'load' 'data_l2_1_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4128 [1/2] (1.15ns)   --->   "%data_l2_2_load_80 = load i9 %data_l2_2_addr_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4128 'load' 'data_l2_2_load_80' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4129 [1/1] (0.39ns)   --->   "%tmp_107 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_80, i8 %data_l2_0_load_80, i8 %data_l2_1_load_80, i8 %data_l2_2_load_80, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4129 'mux' 'tmp_107' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4130 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_107, i10 %data_l1_1_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4130 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_97 : Operation 4131 [1/2] (1.15ns)   --->   "%data_l2_0_load_81 = load i9 %data_l2_0_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4131 'load' 'data_l2_0_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4132 [1/2] (1.15ns)   --->   "%data_l2_1_load_81 = load i9 %data_l2_1_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4132 'load' 'data_l2_1_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4133 [1/2] (1.15ns)   --->   "%data_l2_2_load_81 = load i9 %data_l2_2_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4133 'load' 'data_l2_2_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4134 [1/2] (1.15ns)   --->   "%data_l2_3_load_81 = load i9 %data_l2_3_addr_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4134 'load' 'data_l2_3_load_81' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4135 [1/1] (0.39ns)   --->   "%tmp_108 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_81, i8 %data_l2_1_load_81, i8 %data_l2_2_load_81, i8 %data_l2_3_load_81, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4135 'mux' 'tmp_108' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4136 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_108, i10 %data_l1_1_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4136 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_97 : Operation 4137 [1/1] (0.70ns)   --->   "%add_ln141_82 = add i8, i8 %add_ln141_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4137 'add' 'add_ln141_82' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4138 [1/1] (0.00ns)   --->   "%lshr_ln140_81 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_82, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4138 'partselect' 'lshr_ln140_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4139 [1/1] (0.00ns)   --->   "%zext_ln140_96 = zext i6 %lshr_ln140_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4139 'zext' 'zext_ln140_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4140 [1/1] (0.00ns)   --->   "%data_l2_1_addr_83 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4140 'getelementptr' 'data_l2_1_addr_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4141 [2/2] (1.15ns)   --->   "%data_l2_1_load_82 = load i9 %data_l2_1_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4141 'load' 'data_l2_1_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4142 [1/1] (0.00ns)   --->   "%data_l2_2_addr_83 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4142 'getelementptr' 'data_l2_2_addr_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4143 [2/2] (1.15ns)   --->   "%data_l2_2_load_82 = load i9 %data_l2_2_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4143 'load' 'data_l2_2_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4144 [1/1] (0.00ns)   --->   "%data_l2_3_addr_83 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4144 'getelementptr' 'data_l2_3_addr_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4145 [2/2] (1.15ns)   --->   "%data_l2_3_load_82 = load i9 %data_l2_3_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4145 'load' 'data_l2_3_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4146 [1/1] (0.00ns)   --->   "%data_l2_0_addr_83 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4146 'getelementptr' 'data_l2_0_addr_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4147 [2/2] (1.15ns)   --->   "%data_l2_0_load_82 = load i9 %data_l2_0_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4147 'load' 'data_l2_0_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4148 [1/1] (0.70ns)   --->   "%add_ln141_83 = add i8, i8 %add_ln141_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4148 'add' 'add_ln141_83' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4149 [1/1] (0.00ns)   --->   "%lshr_ln140_82 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_83, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4149 'partselect' 'lshr_ln140_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4150 [1/1] (0.00ns)   --->   "%zext_ln140_97 = zext i6 %lshr_ln140_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4150 'zext' 'zext_ln140_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4151 [1/1] (0.00ns)   --->   "%data_l2_2_addr_84 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4151 'getelementptr' 'data_l2_2_addr_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4152 [2/2] (1.15ns)   --->   "%data_l2_2_load_83 = load i9 %data_l2_2_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4152 'load' 'data_l2_2_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4153 [1/1] (0.00ns)   --->   "%data_l2_3_addr_84 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4153 'getelementptr' 'data_l2_3_addr_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4154 [2/2] (1.15ns)   --->   "%data_l2_3_load_83 = load i9 %data_l2_3_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4154 'load' 'data_l2_3_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4155 [1/1] (0.00ns)   --->   "%data_l2_0_addr_84 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4155 'getelementptr' 'data_l2_0_addr_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4156 [2/2] (1.15ns)   --->   "%data_l2_0_load_83 = load i9 %data_l2_0_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4156 'load' 'data_l2_0_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4157 [1/1] (0.00ns)   --->   "%data_l2_1_addr_84 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4157 'getelementptr' 'data_l2_1_addr_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4158 [2/2] (1.15ns)   --->   "%data_l2_1_load_83 = load i9 %data_l2_1_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4158 'load' 'data_l2_1_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_97 : Operation 4159 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_304)   --->   "%mul_ln204_77 = mul i16 %p_cast672, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4159 'mul' 'mul_ln204_77' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4160 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_304)   --->   "%sext_ln192_38 = sext i16 %mul_ln204_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4160 'sext' 'sext_ln192_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4161 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_307)   --->   "%mul_ln204_78 = mul i16 %sext_ln151, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4161 'mul' 'mul_ln204_78' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4162 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_307)   --->   "%sext_ln151_11 = sext i16 %mul_ln204_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4162 'sext' 'sext_ln151_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4163 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_310)   --->   "%mul_ln204_11 = mul i16 %p_cast682, i16 %sext_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4163 'mul' 'mul_ln204_11' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4164 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_310)   --->   "%sext_ln192_41 = sext i16 %mul_ln204_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4164 'sext' 'sext_ln192_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4165 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_313)   --->   "%mul_ln204_79 = mul i16 %p_cast675, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4165 'mul' 'mul_ln204_79' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4166 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_313)   --->   "%sext_ln192_42 = sext i16 %mul_ln204_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4166 'sext' 'sext_ln192_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4167 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_316)   --->   "%mul_ln204_80 = mul i16 %p_cast672, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4167 'mul' 'mul_ln204_80' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4168 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_319)   --->   "%mul_ln204_81 = mul i16 %sext_ln151, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4168 'mul' 'mul_ln204_81' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4169 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_292 = add i32 %output_l1_1_load_8, i32 %sext_ln192_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4169 'add' 'add_ln186_292' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4170 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_295 = add i32 %output_l1_0_load_9, i32 %sext_ln151_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4170 'add' 'add_ln186_295' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4171 [1/1] (0.00ns)   --->   "%sext_ln192_45 = sext i8 %data_l1_0_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4171 'sext' 'sext_ln192_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_97 : Operation 4172 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_322)   --->   "%mul_ln204_12 = mul i16 %p_cast682, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4172 'mul' 'mul_ln204_12' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4173 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_325)   --->   "%mul_ln204_82 = mul i16 %p_cast675, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4173 'mul' 'mul_ln204_82' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4174 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_328)   --->   "%mul_ln204_83 = mul i16 %p_cast672, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4174 'mul' 'mul_ln204_83' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4175 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_331)   --->   "%mul_ln204_84 = mul i16 %sext_ln151, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4175 'mul' 'mul_ln204_84' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4176 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_298 = add i32 %output_l1_3_load_7, i32 %sext_ln192_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4176 'add' 'add_ln186_298' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4177 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_301 = add i32 %output_l1_2_load_8, i32 %sext_ln192_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4177 'add' 'add_ln186_301' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_304 = add i32 %output_l1_1_load_9, i32 %sext_ln192_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4178 'add' 'add_ln186_304' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_307 = add i32 %output_l1_0_load_10, i32 %sext_ln151_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4179 'add' 'add_ln186_307' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4180 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_334)   --->   "%mul_ln204_13 = mul i16 %p_cast682, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4180 'mul' 'mul_ln204_13' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4181 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_337)   --->   "%mul_ln204_85 = mul i16 %p_cast675, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4181 'mul' 'mul_ln204_85' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4182 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_310 = add i32 %output_l1_3_load_8, i32 %sext_ln192_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4182 'add' 'add_ln186_310' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4183 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_313 = add i32 %output_l1_2_load_9, i32 %sext_ln192_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4183 'add' 'add_ln186_313' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_97 : Operation 4184 [1/2] (1.15ns)   --->   "%data_l1_0_load_22 = load i10 %data_l1_0_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4184 'load' 'data_l1_0_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_97 : Operation 4185 [1/2] (1.15ns)   --->   "%data_l1_0_load_23 = load i10 %data_l1_0_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4185 'load' 'data_l1_0_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_97 : Operation 4186 [2/2] (1.15ns)   --->   "%data_l1_0_load_24 = load i10 %data_l1_0_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4186 'load' 'data_l1_0_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_97 : Operation 4187 [2/2] (1.15ns)   --->   "%data_l1_0_load_25 = load i10 %data_l1_0_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4187 'load' 'data_l1_0_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 98 <SV = 69> <Delay = 2.70>
ST_98 : Operation 4188 [1/1] (0.00ns)   --->   "%zext_ln108_14 = zext i6 %select_ln108_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 4188 'zext' 'zext_ln108_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4189 [1/2] (1.15ns)   --->   "%data_l2_1_load_82 = load i9 %data_l2_1_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4189 'load' 'data_l2_1_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4190 [1/2] (1.15ns)   --->   "%data_l2_2_load_82 = load i9 %data_l2_2_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4190 'load' 'data_l2_2_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4191 [1/2] (1.15ns)   --->   "%data_l2_3_load_82 = load i9 %data_l2_3_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4191 'load' 'data_l2_3_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4192 [1/2] (1.15ns)   --->   "%data_l2_0_load_82 = load i9 %data_l2_0_addr_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4192 'load' 'data_l2_0_load_82' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4193 [1/1] (0.39ns)   --->   "%tmp_109 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_82, i8 %data_l2_2_load_82, i8 %data_l2_3_load_82, i8 %data_l2_0_load_82, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4193 'mux' 'tmp_109' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4194 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_109, i10 %data_l1_1_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4194 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_98 : Operation 4195 [1/2] (1.15ns)   --->   "%data_l2_2_load_83 = load i9 %data_l2_2_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4195 'load' 'data_l2_2_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4196 [1/2] (1.15ns)   --->   "%data_l2_3_load_83 = load i9 %data_l2_3_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4196 'load' 'data_l2_3_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4197 [1/2] (1.15ns)   --->   "%data_l2_0_load_83 = load i9 %data_l2_0_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4197 'load' 'data_l2_0_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4198 [1/2] (1.15ns)   --->   "%data_l2_1_load_83 = load i9 %data_l2_1_addr_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4198 'load' 'data_l2_1_load_83' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4199 [1/1] (0.39ns)   --->   "%tmp_110 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_83, i8 %data_l2_3_load_83, i8 %data_l2_0_load_83, i8 %data_l2_1_load_83, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4199 'mux' 'tmp_110' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4200 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_110, i10 %data_l1_1_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4200 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_98 : Operation 4201 [1/1] (0.70ns)   --->   "%add_ln141_84 = add i8 %zext_ln108_14, i8 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4201 'add' 'add_ln141_84' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4202 [1/1] (0.00ns)   --->   "%lshr_ln140_83 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_84, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4202 'partselect' 'lshr_ln140_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4203 [1/1] (0.00ns)   --->   "%zext_ln140_98 = zext i6 %lshr_ln140_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4203 'zext' 'zext_ln140_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4204 [1/1] (0.00ns)   --->   "%data_l2_0_addr_85 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4204 'getelementptr' 'data_l2_0_addr_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4205 [2/2] (1.15ns)   --->   "%data_l2_0_load_84 = load i9 %data_l2_0_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4205 'load' 'data_l2_0_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4206 [1/1] (0.00ns)   --->   "%data_l2_1_addr_85 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4206 'getelementptr' 'data_l2_1_addr_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4207 [2/2] (1.15ns)   --->   "%data_l2_1_load_84 = load i9 %data_l2_1_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4207 'load' 'data_l2_1_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4208 [1/1] (0.00ns)   --->   "%data_l2_2_addr_85 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4208 'getelementptr' 'data_l2_2_addr_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4209 [2/2] (1.15ns)   --->   "%data_l2_2_load_84 = load i9 %data_l2_2_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4209 'load' 'data_l2_2_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4210 [1/1] (0.00ns)   --->   "%data_l2_3_addr_85 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4210 'getelementptr' 'data_l2_3_addr_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4211 [2/2] (1.15ns)   --->   "%data_l2_3_load_84 = load i9 %data_l2_3_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4211 'load' 'data_l2_3_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4212 [1/1] (0.70ns)   --->   "%add_ln141_85 = add i8, i8 %add_ln141_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4212 'add' 'add_ln141_85' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4213 [1/1] (0.00ns)   --->   "%lshr_ln140_84 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_85, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4213 'partselect' 'lshr_ln140_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4214 [1/1] (0.00ns)   --->   "%zext_ln140_99 = zext i6 %lshr_ln140_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4214 'zext' 'zext_ln140_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4215 [1/1] (0.00ns)   --->   "%data_l2_1_addr_86 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4215 'getelementptr' 'data_l2_1_addr_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4216 [2/2] (1.15ns)   --->   "%data_l2_1_load_85 = load i9 %data_l2_1_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4216 'load' 'data_l2_1_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4217 [1/1] (0.00ns)   --->   "%data_l2_2_addr_86 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4217 'getelementptr' 'data_l2_2_addr_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4218 [2/2] (1.15ns)   --->   "%data_l2_2_load_85 = load i9 %data_l2_2_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4218 'load' 'data_l2_2_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4219 [1/1] (0.00ns)   --->   "%data_l2_3_addr_86 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4219 'getelementptr' 'data_l2_3_addr_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4220 [2/2] (1.15ns)   --->   "%data_l2_3_load_85 = load i9 %data_l2_3_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4220 'load' 'data_l2_3_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4221 [1/1] (0.00ns)   --->   "%data_l2_0_addr_86 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4221 'getelementptr' 'data_l2_0_addr_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4222 [2/2] (1.15ns)   --->   "%data_l2_0_load_85 = load i9 %data_l2_0_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4222 'load' 'data_l2_0_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_98 : Operation 4223 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_316)   --->   "%mul_ln204_80 = mul i16 %p_cast672, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4223 'mul' 'mul_ln204_80' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4224 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_316)   --->   "%sext_ln192_43 = sext i16 %mul_ln204_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4224 'sext' 'sext_ln192_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4225 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_319)   --->   "%mul_ln204_81 = mul i16 %sext_ln151, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4225 'mul' 'mul_ln204_81' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4226 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_319)   --->   "%sext_ln151_12 = sext i16 %mul_ln204_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4226 'sext' 'sext_ln151_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4227 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_322)   --->   "%mul_ln204_12 = mul i16 %p_cast682, i16 %sext_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4227 'mul' 'mul_ln204_12' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4228 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_322)   --->   "%sext_ln192_46 = sext i16 %mul_ln204_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4228 'sext' 'sext_ln192_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4229 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_325)   --->   "%mul_ln204_82 = mul i16 %p_cast675, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4229 'mul' 'mul_ln204_82' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4230 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_325)   --->   "%sext_ln192_47 = sext i16 %mul_ln204_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4230 'sext' 'sext_ln192_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4231 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_328)   --->   "%mul_ln204_83 = mul i16 %p_cast672, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4231 'mul' 'mul_ln204_83' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4232 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_331)   --->   "%mul_ln204_84 = mul i16 %sext_ln151, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4232 'mul' 'mul_ln204_84' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4233 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_304 = add i32 %output_l1_1_load_9, i32 %sext_ln192_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4233 'add' 'add_ln186_304' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4234 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_307 = add i32 %output_l1_0_load_10, i32 %sext_ln151_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4234 'add' 'add_ln186_307' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4235 [1/1] (0.00ns)   --->   "%sext_ln192_50 = sext i8 %data_l1_0_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4235 'sext' 'sext_ln192_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_98 : Operation 4236 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_334)   --->   "%mul_ln204_13 = mul i16 %p_cast682, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4236 'mul' 'mul_ln204_13' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4237 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_337)   --->   "%mul_ln204_85 = mul i16 %p_cast675, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4237 'mul' 'mul_ln204_85' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4238 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_340)   --->   "%mul_ln204_86 = mul i16 %p_cast672, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4238 'mul' 'mul_ln204_86' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4239 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_343)   --->   "%mul_ln204_87 = mul i16 %sext_ln151, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4239 'mul' 'mul_ln204_87' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4240 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_310 = add i32 %output_l1_3_load_8, i32 %sext_ln192_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4240 'add' 'add_ln186_310' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4241 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_313 = add i32 %output_l1_2_load_9, i32 %sext_ln192_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4241 'add' 'add_ln186_313' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_316 = add i32 %output_l1_1_load_10, i32 %sext_ln192_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4242 'add' 'add_ln186_316' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4243 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_319 = add i32 %output_l1_0_load_11, i32 %sext_ln151_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4243 'add' 'add_ln186_319' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4244 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_346)   --->   "%mul_ln204_14 = mul i16 %p_cast682, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4244 'mul' 'mul_ln204_14' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4245 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_349)   --->   "%mul_ln204_88 = mul i16 %p_cast675, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4245 'mul' 'mul_ln204_88' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4246 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_322 = add i32 %output_l1_3_load_9, i32 %sext_ln192_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4246 'add' 'add_ln186_322' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4247 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_325 = add i32 %output_l1_2_load_10, i32 %sext_ln192_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4247 'add' 'add_ln186_325' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_98 : Operation 4248 [1/2] (1.15ns)   --->   "%data_l1_0_load_24 = load i10 %data_l1_0_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4248 'load' 'data_l1_0_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_98 : Operation 4249 [1/2] (1.15ns)   --->   "%data_l1_0_load_25 = load i10 %data_l1_0_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4249 'load' 'data_l1_0_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_98 : Operation 4250 [2/2] (1.15ns)   --->   "%data_l1_0_load_26 = load i10 %data_l1_0_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4250 'load' 'data_l1_0_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_98 : Operation 4251 [2/2] (1.15ns)   --->   "%data_l1_0_load_27 = load i10 %data_l1_0_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4251 'load' 'data_l1_0_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 99 <SV = 70> <Delay = 2.70>
ST_99 : Operation 4252 [1/2] (1.15ns)   --->   "%data_l2_0_load_84 = load i9 %data_l2_0_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4252 'load' 'data_l2_0_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4253 [1/2] (1.15ns)   --->   "%data_l2_1_load_84 = load i9 %data_l2_1_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4253 'load' 'data_l2_1_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4254 [1/2] (1.15ns)   --->   "%data_l2_2_load_84 = load i9 %data_l2_2_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4254 'load' 'data_l2_2_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4255 [1/2] (1.15ns)   --->   "%data_l2_3_load_84 = load i9 %data_l2_3_addr_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4255 'load' 'data_l2_3_load_84' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4256 [1/1] (0.39ns)   --->   "%tmp_111 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_84, i8 %data_l2_1_load_84, i8 %data_l2_2_load_84, i8 %data_l2_3_load_84, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4256 'mux' 'tmp_111' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4257 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_111, i10 %data_l1_1_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4257 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_99 : Operation 4258 [1/2] (1.15ns)   --->   "%data_l2_1_load_85 = load i9 %data_l2_1_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4258 'load' 'data_l2_1_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4259 [1/2] (1.15ns)   --->   "%data_l2_2_load_85 = load i9 %data_l2_2_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4259 'load' 'data_l2_2_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4260 [1/2] (1.15ns)   --->   "%data_l2_3_load_85 = load i9 %data_l2_3_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4260 'load' 'data_l2_3_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4261 [1/2] (1.15ns)   --->   "%data_l2_0_load_85 = load i9 %data_l2_0_addr_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4261 'load' 'data_l2_0_load_85' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4262 [1/1] (0.39ns)   --->   "%tmp_112 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_85, i8 %data_l2_2_load_85, i8 %data_l2_3_load_85, i8 %data_l2_0_load_85, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4262 'mux' 'tmp_112' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4263 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_112, i10 %data_l1_1_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4263 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_99 : Operation 4264 [1/1] (0.70ns)   --->   "%add_ln141_86 = add i8, i8 %add_ln141_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4264 'add' 'add_ln141_86' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4265 [1/1] (0.00ns)   --->   "%lshr_ln140_85 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_86, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4265 'partselect' 'lshr_ln140_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4266 [1/1] (0.00ns)   --->   "%zext_ln140_100 = zext i6 %lshr_ln140_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4266 'zext' 'zext_ln140_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4267 [1/1] (0.00ns)   --->   "%data_l2_2_addr_87 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4267 'getelementptr' 'data_l2_2_addr_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4268 [2/2] (1.15ns)   --->   "%data_l2_2_load_86 = load i9 %data_l2_2_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4268 'load' 'data_l2_2_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4269 [1/1] (0.00ns)   --->   "%data_l2_3_addr_87 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4269 'getelementptr' 'data_l2_3_addr_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4270 [2/2] (1.15ns)   --->   "%data_l2_3_load_86 = load i9 %data_l2_3_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4270 'load' 'data_l2_3_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4271 [1/1] (0.00ns)   --->   "%data_l2_0_addr_87 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4271 'getelementptr' 'data_l2_0_addr_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4272 [2/2] (1.15ns)   --->   "%data_l2_0_load_86 = load i9 %data_l2_0_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4272 'load' 'data_l2_0_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4273 [1/1] (0.00ns)   --->   "%data_l2_1_addr_87 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4273 'getelementptr' 'data_l2_1_addr_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4274 [2/2] (1.15ns)   --->   "%data_l2_1_load_86 = load i9 %data_l2_1_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4274 'load' 'data_l2_1_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4275 [1/1] (0.70ns)   --->   "%add_ln141_87 = add i8, i8 %add_ln141_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4275 'add' 'add_ln141_87' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4276 [1/1] (0.00ns)   --->   "%lshr_ln140_86 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_87, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4276 'partselect' 'lshr_ln140_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4277 [1/1] (0.00ns)   --->   "%zext_ln140_101 = zext i6 %lshr_ln140_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4277 'zext' 'zext_ln140_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4278 [1/1] (0.00ns)   --->   "%data_l2_3_addr_88 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4278 'getelementptr' 'data_l2_3_addr_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4279 [2/2] (1.15ns)   --->   "%data_l2_3_load_87 = load i9 %data_l2_3_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4279 'load' 'data_l2_3_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4280 [1/1] (0.00ns)   --->   "%data_l2_0_addr_88 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4280 'getelementptr' 'data_l2_0_addr_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4281 [2/2] (1.15ns)   --->   "%data_l2_0_load_87 = load i9 %data_l2_0_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4281 'load' 'data_l2_0_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4282 [1/1] (0.00ns)   --->   "%data_l2_1_addr_88 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4282 'getelementptr' 'data_l2_1_addr_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4283 [2/2] (1.15ns)   --->   "%data_l2_1_load_87 = load i9 %data_l2_1_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4283 'load' 'data_l2_1_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4284 [1/1] (0.00ns)   --->   "%data_l2_2_addr_88 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4284 'getelementptr' 'data_l2_2_addr_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4285 [2/2] (1.15ns)   --->   "%data_l2_2_load_87 = load i9 %data_l2_2_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4285 'load' 'data_l2_2_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_99 : Operation 4286 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_328)   --->   "%mul_ln204_83 = mul i16 %p_cast672, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4286 'mul' 'mul_ln204_83' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4287 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_328)   --->   "%sext_ln192_48 = sext i16 %mul_ln204_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4287 'sext' 'sext_ln192_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4288 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_331)   --->   "%mul_ln204_84 = mul i16 %sext_ln151, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4288 'mul' 'mul_ln204_84' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4289 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_331)   --->   "%sext_ln151_13 = sext i16 %mul_ln204_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4289 'sext' 'sext_ln151_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4290 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_334)   --->   "%mul_ln204_13 = mul i16 %p_cast682, i16 %sext_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4290 'mul' 'mul_ln204_13' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4291 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_334)   --->   "%sext_ln192_51 = sext i16 %mul_ln204_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4291 'sext' 'sext_ln192_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4292 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_337)   --->   "%mul_ln204_85 = mul i16 %p_cast675, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4292 'mul' 'mul_ln204_85' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4293 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_337)   --->   "%sext_ln192_52 = sext i16 %mul_ln204_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4293 'sext' 'sext_ln192_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4294 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_340)   --->   "%mul_ln204_86 = mul i16 %p_cast672, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4294 'mul' 'mul_ln204_86' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4295 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_343)   --->   "%mul_ln204_87 = mul i16 %sext_ln151, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4295 'mul' 'mul_ln204_87' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4296 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_316 = add i32 %output_l1_1_load_10, i32 %sext_ln192_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4296 'add' 'add_ln186_316' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4297 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_319 = add i32 %output_l1_0_load_11, i32 %sext_ln151_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4297 'add' 'add_ln186_319' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln192_55 = sext i8 %data_l1_0_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4298 'sext' 'sext_ln192_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_99 : Operation 4299 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_346)   --->   "%mul_ln204_14 = mul i16 %p_cast682, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4299 'mul' 'mul_ln204_14' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4300 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_349)   --->   "%mul_ln204_88 = mul i16 %p_cast675, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4300 'mul' 'mul_ln204_88' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4301 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_352)   --->   "%mul_ln204_89 = mul i16 %p_cast672, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4301 'mul' 'mul_ln204_89' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4302 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_355)   --->   "%mul_ln204_90 = mul i16 %sext_ln151, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4302 'mul' 'mul_ln204_90' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4303 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_322 = add i32 %output_l1_3_load_9, i32 %sext_ln192_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4303 'add' 'add_ln186_322' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4304 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_325 = add i32 %output_l1_2_load_10, i32 %sext_ln192_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4304 'add' 'add_ln186_325' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4305 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_328 = add i32 %output_l1_1_load_11, i32 %sext_ln192_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4305 'add' 'add_ln186_328' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4306 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_331 = add i32 %output_l1_0_load_12, i32 %sext_ln151_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4306 'add' 'add_ln186_331' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4307 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_358)   --->   "%mul_ln204_15 = mul i16 %p_cast682, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4307 'mul' 'mul_ln204_15' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4308 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_361)   --->   "%mul_ln204_91 = mul i16 %p_cast675, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4308 'mul' 'mul_ln204_91' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4309 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_334 = add i32 %output_l1_3_load_10, i32 %sext_ln192_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4309 'add' 'add_ln186_334' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4310 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_337 = add i32 %output_l1_2_load_11, i32 %sext_ln192_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4310 'add' 'add_ln186_337' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_99 : Operation 4311 [1/2] (1.15ns)   --->   "%data_l1_0_load_26 = load i10 %data_l1_0_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4311 'load' 'data_l1_0_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_99 : Operation 4312 [1/2] (1.15ns)   --->   "%data_l1_0_load_27 = load i10 %data_l1_0_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4312 'load' 'data_l1_0_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_99 : Operation 4313 [2/2] (1.15ns)   --->   "%data_l1_0_load_28 = load i10 %data_l1_0_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4313 'load' 'data_l1_0_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_99 : Operation 4314 [2/2] (1.15ns)   --->   "%data_l1_0_load_29 = load i10 %data_l1_0_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4314 'load' 'data_l1_0_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 100 <SV = 71> <Delay = 2.70>
ST_100 : Operation 4315 [1/2] (1.15ns)   --->   "%data_l2_2_load_86 = load i9 %data_l2_2_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4315 'load' 'data_l2_2_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4316 [1/2] (1.15ns)   --->   "%data_l2_3_load_86 = load i9 %data_l2_3_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4316 'load' 'data_l2_3_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4317 [1/2] (1.15ns)   --->   "%data_l2_0_load_86 = load i9 %data_l2_0_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4317 'load' 'data_l2_0_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4318 [1/2] (1.15ns)   --->   "%data_l2_1_load_86 = load i9 %data_l2_1_addr_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4318 'load' 'data_l2_1_load_86' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4319 [1/1] (0.39ns)   --->   "%tmp_113 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_86, i8 %data_l2_3_load_86, i8 %data_l2_0_load_86, i8 %data_l2_1_load_86, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4319 'mux' 'tmp_113' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4320 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_113, i10 %data_l1_1_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4320 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_100 : Operation 4321 [1/2] (1.15ns)   --->   "%data_l2_3_load_87 = load i9 %data_l2_3_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4321 'load' 'data_l2_3_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4322 [1/2] (1.15ns)   --->   "%data_l2_0_load_87 = load i9 %data_l2_0_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4322 'load' 'data_l2_0_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4323 [1/2] (1.15ns)   --->   "%data_l2_1_load_87 = load i9 %data_l2_1_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4323 'load' 'data_l2_1_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4324 [1/2] (1.15ns)   --->   "%data_l2_2_load_87 = load i9 %data_l2_2_addr_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4324 'load' 'data_l2_2_load_87' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4325 [1/1] (0.39ns)   --->   "%tmp_114 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_87, i8 %data_l2_0_load_87, i8 %data_l2_1_load_87, i8 %data_l2_2_load_87, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4325 'mux' 'tmp_114' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4326 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_114, i10 %data_l1_1_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4326 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_100 : Operation 4327 [1/1] (0.70ns)   --->   "%add_ln141_88 = add i8, i8 %add_ln141_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4327 'add' 'add_ln141_88' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4328 [1/1] (0.00ns)   --->   "%lshr_ln140_87 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_88, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4328 'partselect' 'lshr_ln140_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4329 [1/1] (0.00ns)   --->   "%zext_ln140_102 = zext i6 %lshr_ln140_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4329 'zext' 'zext_ln140_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4330 [1/1] (0.00ns)   --->   "%data_l2_0_addr_89 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4330 'getelementptr' 'data_l2_0_addr_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4331 [2/2] (1.15ns)   --->   "%data_l2_0_load_88 = load i9 %data_l2_0_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4331 'load' 'data_l2_0_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4332 [1/1] (0.00ns)   --->   "%data_l2_1_addr_89 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4332 'getelementptr' 'data_l2_1_addr_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4333 [2/2] (1.15ns)   --->   "%data_l2_1_load_88 = load i9 %data_l2_1_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4333 'load' 'data_l2_1_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4334 [1/1] (0.00ns)   --->   "%data_l2_2_addr_89 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4334 'getelementptr' 'data_l2_2_addr_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4335 [2/2] (1.15ns)   --->   "%data_l2_2_load_88 = load i9 %data_l2_2_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4335 'load' 'data_l2_2_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4336 [1/1] (0.00ns)   --->   "%data_l2_3_addr_89 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4336 'getelementptr' 'data_l2_3_addr_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4337 [2/2] (1.15ns)   --->   "%data_l2_3_load_88 = load i9 %data_l2_3_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4337 'load' 'data_l2_3_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4338 [1/1] (0.70ns)   --->   "%add_ln141_89 = add i8, i8 %add_ln141_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4338 'add' 'add_ln141_89' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4339 [1/1] (0.00ns)   --->   "%lshr_ln140_88 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_89, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4339 'partselect' 'lshr_ln140_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4340 [1/1] (0.00ns)   --->   "%zext_ln140_103 = zext i6 %lshr_ln140_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4340 'zext' 'zext_ln140_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4341 [1/1] (0.00ns)   --->   "%data_l2_1_addr_90 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4341 'getelementptr' 'data_l2_1_addr_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4342 [2/2] (1.15ns)   --->   "%data_l2_1_load_89 = load i9 %data_l2_1_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4342 'load' 'data_l2_1_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4343 [1/1] (0.00ns)   --->   "%data_l2_2_addr_90 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4343 'getelementptr' 'data_l2_2_addr_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4344 [2/2] (1.15ns)   --->   "%data_l2_2_load_89 = load i9 %data_l2_2_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4344 'load' 'data_l2_2_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4345 [1/1] (0.00ns)   --->   "%data_l2_3_addr_90 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4345 'getelementptr' 'data_l2_3_addr_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4346 [2/2] (1.15ns)   --->   "%data_l2_3_load_89 = load i9 %data_l2_3_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4346 'load' 'data_l2_3_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4347 [1/1] (0.00ns)   --->   "%data_l2_0_addr_90 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4347 'getelementptr' 'data_l2_0_addr_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4348 [2/2] (1.15ns)   --->   "%data_l2_0_load_89 = load i9 %data_l2_0_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4348 'load' 'data_l2_0_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_100 : Operation 4349 [1/1] (0.70ns)   --->   "%add_ln141_90 = add i8, i8 %add_ln141_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4349 'add' 'add_ln141_90' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4350 [1/1] (0.00ns)   --->   "%lshr_ln140_89 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_90, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4350 'partselect' 'lshr_ln140_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4351 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_340)   --->   "%mul_ln204_86 = mul i16 %p_cast672, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4351 'mul' 'mul_ln204_86' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4352 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_340)   --->   "%sext_ln192_53 = sext i16 %mul_ln204_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4352 'sext' 'sext_ln192_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4353 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_343)   --->   "%mul_ln204_87 = mul i16 %sext_ln151, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4353 'mul' 'mul_ln204_87' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4354 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_343)   --->   "%sext_ln151_14 = sext i16 %mul_ln204_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4354 'sext' 'sext_ln151_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4355 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_346)   --->   "%mul_ln204_14 = mul i16 %p_cast682, i16 %sext_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4355 'mul' 'mul_ln204_14' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4356 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_346)   --->   "%sext_ln192_56 = sext i16 %mul_ln204_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4356 'sext' 'sext_ln192_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4357 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_349)   --->   "%mul_ln204_88 = mul i16 %p_cast675, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4357 'mul' 'mul_ln204_88' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4358 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_349)   --->   "%sext_ln192_57 = sext i16 %mul_ln204_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4358 'sext' 'sext_ln192_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4359 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_352)   --->   "%mul_ln204_89 = mul i16 %p_cast672, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4359 'mul' 'mul_ln204_89' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4360 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_355)   --->   "%mul_ln204_90 = mul i16 %sext_ln151, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4360 'mul' 'mul_ln204_90' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4361 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_328 = add i32 %output_l1_1_load_11, i32 %sext_ln192_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4361 'add' 'add_ln186_328' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4362 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_331 = add i32 %output_l1_0_load_12, i32 %sext_ln151_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4362 'add' 'add_ln186_331' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln192_60 = sext i8 %data_l1_0_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4363 'sext' 'sext_ln192_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_100 : Operation 4364 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_358)   --->   "%mul_ln204_15 = mul i16 %p_cast682, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4364 'mul' 'mul_ln204_15' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4365 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_361)   --->   "%mul_ln204_91 = mul i16 %p_cast675, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4365 'mul' 'mul_ln204_91' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4366 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_364)   --->   "%mul_ln204_92 = mul i16 %p_cast672, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4366 'mul' 'mul_ln204_92' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4367 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_367)   --->   "%mul_ln204_93 = mul i16 %sext_ln151, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4367 'mul' 'mul_ln204_93' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4368 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_334 = add i32 %output_l1_3_load_10, i32 %sext_ln192_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4368 'add' 'add_ln186_334' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4369 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_337 = add i32 %output_l1_2_load_11, i32 %sext_ln192_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4369 'add' 'add_ln186_337' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4370 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_340 = add i32 %output_l1_1_load_12, i32 %sext_ln192_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4370 'add' 'add_ln186_340' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4371 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_343 = add i32 %output_l1_0_load_13, i32 %sext_ln151_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4371 'add' 'add_ln186_343' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4372 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_370)   --->   "%mul_ln204_16 = mul i16 %p_cast682, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4372 'mul' 'mul_ln204_16' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4373 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_373)   --->   "%mul_ln204_94 = mul i16 %p_cast675, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4373 'mul' 'mul_ln204_94' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4374 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_346 = add i32 %output_l1_3_load_11, i32 %sext_ln192_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4374 'add' 'add_ln186_346' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4375 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_349 = add i32 %output_l1_2_load_12, i32 %sext_ln192_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4375 'add' 'add_ln186_349' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_100 : Operation 4376 [1/2] (1.15ns)   --->   "%data_l1_0_load_28 = load i10 %data_l1_0_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4376 'load' 'data_l1_0_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_100 : Operation 4377 [1/2] (1.15ns)   --->   "%data_l1_0_load_29 = load i10 %data_l1_0_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4377 'load' 'data_l1_0_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_100 : Operation 4378 [2/2] (1.15ns)   --->   "%data_l1_0_load_30 = load i10 %data_l1_0_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4378 'load' 'data_l1_0_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_100 : Operation 4379 [2/2] (1.15ns)   --->   "%data_l1_0_load_31 = load i10 %data_l1_0_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4379 'load' 'data_l1_0_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 101 <SV = 72> <Delay = 2.70>
ST_101 : Operation 4380 [1/1] (0.00ns)   --->   "%zext_ln108_17 = zext i7 %select_ln108_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 4380 'zext' 'zext_ln108_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4381 [1/2] (1.15ns)   --->   "%data_l2_0_load_88 = load i9 %data_l2_0_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4381 'load' 'data_l2_0_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4382 [1/2] (1.15ns)   --->   "%data_l2_1_load_88 = load i9 %data_l2_1_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4382 'load' 'data_l2_1_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4383 [1/2] (1.15ns)   --->   "%data_l2_2_load_88 = load i9 %data_l2_2_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4383 'load' 'data_l2_2_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4384 [1/2] (1.15ns)   --->   "%data_l2_3_load_88 = load i9 %data_l2_3_addr_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4384 'load' 'data_l2_3_load_88' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4385 [1/1] (0.39ns)   --->   "%tmp_115 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_88, i8 %data_l2_1_load_88, i8 %data_l2_2_load_88, i8 %data_l2_3_load_88, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4385 'mux' 'tmp_115' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4386 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_115, i10 %data_l1_1_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4386 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_101 : Operation 4387 [1/2] (1.15ns)   --->   "%data_l2_1_load_89 = load i9 %data_l2_1_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4387 'load' 'data_l2_1_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4388 [1/2] (1.15ns)   --->   "%data_l2_2_load_89 = load i9 %data_l2_2_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4388 'load' 'data_l2_2_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4389 [1/2] (1.15ns)   --->   "%data_l2_3_load_89 = load i9 %data_l2_3_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4389 'load' 'data_l2_3_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4390 [1/2] (1.15ns)   --->   "%data_l2_0_load_89 = load i9 %data_l2_0_addr_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4390 'load' 'data_l2_0_load_89' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4391 [1/1] (0.39ns)   --->   "%tmp_116 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_89, i8 %data_l2_2_load_89, i8 %data_l2_3_load_89, i8 %data_l2_0_load_89, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4391 'mux' 'tmp_116' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4392 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_116, i10 %data_l1_1_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4392 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_101 : Operation 4393 [1/1] (0.00ns)   --->   "%zext_ln140_104 = zext i6 %lshr_ln140_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4393 'zext' 'zext_ln140_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4394 [1/1] (0.00ns)   --->   "%data_l2_2_addr_91 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4394 'getelementptr' 'data_l2_2_addr_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4395 [2/2] (1.15ns)   --->   "%data_l2_2_load_90 = load i9 %data_l2_2_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4395 'load' 'data_l2_2_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4396 [1/1] (0.00ns)   --->   "%data_l2_3_addr_91 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4396 'getelementptr' 'data_l2_3_addr_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4397 [2/2] (1.15ns)   --->   "%data_l2_3_load_90 = load i9 %data_l2_3_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4397 'load' 'data_l2_3_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4398 [1/1] (0.00ns)   --->   "%data_l2_0_addr_91 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4398 'getelementptr' 'data_l2_0_addr_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4399 [2/2] (1.15ns)   --->   "%data_l2_0_load_90 = load i9 %data_l2_0_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4399 'load' 'data_l2_0_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4400 [1/1] (0.00ns)   --->   "%data_l2_1_addr_91 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4400 'getelementptr' 'data_l2_1_addr_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4401 [2/2] (1.15ns)   --->   "%data_l2_1_load_90 = load i9 %data_l2_1_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4401 'load' 'data_l2_1_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4402 [1/1] (0.70ns)   --->   "%add_ln141_91 = add i8 %zext_ln108_17, i8 %zext_ln141_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4402 'add' 'add_ln141_91' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4403 [1/1] (0.00ns)   --->   "%lshr_ln140_90 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_91, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4403 'partselect' 'lshr_ln140_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4404 [1/1] (0.00ns)   --->   "%zext_ln140_105 = zext i6 %lshr_ln140_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4404 'zext' 'zext_ln140_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4405 [1/1] (0.00ns)   --->   "%data_l2_0_addr_92 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4405 'getelementptr' 'data_l2_0_addr_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4406 [2/2] (1.15ns)   --->   "%data_l2_0_load_91 = load i9 %data_l2_0_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4406 'load' 'data_l2_0_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4407 [1/1] (0.00ns)   --->   "%data_l2_1_addr_92 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4407 'getelementptr' 'data_l2_1_addr_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4408 [2/2] (1.15ns)   --->   "%data_l2_1_load_91 = load i9 %data_l2_1_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4408 'load' 'data_l2_1_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4409 [1/1] (0.00ns)   --->   "%data_l2_2_addr_92 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4409 'getelementptr' 'data_l2_2_addr_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4410 [2/2] (1.15ns)   --->   "%data_l2_2_load_91 = load i9 %data_l2_2_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4410 'load' 'data_l2_2_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4411 [1/1] (0.00ns)   --->   "%data_l2_3_addr_92 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4411 'getelementptr' 'data_l2_3_addr_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4412 [2/2] (1.15ns)   --->   "%data_l2_3_load_91 = load i9 %data_l2_3_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4412 'load' 'data_l2_3_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_101 : Operation 4413 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_352)   --->   "%mul_ln204_89 = mul i16 %p_cast672, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4413 'mul' 'mul_ln204_89' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4414 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_352)   --->   "%sext_ln192_58 = sext i16 %mul_ln204_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4414 'sext' 'sext_ln192_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4415 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_355)   --->   "%mul_ln204_90 = mul i16 %sext_ln151, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4415 'mul' 'mul_ln204_90' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4416 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_355)   --->   "%sext_ln151_15 = sext i16 %mul_ln204_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4416 'sext' 'sext_ln151_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4417 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_358)   --->   "%mul_ln204_15 = mul i16 %p_cast682, i16 %sext_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4417 'mul' 'mul_ln204_15' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4418 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_358)   --->   "%sext_ln192_61 = sext i16 %mul_ln204_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4418 'sext' 'sext_ln192_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4419 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_361)   --->   "%mul_ln204_91 = mul i16 %p_cast675, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4419 'mul' 'mul_ln204_91' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4420 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_361)   --->   "%sext_ln192_62 = sext i16 %mul_ln204_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4420 'sext' 'sext_ln192_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4421 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_364)   --->   "%mul_ln204_92 = mul i16 %p_cast672, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4421 'mul' 'mul_ln204_92' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4422 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_367)   --->   "%mul_ln204_93 = mul i16 %sext_ln151, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4422 'mul' 'mul_ln204_93' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4423 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_340 = add i32 %output_l1_1_load_12, i32 %sext_ln192_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4423 'add' 'add_ln186_340' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4424 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_343 = add i32 %output_l1_0_load_13, i32 %sext_ln151_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4424 'add' 'add_ln186_343' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln192_65 = sext i8 %data_l1_0_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4425 'sext' 'sext_ln192_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_101 : Operation 4426 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_370)   --->   "%mul_ln204_16 = mul i16 %p_cast682, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4426 'mul' 'mul_ln204_16' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4427 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_373)   --->   "%mul_ln204_94 = mul i16 %p_cast675, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4427 'mul' 'mul_ln204_94' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4428 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_376)   --->   "%mul_ln204_95 = mul i16 %p_cast672, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4428 'mul' 'mul_ln204_95' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4429 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_379)   --->   "%mul_ln204_96 = mul i16 %sext_ln151, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4429 'mul' 'mul_ln204_96' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4430 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_346 = add i32 %output_l1_3_load_11, i32 %sext_ln192_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4430 'add' 'add_ln186_346' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4431 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_349 = add i32 %output_l1_2_load_12, i32 %sext_ln192_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4431 'add' 'add_ln186_349' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4432 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_352 = add i32 %output_l1_1_load_13, i32 %sext_ln192_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4432 'add' 'add_ln186_352' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4433 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_355 = add i32 %output_l1_0_load_14, i32 %sext_ln151_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4433 'add' 'add_ln186_355' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4434 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_382)   --->   "%mul_ln204_17 = mul i16 %p_cast682, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4434 'mul' 'mul_ln204_17' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4435 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_385)   --->   "%mul_ln204_97 = mul i16 %p_cast675, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4435 'mul' 'mul_ln204_97' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4436 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_358 = add i32 %output_l1_3_load_12, i32 %sext_ln192_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4436 'add' 'add_ln186_358' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4437 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_361 = add i32 %output_l1_2_load_13, i32 %sext_ln192_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4437 'add' 'add_ln186_361' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4438 [1/2] (1.15ns)   --->   "%data_l1_0_load_30 = load i10 %data_l1_0_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4438 'load' 'data_l1_0_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_101 : Operation 4439 [1/2] (1.15ns)   --->   "%data_l1_0_load_31 = load i10 %data_l1_0_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4439 'load' 'data_l1_0_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_101 : Operation 4440 [2/2] (1.15ns)   --->   "%data_l1_0_load_32 = load i10 %data_l1_0_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4440 'load' 'data_l1_0_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_101 : Operation 4441 [2/2] (1.15ns)   --->   "%data_l1_0_load_33 = load i10 %data_l1_0_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4441 'load' 'data_l1_0_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 102 <SV = 73> <Delay = 2.70>
ST_102 : Operation 4442 [1/2] (1.15ns)   --->   "%data_l2_2_load_90 = load i9 %data_l2_2_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4442 'load' 'data_l2_2_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4443 [1/2] (1.15ns)   --->   "%data_l2_3_load_90 = load i9 %data_l2_3_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4443 'load' 'data_l2_3_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4444 [1/2] (1.15ns)   --->   "%data_l2_0_load_90 = load i9 %data_l2_0_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4444 'load' 'data_l2_0_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4445 [1/2] (1.15ns)   --->   "%data_l2_1_load_90 = load i9 %data_l2_1_addr_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4445 'load' 'data_l2_1_load_90' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4446 [1/1] (0.39ns)   --->   "%tmp_117 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_90, i8 %data_l2_3_load_90, i8 %data_l2_0_load_90, i8 %data_l2_1_load_90, i64 %zext_ln140_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4446 'mux' 'tmp_117' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 4447 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_117, i10 %data_l1_1_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4447 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_102 : Operation 4448 [1/2] (1.15ns)   --->   "%data_l2_0_load_91 = load i9 %data_l2_0_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4448 'load' 'data_l2_0_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4449 [1/2] (1.15ns)   --->   "%data_l2_1_load_91 = load i9 %data_l2_1_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4449 'load' 'data_l2_1_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4450 [1/2] (1.15ns)   --->   "%data_l2_2_load_91 = load i9 %data_l2_2_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4450 'load' 'data_l2_2_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4451 [1/2] (1.15ns)   --->   "%data_l2_3_load_91 = load i9 %data_l2_3_addr_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4451 'load' 'data_l2_3_load_91' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4452 [1/1] (0.39ns)   --->   "%tmp_118 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_91, i8 %data_l2_1_load_91, i8 %data_l2_2_load_91, i8 %data_l2_3_load_91, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4452 'mux' 'tmp_118' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 4453 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_118, i10 %data_l1_1_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4453 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_102 : Operation 4454 [1/1] (0.70ns)   --->   "%add_ln141_92 = add i8, i8 %add_ln141_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4454 'add' 'add_ln141_92' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 4455 [1/1] (0.00ns)   --->   "%lshr_ln140_91 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_92, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4455 'partselect' 'lshr_ln140_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4456 [1/1] (0.00ns)   --->   "%zext_ln140_106 = zext i6 %lshr_ln140_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4456 'zext' 'zext_ln140_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4457 [1/1] (0.00ns)   --->   "%data_l2_1_addr_93 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4457 'getelementptr' 'data_l2_1_addr_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4458 [2/2] (1.15ns)   --->   "%data_l2_1_load_92 = load i9 %data_l2_1_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4458 'load' 'data_l2_1_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4459 [1/1] (0.00ns)   --->   "%data_l2_2_addr_93 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4459 'getelementptr' 'data_l2_2_addr_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4460 [2/2] (1.15ns)   --->   "%data_l2_2_load_92 = load i9 %data_l2_2_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4460 'load' 'data_l2_2_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4461 [1/1] (0.00ns)   --->   "%data_l2_3_addr_93 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4461 'getelementptr' 'data_l2_3_addr_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4462 [2/2] (1.15ns)   --->   "%data_l2_3_load_92 = load i9 %data_l2_3_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4462 'load' 'data_l2_3_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4463 [1/1] (0.00ns)   --->   "%data_l2_0_addr_93 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4463 'getelementptr' 'data_l2_0_addr_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4464 [2/2] (1.15ns)   --->   "%data_l2_0_load_92 = load i9 %data_l2_0_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4464 'load' 'data_l2_0_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4465 [1/1] (0.70ns)   --->   "%add_ln141_93 = add i8, i8 %add_ln141_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4465 'add' 'add_ln141_93' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 4466 [1/1] (0.00ns)   --->   "%lshr_ln140_92 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_93, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4466 'partselect' 'lshr_ln140_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4467 [1/1] (0.00ns)   --->   "%zext_ln140_107 = zext i6 %lshr_ln140_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4467 'zext' 'zext_ln140_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4468 [1/1] (0.00ns)   --->   "%data_l2_2_addr_94 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4468 'getelementptr' 'data_l2_2_addr_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4469 [2/2] (1.15ns)   --->   "%data_l2_2_load_93 = load i9 %data_l2_2_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4469 'load' 'data_l2_2_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4470 [1/1] (0.00ns)   --->   "%data_l2_3_addr_94 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4470 'getelementptr' 'data_l2_3_addr_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4471 [2/2] (1.15ns)   --->   "%data_l2_3_load_93 = load i9 %data_l2_3_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4471 'load' 'data_l2_3_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4472 [1/1] (0.00ns)   --->   "%data_l2_0_addr_94 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4472 'getelementptr' 'data_l2_0_addr_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4473 [2/2] (1.15ns)   --->   "%data_l2_0_load_93 = load i9 %data_l2_0_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4473 'load' 'data_l2_0_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4474 [1/1] (0.00ns)   --->   "%data_l2_1_addr_94 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4474 'getelementptr' 'data_l2_1_addr_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4475 [2/2] (1.15ns)   --->   "%data_l2_1_load_93 = load i9 %data_l2_1_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4475 'load' 'data_l2_1_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_102 : Operation 4476 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_364)   --->   "%mul_ln204_92 = mul i16 %p_cast672, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4476 'mul' 'mul_ln204_92' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4477 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_364)   --->   "%sext_ln192_63 = sext i16 %mul_ln204_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4477 'sext' 'sext_ln192_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4478 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_367)   --->   "%mul_ln204_93 = mul i16 %sext_ln151, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4478 'mul' 'mul_ln204_93' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4479 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_367)   --->   "%sext_ln151_16 = sext i16 %mul_ln204_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4479 'sext' 'sext_ln151_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4480 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_370)   --->   "%mul_ln204_16 = mul i16 %p_cast682, i16 %sext_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4480 'mul' 'mul_ln204_16' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4481 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_370)   --->   "%sext_ln192_66 = sext i16 %mul_ln204_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4481 'sext' 'sext_ln192_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4482 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_373)   --->   "%mul_ln204_94 = mul i16 %p_cast675, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4482 'mul' 'mul_ln204_94' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4483 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_373)   --->   "%sext_ln192_67 = sext i16 %mul_ln204_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4483 'sext' 'sext_ln192_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4484 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_376)   --->   "%mul_ln204_95 = mul i16 %p_cast672, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4484 'mul' 'mul_ln204_95' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4485 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_379)   --->   "%mul_ln204_96 = mul i16 %sext_ln151, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4485 'mul' 'mul_ln204_96' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4486 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_352 = add i32 %output_l1_1_load_13, i32 %sext_ln192_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4486 'add' 'add_ln186_352' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4487 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_355 = add i32 %output_l1_0_load_14, i32 %sext_ln151_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4487 'add' 'add_ln186_355' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4488 [1/1] (0.00ns)   --->   "%sext_ln192_70 = sext i8 %data_l1_0_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4488 'sext' 'sext_ln192_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_102 : Operation 4489 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_382)   --->   "%mul_ln204_17 = mul i16 %p_cast682, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4489 'mul' 'mul_ln204_17' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4490 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_385)   --->   "%mul_ln204_97 = mul i16 %p_cast675, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4490 'mul' 'mul_ln204_97' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4491 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_388)   --->   "%mul_ln204_98 = mul i16 %p_cast672, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4491 'mul' 'mul_ln204_98' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4492 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_391)   --->   "%mul_ln204_99 = mul i16 %sext_ln151, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4492 'mul' 'mul_ln204_99' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4493 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_358 = add i32 %output_l1_3_load_12, i32 %sext_ln192_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4493 'add' 'add_ln186_358' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4494 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_361 = add i32 %output_l1_2_load_13, i32 %sext_ln192_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4494 'add' 'add_ln186_361' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4495 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_364 = add i32 %output_l1_1_load_14, i32 %sext_ln192_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4495 'add' 'add_ln186_364' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4496 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_367 = add i32 %output_l1_0_load_15, i32 %sext_ln151_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4496 'add' 'add_ln186_367' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4497 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_394)   --->   "%mul_ln204_18 = mul i16 %p_cast682, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4497 'mul' 'mul_ln204_18' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4498 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_397)   --->   "%mul_ln204_100 = mul i16 %p_cast675, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4498 'mul' 'mul_ln204_100' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4499 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_370 = add i32 %output_l1_3_load_13, i32 %sext_ln192_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4499 'add' 'add_ln186_370' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4500 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_373 = add i32 %output_l1_2_load_14, i32 %sext_ln192_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4500 'add' 'add_ln186_373' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4501 [1/2] (1.15ns)   --->   "%data_l1_0_load_32 = load i10 %data_l1_0_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4501 'load' 'data_l1_0_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_102 : Operation 4502 [1/2] (1.15ns)   --->   "%data_l1_0_load_33 = load i10 %data_l1_0_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4502 'load' 'data_l1_0_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_102 : Operation 4503 [2/2] (1.15ns)   --->   "%data_l1_0_load_34 = load i10 %data_l1_0_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4503 'load' 'data_l1_0_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_102 : Operation 4504 [2/2] (1.15ns)   --->   "%data_l1_0_load_35 = load i10 %data_l1_0_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4504 'load' 'data_l1_0_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 103 <SV = 74> <Delay = 2.70>
ST_103 : Operation 4505 [1/2] (1.15ns)   --->   "%data_l2_1_load_92 = load i9 %data_l2_1_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4505 'load' 'data_l2_1_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4506 [1/2] (1.15ns)   --->   "%data_l2_2_load_92 = load i9 %data_l2_2_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4506 'load' 'data_l2_2_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4507 [1/2] (1.15ns)   --->   "%data_l2_3_load_92 = load i9 %data_l2_3_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4507 'load' 'data_l2_3_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4508 [1/2] (1.15ns)   --->   "%data_l2_0_load_92 = load i9 %data_l2_0_addr_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4508 'load' 'data_l2_0_load_92' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4509 [1/1] (0.39ns)   --->   "%tmp_119 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_92, i8 %data_l2_2_load_92, i8 %data_l2_3_load_92, i8 %data_l2_0_load_92, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4509 'mux' 'tmp_119' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 4510 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_119, i10 %data_l1_1_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4510 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_103 : Operation 4511 [1/2] (1.15ns)   --->   "%data_l2_2_load_93 = load i9 %data_l2_2_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4511 'load' 'data_l2_2_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4512 [1/2] (1.15ns)   --->   "%data_l2_3_load_93 = load i9 %data_l2_3_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4512 'load' 'data_l2_3_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4513 [1/2] (1.15ns)   --->   "%data_l2_0_load_93 = load i9 %data_l2_0_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4513 'load' 'data_l2_0_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4514 [1/2] (1.15ns)   --->   "%data_l2_1_load_93 = load i9 %data_l2_1_addr_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4514 'load' 'data_l2_1_load_93' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4515 [1/1] (0.39ns)   --->   "%tmp_120 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_93, i8 %data_l2_3_load_93, i8 %data_l2_0_load_93, i8 %data_l2_1_load_93, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4515 'mux' 'tmp_120' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 4516 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_120, i10 %data_l1_1_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4516 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_103 : Operation 4517 [1/1] (0.70ns)   --->   "%add_ln141_94 = add i8, i8 %add_ln141_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4517 'add' 'add_ln141_94' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 4518 [1/1] (0.00ns)   --->   "%lshr_ln140_93 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_94, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4518 'partselect' 'lshr_ln140_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4519 [1/1] (0.00ns)   --->   "%zext_ln140_108 = zext i6 %lshr_ln140_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4519 'zext' 'zext_ln140_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4520 [1/1] (0.00ns)   --->   "%data_l2_3_addr_95 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4520 'getelementptr' 'data_l2_3_addr_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4521 [2/2] (1.15ns)   --->   "%data_l2_3_load_94 = load i9 %data_l2_3_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4521 'load' 'data_l2_3_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4522 [1/1] (0.00ns)   --->   "%data_l2_0_addr_95 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4522 'getelementptr' 'data_l2_0_addr_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4523 [2/2] (1.15ns)   --->   "%data_l2_0_load_94 = load i9 %data_l2_0_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4523 'load' 'data_l2_0_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4524 [1/1] (0.00ns)   --->   "%data_l2_1_addr_95 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4524 'getelementptr' 'data_l2_1_addr_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4525 [2/2] (1.15ns)   --->   "%data_l2_1_load_94 = load i9 %data_l2_1_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4525 'load' 'data_l2_1_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4526 [1/1] (0.00ns)   --->   "%data_l2_2_addr_95 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4526 'getelementptr' 'data_l2_2_addr_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4527 [2/2] (1.15ns)   --->   "%data_l2_2_load_94 = load i9 %data_l2_2_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4527 'load' 'data_l2_2_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4528 [1/1] (0.70ns)   --->   "%add_ln141_95 = add i8, i8 %add_ln141_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4528 'add' 'add_ln141_95' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 4529 [1/1] (0.00ns)   --->   "%lshr_ln140_94 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_95, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4529 'partselect' 'lshr_ln140_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4530 [1/1] (0.00ns)   --->   "%zext_ln140_109 = zext i6 %lshr_ln140_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4530 'zext' 'zext_ln140_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4531 [1/1] (0.00ns)   --->   "%data_l2_0_addr_96 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4531 'getelementptr' 'data_l2_0_addr_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4532 [2/2] (1.15ns)   --->   "%data_l2_0_load_95 = load i9 %data_l2_0_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4532 'load' 'data_l2_0_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4533 [1/1] (0.00ns)   --->   "%data_l2_1_addr_96 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4533 'getelementptr' 'data_l2_1_addr_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4534 [2/2] (1.15ns)   --->   "%data_l2_1_load_95 = load i9 %data_l2_1_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4534 'load' 'data_l2_1_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4535 [1/1] (0.00ns)   --->   "%data_l2_2_addr_96 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4535 'getelementptr' 'data_l2_2_addr_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4536 [2/2] (1.15ns)   --->   "%data_l2_2_load_95 = load i9 %data_l2_2_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4536 'load' 'data_l2_2_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4537 [1/1] (0.00ns)   --->   "%data_l2_3_addr_96 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4537 'getelementptr' 'data_l2_3_addr_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4538 [2/2] (1.15ns)   --->   "%data_l2_3_load_95 = load i9 %data_l2_3_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4538 'load' 'data_l2_3_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_103 : Operation 4539 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_376)   --->   "%mul_ln204_95 = mul i16 %p_cast672, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4539 'mul' 'mul_ln204_95' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4540 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_376)   --->   "%sext_ln192_68 = sext i16 %mul_ln204_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4540 'sext' 'sext_ln192_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4541 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_379)   --->   "%mul_ln204_96 = mul i16 %sext_ln151, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4541 'mul' 'mul_ln204_96' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4542 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_379)   --->   "%sext_ln151_17 = sext i16 %mul_ln204_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4542 'sext' 'sext_ln151_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4543 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_382)   --->   "%mul_ln204_17 = mul i16 %p_cast682, i16 %sext_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4543 'mul' 'mul_ln204_17' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4544 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_382)   --->   "%sext_ln192_71 = sext i16 %mul_ln204_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4544 'sext' 'sext_ln192_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4545 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_385)   --->   "%mul_ln204_97 = mul i16 %p_cast675, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4545 'mul' 'mul_ln204_97' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4546 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_385)   --->   "%sext_ln192_72 = sext i16 %mul_ln204_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4546 'sext' 'sext_ln192_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4547 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_388)   --->   "%mul_ln204_98 = mul i16 %p_cast672, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4547 'mul' 'mul_ln204_98' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4548 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_391)   --->   "%mul_ln204_99 = mul i16 %sext_ln151, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4548 'mul' 'mul_ln204_99' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4549 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_364 = add i32 %output_l1_1_load_14, i32 %sext_ln192_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4549 'add' 'add_ln186_364' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4550 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_367 = add i32 %output_l1_0_load_15, i32 %sext_ln151_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4550 'add' 'add_ln186_367' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln192_75 = sext i8 %data_l1_0_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4551 'sext' 'sext_ln192_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_103 : Operation 4552 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_394)   --->   "%mul_ln204_18 = mul i16 %p_cast682, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4552 'mul' 'mul_ln204_18' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4553 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_397)   --->   "%mul_ln204_100 = mul i16 %p_cast675, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4553 'mul' 'mul_ln204_100' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4554 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_400)   --->   "%mul_ln204_101 = mul i16 %p_cast672, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4554 'mul' 'mul_ln204_101' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4555 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_403)   --->   "%mul_ln204_102 = mul i16 %sext_ln151, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4555 'mul' 'mul_ln204_102' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4556 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_370 = add i32 %output_l1_3_load_13, i32 %sext_ln192_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4556 'add' 'add_ln186_370' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4557 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_373 = add i32 %output_l1_2_load_14, i32 %sext_ln192_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4557 'add' 'add_ln186_373' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4558 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_376 = add i32 %output_l1_1_load_15, i32 %sext_ln192_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4558 'add' 'add_ln186_376' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4559 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_379 = add i32 %output_l1_0_load_16, i32 %sext_ln151_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4559 'add' 'add_ln186_379' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4560 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_406)   --->   "%mul_ln204_19 = mul i16 %p_cast682, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4560 'mul' 'mul_ln204_19' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4561 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_409)   --->   "%mul_ln204_103 = mul i16 %p_cast675, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4561 'mul' 'mul_ln204_103' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4562 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_382 = add i32 %output_l1_3_load_14, i32 %sext_ln192_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4562 'add' 'add_ln186_382' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4563 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_385 = add i32 %output_l1_2_load_15, i32 %sext_ln192_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4563 'add' 'add_ln186_385' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4564 [1/2] (1.15ns)   --->   "%data_l1_0_load_34 = load i10 %data_l1_0_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4564 'load' 'data_l1_0_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_103 : Operation 4565 [1/2] (1.15ns)   --->   "%data_l1_0_load_35 = load i10 %data_l1_0_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4565 'load' 'data_l1_0_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_103 : Operation 4566 [2/2] (1.15ns)   --->   "%data_l1_0_load_36 = load i10 %data_l1_0_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4566 'load' 'data_l1_0_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_103 : Operation 4567 [2/2] (1.15ns)   --->   "%data_l1_0_load_37 = load i10 %data_l1_0_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4567 'load' 'data_l1_0_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 104 <SV = 75> <Delay = 2.70>
ST_104 : Operation 4568 [1/2] (1.15ns)   --->   "%data_l2_3_load_94 = load i9 %data_l2_3_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4568 'load' 'data_l2_3_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4569 [1/2] (1.15ns)   --->   "%data_l2_0_load_94 = load i9 %data_l2_0_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4569 'load' 'data_l2_0_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4570 [1/2] (1.15ns)   --->   "%data_l2_1_load_94 = load i9 %data_l2_1_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4570 'load' 'data_l2_1_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4571 [1/2] (1.15ns)   --->   "%data_l2_2_load_94 = load i9 %data_l2_2_addr_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4571 'load' 'data_l2_2_load_94' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4572 [1/1] (0.39ns)   --->   "%tmp_121 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_94, i8 %data_l2_0_load_94, i8 %data_l2_1_load_94, i8 %data_l2_2_load_94, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4572 'mux' 'tmp_121' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 4573 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_121, i10 %data_l1_1_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4573 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_104 : Operation 4574 [1/2] (1.15ns)   --->   "%data_l2_0_load_95 = load i9 %data_l2_0_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4574 'load' 'data_l2_0_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4575 [1/2] (1.15ns)   --->   "%data_l2_1_load_95 = load i9 %data_l2_1_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4575 'load' 'data_l2_1_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4576 [1/2] (1.15ns)   --->   "%data_l2_2_load_95 = load i9 %data_l2_2_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4576 'load' 'data_l2_2_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4577 [1/2] (1.15ns)   --->   "%data_l2_3_load_95 = load i9 %data_l2_3_addr_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4577 'load' 'data_l2_3_load_95' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4578 [1/1] (0.39ns)   --->   "%tmp_122 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_95, i8 %data_l2_1_load_95, i8 %data_l2_2_load_95, i8 %data_l2_3_load_95, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4578 'mux' 'tmp_122' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 4579 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_122, i10 %data_l1_1_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4579 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_104 : Operation 4580 [1/1] (0.70ns)   --->   "%add_ln141_96 = add i8, i8 %add_ln141_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4580 'add' 'add_ln141_96' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 4581 [1/1] (0.00ns)   --->   "%lshr_ln140_95 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_96, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4581 'partselect' 'lshr_ln140_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4582 [1/1] (0.00ns)   --->   "%zext_ln140_110 = zext i6 %lshr_ln140_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4582 'zext' 'zext_ln140_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4583 [1/1] (0.00ns)   --->   "%data_l2_1_addr_97 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4583 'getelementptr' 'data_l2_1_addr_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4584 [2/2] (1.15ns)   --->   "%data_l2_1_load_96 = load i9 %data_l2_1_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4584 'load' 'data_l2_1_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4585 [1/1] (0.00ns)   --->   "%data_l2_2_addr_97 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4585 'getelementptr' 'data_l2_2_addr_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4586 [2/2] (1.15ns)   --->   "%data_l2_2_load_96 = load i9 %data_l2_2_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4586 'load' 'data_l2_2_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4587 [1/1] (0.00ns)   --->   "%data_l2_3_addr_97 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4587 'getelementptr' 'data_l2_3_addr_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4588 [2/2] (1.15ns)   --->   "%data_l2_3_load_96 = load i9 %data_l2_3_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4588 'load' 'data_l2_3_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4589 [1/1] (0.00ns)   --->   "%data_l2_0_addr_97 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4589 'getelementptr' 'data_l2_0_addr_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4590 [2/2] (1.15ns)   --->   "%data_l2_0_load_96 = load i9 %data_l2_0_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4590 'load' 'data_l2_0_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4591 [1/1] (0.70ns)   --->   "%add_ln141_97 = add i8, i8 %add_ln141_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4591 'add' 'add_ln141_97' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 4592 [1/1] (0.00ns)   --->   "%lshr_ln140_96 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_97, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4592 'partselect' 'lshr_ln140_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4593 [1/1] (0.00ns)   --->   "%zext_ln140_111 = zext i6 %lshr_ln140_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4593 'zext' 'zext_ln140_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4594 [1/1] (0.00ns)   --->   "%data_l2_2_addr_98 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4594 'getelementptr' 'data_l2_2_addr_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4595 [2/2] (1.15ns)   --->   "%data_l2_2_load_97 = load i9 %data_l2_2_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4595 'load' 'data_l2_2_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4596 [1/1] (0.00ns)   --->   "%data_l2_3_addr_98 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4596 'getelementptr' 'data_l2_3_addr_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4597 [2/2] (1.15ns)   --->   "%data_l2_3_load_97 = load i9 %data_l2_3_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4597 'load' 'data_l2_3_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4598 [1/1] (0.00ns)   --->   "%data_l2_0_addr_98 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4598 'getelementptr' 'data_l2_0_addr_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4599 [2/2] (1.15ns)   --->   "%data_l2_0_load_97 = load i9 %data_l2_0_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4599 'load' 'data_l2_0_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4600 [1/1] (0.00ns)   --->   "%data_l2_1_addr_98 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4600 'getelementptr' 'data_l2_1_addr_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4601 [2/2] (1.15ns)   --->   "%data_l2_1_load_97 = load i9 %data_l2_1_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4601 'load' 'data_l2_1_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_104 : Operation 4602 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_388)   --->   "%mul_ln204_98 = mul i16 %p_cast672, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4602 'mul' 'mul_ln204_98' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4603 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_388)   --->   "%sext_ln192_73 = sext i16 %mul_ln204_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4603 'sext' 'sext_ln192_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4604 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_391)   --->   "%mul_ln204_99 = mul i16 %sext_ln151, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4604 'mul' 'mul_ln204_99' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4605 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_391)   --->   "%sext_ln151_18 = sext i16 %mul_ln204_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4605 'sext' 'sext_ln151_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4606 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_394)   --->   "%mul_ln204_18 = mul i16 %p_cast682, i16 %sext_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4606 'mul' 'mul_ln204_18' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4607 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_394)   --->   "%sext_ln192_76 = sext i16 %mul_ln204_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4607 'sext' 'sext_ln192_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4608 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_397)   --->   "%mul_ln204_100 = mul i16 %p_cast675, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4608 'mul' 'mul_ln204_100' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4609 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_397)   --->   "%sext_ln192_77 = sext i16 %mul_ln204_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4609 'sext' 'sext_ln192_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4610 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_400)   --->   "%mul_ln204_101 = mul i16 %p_cast672, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4610 'mul' 'mul_ln204_101' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4611 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_403)   --->   "%mul_ln204_102 = mul i16 %sext_ln151, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4611 'mul' 'mul_ln204_102' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4612 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_376 = add i32 %output_l1_1_load_15, i32 %sext_ln192_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4612 'add' 'add_ln186_376' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4613 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_379 = add i32 %output_l1_0_load_16, i32 %sext_ln151_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4613 'add' 'add_ln186_379' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4614 [1/1] (0.00ns)   --->   "%sext_ln192_80 = sext i8 %data_l1_0_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4614 'sext' 'sext_ln192_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_104 : Operation 4615 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_406)   --->   "%mul_ln204_19 = mul i16 %p_cast682, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4615 'mul' 'mul_ln204_19' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4616 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_409)   --->   "%mul_ln204_103 = mul i16 %p_cast675, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4616 'mul' 'mul_ln204_103' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4617 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_412)   --->   "%mul_ln204_104 = mul i16 %p_cast672, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4617 'mul' 'mul_ln204_104' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4618 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_415)   --->   "%mul_ln204_105 = mul i16 %sext_ln151, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4618 'mul' 'mul_ln204_105' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4619 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_382 = add i32 %output_l1_3_load_14, i32 %sext_ln192_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4619 'add' 'add_ln186_382' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4620 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_385 = add i32 %output_l1_2_load_15, i32 %sext_ln192_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4620 'add' 'add_ln186_385' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4621 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_388 = add i32 %output_l1_1_load_16, i32 %sext_ln192_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4621 'add' 'add_ln186_388' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4622 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_391 = add i32 %output_l1_0_load_17, i32 %sext_ln151_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4622 'add' 'add_ln186_391' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4623 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_418)   --->   "%mul_ln204_20 = mul i16 %p_cast682, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4623 'mul' 'mul_ln204_20' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4624 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_421)   --->   "%mul_ln204_106 = mul i16 %p_cast675, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4624 'mul' 'mul_ln204_106' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4625 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_394 = add i32 %output_l1_3_load_15, i32 %sext_ln192_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4625 'add' 'add_ln186_394' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4626 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_397 = add i32 %output_l1_2_load_16, i32 %sext_ln192_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4626 'add' 'add_ln186_397' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_104 : Operation 4627 [1/2] (1.15ns)   --->   "%data_l1_0_load_36 = load i10 %data_l1_0_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4627 'load' 'data_l1_0_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_104 : Operation 4628 [1/2] (1.15ns)   --->   "%data_l1_0_load_37 = load i10 %data_l1_0_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4628 'load' 'data_l1_0_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_104 : Operation 4629 [2/2] (1.15ns)   --->   "%data_l1_0_load_38 = load i10 %data_l1_0_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4629 'load' 'data_l1_0_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_104 : Operation 4630 [2/2] (1.15ns)   --->   "%data_l1_0_load_39 = load i10 %data_l1_0_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4630 'load' 'data_l1_0_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 105 <SV = 76> <Delay = 3.27>
ST_105 : Operation 4631 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i5 %select_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4631 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4632 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i2 %select_ln108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 4632 'zext' 'zext_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4633 [1/2] (1.15ns)   --->   "%data_l2_1_load_96 = load i9 %data_l2_1_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4633 'load' 'data_l2_1_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4634 [1/2] (1.15ns)   --->   "%data_l2_2_load_96 = load i9 %data_l2_2_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4634 'load' 'data_l2_2_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4635 [1/2] (1.15ns)   --->   "%data_l2_3_load_96 = load i9 %data_l2_3_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4635 'load' 'data_l2_3_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4636 [1/2] (1.15ns)   --->   "%data_l2_0_load_96 = load i9 %data_l2_0_addr_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4636 'load' 'data_l2_0_load_96' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4637 [1/1] (0.39ns)   --->   "%tmp_123 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_96, i8 %data_l2_2_load_96, i8 %data_l2_3_load_96, i8 %data_l2_0_load_96, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4637 'mux' 'tmp_123' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 4638 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_123, i10 %data_l1_1_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4638 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_105 : Operation 4639 [1/2] (1.15ns)   --->   "%data_l2_2_load_97 = load i9 %data_l2_2_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4639 'load' 'data_l2_2_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4640 [1/2] (1.15ns)   --->   "%data_l2_3_load_97 = load i9 %data_l2_3_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4640 'load' 'data_l2_3_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4641 [1/2] (1.15ns)   --->   "%data_l2_0_load_97 = load i9 %data_l2_0_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4641 'load' 'data_l2_0_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4642 [1/2] (1.15ns)   --->   "%data_l2_1_load_97 = load i9 %data_l2_1_addr_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4642 'load' 'data_l2_1_load_97' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4643 [1/1] (0.39ns)   --->   "%tmp_124 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_97, i8 %data_l2_3_load_97, i8 %data_l2_0_load_97, i8 %data_l2_1_load_97, i64 %zext_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4643 'mux' 'tmp_124' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 4644 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_124, i10 %data_l1_1_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4644 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_105 : Operation 4645 [1/1] (0.70ns)   --->   "%empty_102 = add i8, i8 %zext_ln110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 4645 'add' 'empty_102' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 4646 [1/1] (0.70ns)   --->   "%add_ln141_105 = add i8 %zext_ln141_1, i8 %empty_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4646 'add' 'add_ln141_105' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 4647 [1/1] (0.00ns)   --->   "%lshr_ln140_104 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_105, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4647 'partselect' 'lshr_ln140_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4648 [1/1] (0.70ns)   --->   "%add_ln141_110 = add i8, i8 %add_ln141_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4648 'add' 'add_ln141_110' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 4649 [1/1] (0.00ns)   --->   "%lshr_ln140_109 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_110, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4649 'partselect' 'lshr_ln140_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4650 [1/1] (0.00ns)   --->   "%zext_ln140_124 = zext i6 %lshr_ln140_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4650 'zext' 'zext_ln140_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4651 [1/1] (0.00ns)   --->   "%data_l2_1_addr_111 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4651 'getelementptr' 'data_l2_1_addr_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4652 [2/2] (1.15ns)   --->   "%data_l2_1_load_110 = load i9 %data_l2_1_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4652 'load' 'data_l2_1_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4653 [1/1] (0.00ns)   --->   "%data_l2_2_addr_111 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4653 'getelementptr' 'data_l2_2_addr_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4654 [2/2] (1.15ns)   --->   "%data_l2_2_load_110 = load i9 %data_l2_2_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4654 'load' 'data_l2_2_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4655 [1/1] (0.00ns)   --->   "%data_l2_3_addr_111 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4655 'getelementptr' 'data_l2_3_addr_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4656 [2/2] (1.15ns)   --->   "%data_l2_3_load_110 = load i9 %data_l2_3_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4656 'load' 'data_l2_3_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4657 [1/1] (0.00ns)   --->   "%data_l2_0_addr_111 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4657 'getelementptr' 'data_l2_0_addr_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4658 [2/2] (1.15ns)   --->   "%data_l2_0_load_110 = load i9 %data_l2_0_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4658 'load' 'data_l2_0_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4659 [1/1] (0.70ns)   --->   "%add_ln141_111 = add i8, i8 %add_ln141_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4659 'add' 'add_ln141_111' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 4660 [1/1] (0.00ns)   --->   "%lshr_ln140_110 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_111, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4660 'partselect' 'lshr_ln140_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4661 [1/1] (0.00ns)   --->   "%zext_ln140_125 = zext i6 %lshr_ln140_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4661 'zext' 'zext_ln140_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4662 [1/1] (0.00ns)   --->   "%data_l2_2_addr_112 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4662 'getelementptr' 'data_l2_2_addr_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4663 [2/2] (1.15ns)   --->   "%data_l2_2_load_111 = load i9 %data_l2_2_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4663 'load' 'data_l2_2_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4664 [1/1] (0.00ns)   --->   "%data_l2_3_addr_112 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4664 'getelementptr' 'data_l2_3_addr_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4665 [2/2] (1.15ns)   --->   "%data_l2_3_load_111 = load i9 %data_l2_3_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4665 'load' 'data_l2_3_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4666 [1/1] (0.00ns)   --->   "%data_l2_0_addr_112 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4666 'getelementptr' 'data_l2_0_addr_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4667 [2/2] (1.15ns)   --->   "%data_l2_0_load_111 = load i9 %data_l2_0_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4667 'load' 'data_l2_0_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4668 [1/1] (0.00ns)   --->   "%data_l2_1_addr_112 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4668 'getelementptr' 'data_l2_1_addr_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4669 [2/2] (1.15ns)   --->   "%data_l2_1_load_111 = load i9 %data_l2_1_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4669 'load' 'data_l2_1_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_105 : Operation 4670 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_400)   --->   "%mul_ln204_101 = mul i16 %p_cast672, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4670 'mul' 'mul_ln204_101' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4671 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_400)   --->   "%sext_ln192_78 = sext i16 %mul_ln204_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4671 'sext' 'sext_ln192_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4672 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_403)   --->   "%mul_ln204_102 = mul i16 %sext_ln151, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4672 'mul' 'mul_ln204_102' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4673 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_403)   --->   "%sext_ln151_19 = sext i16 %mul_ln204_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4673 'sext' 'sext_ln151_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4674 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_406)   --->   "%mul_ln204_19 = mul i16 %p_cast682, i16 %sext_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4674 'mul' 'mul_ln204_19' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4675 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_406)   --->   "%sext_ln192_81 = sext i16 %mul_ln204_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4675 'sext' 'sext_ln192_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4676 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_409)   --->   "%mul_ln204_103 = mul i16 %p_cast675, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4676 'mul' 'mul_ln204_103' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4677 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_409)   --->   "%sext_ln192_82 = sext i16 %mul_ln204_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4677 'sext' 'sext_ln192_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4678 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_412)   --->   "%mul_ln204_104 = mul i16 %p_cast672, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4678 'mul' 'mul_ln204_104' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4679 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_415)   --->   "%mul_ln204_105 = mul i16 %sext_ln151, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4679 'mul' 'mul_ln204_105' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4680 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_388 = add i32 %output_l1_1_load_16, i32 %sext_ln192_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4680 'add' 'add_ln186_388' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4681 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_391 = add i32 %output_l1_0_load_17, i32 %sext_ln151_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4681 'add' 'add_ln186_391' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln192_85 = sext i8 %data_l1_0_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4682 'sext' 'sext_ln192_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_105 : Operation 4683 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_418)   --->   "%mul_ln204_20 = mul i16 %p_cast682, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4683 'mul' 'mul_ln204_20' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4684 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_421)   --->   "%mul_ln204_106 = mul i16 %p_cast675, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4684 'mul' 'mul_ln204_106' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4685 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_424)   --->   "%mul_ln204_107 = mul i16 %p_cast672, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4685 'mul' 'mul_ln204_107' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4686 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_427)   --->   "%mul_ln204_108 = mul i16 %sext_ln151, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4686 'mul' 'mul_ln204_108' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4687 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_394 = add i32 %output_l1_3_load_15, i32 %sext_ln192_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4687 'add' 'add_ln186_394' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4688 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_397 = add i32 %output_l1_2_load_16, i32 %sext_ln192_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4688 'add' 'add_ln186_397' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4689 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_400 = add i32 %output_l1_1_load_17, i32 %sext_ln192_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4689 'add' 'add_ln186_400' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4690 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_403 = add i32 %output_l1_0_load_18, i32 %sext_ln151_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4690 'add' 'add_ln186_403' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4691 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_430)   --->   "%mul_ln204_21 = mul i16 %p_cast682, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4691 'mul' 'mul_ln204_21' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4692 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_433)   --->   "%mul_ln204_109 = mul i16 %p_cast675, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4692 'mul' 'mul_ln204_109' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4693 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_406 = add i32 %output_l1_3_load_16, i32 %sext_ln192_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4693 'add' 'add_ln186_406' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4694 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_409 = add i32 %output_l1_2_load_17, i32 %sext_ln192_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4694 'add' 'add_ln186_409' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_105 : Operation 4695 [1/2] (1.15ns)   --->   "%data_l1_0_load_38 = load i10 %data_l1_0_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4695 'load' 'data_l1_0_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_105 : Operation 4696 [1/2] (1.15ns)   --->   "%data_l1_0_load_39 = load i10 %data_l1_0_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4696 'load' 'data_l1_0_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_105 : Operation 4697 [2/2] (1.15ns)   --->   "%data_l1_0_load_40 = load i10 %data_l1_0_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4697 'load' 'data_l1_0_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_105 : Operation 4698 [2/2] (1.15ns)   --->   "%data_l1_0_load_41 = load i10 %data_l1_0_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4698 'load' 'data_l1_0_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 106 <SV = 77> <Delay = 2.70>
ST_106 : Operation 4699 [1/1] (0.00ns)   --->   "%zext_ln108_7 = zext i6 %select_ln108_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 4699 'zext' 'zext_ln108_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4700 [1/1] (0.12ns)   --->   "%xor_ln141 = xor i2 %select_ln108, i2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4700 'xor' 'xor_ln141' <Predicate = (!icmp_ln108)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 4701 [1/1] (0.43ns)   --->   "%add_ln140_7 = add i2 %xor_ln141, i2 %select_ln108_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4701 'add' 'add_ln140_7' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 4702 [1/1] (0.00ns)   --->   "%zext_ln140_8 = zext i2 %add_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4702 'zext' 'zext_ln140_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4703 [1/2] (1.15ns)   --->   "%data_l2_1_load_110 = load i9 %data_l2_1_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4703 'load' 'data_l2_1_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4704 [1/2] (1.15ns)   --->   "%data_l2_2_load_110 = load i9 %data_l2_2_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4704 'load' 'data_l2_2_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4705 [1/2] (1.15ns)   --->   "%data_l2_3_load_110 = load i9 %data_l2_3_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4705 'load' 'data_l2_3_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4706 [1/2] (1.15ns)   --->   "%data_l2_0_load_110 = load i9 %data_l2_0_addr_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4706 'load' 'data_l2_0_load_110' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4707 [1/1] (0.39ns)   --->   "%tmp_137 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_110, i8 %data_l2_2_load_110, i8 %data_l2_3_load_110, i8 %data_l2_0_load_110, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4707 'mux' 'tmp_137' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 4708 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_137, i10 %data_l1_2_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4708 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_106 : Operation 4709 [1/2] (1.15ns)   --->   "%data_l2_2_load_111 = load i9 %data_l2_2_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4709 'load' 'data_l2_2_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4710 [1/2] (1.15ns)   --->   "%data_l2_3_load_111 = load i9 %data_l2_3_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4710 'load' 'data_l2_3_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4711 [1/2] (1.15ns)   --->   "%data_l2_0_load_111 = load i9 %data_l2_0_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4711 'load' 'data_l2_0_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4712 [1/2] (1.15ns)   --->   "%data_l2_1_load_111 = load i9 %data_l2_1_addr_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4712 'load' 'data_l2_1_load_111' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4713 [1/1] (0.39ns)   --->   "%tmp_138 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_111, i8 %data_l2_3_load_111, i8 %data_l2_0_load_111, i8 %data_l2_1_load_111, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4713 'mux' 'tmp_138' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 4714 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_138, i10 %data_l1_2_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4714 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_106 : Operation 4715 [1/1] (0.70ns)   --->   "%add_ln141_112 = add i8 %zext_ln108_7, i8 %empty_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4715 'add' 'add_ln141_112' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 4716 [1/1] (0.00ns)   --->   "%lshr_ln140_111 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_112, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4716 'partselect' 'lshr_ln140_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4717 [1/1] (0.00ns)   --->   "%zext_ln140_126 = zext i6 %lshr_ln140_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4717 'zext' 'zext_ln140_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4718 [1/1] (0.00ns)   --->   "%data_l2_0_addr_113 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4718 'getelementptr' 'data_l2_0_addr_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4719 [2/2] (1.15ns)   --->   "%data_l2_0_load_112 = load i9 %data_l2_0_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4719 'load' 'data_l2_0_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4720 [1/1] (0.00ns)   --->   "%data_l2_1_addr_113 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4720 'getelementptr' 'data_l2_1_addr_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4721 [2/2] (1.15ns)   --->   "%data_l2_1_load_112 = load i9 %data_l2_1_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4721 'load' 'data_l2_1_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4722 [1/1] (0.00ns)   --->   "%data_l2_2_addr_113 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4722 'getelementptr' 'data_l2_2_addr_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4723 [2/2] (1.15ns)   --->   "%data_l2_2_load_112 = load i9 %data_l2_2_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4723 'load' 'data_l2_2_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4724 [1/1] (0.00ns)   --->   "%data_l2_3_addr_113 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4724 'getelementptr' 'data_l2_3_addr_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4725 [2/2] (1.15ns)   --->   "%data_l2_3_load_112 = load i9 %data_l2_3_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4725 'load' 'data_l2_3_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4726 [1/1] (0.70ns)   --->   "%add_ln141_113 = add i8, i8 %add_ln141_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4726 'add' 'add_ln141_113' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 4727 [1/1] (0.00ns)   --->   "%lshr_ln140_112 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_113, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4727 'partselect' 'lshr_ln140_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4728 [1/1] (0.00ns)   --->   "%zext_ln140_127 = zext i6 %lshr_ln140_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4728 'zext' 'zext_ln140_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4729 [1/1] (0.00ns)   --->   "%data_l2_1_addr_114 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4729 'getelementptr' 'data_l2_1_addr_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4730 [2/2] (1.15ns)   --->   "%data_l2_1_load_113 = load i9 %data_l2_1_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4730 'load' 'data_l2_1_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4731 [1/1] (0.00ns)   --->   "%data_l2_2_addr_114 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4731 'getelementptr' 'data_l2_2_addr_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4732 [2/2] (1.15ns)   --->   "%data_l2_2_load_113 = load i9 %data_l2_2_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4732 'load' 'data_l2_2_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4733 [1/1] (0.00ns)   --->   "%data_l2_3_addr_114 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4733 'getelementptr' 'data_l2_3_addr_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4734 [2/2] (1.15ns)   --->   "%data_l2_3_load_113 = load i9 %data_l2_3_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4734 'load' 'data_l2_3_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4735 [1/1] (0.00ns)   --->   "%data_l2_0_addr_114 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4735 'getelementptr' 'data_l2_0_addr_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4736 [2/2] (1.15ns)   --->   "%data_l2_0_load_113 = load i9 %data_l2_0_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4736 'load' 'data_l2_0_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_106 : Operation 4737 [2/2] (1.15ns)   --->   "%data_l1_1_load = load i10 %data_l1_1_addr_7, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4737 'load' 'data_l1_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_106 : Operation 4738 [2/2] (1.15ns)   --->   "%data_l1_1_load_1 = load i10 %data_l1_1_addr_8, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4738 'load' 'data_l1_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_106 : Operation 4739 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_412)   --->   "%mul_ln204_104 = mul i16 %p_cast672, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4739 'mul' 'mul_ln204_104' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4740 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_412)   --->   "%sext_ln192_83 = sext i16 %mul_ln204_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4740 'sext' 'sext_ln192_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4741 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_415)   --->   "%mul_ln204_105 = mul i16 %sext_ln151, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4741 'mul' 'mul_ln204_105' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4742 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_415)   --->   "%sext_ln151_20 = sext i16 %mul_ln204_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4742 'sext' 'sext_ln151_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4743 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_418)   --->   "%mul_ln204_20 = mul i16 %p_cast682, i16 %sext_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4743 'mul' 'mul_ln204_20' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4744 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_418)   --->   "%sext_ln192_86 = sext i16 %mul_ln204_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4744 'sext' 'sext_ln192_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4745 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_421)   --->   "%mul_ln204_106 = mul i16 %p_cast675, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4745 'mul' 'mul_ln204_106' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4746 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_421)   --->   "%sext_ln192_87 = sext i16 %mul_ln204_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4746 'sext' 'sext_ln192_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4747 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_424)   --->   "%mul_ln204_107 = mul i16 %p_cast672, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4747 'mul' 'mul_ln204_107' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4748 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_427)   --->   "%mul_ln204_108 = mul i16 %sext_ln151, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4748 'mul' 'mul_ln204_108' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4749 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_400 = add i32 %output_l1_1_load_17, i32 %sext_ln192_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4749 'add' 'add_ln186_400' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4750 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_403 = add i32 %output_l1_0_load_18, i32 %sext_ln151_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4750 'add' 'add_ln186_403' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4751 [1/1] (0.00ns)   --->   "%sext_ln192_90 = sext i8 %data_l1_0_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4751 'sext' 'sext_ln192_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_106 : Operation 4752 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_430)   --->   "%mul_ln204_21 = mul i16 %p_cast682, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4752 'mul' 'mul_ln204_21' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4753 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_433)   --->   "%mul_ln204_109 = mul i16 %p_cast675, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4753 'mul' 'mul_ln204_109' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4754 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_436)   --->   "%mul_ln204_110 = mul i16 %p_cast672, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4754 'mul' 'mul_ln204_110' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4755 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_439)   --->   "%mul_ln204_111 = mul i16 %sext_ln151, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4755 'mul' 'mul_ln204_111' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4756 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_406 = add i32 %output_l1_3_load_16, i32 %sext_ln192_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4756 'add' 'add_ln186_406' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4757 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_409 = add i32 %output_l1_2_load_17, i32 %sext_ln192_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4757 'add' 'add_ln186_409' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4758 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_412 = add i32 %output_l1_1_load_18, i32 %sext_ln192_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4758 'add' 'add_ln186_412' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4759 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_415 = add i32 %output_l1_0_load_19, i32 %sext_ln151_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4759 'add' 'add_ln186_415' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4760 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_442)   --->   "%mul_ln204_22 = mul i16 %p_cast682, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4760 'mul' 'mul_ln204_22' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4761 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_445)   --->   "%mul_ln204_112 = mul i16 %p_cast675, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4761 'mul' 'mul_ln204_112' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4762 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_418 = add i32 %output_l1_3_load_17, i32 %sext_ln192_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4762 'add' 'add_ln186_418' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4763 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_421 = add i32 %output_l1_2_load_18, i32 %sext_ln192_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4763 'add' 'add_ln186_421' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_106 : Operation 4764 [1/2] (1.15ns)   --->   "%data_l1_0_load_40 = load i10 %data_l1_0_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4764 'load' 'data_l1_0_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_106 : Operation 4765 [1/2] (1.15ns)   --->   "%data_l1_0_load_41 = load i10 %data_l1_0_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4765 'load' 'data_l1_0_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_106 : Operation 4766 [2/2] (1.15ns)   --->   "%data_l1_0_load_42 = load i10 %data_l1_0_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4766 'load' 'data_l1_0_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_106 : Operation 4767 [2/2] (1.15ns)   --->   "%data_l1_0_load_43 = load i10 %data_l1_0_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4767 'load' 'data_l1_0_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 107 <SV = 78> <Delay = 2.70>
ST_107 : Operation 4768 [1/1] (0.43ns)   --->   "%add_ln140_8 = add i2 %xor_ln141, i2 %select_ln108_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4768 'add' 'add_ln140_8' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 4769 [1/1] (0.00ns)   --->   "%zext_ln140_9 = zext i2 %add_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4769 'zext' 'zext_ln140_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4770 [1/2] (1.15ns)   --->   "%data_l2_0_load_112 = load i9 %data_l2_0_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4770 'load' 'data_l2_0_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4771 [1/2] (1.15ns)   --->   "%data_l2_1_load_112 = load i9 %data_l2_1_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4771 'load' 'data_l2_1_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4772 [1/2] (1.15ns)   --->   "%data_l2_2_load_112 = load i9 %data_l2_2_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4772 'load' 'data_l2_2_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4773 [1/2] (1.15ns)   --->   "%data_l2_3_load_112 = load i9 %data_l2_3_addr_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4773 'load' 'data_l2_3_load_112' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4774 [1/1] (0.39ns)   --->   "%tmp_139 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_112, i8 %data_l2_1_load_112, i8 %data_l2_2_load_112, i8 %data_l2_3_load_112, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4774 'mux' 'tmp_139' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 4775 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_139, i10 %data_l1_2_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4775 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4776 [1/2] (1.15ns)   --->   "%data_l2_1_load_113 = load i9 %data_l2_1_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4776 'load' 'data_l2_1_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4777 [1/2] (1.15ns)   --->   "%data_l2_2_load_113 = load i9 %data_l2_2_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4777 'load' 'data_l2_2_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4778 [1/2] (1.15ns)   --->   "%data_l2_3_load_113 = load i9 %data_l2_3_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4778 'load' 'data_l2_3_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4779 [1/2] (1.15ns)   --->   "%data_l2_0_load_113 = load i9 %data_l2_0_addr_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4779 'load' 'data_l2_0_load_113' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4780 [1/1] (0.39ns)   --->   "%tmp_140 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_113, i8 %data_l2_2_load_113, i8 %data_l2_3_load_113, i8 %data_l2_0_load_113, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4780 'mux' 'tmp_140' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 4781 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_140, i10 %data_l1_2_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4781 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4782 [1/1] (0.70ns)   --->   "%add_ln141_114 = add i8, i8 %add_ln141_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4782 'add' 'add_ln141_114' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 4783 [1/1] (0.00ns)   --->   "%lshr_ln140_113 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_114, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4783 'partselect' 'lshr_ln140_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4784 [1/1] (0.00ns)   --->   "%zext_ln140_128 = zext i6 %lshr_ln140_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4784 'zext' 'zext_ln140_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4785 [1/1] (0.00ns)   --->   "%data_l2_2_addr_115 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4785 'getelementptr' 'data_l2_2_addr_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4786 [2/2] (1.15ns)   --->   "%data_l2_2_load_114 = load i9 %data_l2_2_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4786 'load' 'data_l2_2_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4787 [1/1] (0.00ns)   --->   "%data_l2_3_addr_115 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4787 'getelementptr' 'data_l2_3_addr_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4788 [2/2] (1.15ns)   --->   "%data_l2_3_load_114 = load i9 %data_l2_3_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4788 'load' 'data_l2_3_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4789 [1/1] (0.00ns)   --->   "%data_l2_0_addr_115 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4789 'getelementptr' 'data_l2_0_addr_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4790 [2/2] (1.15ns)   --->   "%data_l2_0_load_114 = load i9 %data_l2_0_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4790 'load' 'data_l2_0_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4791 [1/1] (0.00ns)   --->   "%data_l2_1_addr_115 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4791 'getelementptr' 'data_l2_1_addr_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4792 [2/2] (1.15ns)   --->   "%data_l2_1_load_114 = load i9 %data_l2_1_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4792 'load' 'data_l2_1_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4793 [1/1] (0.70ns)   --->   "%add_ln141_115 = add i8, i8 %add_ln141_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4793 'add' 'add_ln141_115' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 4794 [1/1] (0.00ns)   --->   "%lshr_ln140_114 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_115, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4794 'partselect' 'lshr_ln140_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4795 [1/1] (0.00ns)   --->   "%zext_ln140_129 = zext i6 %lshr_ln140_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4795 'zext' 'zext_ln140_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4796 [1/1] (0.00ns)   --->   "%data_l2_3_addr_116 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4796 'getelementptr' 'data_l2_3_addr_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4797 [2/2] (1.15ns)   --->   "%data_l2_3_load_115 = load i9 %data_l2_3_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4797 'load' 'data_l2_3_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4798 [1/1] (0.00ns)   --->   "%data_l2_0_addr_116 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4798 'getelementptr' 'data_l2_0_addr_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4799 [2/2] (1.15ns)   --->   "%data_l2_0_load_115 = load i9 %data_l2_0_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4799 'load' 'data_l2_0_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4800 [1/1] (0.00ns)   --->   "%data_l2_1_addr_116 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4800 'getelementptr' 'data_l2_1_addr_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4801 [2/2] (1.15ns)   --->   "%data_l2_1_load_115 = load i9 %data_l2_1_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4801 'load' 'data_l2_1_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4802 [1/1] (0.00ns)   --->   "%data_l2_2_addr_116 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4802 'getelementptr' 'data_l2_2_addr_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4803 [2/2] (1.15ns)   --->   "%data_l2_2_load_115 = load i9 %data_l2_2_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4803 'load' 'data_l2_2_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_107 : Operation 4804 [1/2] (1.15ns)   --->   "%data_l1_1_load = load i10 %data_l1_1_addr_7, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4804 'load' 'data_l1_1_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4805 [1/2] (1.15ns)   --->   "%data_l1_1_load_1 = load i10 %data_l1_1_addr_8, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4805 'load' 'data_l1_1_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4806 [2/2] (1.15ns)   --->   "%data_l1_1_load_2 = load i10 %data_l1_1_addr_9, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4806 'load' 'data_l1_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4807 [2/2] (1.15ns)   --->   "%data_l1_1_load_3 = load i10 %data_l1_1_addr_10, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4807 'load' 'data_l1_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4808 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_424)   --->   "%mul_ln204_107 = mul i16 %p_cast672, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4808 'mul' 'mul_ln204_107' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4809 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_424)   --->   "%sext_ln192_88 = sext i16 %mul_ln204_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4809 'sext' 'sext_ln192_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4810 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_427)   --->   "%mul_ln204_108 = mul i16 %sext_ln151, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4810 'mul' 'mul_ln204_108' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4811 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_427)   --->   "%sext_ln151_21 = sext i16 %mul_ln204_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4811 'sext' 'sext_ln151_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4812 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_430)   --->   "%mul_ln204_21 = mul i16 %p_cast682, i16 %sext_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4812 'mul' 'mul_ln204_21' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4813 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_430)   --->   "%sext_ln192_91 = sext i16 %mul_ln204_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4813 'sext' 'sext_ln192_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4814 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_433)   --->   "%mul_ln204_109 = mul i16 %p_cast675, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4814 'mul' 'mul_ln204_109' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4815 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_433)   --->   "%sext_ln192_92 = sext i16 %mul_ln204_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4815 'sext' 'sext_ln192_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4816 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_436)   --->   "%mul_ln204_110 = mul i16 %p_cast672, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4816 'mul' 'mul_ln204_110' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4817 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_439)   --->   "%mul_ln204_111 = mul i16 %sext_ln151, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4817 'mul' 'mul_ln204_111' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4818 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_412 = add i32 %output_l1_1_load_18, i32 %sext_ln192_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4818 'add' 'add_ln186_412' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4819 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_415 = add i32 %output_l1_0_load_19, i32 %sext_ln151_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4819 'add' 'add_ln186_415' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln192_95 = sext i8 %data_l1_0_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4820 'sext' 'sext_ln192_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_107 : Operation 4821 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_442)   --->   "%mul_ln204_22 = mul i16 %p_cast682, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4821 'mul' 'mul_ln204_22' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4822 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_445)   --->   "%mul_ln204_112 = mul i16 %p_cast675, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4822 'mul' 'mul_ln204_112' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4823 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_448)   --->   "%mul_ln204_113 = mul i16 %p_cast672, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4823 'mul' 'mul_ln204_113' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4824 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_451)   --->   "%mul_ln204_114 = mul i16 %sext_ln151, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4824 'mul' 'mul_ln204_114' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4825 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_418 = add i32 %output_l1_3_load_17, i32 %sext_ln192_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4825 'add' 'add_ln186_418' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4826 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_421 = add i32 %output_l1_2_load_18, i32 %sext_ln192_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4826 'add' 'add_ln186_421' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4827 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_424 = add i32 %output_l1_1_load_19, i32 %sext_ln192_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4827 'add' 'add_ln186_424' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4828 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_427 = add i32 %output_l1_0_load_20, i32 %sext_ln151_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4828 'add' 'add_ln186_427' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4829 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_454)   --->   "%mul_ln204_23 = mul i16 %p_cast682, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4829 'mul' 'mul_ln204_23' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4830 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_457)   --->   "%mul_ln204_115 = mul i16 %p_cast675, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4830 'mul' 'mul_ln204_115' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4831 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_430 = add i32 %output_l1_3_load_18, i32 %sext_ln192_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4831 'add' 'add_ln186_430' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4832 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_433 = add i32 %output_l1_2_load_19, i32 %sext_ln192_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4832 'add' 'add_ln186_433' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_107 : Operation 4833 [1/2] (1.15ns)   --->   "%data_l1_0_load_42 = load i10 %data_l1_0_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4833 'load' 'data_l1_0_load_42' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4834 [1/2] (1.15ns)   --->   "%data_l1_0_load_43 = load i10 %data_l1_0_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4834 'load' 'data_l1_0_load_43' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4835 [2/2] (1.15ns)   --->   "%data_l1_0_load_44 = load i10 %data_l1_0_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4835 'load' 'data_l1_0_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_107 : Operation 4836 [2/2] (1.15ns)   --->   "%data_l1_0_load_45 = load i10 %data_l1_0_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4836 'load' 'data_l1_0_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 108 <SV = 79> <Delay = 2.70>
ST_108 : Operation 4837 [1/2] (1.15ns)   --->   "%data_l2_2_load_114 = load i9 %data_l2_2_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4837 'load' 'data_l2_2_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4838 [1/2] (1.15ns)   --->   "%data_l2_3_load_114 = load i9 %data_l2_3_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4838 'load' 'data_l2_3_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4839 [1/2] (1.15ns)   --->   "%data_l2_0_load_114 = load i9 %data_l2_0_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4839 'load' 'data_l2_0_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4840 [1/2] (1.15ns)   --->   "%data_l2_1_load_114 = load i9 %data_l2_1_addr_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4840 'load' 'data_l2_1_load_114' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4841 [1/1] (0.39ns)   --->   "%tmp_141 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_114, i8 %data_l2_3_load_114, i8 %data_l2_0_load_114, i8 %data_l2_1_load_114, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4841 'mux' 'tmp_141' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 4842 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_141, i10 %data_l1_2_addr_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4842 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4843 [1/2] (1.15ns)   --->   "%data_l2_3_load_115 = load i9 %data_l2_3_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4843 'load' 'data_l2_3_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4844 [1/2] (1.15ns)   --->   "%data_l2_0_load_115 = load i9 %data_l2_0_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4844 'load' 'data_l2_0_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4845 [1/2] (1.15ns)   --->   "%data_l2_1_load_115 = load i9 %data_l2_1_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4845 'load' 'data_l2_1_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4846 [1/2] (1.15ns)   --->   "%data_l2_2_load_115 = load i9 %data_l2_2_addr_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4846 'load' 'data_l2_2_load_115' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4847 [1/1] (0.39ns)   --->   "%tmp_142 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_115, i8 %data_l2_0_load_115, i8 %data_l2_1_load_115, i8 %data_l2_2_load_115, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4847 'mux' 'tmp_142' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 4848 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_142, i10 %data_l1_2_addr_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4848 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4849 [1/1] (0.70ns)   --->   "%add_ln141_116 = add i8, i8 %add_ln141_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4849 'add' 'add_ln141_116' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 4850 [1/1] (0.00ns)   --->   "%lshr_ln140_115 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_116, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4850 'partselect' 'lshr_ln140_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4851 [1/1] (0.00ns)   --->   "%zext_ln140_130 = zext i6 %lshr_ln140_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4851 'zext' 'zext_ln140_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4852 [1/1] (0.00ns)   --->   "%data_l2_0_addr_117 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4852 'getelementptr' 'data_l2_0_addr_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4853 [2/2] (1.15ns)   --->   "%data_l2_0_load_116 = load i9 %data_l2_0_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4853 'load' 'data_l2_0_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4854 [1/1] (0.00ns)   --->   "%data_l2_1_addr_117 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4854 'getelementptr' 'data_l2_1_addr_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4855 [2/2] (1.15ns)   --->   "%data_l2_1_load_116 = load i9 %data_l2_1_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4855 'load' 'data_l2_1_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4856 [1/1] (0.00ns)   --->   "%data_l2_2_addr_117 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4856 'getelementptr' 'data_l2_2_addr_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4857 [2/2] (1.15ns)   --->   "%data_l2_2_load_116 = load i9 %data_l2_2_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4857 'load' 'data_l2_2_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4858 [1/1] (0.00ns)   --->   "%data_l2_3_addr_117 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4858 'getelementptr' 'data_l2_3_addr_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4859 [2/2] (1.15ns)   --->   "%data_l2_3_load_116 = load i9 %data_l2_3_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4859 'load' 'data_l2_3_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4860 [1/1] (0.70ns)   --->   "%add_ln141_117 = add i8, i8 %add_ln141_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4860 'add' 'add_ln141_117' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 4861 [1/1] (0.00ns)   --->   "%lshr_ln140_116 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_117, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4861 'partselect' 'lshr_ln140_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4862 [1/1] (0.00ns)   --->   "%zext_ln140_131 = zext i6 %lshr_ln140_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4862 'zext' 'zext_ln140_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4863 [1/1] (0.00ns)   --->   "%data_l2_1_addr_118 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4863 'getelementptr' 'data_l2_1_addr_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4864 [2/2] (1.15ns)   --->   "%data_l2_1_load_117 = load i9 %data_l2_1_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4864 'load' 'data_l2_1_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4865 [1/1] (0.00ns)   --->   "%data_l2_2_addr_118 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4865 'getelementptr' 'data_l2_2_addr_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4866 [2/2] (1.15ns)   --->   "%data_l2_2_load_117 = load i9 %data_l2_2_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4866 'load' 'data_l2_2_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4867 [1/1] (0.00ns)   --->   "%data_l2_3_addr_118 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4867 'getelementptr' 'data_l2_3_addr_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4868 [2/2] (1.15ns)   --->   "%data_l2_3_load_117 = load i9 %data_l2_3_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4868 'load' 'data_l2_3_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4869 [1/1] (0.00ns)   --->   "%data_l2_0_addr_118 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4869 'getelementptr' 'data_l2_0_addr_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4870 [2/2] (1.15ns)   --->   "%data_l2_0_load_117 = load i9 %data_l2_0_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4870 'load' 'data_l2_0_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_108 : Operation 4871 [1/1] (0.70ns)   --->   "%add_ln141_118 = add i8, i8 %add_ln141_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4871 'add' 'add_ln141_118' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 4872 [1/1] (0.00ns)   --->   "%lshr_ln140_117 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_118, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4872 'partselect' 'lshr_ln140_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4873 [1/2] (1.15ns)   --->   "%data_l1_1_load_2 = load i10 %data_l1_1_addr_9, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4873 'load' 'data_l1_1_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4874 [1/2] (1.15ns)   --->   "%data_l1_1_load_3 = load i10 %data_l1_1_addr_10, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4874 'load' 'data_l1_1_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4875 [2/2] (1.15ns)   --->   "%data_l1_1_load_4 = load i10 %data_l1_1_addr_11, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4875 'load' 'data_l1_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4876 [2/2] (1.15ns)   --->   "%data_l1_1_load_5 = load i10 %data_l1_1_addr_12, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4876 'load' 'data_l1_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4877 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_436)   --->   "%mul_ln204_110 = mul i16 %p_cast672, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4877 'mul' 'mul_ln204_110' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4878 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_436)   --->   "%sext_ln192_93 = sext i16 %mul_ln204_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4878 'sext' 'sext_ln192_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4879 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_439)   --->   "%mul_ln204_111 = mul i16 %sext_ln151, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4879 'mul' 'mul_ln204_111' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4880 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_439)   --->   "%sext_ln151_22 = sext i16 %mul_ln204_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4880 'sext' 'sext_ln151_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4881 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_442)   --->   "%mul_ln204_22 = mul i16 %p_cast682, i16 %sext_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4881 'mul' 'mul_ln204_22' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4882 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_442)   --->   "%sext_ln192_96 = sext i16 %mul_ln204_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4882 'sext' 'sext_ln192_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4883 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_445)   --->   "%mul_ln204_112 = mul i16 %p_cast675, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4883 'mul' 'mul_ln204_112' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4884 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_445)   --->   "%sext_ln192_97 = sext i16 %mul_ln204_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4884 'sext' 'sext_ln192_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4885 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_448)   --->   "%mul_ln204_113 = mul i16 %p_cast672, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4885 'mul' 'mul_ln204_113' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4886 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_451)   --->   "%mul_ln204_114 = mul i16 %sext_ln151, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4886 'mul' 'mul_ln204_114' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4887 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_424 = add i32 %output_l1_1_load_19, i32 %sext_ln192_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4887 'add' 'add_ln186_424' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4888 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_427 = add i32 %output_l1_0_load_20, i32 %sext_ln151_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4888 'add' 'add_ln186_427' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln192_100 = sext i8 %data_l1_0_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4889 'sext' 'sext_ln192_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_108 : Operation 4890 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_454)   --->   "%mul_ln204_23 = mul i16 %p_cast682, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4890 'mul' 'mul_ln204_23' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4891 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_457)   --->   "%mul_ln204_115 = mul i16 %p_cast675, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4891 'mul' 'mul_ln204_115' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4892 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_460)   --->   "%mul_ln204_116 = mul i16 %p_cast672, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4892 'mul' 'mul_ln204_116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4893 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_463)   --->   "%mul_ln204_117 = mul i16 %sext_ln151, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4893 'mul' 'mul_ln204_117' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4894 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_430 = add i32 %output_l1_3_load_18, i32 %sext_ln192_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4894 'add' 'add_ln186_430' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4895 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_433 = add i32 %output_l1_2_load_19, i32 %sext_ln192_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4895 'add' 'add_ln186_433' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4896 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_436 = add i32 %output_l1_1_load_20, i32 %sext_ln192_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4896 'add' 'add_ln186_436' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4897 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_439 = add i32 %output_l1_0_load_21, i32 %sext_ln151_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4897 'add' 'add_ln186_439' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4898 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_466)   --->   "%mul_ln204_24 = mul i16 %p_cast682, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4898 'mul' 'mul_ln204_24' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4899 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_469)   --->   "%mul_ln204_118 = mul i16 %p_cast675, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4899 'mul' 'mul_ln204_118' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4900 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_442 = add i32 %output_l1_3_load_19, i32 %sext_ln192_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4900 'add' 'add_ln186_442' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4901 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_445 = add i32 %output_l1_2_load_20, i32 %sext_ln192_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4901 'add' 'add_ln186_445' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_108 : Operation 4902 [1/2] (1.15ns)   --->   "%data_l1_0_load_44 = load i10 %data_l1_0_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4902 'load' 'data_l1_0_load_44' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4903 [1/2] (1.15ns)   --->   "%data_l1_0_load_45 = load i10 %data_l1_0_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4903 'load' 'data_l1_0_load_45' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4904 [2/2] (1.15ns)   --->   "%data_l1_0_load_46 = load i10 %data_l1_0_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4904 'load' 'data_l1_0_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_108 : Operation 4905 [2/2] (1.15ns)   --->   "%data_l1_0_load_47 = load i10 %data_l1_0_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4905 'load' 'data_l1_0_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 109 <SV = 80> <Delay = 2.70>
ST_109 : Operation 4906 [1/2] (1.15ns)   --->   "%data_l2_0_load_116 = load i9 %data_l2_0_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4906 'load' 'data_l2_0_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4907 [1/2] (1.15ns)   --->   "%data_l2_1_load_116 = load i9 %data_l2_1_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4907 'load' 'data_l2_1_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4908 [1/2] (1.15ns)   --->   "%data_l2_2_load_116 = load i9 %data_l2_2_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4908 'load' 'data_l2_2_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4909 [1/2] (1.15ns)   --->   "%data_l2_3_load_116 = load i9 %data_l2_3_addr_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4909 'load' 'data_l2_3_load_116' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4910 [1/1] (0.39ns)   --->   "%tmp_143 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_116, i8 %data_l2_1_load_116, i8 %data_l2_2_load_116, i8 %data_l2_3_load_116, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4910 'mux' 'tmp_143' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4911 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_143, i10 %data_l1_2_addr_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4911 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4912 [1/2] (1.15ns)   --->   "%data_l2_1_load_117 = load i9 %data_l2_1_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4912 'load' 'data_l2_1_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4913 [1/2] (1.15ns)   --->   "%data_l2_2_load_117 = load i9 %data_l2_2_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4913 'load' 'data_l2_2_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4914 [1/2] (1.15ns)   --->   "%data_l2_3_load_117 = load i9 %data_l2_3_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4914 'load' 'data_l2_3_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4915 [1/2] (1.15ns)   --->   "%data_l2_0_load_117 = load i9 %data_l2_0_addr_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4915 'load' 'data_l2_0_load_117' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4916 [1/1] (0.39ns)   --->   "%tmp_144 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_117, i8 %data_l2_2_load_117, i8 %data_l2_3_load_117, i8 %data_l2_0_load_117, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4916 'mux' 'tmp_144' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4917 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_144, i10 %data_l1_2_addr_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4917 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4918 [1/1] (0.00ns)   --->   "%zext_ln140_132 = zext i6 %lshr_ln140_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4918 'zext' 'zext_ln140_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4919 [1/1] (0.00ns)   --->   "%data_l2_2_addr_119 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4919 'getelementptr' 'data_l2_2_addr_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4920 [2/2] (1.15ns)   --->   "%data_l2_2_load_118 = load i9 %data_l2_2_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4920 'load' 'data_l2_2_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4921 [1/1] (0.00ns)   --->   "%data_l2_3_addr_119 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4921 'getelementptr' 'data_l2_3_addr_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4922 [2/2] (1.15ns)   --->   "%data_l2_3_load_118 = load i9 %data_l2_3_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4922 'load' 'data_l2_3_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4923 [1/1] (0.00ns)   --->   "%data_l2_0_addr_119 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4923 'getelementptr' 'data_l2_0_addr_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4924 [2/2] (1.15ns)   --->   "%data_l2_0_load_118 = load i9 %data_l2_0_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4924 'load' 'data_l2_0_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4925 [1/1] (0.00ns)   --->   "%data_l2_1_addr_119 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4925 'getelementptr' 'data_l2_1_addr_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4926 [2/2] (1.15ns)   --->   "%data_l2_1_load_118 = load i9 %data_l2_1_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4926 'load' 'data_l2_1_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4927 [1/1] (0.70ns)   --->   "%add_ln141_119 = add i8 %zext_ln108_10, i8 %empty_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4927 'add' 'add_ln141_119' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 4928 [1/1] (0.00ns)   --->   "%lshr_ln140_118 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_119, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4928 'partselect' 'lshr_ln140_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4929 [1/1] (0.00ns)   --->   "%zext_ln140_133 = zext i6 %lshr_ln140_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4929 'zext' 'zext_ln140_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4930 [1/1] (0.00ns)   --->   "%data_l2_0_addr_120 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4930 'getelementptr' 'data_l2_0_addr_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4931 [2/2] (1.15ns)   --->   "%data_l2_0_load_119 = load i9 %data_l2_0_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4931 'load' 'data_l2_0_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4932 [1/1] (0.00ns)   --->   "%data_l2_1_addr_120 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4932 'getelementptr' 'data_l2_1_addr_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4933 [2/2] (1.15ns)   --->   "%data_l2_1_load_119 = load i9 %data_l2_1_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4933 'load' 'data_l2_1_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4934 [1/1] (0.00ns)   --->   "%data_l2_2_addr_120 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4934 'getelementptr' 'data_l2_2_addr_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4935 [2/2] (1.15ns)   --->   "%data_l2_2_load_119 = load i9 %data_l2_2_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4935 'load' 'data_l2_2_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4936 [1/1] (0.00ns)   --->   "%data_l2_3_addr_120 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4936 'getelementptr' 'data_l2_3_addr_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4937 [2/2] (1.15ns)   --->   "%data_l2_3_load_119 = load i9 %data_l2_3_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4937 'load' 'data_l2_3_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_109 : Operation 4938 [1/2] (1.15ns)   --->   "%data_l1_1_load_4 = load i10 %data_l1_1_addr_11, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4938 'load' 'data_l1_1_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4939 [1/2] (1.15ns)   --->   "%data_l1_1_load_5 = load i10 %data_l1_1_addr_12, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4939 'load' 'data_l1_1_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4940 [2/2] (1.15ns)   --->   "%data_l1_1_load_6 = load i10 %data_l1_1_addr_13, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4940 'load' 'data_l1_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4941 [2/2] (1.15ns)   --->   "%data_l1_1_load_7 = load i10 %data_l1_1_addr_14, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4941 'load' 'data_l1_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4942 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_448)   --->   "%mul_ln204_113 = mul i16 %p_cast672, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4942 'mul' 'mul_ln204_113' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4943 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_448)   --->   "%sext_ln192_98 = sext i16 %mul_ln204_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4943 'sext' 'sext_ln192_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4944 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_451)   --->   "%mul_ln204_114 = mul i16 %sext_ln151, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4944 'mul' 'mul_ln204_114' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4945 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_451)   --->   "%sext_ln151_23 = sext i16 %mul_ln204_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 4945 'sext' 'sext_ln151_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4946 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_454)   --->   "%mul_ln204_23 = mul i16 %p_cast682, i16 %sext_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4946 'mul' 'mul_ln204_23' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4947 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_454)   --->   "%sext_ln192_101 = sext i16 %mul_ln204_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4947 'sext' 'sext_ln192_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4948 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_457)   --->   "%mul_ln204_115 = mul i16 %p_cast675, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4948 'mul' 'mul_ln204_115' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4949 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_457)   --->   "%sext_ln192_102 = sext i16 %mul_ln204_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4949 'sext' 'sext_ln192_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4950 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_460)   --->   "%mul_ln204_116 = mul i16 %p_cast672, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4950 'mul' 'mul_ln204_116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4951 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_463)   --->   "%mul_ln204_117 = mul i16 %sext_ln151, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4951 'mul' 'mul_ln204_117' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4952 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_436 = add i32 %output_l1_1_load_20, i32 %sext_ln192_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4952 'add' 'add_ln186_436' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4953 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_439 = add i32 %output_l1_0_load_21, i32 %sext_ln151_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4953 'add' 'add_ln186_439' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln192_105 = sext i8 %data_l1_0_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 4954 'sext' 'sext_ln192_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_109 : Operation 4955 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_466)   --->   "%mul_ln204_24 = mul i16 %p_cast682, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4955 'mul' 'mul_ln204_24' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4956 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_469)   --->   "%mul_ln204_118 = mul i16 %p_cast675, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4956 'mul' 'mul_ln204_118' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4957 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_472)   --->   "%mul_ln204_119 = mul i16 %p_cast672, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4957 'mul' 'mul_ln204_119' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4958 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_475)   --->   "%mul_ln204_120 = mul i16 %sext_ln151, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4958 'mul' 'mul_ln204_120' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4959 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_442 = add i32 %output_l1_3_load_19, i32 %sext_ln192_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4959 'add' 'add_ln186_442' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4960 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_445 = add i32 %output_l1_2_load_20, i32 %sext_ln192_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4960 'add' 'add_ln186_445' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4961 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_448 = add i32 %output_l1_1_load_21, i32 %sext_ln192_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4961 'add' 'add_ln186_448' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4962 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_451 = add i32 %output_l1_0_load_22, i32 %sext_ln151_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4962 'add' 'add_ln186_451' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4963 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_478)   --->   "%mul_ln204_25 = mul i16 %p_cast682, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4963 'mul' 'mul_ln204_25' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4964 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_481)   --->   "%mul_ln204_121 = mul i16 %p_cast675, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 4964 'mul' 'mul_ln204_121' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4965 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_454 = add i32 %output_l1_3_load_20, i32 %sext_ln192_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4965 'add' 'add_ln186_454' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4966 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_457 = add i32 %output_l1_2_load_21, i32 %sext_ln192_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 4966 'add' 'add_ln186_457' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_109 : Operation 4967 [1/2] (1.15ns)   --->   "%data_l1_0_load_46 = load i10 %data_l1_0_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4967 'load' 'data_l1_0_load_46' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4968 [1/2] (1.15ns)   --->   "%data_l1_0_load_47 = load i10 %data_l1_0_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4968 'load' 'data_l1_0_load_47' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_109 : Operation 4969 [2/2] (1.15ns)   --->   "%data_l1_0_load_48 = load i10 %data_l1_0_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 4969 'load' 'data_l1_0_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 110 <SV = 81> <Delay = 2.70>
ST_110 : Operation 4970 [1/2] (1.15ns)   --->   "%data_l2_2_load_118 = load i9 %data_l2_2_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4970 'load' 'data_l2_2_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4971 [1/2] (1.15ns)   --->   "%data_l2_3_load_118 = load i9 %data_l2_3_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4971 'load' 'data_l2_3_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4972 [1/2] (1.15ns)   --->   "%data_l2_0_load_118 = load i9 %data_l2_0_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4972 'load' 'data_l2_0_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4973 [1/2] (1.15ns)   --->   "%data_l2_1_load_118 = load i9 %data_l2_1_addr_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4973 'load' 'data_l2_1_load_118' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4974 [1/1] (0.39ns)   --->   "%tmp_145 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_118, i8 %data_l2_3_load_118, i8 %data_l2_0_load_118, i8 %data_l2_1_load_118, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4974 'mux' 'tmp_145' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4975 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_145, i10 %data_l1_2_addr_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4975 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_110 : Operation 4976 [1/1] (0.43ns)   --->   "%add_ln140_9 = add i2 %xor_ln141, i2 %select_ln108_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4976 'add' 'add_ln140_9' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4977 [1/1] (0.00ns)   --->   "%zext_ln140_10 = zext i2 %add_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4977 'zext' 'zext_ln140_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4978 [1/2] (1.15ns)   --->   "%data_l2_0_load_119 = load i9 %data_l2_0_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4978 'load' 'data_l2_0_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4979 [1/2] (1.15ns)   --->   "%data_l2_1_load_119 = load i9 %data_l2_1_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4979 'load' 'data_l2_1_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4980 [1/2] (1.15ns)   --->   "%data_l2_2_load_119 = load i9 %data_l2_2_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4980 'load' 'data_l2_2_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4981 [1/2] (1.15ns)   --->   "%data_l2_3_load_119 = load i9 %data_l2_3_addr_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4981 'load' 'data_l2_3_load_119' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4982 [1/1] (0.39ns)   --->   "%tmp_146 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_119, i8 %data_l2_1_load_119, i8 %data_l2_2_load_119, i8 %data_l2_3_load_119, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4982 'mux' 'tmp_146' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4983 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_146, i10 %data_l1_2_addr_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 4983 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_110 : Operation 4984 [1/1] (0.70ns)   --->   "%add_ln141_120 = add i8, i8 %add_ln141_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4984 'add' 'add_ln141_120' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4985 [1/1] (0.00ns)   --->   "%lshr_ln140_119 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_120, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4985 'partselect' 'lshr_ln140_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4986 [1/1] (0.00ns)   --->   "%zext_ln140_134 = zext i6 %lshr_ln140_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4986 'zext' 'zext_ln140_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4987 [1/1] (0.00ns)   --->   "%data_l2_1_addr_121 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4987 'getelementptr' 'data_l2_1_addr_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4988 [2/2] (1.15ns)   --->   "%data_l2_1_load_120 = load i9 %data_l2_1_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4988 'load' 'data_l2_1_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4989 [1/1] (0.00ns)   --->   "%data_l2_2_addr_121 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4989 'getelementptr' 'data_l2_2_addr_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4990 [2/2] (1.15ns)   --->   "%data_l2_2_load_120 = load i9 %data_l2_2_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4990 'load' 'data_l2_2_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4991 [1/1] (0.00ns)   --->   "%data_l2_3_addr_121 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4991 'getelementptr' 'data_l2_3_addr_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4992 [2/2] (1.15ns)   --->   "%data_l2_3_load_120 = load i9 %data_l2_3_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4992 'load' 'data_l2_3_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4993 [1/1] (0.00ns)   --->   "%data_l2_0_addr_121 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4993 'getelementptr' 'data_l2_0_addr_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4994 [2/2] (1.15ns)   --->   "%data_l2_0_load_120 = load i9 %data_l2_0_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4994 'load' 'data_l2_0_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 4995 [1/1] (0.70ns)   --->   "%add_ln141_121 = add i8, i8 %add_ln141_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 4995 'add' 'add_ln141_121' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 4996 [1/1] (0.00ns)   --->   "%lshr_ln140_120 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_121, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4996 'partselect' 'lshr_ln140_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4997 [1/1] (0.00ns)   --->   "%zext_ln140_135 = zext i6 %lshr_ln140_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4997 'zext' 'zext_ln140_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4998 [1/1] (0.00ns)   --->   "%data_l2_2_addr_122 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4998 'getelementptr' 'data_l2_2_addr_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 4999 [2/2] (1.15ns)   --->   "%data_l2_2_load_121 = load i9 %data_l2_2_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 4999 'load' 'data_l2_2_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 5000 [1/1] (0.00ns)   --->   "%data_l2_3_addr_122 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5000 'getelementptr' 'data_l2_3_addr_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5001 [2/2] (1.15ns)   --->   "%data_l2_3_load_121 = load i9 %data_l2_3_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5001 'load' 'data_l2_3_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 5002 [1/1] (0.00ns)   --->   "%data_l2_0_addr_122 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5002 'getelementptr' 'data_l2_0_addr_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5003 [2/2] (1.15ns)   --->   "%data_l2_0_load_121 = load i9 %data_l2_0_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5003 'load' 'data_l2_0_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 5004 [1/1] (0.00ns)   --->   "%data_l2_1_addr_122 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5004 'getelementptr' 'data_l2_1_addr_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5005 [2/2] (1.15ns)   --->   "%data_l2_1_load_121 = load i9 %data_l2_1_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5005 'load' 'data_l2_1_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_110 : Operation 5006 [1/2] (1.15ns)   --->   "%data_l1_1_load_6 = load i10 %data_l1_1_addr_13, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5006 'load' 'data_l1_1_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_110 : Operation 5007 [1/2] (1.15ns)   --->   "%data_l1_1_load_7 = load i10 %data_l1_1_addr_14, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5007 'load' 'data_l1_1_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_110 : Operation 5008 [2/2] (1.15ns)   --->   "%data_l1_1_load_8 = load i10 %data_l1_1_addr_15, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5008 'load' 'data_l1_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_110 : Operation 5009 [2/2] (1.15ns)   --->   "%data_l1_1_load_9 = load i10 %data_l1_1_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5009 'load' 'data_l1_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_110 : Operation 5010 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_460)   --->   "%mul_ln204_116 = mul i16 %p_cast672, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5010 'mul' 'mul_ln204_116' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5011 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_460)   --->   "%sext_ln192_103 = sext i16 %mul_ln204_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5011 'sext' 'sext_ln192_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5012 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_463)   --->   "%mul_ln204_117 = mul i16 %sext_ln151, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5012 'mul' 'mul_ln204_117' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5013 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_463)   --->   "%sext_ln151_24 = sext i16 %mul_ln204_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5013 'sext' 'sext_ln151_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5014 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_466)   --->   "%mul_ln204_24 = mul i16 %p_cast682, i16 %sext_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5014 'mul' 'mul_ln204_24' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5015 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_466)   --->   "%sext_ln192_106 = sext i16 %mul_ln204_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5015 'sext' 'sext_ln192_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5016 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_469)   --->   "%mul_ln204_118 = mul i16 %p_cast675, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5016 'mul' 'mul_ln204_118' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5017 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_469)   --->   "%sext_ln192_107 = sext i16 %mul_ln204_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5017 'sext' 'sext_ln192_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5018 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_472)   --->   "%mul_ln204_119 = mul i16 %p_cast672, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5018 'mul' 'mul_ln204_119' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5019 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_475)   --->   "%mul_ln204_120 = mul i16 %sext_ln151, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5019 'mul' 'mul_ln204_120' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5020 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_448 = add i32 %output_l1_1_load_21, i32 %sext_ln192_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5020 'add' 'add_ln186_448' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5021 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_451 = add i32 %output_l1_0_load_22, i32 %sext_ln151_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5021 'add' 'add_ln186_451' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln192_110 = sext i8 %data_l1_0_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5022 'sext' 'sext_ln192_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_110 : Operation 5023 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_478)   --->   "%mul_ln204_25 = mul i16 %p_cast682, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5023 'mul' 'mul_ln204_25' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5024 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_481)   --->   "%mul_ln204_121 = mul i16 %p_cast675, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5024 'mul' 'mul_ln204_121' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5025 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_484)   --->   "%mul_ln204_122 = mul i16 %p_cast672, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5025 'mul' 'mul_ln204_122' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5026 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_487)   --->   "%mul_ln204_123 = mul i16 %sext_ln151, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5026 'mul' 'mul_ln204_123' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5027 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_454 = add i32 %output_l1_3_load_20, i32 %sext_ln192_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5027 'add' 'add_ln186_454' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5028 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_457 = add i32 %output_l1_2_load_21, i32 %sext_ln192_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5028 'add' 'add_ln186_457' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5029 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_460 = add i32 %output_l1_1_load_22, i32 %sext_ln192_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5029 'add' 'add_ln186_460' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5030 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_463 = add i32 %output_l1_0_load_23, i32 %sext_ln151_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5030 'add' 'add_ln186_463' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5031 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_490)   --->   "%mul_ln204_26 = mul i16 %p_cast682, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5031 'mul' 'mul_ln204_26' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5032 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_493)   --->   "%mul_ln204_124 = mul i16 %p_cast675, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5032 'mul' 'mul_ln204_124' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5033 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_466 = add i32 %output_l1_3_load_21, i32 %sext_ln192_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5033 'add' 'add_ln186_466' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5034 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_469 = add i32 %output_l1_2_load_22, i32 %sext_ln192_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5034 'add' 'add_ln186_469' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_110 : Operation 5035 [1/2] (1.15ns)   --->   "%data_l1_0_load_48 = load i10 %data_l1_0_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5035 'load' 'data_l1_0_load_48' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 111 <SV = 82> <Delay = 2.70>
ST_111 : Operation 5036 [1/2] (1.15ns)   --->   "%data_l2_1_load_120 = load i9 %data_l2_1_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5036 'load' 'data_l2_1_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5037 [1/2] (1.15ns)   --->   "%data_l2_2_load_120 = load i9 %data_l2_2_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5037 'load' 'data_l2_2_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5038 [1/2] (1.15ns)   --->   "%data_l2_3_load_120 = load i9 %data_l2_3_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5038 'load' 'data_l2_3_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5039 [1/2] (1.15ns)   --->   "%data_l2_0_load_120 = load i9 %data_l2_0_addr_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5039 'load' 'data_l2_0_load_120' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5040 [1/1] (0.39ns)   --->   "%tmp_147 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_120, i8 %data_l2_2_load_120, i8 %data_l2_3_load_120, i8 %data_l2_0_load_120, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5040 'mux' 'tmp_147' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5041 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_147, i10 %data_l1_2_addr_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5041 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_111 : Operation 5042 [1/2] (1.15ns)   --->   "%data_l2_2_load_121 = load i9 %data_l2_2_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5042 'load' 'data_l2_2_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5043 [1/2] (1.15ns)   --->   "%data_l2_3_load_121 = load i9 %data_l2_3_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5043 'load' 'data_l2_3_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5044 [1/2] (1.15ns)   --->   "%data_l2_0_load_121 = load i9 %data_l2_0_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5044 'load' 'data_l2_0_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5045 [1/2] (1.15ns)   --->   "%data_l2_1_load_121 = load i9 %data_l2_1_addr_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5045 'load' 'data_l2_1_load_121' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5046 [1/1] (0.39ns)   --->   "%tmp_148 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_121, i8 %data_l2_3_load_121, i8 %data_l2_0_load_121, i8 %data_l2_1_load_121, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5046 'mux' 'tmp_148' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5047 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_148, i10 %data_l1_2_addr_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5047 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_111 : Operation 5048 [1/1] (0.70ns)   --->   "%add_ln141_122 = add i8, i8 %add_ln141_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5048 'add' 'add_ln141_122' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5049 [1/1] (0.00ns)   --->   "%lshr_ln140_121 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_122, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5049 'partselect' 'lshr_ln140_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5050 [1/1] (0.00ns)   --->   "%zext_ln140_136 = zext i6 %lshr_ln140_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5050 'zext' 'zext_ln140_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5051 [1/1] (0.00ns)   --->   "%data_l2_3_addr_123 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5051 'getelementptr' 'data_l2_3_addr_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5052 [2/2] (1.15ns)   --->   "%data_l2_3_load_122 = load i9 %data_l2_3_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5052 'load' 'data_l2_3_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5053 [1/1] (0.00ns)   --->   "%data_l2_0_addr_123 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5053 'getelementptr' 'data_l2_0_addr_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5054 [2/2] (1.15ns)   --->   "%data_l2_0_load_122 = load i9 %data_l2_0_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5054 'load' 'data_l2_0_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5055 [1/1] (0.00ns)   --->   "%data_l2_1_addr_123 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5055 'getelementptr' 'data_l2_1_addr_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5056 [2/2] (1.15ns)   --->   "%data_l2_1_load_122 = load i9 %data_l2_1_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5056 'load' 'data_l2_1_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5057 [1/1] (0.00ns)   --->   "%data_l2_2_addr_123 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5057 'getelementptr' 'data_l2_2_addr_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5058 [2/2] (1.15ns)   --->   "%data_l2_2_load_122 = load i9 %data_l2_2_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5058 'load' 'data_l2_2_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5059 [1/1] (0.70ns)   --->   "%add_ln141_123 = add i8, i8 %add_ln141_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5059 'add' 'add_ln141_123' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 5060 [1/1] (0.00ns)   --->   "%lshr_ln140_122 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_123, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5060 'partselect' 'lshr_ln140_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5061 [1/1] (0.00ns)   --->   "%zext_ln140_137 = zext i6 %lshr_ln140_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5061 'zext' 'zext_ln140_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5062 [1/1] (0.00ns)   --->   "%data_l2_0_addr_124 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5062 'getelementptr' 'data_l2_0_addr_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5063 [2/2] (1.15ns)   --->   "%data_l2_0_load_123 = load i9 %data_l2_0_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5063 'load' 'data_l2_0_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5064 [1/1] (0.00ns)   --->   "%data_l2_1_addr_124 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5064 'getelementptr' 'data_l2_1_addr_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5065 [2/2] (1.15ns)   --->   "%data_l2_1_load_123 = load i9 %data_l2_1_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5065 'load' 'data_l2_1_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5066 [1/1] (0.00ns)   --->   "%data_l2_2_addr_124 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5066 'getelementptr' 'data_l2_2_addr_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5067 [2/2] (1.15ns)   --->   "%data_l2_2_load_123 = load i9 %data_l2_2_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5067 'load' 'data_l2_2_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5068 [1/1] (0.00ns)   --->   "%data_l2_3_addr_124 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5068 'getelementptr' 'data_l2_3_addr_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5069 [2/2] (1.15ns)   --->   "%data_l2_3_load_123 = load i9 %data_l2_3_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5069 'load' 'data_l2_3_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_111 : Operation 5070 [1/2] (1.15ns)   --->   "%data_l1_1_load_8 = load i10 %data_l1_1_addr_15, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5070 'load' 'data_l1_1_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_111 : Operation 5071 [1/2] (1.15ns)   --->   "%data_l1_1_load_9 = load i10 %data_l1_1_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5071 'load' 'data_l1_1_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_111 : Operation 5072 [2/2] (1.15ns)   --->   "%data_l1_1_load_10 = load i10 %data_l1_1_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5072 'load' 'data_l1_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_111 : Operation 5073 [2/2] (1.15ns)   --->   "%data_l1_1_load_11 = load i10 %data_l1_1_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5073 'load' 'data_l1_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_111 : Operation 5074 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_472)   --->   "%mul_ln204_119 = mul i16 %p_cast672, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5074 'mul' 'mul_ln204_119' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5075 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_472)   --->   "%sext_ln192_108 = sext i16 %mul_ln204_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5075 'sext' 'sext_ln192_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5076 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_475)   --->   "%mul_ln204_120 = mul i16 %sext_ln151, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5076 'mul' 'mul_ln204_120' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5077 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_475)   --->   "%sext_ln151_25 = sext i16 %mul_ln204_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5077 'sext' 'sext_ln151_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5078 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_478)   --->   "%mul_ln204_25 = mul i16 %p_cast682, i16 %sext_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5078 'mul' 'mul_ln204_25' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5079 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_478)   --->   "%sext_ln192_111 = sext i16 %mul_ln204_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5079 'sext' 'sext_ln192_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5080 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_481)   --->   "%mul_ln204_121 = mul i16 %p_cast675, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5080 'mul' 'mul_ln204_121' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5081 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_481)   --->   "%sext_ln192_112 = sext i16 %mul_ln204_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5081 'sext' 'sext_ln192_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5082 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_484)   --->   "%mul_ln204_122 = mul i16 %p_cast672, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5082 'mul' 'mul_ln204_122' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5083 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_487)   --->   "%mul_ln204_123 = mul i16 %sext_ln151, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5083 'mul' 'mul_ln204_123' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5084 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_460 = add i32 %output_l1_1_load_22, i32 %sext_ln192_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5084 'add' 'add_ln186_460' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5085 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_463 = add i32 %output_l1_0_load_23, i32 %sext_ln151_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5085 'add' 'add_ln186_463' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5086 [1/1] (0.00ns)   --->   "%sext_ln192_115 = sext i8 %data_l1_0_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5086 'sext' 'sext_ln192_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_111 : Operation 5087 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_490)   --->   "%mul_ln204_26 = mul i16 %p_cast682, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5087 'mul' 'mul_ln204_26' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5088 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_493)   --->   "%mul_ln204_124 = mul i16 %p_cast675, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5088 'mul' 'mul_ln204_124' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5089 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_496)   --->   "%mul_ln204_125 = mul i16 %p_cast672, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5089 'mul' 'mul_ln204_125' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5090 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_499)   --->   "%mul_ln204_126 = mul i16 %sext_ln151, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5090 'mul' 'mul_ln204_126' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5091 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_466 = add i32 %output_l1_3_load_21, i32 %sext_ln192_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5091 'add' 'add_ln186_466' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5092 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_469 = add i32 %output_l1_2_load_22, i32 %sext_ln192_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5092 'add' 'add_ln186_469' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5093 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_472 = add i32 %output_l1_1_load_23, i32 %sext_ln192_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5093 'add' 'add_ln186_472' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5094 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_475 = add i32 %output_l1_0_load_24, i32 %sext_ln151_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5094 'add' 'add_ln186_475' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5095 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_502)   --->   "%mul_ln204_27 = mul i16 %p_cast682, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5095 'mul' 'mul_ln204_27' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5096 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_505)   --->   "%mul_ln204_127 = mul i16 %p_cast675, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5096 'mul' 'mul_ln204_127' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5097 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_478 = add i32 %output_l1_3_load_22, i32 %sext_ln192_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5097 'add' 'add_ln186_478' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 5098 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_481 = add i32 %output_l1_2_load_23, i32 %sext_ln192_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5098 'add' 'add_ln186_481' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 112 <SV = 83> <Delay = 2.70>
ST_112 : Operation 5099 [1/2] (1.15ns)   --->   "%data_l2_3_load_122 = load i9 %data_l2_3_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5099 'load' 'data_l2_3_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5100 [1/2] (1.15ns)   --->   "%data_l2_0_load_122 = load i9 %data_l2_0_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5100 'load' 'data_l2_0_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5101 [1/2] (1.15ns)   --->   "%data_l2_1_load_122 = load i9 %data_l2_1_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5101 'load' 'data_l2_1_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5102 [1/2] (1.15ns)   --->   "%data_l2_2_load_122 = load i9 %data_l2_2_addr_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5102 'load' 'data_l2_2_load_122' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5103 [1/1] (0.39ns)   --->   "%tmp_149 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_122, i8 %data_l2_0_load_122, i8 %data_l2_1_load_122, i8 %data_l2_2_load_122, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5103 'mux' 'tmp_149' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5104 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_149, i10 %data_l1_2_addr_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5104 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_112 : Operation 5105 [1/2] (1.15ns)   --->   "%data_l2_0_load_123 = load i9 %data_l2_0_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5105 'load' 'data_l2_0_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5106 [1/2] (1.15ns)   --->   "%data_l2_1_load_123 = load i9 %data_l2_1_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5106 'load' 'data_l2_1_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5107 [1/2] (1.15ns)   --->   "%data_l2_2_load_123 = load i9 %data_l2_2_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5107 'load' 'data_l2_2_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5108 [1/2] (1.15ns)   --->   "%data_l2_3_load_123 = load i9 %data_l2_3_addr_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5108 'load' 'data_l2_3_load_123' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5109 [1/1] (0.39ns)   --->   "%tmp_150 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_123, i8 %data_l2_1_load_123, i8 %data_l2_2_load_123, i8 %data_l2_3_load_123, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5109 'mux' 'tmp_150' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5110 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_150, i10 %data_l1_2_addr_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5110 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_112 : Operation 5111 [1/1] (0.70ns)   --->   "%add_ln141_124 = add i8, i8 %add_ln141_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5111 'add' 'add_ln141_124' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5112 [1/1] (0.00ns)   --->   "%lshr_ln140_123 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_124, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5112 'partselect' 'lshr_ln140_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5113 [1/1] (0.00ns)   --->   "%zext_ln140_138 = zext i6 %lshr_ln140_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5113 'zext' 'zext_ln140_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5114 [1/1] (0.00ns)   --->   "%data_l2_1_addr_125 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5114 'getelementptr' 'data_l2_1_addr_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5115 [2/2] (1.15ns)   --->   "%data_l2_1_load_124 = load i9 %data_l2_1_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5115 'load' 'data_l2_1_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5116 [1/1] (0.00ns)   --->   "%data_l2_2_addr_125 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5116 'getelementptr' 'data_l2_2_addr_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5117 [2/2] (1.15ns)   --->   "%data_l2_2_load_124 = load i9 %data_l2_2_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5117 'load' 'data_l2_2_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5118 [1/1] (0.00ns)   --->   "%data_l2_3_addr_125 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5118 'getelementptr' 'data_l2_3_addr_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5119 [2/2] (1.15ns)   --->   "%data_l2_3_load_124 = load i9 %data_l2_3_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5119 'load' 'data_l2_3_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5120 [1/1] (0.00ns)   --->   "%data_l2_0_addr_125 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5120 'getelementptr' 'data_l2_0_addr_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5121 [2/2] (1.15ns)   --->   "%data_l2_0_load_124 = load i9 %data_l2_0_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5121 'load' 'data_l2_0_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5122 [1/1] (0.70ns)   --->   "%add_ln141_125 = add i8, i8 %add_ln141_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5122 'add' 'add_ln141_125' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 5123 [1/1] (0.00ns)   --->   "%lshr_ln140_124 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_125, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5123 'partselect' 'lshr_ln140_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5124 [1/1] (0.00ns)   --->   "%zext_ln140_139 = zext i6 %lshr_ln140_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5124 'zext' 'zext_ln140_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5125 [1/1] (0.00ns)   --->   "%data_l2_2_addr_126 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5125 'getelementptr' 'data_l2_2_addr_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5126 [2/2] (1.15ns)   --->   "%data_l2_2_load_125 = load i9 %data_l2_2_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5126 'load' 'data_l2_2_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5127 [1/1] (0.00ns)   --->   "%data_l2_3_addr_126 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5127 'getelementptr' 'data_l2_3_addr_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5128 [2/2] (1.15ns)   --->   "%data_l2_3_load_125 = load i9 %data_l2_3_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5128 'load' 'data_l2_3_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5129 [1/1] (0.00ns)   --->   "%data_l2_0_addr_126 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5129 'getelementptr' 'data_l2_0_addr_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5130 [2/2] (1.15ns)   --->   "%data_l2_0_load_125 = load i9 %data_l2_0_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5130 'load' 'data_l2_0_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5131 [1/1] (0.00ns)   --->   "%data_l2_1_addr_126 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5131 'getelementptr' 'data_l2_1_addr_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5132 [2/2] (1.15ns)   --->   "%data_l2_1_load_125 = load i9 %data_l2_1_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5132 'load' 'data_l2_1_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_112 : Operation 5133 [1/2] (1.15ns)   --->   "%data_l1_1_load_10 = load i10 %data_l1_1_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5133 'load' 'data_l1_1_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_112 : Operation 5134 [1/2] (1.15ns)   --->   "%data_l1_1_load_11 = load i10 %data_l1_1_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5134 'load' 'data_l1_1_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_112 : Operation 5135 [2/2] (1.15ns)   --->   "%data_l1_1_load_12 = load i10 %data_l1_1_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5135 'load' 'data_l1_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_112 : Operation 5136 [2/2] (1.15ns)   --->   "%data_l1_1_load_13 = load i10 %data_l1_1_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5136 'load' 'data_l1_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_112 : Operation 5137 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_484)   --->   "%mul_ln204_122 = mul i16 %p_cast672, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5137 'mul' 'mul_ln204_122' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5138 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_484)   --->   "%sext_ln192_113 = sext i16 %mul_ln204_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5138 'sext' 'sext_ln192_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5139 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_487)   --->   "%mul_ln204_123 = mul i16 %sext_ln151, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5139 'mul' 'mul_ln204_123' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5140 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_487)   --->   "%sext_ln151_26 = sext i16 %mul_ln204_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5140 'sext' 'sext_ln151_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5141 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_490)   --->   "%mul_ln204_26 = mul i16 %p_cast682, i16 %sext_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5141 'mul' 'mul_ln204_26' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5142 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_490)   --->   "%sext_ln192_116 = sext i16 %mul_ln204_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5142 'sext' 'sext_ln192_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5143 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_493)   --->   "%mul_ln204_124 = mul i16 %p_cast675, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5143 'mul' 'mul_ln204_124' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5144 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_493)   --->   "%sext_ln192_117 = sext i16 %mul_ln204_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5144 'sext' 'sext_ln192_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5145 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_496)   --->   "%mul_ln204_125 = mul i16 %p_cast672, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5145 'mul' 'mul_ln204_125' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5146 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_499)   --->   "%mul_ln204_126 = mul i16 %sext_ln151, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5146 'mul' 'mul_ln204_126' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5147 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_472 = add i32 %output_l1_1_load_23, i32 %sext_ln192_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5147 'add' 'add_ln186_472' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5148 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_475 = add i32 %output_l1_0_load_24, i32 %sext_ln151_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5148 'add' 'add_ln186_475' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln192_120 = sext i8 %data_l1_0_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5149 'sext' 'sext_ln192_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_112 : Operation 5150 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_502)   --->   "%mul_ln204_27 = mul i16 %p_cast682, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5150 'mul' 'mul_ln204_27' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5151 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_505)   --->   "%mul_ln204_127 = mul i16 %p_cast675, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5151 'mul' 'mul_ln204_127' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5152 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_508)   --->   "%mul_ln204_128 = mul i16 %p_cast672, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5152 'mul' 'mul_ln204_128' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5153 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_511)   --->   "%mul_ln204_129 = mul i16 %sext_ln151, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5153 'mul' 'mul_ln204_129' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5154 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_478 = add i32 %output_l1_3_load_22, i32 %sext_ln192_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5154 'add' 'add_ln186_478' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5155 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_481 = add i32 %output_l1_2_load_23, i32 %sext_ln192_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5155 'add' 'add_ln186_481' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_484 = add i32 %output_l1_1_load_24, i32 %sext_ln192_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5156 'add' 'add_ln186_484' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5157 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_487 = add i32 %output_l1_0_load_25, i32 %sext_ln151_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5157 'add' 'add_ln186_487' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5158 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_514)   --->   "%mul_ln204_28 = mul i16 %p_cast682, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5158 'mul' 'mul_ln204_28' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5159 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_517)   --->   "%mul_ln204_130 = mul i16 %p_cast675, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5159 'mul' 'mul_ln204_130' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5160 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_490 = add i32 %output_l1_3_load_23, i32 %sext_ln192_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5160 'add' 'add_ln186_490' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_112 : Operation 5161 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_493 = add i32 %output_l1_2_load_24, i32 %sext_ln192_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5161 'add' 'add_ln186_493' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 113 <SV = 84> <Delay = 2.70>
ST_113 : Operation 5162 [1/2] (1.15ns)   --->   "%data_l2_1_load_124 = load i9 %data_l2_1_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5162 'load' 'data_l2_1_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5163 [1/2] (1.15ns)   --->   "%data_l2_2_load_124 = load i9 %data_l2_2_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5163 'load' 'data_l2_2_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5164 [1/2] (1.15ns)   --->   "%data_l2_3_load_124 = load i9 %data_l2_3_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5164 'load' 'data_l2_3_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5165 [1/2] (1.15ns)   --->   "%data_l2_0_load_124 = load i9 %data_l2_0_addr_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5165 'load' 'data_l2_0_load_124' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5166 [1/1] (0.39ns)   --->   "%tmp_151 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_124, i8 %data_l2_2_load_124, i8 %data_l2_3_load_124, i8 %data_l2_0_load_124, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5166 'mux' 'tmp_151' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5167 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_151, i10 %data_l1_2_addr_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5167 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_113 : Operation 5168 [1/2] (1.15ns)   --->   "%data_l2_2_load_125 = load i9 %data_l2_2_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5168 'load' 'data_l2_2_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5169 [1/2] (1.15ns)   --->   "%data_l2_3_load_125 = load i9 %data_l2_3_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5169 'load' 'data_l2_3_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5170 [1/2] (1.15ns)   --->   "%data_l2_0_load_125 = load i9 %data_l2_0_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5170 'load' 'data_l2_0_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5171 [1/2] (1.15ns)   --->   "%data_l2_1_load_125 = load i9 %data_l2_1_addr_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5171 'load' 'data_l2_1_load_125' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5172 [1/1] (0.39ns)   --->   "%tmp_152 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_125, i8 %data_l2_3_load_125, i8 %data_l2_0_load_125, i8 %data_l2_1_load_125, i64 %zext_ln140_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5172 'mux' 'tmp_152' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5173 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_152, i10 %data_l1_2_addr_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5173 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_113 : Operation 5174 [1/1] (0.70ns)   --->   "%add_ln141_126 = add i8 %zext_ln108_12, i8 %empty_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5174 'add' 'add_ln141_126' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5175 [1/1] (0.00ns)   --->   "%lshr_ln140_125 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_126, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5175 'partselect' 'lshr_ln140_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5176 [1/1] (0.00ns)   --->   "%zext_ln140_140 = zext i6 %lshr_ln140_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5176 'zext' 'zext_ln140_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5177 [1/1] (0.00ns)   --->   "%data_l2_0_addr_127 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5177 'getelementptr' 'data_l2_0_addr_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5178 [2/2] (1.15ns)   --->   "%data_l2_0_load_126 = load i9 %data_l2_0_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5178 'load' 'data_l2_0_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5179 [1/1] (0.00ns)   --->   "%data_l2_1_addr_127 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5179 'getelementptr' 'data_l2_1_addr_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5180 [2/2] (1.15ns)   --->   "%data_l2_1_load_126 = load i9 %data_l2_1_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5180 'load' 'data_l2_1_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5181 [1/1] (0.00ns)   --->   "%data_l2_2_addr_127 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5181 'getelementptr' 'data_l2_2_addr_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5182 [2/2] (1.15ns)   --->   "%data_l2_2_load_126 = load i9 %data_l2_2_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5182 'load' 'data_l2_2_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5183 [1/1] (0.00ns)   --->   "%data_l2_3_addr_127 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5183 'getelementptr' 'data_l2_3_addr_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5184 [2/2] (1.15ns)   --->   "%data_l2_3_load_126 = load i9 %data_l2_3_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5184 'load' 'data_l2_3_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5185 [1/1] (0.70ns)   --->   "%add_ln141_127 = add i8, i8 %add_ln141_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5185 'add' 'add_ln141_127' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 5186 [1/1] (0.00ns)   --->   "%lshr_ln140_126 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_127, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5186 'partselect' 'lshr_ln140_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5187 [1/1] (0.00ns)   --->   "%zext_ln140_141 = zext i6 %lshr_ln140_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5187 'zext' 'zext_ln140_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5188 [1/1] (0.00ns)   --->   "%data_l2_1_addr_128 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5188 'getelementptr' 'data_l2_1_addr_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5189 [2/2] (1.15ns)   --->   "%data_l2_1_load_127 = load i9 %data_l2_1_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5189 'load' 'data_l2_1_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5190 [1/1] (0.00ns)   --->   "%data_l2_2_addr_128 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5190 'getelementptr' 'data_l2_2_addr_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5191 [2/2] (1.15ns)   --->   "%data_l2_2_load_127 = load i9 %data_l2_2_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5191 'load' 'data_l2_2_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5192 [1/1] (0.00ns)   --->   "%data_l2_3_addr_128 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5192 'getelementptr' 'data_l2_3_addr_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5193 [2/2] (1.15ns)   --->   "%data_l2_3_load_127 = load i9 %data_l2_3_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5193 'load' 'data_l2_3_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5194 [1/1] (0.00ns)   --->   "%data_l2_0_addr_128 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5194 'getelementptr' 'data_l2_0_addr_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5195 [2/2] (1.15ns)   --->   "%data_l2_0_load_127 = load i9 %data_l2_0_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5195 'load' 'data_l2_0_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_113 : Operation 5196 [1/2] (1.15ns)   --->   "%data_l1_1_load_12 = load i10 %data_l1_1_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5196 'load' 'data_l1_1_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_113 : Operation 5197 [1/2] (1.15ns)   --->   "%data_l1_1_load_13 = load i10 %data_l1_1_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5197 'load' 'data_l1_1_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_113 : Operation 5198 [2/2] (1.15ns)   --->   "%data_l1_1_load_14 = load i10 %data_l1_1_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5198 'load' 'data_l1_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_113 : Operation 5199 [2/2] (1.15ns)   --->   "%data_l1_1_load_15 = load i10 %data_l1_1_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5199 'load' 'data_l1_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_113 : Operation 5200 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_496)   --->   "%mul_ln204_125 = mul i16 %p_cast672, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5200 'mul' 'mul_ln204_125' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5201 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_496)   --->   "%sext_ln192_118 = sext i16 %mul_ln204_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5201 'sext' 'sext_ln192_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5202 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_499)   --->   "%mul_ln204_126 = mul i16 %sext_ln151, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5202 'mul' 'mul_ln204_126' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5203 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_499)   --->   "%sext_ln151_27 = sext i16 %mul_ln204_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5203 'sext' 'sext_ln151_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5204 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_502)   --->   "%mul_ln204_27 = mul i16 %p_cast682, i16 %sext_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5204 'mul' 'mul_ln204_27' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5205 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_502)   --->   "%sext_ln192_121 = sext i16 %mul_ln204_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5205 'sext' 'sext_ln192_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5206 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_505)   --->   "%mul_ln204_127 = mul i16 %p_cast675, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5206 'mul' 'mul_ln204_127' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5207 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_505)   --->   "%sext_ln192_122 = sext i16 %mul_ln204_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5207 'sext' 'sext_ln192_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5208 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_508)   --->   "%mul_ln204_128 = mul i16 %p_cast672, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5208 'mul' 'mul_ln204_128' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5209 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_511)   --->   "%mul_ln204_129 = mul i16 %sext_ln151, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5209 'mul' 'mul_ln204_129' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5210 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_484 = add i32 %output_l1_1_load_24, i32 %sext_ln192_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5210 'add' 'add_ln186_484' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5211 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_487 = add i32 %output_l1_0_load_25, i32 %sext_ln151_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5211 'add' 'add_ln186_487' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5212 [1/1] (0.00ns)   --->   "%sext_ln192_125 = sext i8 %data_l1_0_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5212 'sext' 'sext_ln192_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_113 : Operation 5213 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_514)   --->   "%mul_ln204_28 = mul i16 %p_cast682, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5213 'mul' 'mul_ln204_28' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5214 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_517)   --->   "%mul_ln204_130 = mul i16 %p_cast675, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5214 'mul' 'mul_ln204_130' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5215 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_520)   --->   "%mul_ln204_131 = mul i16 %p_cast672, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5215 'mul' 'mul_ln204_131' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5216 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_523)   --->   "%mul_ln204_132 = mul i16 %sext_ln151, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5216 'mul' 'mul_ln204_132' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5217 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_490 = add i32 %output_l1_3_load_23, i32 %sext_ln192_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5217 'add' 'add_ln186_490' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5218 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_493 = add i32 %output_l1_2_load_24, i32 %sext_ln192_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5218 'add' 'add_ln186_493' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5219 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_496 = add i32 %output_l1_1_load_25, i32 %sext_ln192_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5219 'add' 'add_ln186_496' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5220 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_499 = add i32 %output_l1_0_load_26, i32 %sext_ln151_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5220 'add' 'add_ln186_499' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5221 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_526)   --->   "%mul_ln204_29 = mul i16 %p_cast682, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5221 'mul' 'mul_ln204_29' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5222 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_529)   --->   "%mul_ln204_133 = mul i16 %p_cast675, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5222 'mul' 'mul_ln204_133' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5223 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_502 = add i32 %output_l1_3_load_24, i32 %sext_ln192_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5223 'add' 'add_ln186_502' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_113 : Operation 5224 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_505 = add i32 %output_l1_2_load_25, i32 %sext_ln192_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5224 'add' 'add_ln186_505' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 85> <Delay = 2.70>
ST_114 : Operation 5225 [1/1] (0.43ns)   --->   "%add_ln140_6 = add i2 %xor_ln141, i2 %select_ln108_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5225 'add' 'add_ln140_6' <Predicate = (!icmp_ln108)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5226 [1/1] (0.00ns)   --->   "%zext_ln140_7 = zext i2 %add_ln140_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5226 'zext' 'zext_ln140_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5227 [1/2] (1.15ns)   --->   "%data_l2_0_load_126 = load i9 %data_l2_0_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5227 'load' 'data_l2_0_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5228 [1/2] (1.15ns)   --->   "%data_l2_1_load_126 = load i9 %data_l2_1_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5228 'load' 'data_l2_1_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5229 [1/2] (1.15ns)   --->   "%data_l2_2_load_126 = load i9 %data_l2_2_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5229 'load' 'data_l2_2_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5230 [1/2] (1.15ns)   --->   "%data_l2_3_load_126 = load i9 %data_l2_3_addr_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5230 'load' 'data_l2_3_load_126' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5231 [1/1] (0.39ns)   --->   "%tmp_153 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_126, i8 %data_l2_1_load_126, i8 %data_l2_2_load_126, i8 %data_l2_3_load_126, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5231 'mux' 'tmp_153' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5232 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_153, i10 %data_l1_2_addr_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5232 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_114 : Operation 5233 [1/2] (1.15ns)   --->   "%data_l2_1_load_127 = load i9 %data_l2_1_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5233 'load' 'data_l2_1_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5234 [1/2] (1.15ns)   --->   "%data_l2_2_load_127 = load i9 %data_l2_2_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5234 'load' 'data_l2_2_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5235 [1/2] (1.15ns)   --->   "%data_l2_3_load_127 = load i9 %data_l2_3_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5235 'load' 'data_l2_3_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5236 [1/2] (1.15ns)   --->   "%data_l2_0_load_127 = load i9 %data_l2_0_addr_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5236 'load' 'data_l2_0_load_127' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5237 [1/1] (0.39ns)   --->   "%tmp_154 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_127, i8 %data_l2_2_load_127, i8 %data_l2_3_load_127, i8 %data_l2_0_load_127, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5237 'mux' 'tmp_154' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5238 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_154, i10 %data_l1_2_addr_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5238 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_114 : Operation 5239 [1/1] (0.70ns)   --->   "%add_ln141_128 = add i8, i8 %add_ln141_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5239 'add' 'add_ln141_128' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5240 [1/1] (0.00ns)   --->   "%lshr_ln140_127 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_128, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5240 'partselect' 'lshr_ln140_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5241 [1/1] (0.00ns)   --->   "%zext_ln140_142 = zext i6 %lshr_ln140_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5241 'zext' 'zext_ln140_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5242 [1/1] (0.00ns)   --->   "%data_l2_2_addr_129 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5242 'getelementptr' 'data_l2_2_addr_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5243 [2/2] (1.15ns)   --->   "%data_l2_2_load_128 = load i9 %data_l2_2_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5243 'load' 'data_l2_2_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5244 [1/1] (0.00ns)   --->   "%data_l2_3_addr_129 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5244 'getelementptr' 'data_l2_3_addr_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5245 [2/2] (1.15ns)   --->   "%data_l2_3_load_128 = load i9 %data_l2_3_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5245 'load' 'data_l2_3_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5246 [1/1] (0.00ns)   --->   "%data_l2_0_addr_129 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5246 'getelementptr' 'data_l2_0_addr_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5247 [2/2] (1.15ns)   --->   "%data_l2_0_load_128 = load i9 %data_l2_0_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5247 'load' 'data_l2_0_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5248 [1/1] (0.00ns)   --->   "%data_l2_1_addr_129 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5248 'getelementptr' 'data_l2_1_addr_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5249 [2/2] (1.15ns)   --->   "%data_l2_1_load_128 = load i9 %data_l2_1_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5249 'load' 'data_l2_1_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5250 [1/1] (0.70ns)   --->   "%add_ln141_129 = add i8, i8 %add_ln141_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5250 'add' 'add_ln141_129' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 5251 [1/1] (0.00ns)   --->   "%lshr_ln140_128 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_129, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5251 'partselect' 'lshr_ln140_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5252 [1/1] (0.00ns)   --->   "%zext_ln140_143 = zext i6 %lshr_ln140_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5252 'zext' 'zext_ln140_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5253 [1/1] (0.00ns)   --->   "%data_l2_3_addr_130 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5253 'getelementptr' 'data_l2_3_addr_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5254 [2/2] (1.15ns)   --->   "%data_l2_3_load_129 = load i9 %data_l2_3_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5254 'load' 'data_l2_3_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5255 [1/1] (0.00ns)   --->   "%data_l2_0_addr_130 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5255 'getelementptr' 'data_l2_0_addr_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5256 [2/2] (1.15ns)   --->   "%data_l2_0_load_129 = load i9 %data_l2_0_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5256 'load' 'data_l2_0_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5257 [1/1] (0.00ns)   --->   "%data_l2_1_addr_130 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5257 'getelementptr' 'data_l2_1_addr_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5258 [2/2] (1.15ns)   --->   "%data_l2_1_load_129 = load i9 %data_l2_1_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5258 'load' 'data_l2_1_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5259 [1/1] (0.00ns)   --->   "%data_l2_2_addr_130 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5259 'getelementptr' 'data_l2_2_addr_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5260 [2/2] (1.15ns)   --->   "%data_l2_2_load_129 = load i9 %data_l2_2_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5260 'load' 'data_l2_2_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_114 : Operation 5261 [1/2] (1.15ns)   --->   "%data_l1_1_load_14 = load i10 %data_l1_1_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5261 'load' 'data_l1_1_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_114 : Operation 5262 [1/2] (1.15ns)   --->   "%data_l1_1_load_15 = load i10 %data_l1_1_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5262 'load' 'data_l1_1_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_114 : Operation 5263 [2/2] (1.15ns)   --->   "%data_l1_1_load_16 = load i10 %data_l1_1_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5263 'load' 'data_l1_1_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_114 : Operation 5264 [2/2] (1.15ns)   --->   "%data_l1_1_load_17 = load i10 %data_l1_1_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5264 'load' 'data_l1_1_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_114 : Operation 5265 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_508)   --->   "%mul_ln204_128 = mul i16 %p_cast672, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5265 'mul' 'mul_ln204_128' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5266 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_508)   --->   "%sext_ln192_123 = sext i16 %mul_ln204_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5266 'sext' 'sext_ln192_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5267 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_511)   --->   "%mul_ln204_129 = mul i16 %sext_ln151, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5267 'mul' 'mul_ln204_129' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5268 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_511)   --->   "%sext_ln151_28 = sext i16 %mul_ln204_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5268 'sext' 'sext_ln151_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5269 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_514)   --->   "%mul_ln204_28 = mul i16 %p_cast682, i16 %sext_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5269 'mul' 'mul_ln204_28' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5270 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_514)   --->   "%sext_ln192_126 = sext i16 %mul_ln204_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5270 'sext' 'sext_ln192_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5271 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_517)   --->   "%mul_ln204_130 = mul i16 %p_cast675, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5271 'mul' 'mul_ln204_130' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5272 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_517)   --->   "%sext_ln192_127 = sext i16 %mul_ln204_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5272 'sext' 'sext_ln192_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5273 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_520)   --->   "%mul_ln204_131 = mul i16 %p_cast672, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5273 'mul' 'mul_ln204_131' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5274 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_523)   --->   "%mul_ln204_132 = mul i16 %sext_ln151, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5274 'mul' 'mul_ln204_132' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_496 = add i32 %output_l1_1_load_25, i32 %sext_ln192_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5275 'add' 'add_ln186_496' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5276 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_499 = add i32 %output_l1_0_load_26, i32 %sext_ln151_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5276 'add' 'add_ln186_499' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5277 [1/1] (0.00ns)   --->   "%sext_ln192_130 = sext i8 %data_l1_0_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5277 'sext' 'sext_ln192_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_114 : Operation 5278 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_526)   --->   "%mul_ln204_29 = mul i16 %p_cast682, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5278 'mul' 'mul_ln204_29' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5279 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_529)   --->   "%mul_ln204_133 = mul i16 %p_cast675, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5279 'mul' 'mul_ln204_133' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5280 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_532)   --->   "%mul_ln204_134 = mul i16 %p_cast672, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5280 'mul' 'mul_ln204_134' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5281 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_535)   --->   "%mul_ln204_135 = mul i16 %sext_ln151, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5281 'mul' 'mul_ln204_135' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5282 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_502 = add i32 %output_l1_3_load_24, i32 %sext_ln192_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5282 'add' 'add_ln186_502' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5283 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_505 = add i32 %output_l1_2_load_25, i32 %sext_ln192_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5283 'add' 'add_ln186_505' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5284 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_508 = add i32 %output_l1_1_load_26, i32 %sext_ln192_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5284 'add' 'add_ln186_508' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5285 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_511 = add i32 %output_l1_0_load_27, i32 %sext_ln151_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5285 'add' 'add_ln186_511' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5286 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_538)   --->   "%mul_ln204_30 = mul i16 %p_cast682, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5286 'mul' 'mul_ln204_30' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5287 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_541)   --->   "%mul_ln204_136 = mul i16 %p_cast675, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5287 'mul' 'mul_ln204_136' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5288 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_514 = add i32 %output_l1_3_load_25, i32 %sext_ln192_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5288 'add' 'add_ln186_514' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_114 : Operation 5289 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_517 = add i32 %output_l1_2_load_26, i32 %sext_ln192_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5289 'add' 'add_ln186_517' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 86> <Delay = 2.70>
ST_115 : Operation 5290 [1/2] (1.15ns)   --->   "%data_l2_2_load_128 = load i9 %data_l2_2_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5290 'load' 'data_l2_2_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5291 [1/2] (1.15ns)   --->   "%data_l2_3_load_128 = load i9 %data_l2_3_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5291 'load' 'data_l2_3_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5292 [1/2] (1.15ns)   --->   "%data_l2_0_load_128 = load i9 %data_l2_0_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5292 'load' 'data_l2_0_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5293 [1/2] (1.15ns)   --->   "%data_l2_1_load_128 = load i9 %data_l2_1_addr_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5293 'load' 'data_l2_1_load_128' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5294 [1/1] (0.39ns)   --->   "%tmp_155 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_128, i8 %data_l2_3_load_128, i8 %data_l2_0_load_128, i8 %data_l2_1_load_128, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5294 'mux' 'tmp_155' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5295 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_155, i10 %data_l1_2_addr_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5295 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_115 : Operation 5296 [1/2] (1.15ns)   --->   "%data_l2_3_load_129 = load i9 %data_l2_3_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5296 'load' 'data_l2_3_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5297 [1/2] (1.15ns)   --->   "%data_l2_0_load_129 = load i9 %data_l2_0_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5297 'load' 'data_l2_0_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5298 [1/2] (1.15ns)   --->   "%data_l2_1_load_129 = load i9 %data_l2_1_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5298 'load' 'data_l2_1_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5299 [1/2] (1.15ns)   --->   "%data_l2_2_load_129 = load i9 %data_l2_2_addr_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5299 'load' 'data_l2_2_load_129' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5300 [1/1] (0.39ns)   --->   "%tmp_156 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_129, i8 %data_l2_0_load_129, i8 %data_l2_1_load_129, i8 %data_l2_2_load_129, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5300 'mux' 'tmp_156' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5301 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_156, i10 %data_l1_2_addr_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5301 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_115 : Operation 5302 [1/1] (0.70ns)   --->   "%add_ln141_130 = add i8, i8 %add_ln141_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5302 'add' 'add_ln141_130' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5303 [1/1] (0.00ns)   --->   "%lshr_ln140_129 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_130, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5303 'partselect' 'lshr_ln140_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5304 [1/1] (0.00ns)   --->   "%zext_ln140_144 = zext i6 %lshr_ln140_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5304 'zext' 'zext_ln140_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5305 [1/1] (0.00ns)   --->   "%data_l2_0_addr_131 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5305 'getelementptr' 'data_l2_0_addr_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5306 [2/2] (1.15ns)   --->   "%data_l2_0_load_130 = load i9 %data_l2_0_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5306 'load' 'data_l2_0_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5307 [1/1] (0.00ns)   --->   "%data_l2_1_addr_131 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5307 'getelementptr' 'data_l2_1_addr_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5308 [2/2] (1.15ns)   --->   "%data_l2_1_load_130 = load i9 %data_l2_1_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5308 'load' 'data_l2_1_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5309 [1/1] (0.00ns)   --->   "%data_l2_2_addr_131 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5309 'getelementptr' 'data_l2_2_addr_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5310 [2/2] (1.15ns)   --->   "%data_l2_2_load_130 = load i9 %data_l2_2_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5310 'load' 'data_l2_2_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5311 [1/1] (0.00ns)   --->   "%data_l2_3_addr_131 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5311 'getelementptr' 'data_l2_3_addr_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5312 [2/2] (1.15ns)   --->   "%data_l2_3_load_130 = load i9 %data_l2_3_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5312 'load' 'data_l2_3_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5313 [1/1] (0.70ns)   --->   "%add_ln141_131 = add i8, i8 %add_ln141_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5313 'add' 'add_ln141_131' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5314 [1/1] (0.00ns)   --->   "%lshr_ln140_130 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_131, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5314 'partselect' 'lshr_ln140_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5315 [1/1] (0.00ns)   --->   "%zext_ln140_145 = zext i6 %lshr_ln140_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5315 'zext' 'zext_ln140_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5316 [1/1] (0.00ns)   --->   "%data_l2_1_addr_132 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5316 'getelementptr' 'data_l2_1_addr_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5317 [2/2] (1.15ns)   --->   "%data_l2_1_load_131 = load i9 %data_l2_1_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5317 'load' 'data_l2_1_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5318 [1/1] (0.00ns)   --->   "%data_l2_2_addr_132 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5318 'getelementptr' 'data_l2_2_addr_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5319 [2/2] (1.15ns)   --->   "%data_l2_2_load_131 = load i9 %data_l2_2_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5319 'load' 'data_l2_2_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5320 [1/1] (0.00ns)   --->   "%data_l2_3_addr_132 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5320 'getelementptr' 'data_l2_3_addr_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5321 [2/2] (1.15ns)   --->   "%data_l2_3_load_131 = load i9 %data_l2_3_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5321 'load' 'data_l2_3_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5322 [1/1] (0.00ns)   --->   "%data_l2_0_addr_132 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5322 'getelementptr' 'data_l2_0_addr_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5323 [2/2] (1.15ns)   --->   "%data_l2_0_load_131 = load i9 %data_l2_0_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5323 'load' 'data_l2_0_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_115 : Operation 5324 [1/1] (0.70ns)   --->   "%add_ln141_132 = add i8, i8 %add_ln141_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5324 'add' 'add_ln141_132' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 5325 [1/1] (0.00ns)   --->   "%lshr_ln140_131 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_132, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5325 'partselect' 'lshr_ln140_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5326 [1/2] (1.15ns)   --->   "%data_l1_1_load_16 = load i10 %data_l1_1_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5326 'load' 'data_l1_1_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_115 : Operation 5327 [1/2] (1.15ns)   --->   "%data_l1_1_load_17 = load i10 %data_l1_1_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5327 'load' 'data_l1_1_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_115 : Operation 5328 [2/2] (1.15ns)   --->   "%data_l1_1_load_18 = load i10 %data_l1_1_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5328 'load' 'data_l1_1_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_115 : Operation 5329 [2/2] (1.15ns)   --->   "%data_l1_1_load_19 = load i10 %data_l1_1_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5329 'load' 'data_l1_1_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_115 : Operation 5330 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_520)   --->   "%mul_ln204_131 = mul i16 %p_cast672, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5330 'mul' 'mul_ln204_131' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5331 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_520)   --->   "%sext_ln192_128 = sext i16 %mul_ln204_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5331 'sext' 'sext_ln192_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5332 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_523)   --->   "%mul_ln204_132 = mul i16 %sext_ln151, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5332 'mul' 'mul_ln204_132' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5333 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_523)   --->   "%sext_ln151_29 = sext i16 %mul_ln204_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5333 'sext' 'sext_ln151_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5334 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_526)   --->   "%mul_ln204_29 = mul i16 %p_cast682, i16 %sext_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5334 'mul' 'mul_ln204_29' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5335 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_526)   --->   "%sext_ln192_131 = sext i16 %mul_ln204_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5335 'sext' 'sext_ln192_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5336 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_529)   --->   "%mul_ln204_133 = mul i16 %p_cast675, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5336 'mul' 'mul_ln204_133' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5337 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_529)   --->   "%sext_ln192_132 = sext i16 %mul_ln204_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5337 'sext' 'sext_ln192_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5338 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_532)   --->   "%mul_ln204_134 = mul i16 %p_cast672, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5338 'mul' 'mul_ln204_134' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5339 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_535)   --->   "%mul_ln204_135 = mul i16 %sext_ln151, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5339 'mul' 'mul_ln204_135' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5340 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_508 = add i32 %output_l1_1_load_26, i32 %sext_ln192_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5340 'add' 'add_ln186_508' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5341 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_511 = add i32 %output_l1_0_load_27, i32 %sext_ln151_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5341 'add' 'add_ln186_511' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5342 [1/1] (0.00ns)   --->   "%sext_ln192_135 = sext i8 %data_l1_0_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5342 'sext' 'sext_ln192_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_115 : Operation 5343 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_538)   --->   "%mul_ln204_30 = mul i16 %p_cast682, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5343 'mul' 'mul_ln204_30' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5344 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_541)   --->   "%mul_ln204_136 = mul i16 %p_cast675, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5344 'mul' 'mul_ln204_136' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5345 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_544)   --->   "%mul_ln204_137 = mul i16 %p_cast672, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5345 'mul' 'mul_ln204_137' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5346 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_547)   --->   "%mul_ln204_138 = mul i16 %sext_ln151, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5346 'mul' 'mul_ln204_138' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5347 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_514 = add i32 %output_l1_3_load_25, i32 %sext_ln192_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5347 'add' 'add_ln186_514' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5348 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_517 = add i32 %output_l1_2_load_26, i32 %sext_ln192_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5348 'add' 'add_ln186_517' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5349 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_520 = add i32 %output_l1_1_load_27, i32 %sext_ln192_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5349 'add' 'add_ln186_520' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5350 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_523 = add i32 %output_l1_0_load_28, i32 %sext_ln151_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5350 'add' 'add_ln186_523' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5351 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_550)   --->   "%mul_ln204_31 = mul i16 %p_cast682, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5351 'mul' 'mul_ln204_31' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5352 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_553)   --->   "%mul_ln204_139 = mul i16 %p_cast675, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5352 'mul' 'mul_ln204_139' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5353 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_526 = add i32 %output_l1_3_load_26, i32 %sext_ln192_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5353 'add' 'add_ln186_526' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_115 : Operation 5354 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_529 = add i32 %output_l1_2_load_27, i32 %sext_ln192_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5354 'add' 'add_ln186_529' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 116 <SV = 87> <Delay = 2.70>
ST_116 : Operation 5355 [1/2] (1.15ns)   --->   "%data_l2_0_load_130 = load i9 %data_l2_0_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5355 'load' 'data_l2_0_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5356 [1/2] (1.15ns)   --->   "%data_l2_1_load_130 = load i9 %data_l2_1_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5356 'load' 'data_l2_1_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5357 [1/2] (1.15ns)   --->   "%data_l2_2_load_130 = load i9 %data_l2_2_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5357 'load' 'data_l2_2_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5358 [1/2] (1.15ns)   --->   "%data_l2_3_load_130 = load i9 %data_l2_3_addr_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5358 'load' 'data_l2_3_load_130' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5359 [1/1] (0.39ns)   --->   "%tmp_157 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_130, i8 %data_l2_1_load_130, i8 %data_l2_2_load_130, i8 %data_l2_3_load_130, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5359 'mux' 'tmp_157' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5360 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_157, i10 %data_l1_2_addr_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5360 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_116 : Operation 5361 [1/2] (1.15ns)   --->   "%data_l2_1_load_131 = load i9 %data_l2_1_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5361 'load' 'data_l2_1_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5362 [1/2] (1.15ns)   --->   "%data_l2_2_load_131 = load i9 %data_l2_2_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5362 'load' 'data_l2_2_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5363 [1/2] (1.15ns)   --->   "%data_l2_3_load_131 = load i9 %data_l2_3_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5363 'load' 'data_l2_3_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5364 [1/2] (1.15ns)   --->   "%data_l2_0_load_131 = load i9 %data_l2_0_addr_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5364 'load' 'data_l2_0_load_131' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5365 [1/1] (0.39ns)   --->   "%tmp_158 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_131, i8 %data_l2_2_load_131, i8 %data_l2_3_load_131, i8 %data_l2_0_load_131, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5365 'mux' 'tmp_158' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5366 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_158, i10 %data_l1_2_addr_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5366 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_116 : Operation 5367 [1/1] (0.00ns)   --->   "%zext_ln140_146 = zext i6 %lshr_ln140_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5367 'zext' 'zext_ln140_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5368 [1/1] (0.00ns)   --->   "%data_l2_2_addr_133 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5368 'getelementptr' 'data_l2_2_addr_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5369 [2/2] (1.15ns)   --->   "%data_l2_2_load_132 = load i9 %data_l2_2_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5369 'load' 'data_l2_2_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5370 [1/1] (0.00ns)   --->   "%data_l2_3_addr_133 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5370 'getelementptr' 'data_l2_3_addr_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5371 [2/2] (1.15ns)   --->   "%data_l2_3_load_132 = load i9 %data_l2_3_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5371 'load' 'data_l2_3_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5372 [1/1] (0.00ns)   --->   "%data_l2_0_addr_133 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5372 'getelementptr' 'data_l2_0_addr_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5373 [2/2] (1.15ns)   --->   "%data_l2_0_load_132 = load i9 %data_l2_0_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5373 'load' 'data_l2_0_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5374 [1/1] (0.00ns)   --->   "%data_l2_1_addr_133 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5374 'getelementptr' 'data_l2_1_addr_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5375 [2/2] (1.15ns)   --->   "%data_l2_1_load_132 = load i9 %data_l2_1_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5375 'load' 'data_l2_1_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5376 [1/1] (0.70ns)   --->   "%add_ln141_133 = add i8 %zext_ln108_14, i8 %empty_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5376 'add' 'add_ln141_133' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 5377 [1/1] (0.00ns)   --->   "%lshr_ln140_132 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_133, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5377 'partselect' 'lshr_ln140_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5378 [1/1] (0.00ns)   --->   "%zext_ln140_147 = zext i6 %lshr_ln140_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5378 'zext' 'zext_ln140_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5379 [1/1] (0.00ns)   --->   "%data_l2_0_addr_134 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5379 'getelementptr' 'data_l2_0_addr_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5380 [2/2] (1.15ns)   --->   "%data_l2_0_load_133 = load i9 %data_l2_0_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5380 'load' 'data_l2_0_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5381 [1/1] (0.00ns)   --->   "%data_l2_1_addr_134 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5381 'getelementptr' 'data_l2_1_addr_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5382 [2/2] (1.15ns)   --->   "%data_l2_1_load_133 = load i9 %data_l2_1_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5382 'load' 'data_l2_1_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5383 [1/1] (0.00ns)   --->   "%data_l2_2_addr_134 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5383 'getelementptr' 'data_l2_2_addr_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5384 [2/2] (1.15ns)   --->   "%data_l2_2_load_133 = load i9 %data_l2_2_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5384 'load' 'data_l2_2_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5385 [1/1] (0.00ns)   --->   "%data_l2_3_addr_134 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5385 'getelementptr' 'data_l2_3_addr_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5386 [2/2] (1.15ns)   --->   "%data_l2_3_load_133 = load i9 %data_l2_3_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5386 'load' 'data_l2_3_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_116 : Operation 5387 [1/2] (1.15ns)   --->   "%data_l1_1_load_18 = load i10 %data_l1_1_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5387 'load' 'data_l1_1_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_116 : Operation 5388 [1/2] (1.15ns)   --->   "%data_l1_1_load_19 = load i10 %data_l1_1_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5388 'load' 'data_l1_1_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_116 : Operation 5389 [2/2] (1.15ns)   --->   "%data_l1_1_load_20 = load i10 %data_l1_1_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5389 'load' 'data_l1_1_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_116 : Operation 5390 [2/2] (1.15ns)   --->   "%data_l1_1_load_21 = load i10 %data_l1_1_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5390 'load' 'data_l1_1_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_116 : Operation 5391 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_532)   --->   "%mul_ln204_134 = mul i16 %p_cast672, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5391 'mul' 'mul_ln204_134' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5392 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_532)   --->   "%sext_ln192_133 = sext i16 %mul_ln204_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5392 'sext' 'sext_ln192_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5393 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_535)   --->   "%mul_ln204_135 = mul i16 %sext_ln151, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5393 'mul' 'mul_ln204_135' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5394 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_535)   --->   "%sext_ln151_30 = sext i16 %mul_ln204_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5394 'sext' 'sext_ln151_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5395 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_538)   --->   "%mul_ln204_30 = mul i16 %p_cast682, i16 %sext_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5395 'mul' 'mul_ln204_30' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5396 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_538)   --->   "%sext_ln192_136 = sext i16 %mul_ln204_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5396 'sext' 'sext_ln192_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5397 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_541)   --->   "%mul_ln204_136 = mul i16 %p_cast675, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5397 'mul' 'mul_ln204_136' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5398 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_541)   --->   "%sext_ln192_137 = sext i16 %mul_ln204_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5398 'sext' 'sext_ln192_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5399 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_544)   --->   "%mul_ln204_137 = mul i16 %p_cast672, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5399 'mul' 'mul_ln204_137' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5400 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_547)   --->   "%mul_ln204_138 = mul i16 %sext_ln151, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5400 'mul' 'mul_ln204_138' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5401 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_520 = add i32 %output_l1_1_load_27, i32 %sext_ln192_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5401 'add' 'add_ln186_520' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5402 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_523 = add i32 %output_l1_0_load_28, i32 %sext_ln151_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5402 'add' 'add_ln186_523' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5403 [1/1] (0.00ns)   --->   "%sext_ln192_140 = sext i8 %data_l1_0_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5403 'sext' 'sext_ln192_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_116 : Operation 5404 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_550)   --->   "%mul_ln204_31 = mul i16 %p_cast682, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5404 'mul' 'mul_ln204_31' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5405 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_553)   --->   "%mul_ln204_139 = mul i16 %p_cast675, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5405 'mul' 'mul_ln204_139' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5406 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_556)   --->   "%mul_ln204_140 = mul i16 %p_cast672, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5406 'mul' 'mul_ln204_140' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5407 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_559)   --->   "%mul_ln204_141 = mul i16 %sext_ln151, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5407 'mul' 'mul_ln204_141' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5408 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_526 = add i32 %output_l1_3_load_26, i32 %sext_ln192_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5408 'add' 'add_ln186_526' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5409 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_529 = add i32 %output_l1_2_load_27, i32 %sext_ln192_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5409 'add' 'add_ln186_529' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5410 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_532 = add i32 %output_l1_1_load_28, i32 %sext_ln192_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5410 'add' 'add_ln186_532' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5411 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_535 = add i32 %output_l1_0_load_29, i32 %sext_ln151_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5411 'add' 'add_ln186_535' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5412 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_562)   --->   "%mul_ln204_32 = mul i16 %p_cast682, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5412 'mul' 'mul_ln204_32' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5413 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_565)   --->   "%mul_ln204_142 = mul i16 %p_cast675, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5413 'mul' 'mul_ln204_142' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5414 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_538 = add i32 %output_l1_3_load_27, i32 %sext_ln192_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5414 'add' 'add_ln186_538' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_116 : Operation 5415 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_541 = add i32 %output_l1_2_load_28, i32 %sext_ln192_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5415 'add' 'add_ln186_541' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 117 <SV = 88> <Delay = 2.70>
ST_117 : Operation 5416 [1/2] (1.15ns)   --->   "%data_l2_2_load_132 = load i9 %data_l2_2_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5416 'load' 'data_l2_2_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5417 [1/2] (1.15ns)   --->   "%data_l2_3_load_132 = load i9 %data_l2_3_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5417 'load' 'data_l2_3_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5418 [1/2] (1.15ns)   --->   "%data_l2_0_load_132 = load i9 %data_l2_0_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5418 'load' 'data_l2_0_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5419 [1/2] (1.15ns)   --->   "%data_l2_1_load_132 = load i9 %data_l2_1_addr_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5419 'load' 'data_l2_1_load_132' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5420 [1/1] (0.39ns)   --->   "%tmp_159 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_132, i8 %data_l2_3_load_132, i8 %data_l2_0_load_132, i8 %data_l2_1_load_132, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5420 'mux' 'tmp_159' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5421 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_159, i10 %data_l1_2_addr_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5421 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_117 : Operation 5422 [1/2] (1.15ns)   --->   "%data_l2_0_load_133 = load i9 %data_l2_0_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5422 'load' 'data_l2_0_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5423 [1/2] (1.15ns)   --->   "%data_l2_1_load_133 = load i9 %data_l2_1_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5423 'load' 'data_l2_1_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5424 [1/2] (1.15ns)   --->   "%data_l2_2_load_133 = load i9 %data_l2_2_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5424 'load' 'data_l2_2_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5425 [1/2] (1.15ns)   --->   "%data_l2_3_load_133 = load i9 %data_l2_3_addr_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5425 'load' 'data_l2_3_load_133' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5426 [1/1] (0.39ns)   --->   "%tmp_160 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_133, i8 %data_l2_1_load_133, i8 %data_l2_2_load_133, i8 %data_l2_3_load_133, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5426 'mux' 'tmp_160' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5427 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_160, i10 %data_l1_2_addr_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5427 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_117 : Operation 5428 [1/1] (0.70ns)   --->   "%add_ln141_134 = add i8, i8 %add_ln141_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5428 'add' 'add_ln141_134' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5429 [1/1] (0.00ns)   --->   "%lshr_ln140_133 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_134, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5429 'partselect' 'lshr_ln140_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5430 [1/1] (0.00ns)   --->   "%zext_ln140_148 = zext i6 %lshr_ln140_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5430 'zext' 'zext_ln140_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5431 [1/1] (0.00ns)   --->   "%data_l2_1_addr_135 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5431 'getelementptr' 'data_l2_1_addr_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5432 [2/2] (1.15ns)   --->   "%data_l2_1_load_134 = load i9 %data_l2_1_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5432 'load' 'data_l2_1_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5433 [1/1] (0.00ns)   --->   "%data_l2_2_addr_135 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5433 'getelementptr' 'data_l2_2_addr_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5434 [2/2] (1.15ns)   --->   "%data_l2_2_load_134 = load i9 %data_l2_2_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5434 'load' 'data_l2_2_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5435 [1/1] (0.00ns)   --->   "%data_l2_3_addr_135 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5435 'getelementptr' 'data_l2_3_addr_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5436 [2/2] (1.15ns)   --->   "%data_l2_3_load_134 = load i9 %data_l2_3_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5436 'load' 'data_l2_3_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5437 [1/1] (0.00ns)   --->   "%data_l2_0_addr_135 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5437 'getelementptr' 'data_l2_0_addr_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5438 [2/2] (1.15ns)   --->   "%data_l2_0_load_134 = load i9 %data_l2_0_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5438 'load' 'data_l2_0_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5439 [1/1] (0.70ns)   --->   "%add_ln141_135 = add i8, i8 %add_ln141_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5439 'add' 'add_ln141_135' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 5440 [1/1] (0.00ns)   --->   "%lshr_ln140_134 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_135, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5440 'partselect' 'lshr_ln140_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5441 [1/1] (0.00ns)   --->   "%zext_ln140_149 = zext i6 %lshr_ln140_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5441 'zext' 'zext_ln140_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5442 [1/1] (0.00ns)   --->   "%data_l2_2_addr_136 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5442 'getelementptr' 'data_l2_2_addr_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5443 [2/2] (1.15ns)   --->   "%data_l2_2_load_135 = load i9 %data_l2_2_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5443 'load' 'data_l2_2_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5444 [1/1] (0.00ns)   --->   "%data_l2_3_addr_136 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5444 'getelementptr' 'data_l2_3_addr_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5445 [2/2] (1.15ns)   --->   "%data_l2_3_load_135 = load i9 %data_l2_3_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5445 'load' 'data_l2_3_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5446 [1/1] (0.00ns)   --->   "%data_l2_0_addr_136 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5446 'getelementptr' 'data_l2_0_addr_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5447 [2/2] (1.15ns)   --->   "%data_l2_0_load_135 = load i9 %data_l2_0_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5447 'load' 'data_l2_0_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5448 [1/1] (0.00ns)   --->   "%data_l2_1_addr_136 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5448 'getelementptr' 'data_l2_1_addr_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5449 [2/2] (1.15ns)   --->   "%data_l2_1_load_135 = load i9 %data_l2_1_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5449 'load' 'data_l2_1_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_117 : Operation 5450 [1/2] (1.15ns)   --->   "%data_l1_1_load_20 = load i10 %data_l1_1_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5450 'load' 'data_l1_1_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_117 : Operation 5451 [1/2] (1.15ns)   --->   "%data_l1_1_load_21 = load i10 %data_l1_1_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5451 'load' 'data_l1_1_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_117 : Operation 5452 [2/2] (1.15ns)   --->   "%data_l1_1_load_22 = load i10 %data_l1_1_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5452 'load' 'data_l1_1_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_117 : Operation 5453 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_544)   --->   "%mul_ln204_137 = mul i16 %p_cast672, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5453 'mul' 'mul_ln204_137' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5454 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_544)   --->   "%sext_ln192_138 = sext i16 %mul_ln204_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5454 'sext' 'sext_ln192_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5455 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_547)   --->   "%mul_ln204_138 = mul i16 %sext_ln151, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5455 'mul' 'mul_ln204_138' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5456 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_547)   --->   "%sext_ln151_31 = sext i16 %mul_ln204_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5456 'sext' 'sext_ln151_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5457 [2/2] (1.15ns)   --->   "%data_l1_1_load_23 = load i10 %data_l1_1_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5457 'load' 'data_l1_1_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_117 : Operation 5458 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_550)   --->   "%mul_ln204_31 = mul i16 %p_cast682, i16 %sext_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5458 'mul' 'mul_ln204_31' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5459 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_550)   --->   "%sext_ln192_141 = sext i16 %mul_ln204_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5459 'sext' 'sext_ln192_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5460 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_553)   --->   "%mul_ln204_139 = mul i16 %p_cast675, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5460 'mul' 'mul_ln204_139' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5461 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_553)   --->   "%sext_ln192_142 = sext i16 %mul_ln204_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5461 'sext' 'sext_ln192_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5462 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_556)   --->   "%mul_ln204_140 = mul i16 %p_cast672, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5462 'mul' 'mul_ln204_140' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5463 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_559)   --->   "%mul_ln204_141 = mul i16 %sext_ln151, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5463 'mul' 'mul_ln204_141' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5464 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_532 = add i32 %output_l1_1_load_28, i32 %sext_ln192_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5464 'add' 'add_ln186_532' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5465 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_535 = add i32 %output_l1_0_load_29, i32 %sext_ln151_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5465 'add' 'add_ln186_535' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5466 [1/1] (0.00ns)   --->   "%sext_ln192_145 = sext i8 %data_l1_0_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5466 'sext' 'sext_ln192_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_117 : Operation 5467 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_562)   --->   "%mul_ln204_32 = mul i16 %p_cast682, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5467 'mul' 'mul_ln204_32' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5468 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_565)   --->   "%mul_ln204_142 = mul i16 %p_cast675, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5468 'mul' 'mul_ln204_142' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5469 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_568)   --->   "%mul_ln204_143 = mul i16 %p_cast672, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5469 'mul' 'mul_ln204_143' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5470 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_571)   --->   "%mul_ln204_144 = mul i16 %sext_ln151, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5470 'mul' 'mul_ln204_144' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5471 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_538 = add i32 %output_l1_3_load_27, i32 %sext_ln192_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5471 'add' 'add_ln186_538' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5472 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_541 = add i32 %output_l1_2_load_28, i32 %sext_ln192_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5472 'add' 'add_ln186_541' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5473 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_544 = add i32 %output_l1_1_load_29, i32 %sext_ln192_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5473 'add' 'add_ln186_544' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5474 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_547 = add i32 %output_l1_0_load_30, i32 %sext_ln151_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5474 'add' 'add_ln186_547' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5475 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_574)   --->   "%mul_ln204_33 = mul i16 %p_cast682, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5475 'mul' 'mul_ln204_33' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5476 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_577)   --->   "%mul_ln204_145 = mul i16 %p_cast675, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5476 'mul' 'mul_ln204_145' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5477 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_550 = add i32 %output_l1_3_load_28, i32 %sext_ln192_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5477 'add' 'add_ln186_550' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_117 : Operation 5478 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_553 = add i32 %output_l1_2_load_29, i32 %sext_ln192_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5478 'add' 'add_ln186_553' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 118 <SV = 89> <Delay = 2.70>
ST_118 : Operation 5479 [1/2] (1.15ns)   --->   "%data_l2_1_load_134 = load i9 %data_l2_1_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5479 'load' 'data_l2_1_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5480 [1/2] (1.15ns)   --->   "%data_l2_2_load_134 = load i9 %data_l2_2_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5480 'load' 'data_l2_2_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5481 [1/2] (1.15ns)   --->   "%data_l2_3_load_134 = load i9 %data_l2_3_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5481 'load' 'data_l2_3_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5482 [1/2] (1.15ns)   --->   "%data_l2_0_load_134 = load i9 %data_l2_0_addr_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5482 'load' 'data_l2_0_load_134' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5483 [1/1] (0.39ns)   --->   "%tmp_161 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_134, i8 %data_l2_2_load_134, i8 %data_l2_3_load_134, i8 %data_l2_0_load_134, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5483 'mux' 'tmp_161' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5484 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_161, i10 %data_l1_2_addr_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5484 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_118 : Operation 5485 [1/2] (1.15ns)   --->   "%data_l2_2_load_135 = load i9 %data_l2_2_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5485 'load' 'data_l2_2_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5486 [1/2] (1.15ns)   --->   "%data_l2_3_load_135 = load i9 %data_l2_3_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5486 'load' 'data_l2_3_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5487 [1/2] (1.15ns)   --->   "%data_l2_0_load_135 = load i9 %data_l2_0_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5487 'load' 'data_l2_0_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5488 [1/2] (1.15ns)   --->   "%data_l2_1_load_135 = load i9 %data_l2_1_addr_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5488 'load' 'data_l2_1_load_135' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5489 [1/1] (0.39ns)   --->   "%tmp_162 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_135, i8 %data_l2_3_load_135, i8 %data_l2_0_load_135, i8 %data_l2_1_load_135, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5489 'mux' 'tmp_162' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5490 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_162, i10 %data_l1_2_addr_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5490 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_118 : Operation 5491 [1/1] (0.70ns)   --->   "%add_ln141_136 = add i8, i8 %add_ln141_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5491 'add' 'add_ln141_136' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5492 [1/1] (0.00ns)   --->   "%lshr_ln140_135 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_136, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5492 'partselect' 'lshr_ln140_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5493 [1/1] (0.00ns)   --->   "%zext_ln140_150 = zext i6 %lshr_ln140_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5493 'zext' 'zext_ln140_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5494 [1/1] (0.00ns)   --->   "%data_l2_3_addr_137 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5494 'getelementptr' 'data_l2_3_addr_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5495 [2/2] (1.15ns)   --->   "%data_l2_3_load_136 = load i9 %data_l2_3_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5495 'load' 'data_l2_3_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5496 [1/1] (0.00ns)   --->   "%data_l2_0_addr_137 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5496 'getelementptr' 'data_l2_0_addr_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5497 [2/2] (1.15ns)   --->   "%data_l2_0_load_136 = load i9 %data_l2_0_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5497 'load' 'data_l2_0_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5498 [1/1] (0.00ns)   --->   "%data_l2_1_addr_137 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5498 'getelementptr' 'data_l2_1_addr_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5499 [2/2] (1.15ns)   --->   "%data_l2_1_load_136 = load i9 %data_l2_1_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5499 'load' 'data_l2_1_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5500 [1/1] (0.00ns)   --->   "%data_l2_2_addr_137 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5500 'getelementptr' 'data_l2_2_addr_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5501 [2/2] (1.15ns)   --->   "%data_l2_2_load_136 = load i9 %data_l2_2_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5501 'load' 'data_l2_2_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5502 [1/1] (0.70ns)   --->   "%add_ln141_137 = add i8, i8 %add_ln141_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5502 'add' 'add_ln141_137' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 5503 [1/1] (0.00ns)   --->   "%lshr_ln140_136 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_137, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5503 'partselect' 'lshr_ln140_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5504 [1/1] (0.00ns)   --->   "%zext_ln140_151 = zext i6 %lshr_ln140_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5504 'zext' 'zext_ln140_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5505 [1/1] (0.00ns)   --->   "%data_l2_0_addr_138 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5505 'getelementptr' 'data_l2_0_addr_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5506 [2/2] (1.15ns)   --->   "%data_l2_0_load_137 = load i9 %data_l2_0_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5506 'load' 'data_l2_0_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5507 [1/1] (0.00ns)   --->   "%data_l2_1_addr_138 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5507 'getelementptr' 'data_l2_1_addr_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5508 [2/2] (1.15ns)   --->   "%data_l2_1_load_137 = load i9 %data_l2_1_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5508 'load' 'data_l2_1_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5509 [1/1] (0.00ns)   --->   "%data_l2_2_addr_138 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5509 'getelementptr' 'data_l2_2_addr_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5510 [2/2] (1.15ns)   --->   "%data_l2_2_load_137 = load i9 %data_l2_2_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5510 'load' 'data_l2_2_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5511 [1/1] (0.00ns)   --->   "%data_l2_3_addr_138 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5511 'getelementptr' 'data_l2_3_addr_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5512 [2/2] (1.15ns)   --->   "%data_l2_3_load_137 = load i9 %data_l2_3_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5512 'load' 'data_l2_3_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_118 : Operation 5513 [1/2] (1.15ns)   --->   "%data_l1_1_load_22 = load i10 %data_l1_1_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5513 'load' 'data_l1_1_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_118 : Operation 5514 [1/2] (1.15ns)   --->   "%data_l1_1_load_23 = load i10 %data_l1_1_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5514 'load' 'data_l1_1_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_118 : Operation 5515 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_556)   --->   "%mul_ln204_140 = mul i16 %p_cast672, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5515 'mul' 'mul_ln204_140' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5516 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_556)   --->   "%sext_ln192_143 = sext i16 %mul_ln204_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5516 'sext' 'sext_ln192_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5517 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_559)   --->   "%mul_ln204_141 = mul i16 %sext_ln151, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5517 'mul' 'mul_ln204_141' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5518 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_559)   --->   "%sext_ln151_32 = sext i16 %mul_ln204_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5518 'sext' 'sext_ln151_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5519 [2/2] (1.15ns)   --->   "%data_l1_1_load_24 = load i10 %data_l1_1_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5519 'load' 'data_l1_1_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_118 : Operation 5520 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_562)   --->   "%mul_ln204_32 = mul i16 %p_cast682, i16 %sext_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5520 'mul' 'mul_ln204_32' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5521 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_562)   --->   "%sext_ln192_146 = sext i16 %mul_ln204_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5521 'sext' 'sext_ln192_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5522 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_565)   --->   "%mul_ln204_142 = mul i16 %p_cast675, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5522 'mul' 'mul_ln204_142' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5523 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_565)   --->   "%sext_ln192_147 = sext i16 %mul_ln204_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5523 'sext' 'sext_ln192_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5524 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_568)   --->   "%mul_ln204_143 = mul i16 %p_cast672, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5524 'mul' 'mul_ln204_143' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5525 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_571)   --->   "%mul_ln204_144 = mul i16 %sext_ln151, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5525 'mul' 'mul_ln204_144' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5526 [2/2] (1.15ns)   --->   "%data_l1_1_load_25 = load i10 %data_l1_1_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5526 'load' 'data_l1_1_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_118 : Operation 5527 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_544 = add i32 %output_l1_1_load_29, i32 %sext_ln192_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5527 'add' 'add_ln186_544' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5528 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_547 = add i32 %output_l1_0_load_30, i32 %sext_ln151_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5528 'add' 'add_ln186_547' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5529 [1/1] (0.00ns)   --->   "%sext_ln192_150 = sext i8 %data_l1_0_load_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5529 'sext' 'sext_ln192_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_118 : Operation 5530 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_574)   --->   "%mul_ln204_33 = mul i16 %p_cast682, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5530 'mul' 'mul_ln204_33' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5531 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_577)   --->   "%mul_ln204_145 = mul i16 %p_cast675, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5531 'mul' 'mul_ln204_145' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5532 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_580)   --->   "%mul_ln204_146 = mul i16 %p_cast672, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5532 'mul' 'mul_ln204_146' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5533 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_583)   --->   "%mul_ln204_147 = mul i16 %sext_ln151, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5533 'mul' 'mul_ln204_147' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5534 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_550 = add i32 %output_l1_3_load_28, i32 %sext_ln192_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5534 'add' 'add_ln186_550' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5535 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_553 = add i32 %output_l1_2_load_29, i32 %sext_ln192_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5535 'add' 'add_ln186_553' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5536 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_556 = add i32 %output_l1_1_load_30, i32 %sext_ln192_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5536 'add' 'add_ln186_556' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5537 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_559 = add i32 %output_l1_0_load_31, i32 %sext_ln151_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5537 'add' 'add_ln186_559' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5538 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_586)   --->   "%mul_ln204_34 = mul i16 %p_cast682, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5538 'mul' 'mul_ln204_34' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5539 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_589)   --->   "%mul_ln204_148 = mul i16 %p_cast675, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5539 'mul' 'mul_ln204_148' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5540 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_562 = add i32 %output_l1_3_load_29, i32 %sext_ln192_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5540 'add' 'add_ln186_562' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_118 : Operation 5541 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_565 = add i32 %output_l1_2_load_30, i32 %sext_ln192_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5541 'add' 'add_ln186_565' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 119 <SV = 90> <Delay = 2.70>
ST_119 : Operation 5542 [1/2] (1.15ns)   --->   "%data_l2_3_load_136 = load i9 %data_l2_3_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5542 'load' 'data_l2_3_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5543 [1/2] (1.15ns)   --->   "%data_l2_0_load_136 = load i9 %data_l2_0_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5543 'load' 'data_l2_0_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5544 [1/2] (1.15ns)   --->   "%data_l2_1_load_136 = load i9 %data_l2_1_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5544 'load' 'data_l2_1_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5545 [1/2] (1.15ns)   --->   "%data_l2_2_load_136 = load i9 %data_l2_2_addr_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5545 'load' 'data_l2_2_load_136' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5546 [1/1] (0.39ns)   --->   "%tmp_163 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_136, i8 %data_l2_0_load_136, i8 %data_l2_1_load_136, i8 %data_l2_2_load_136, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5546 'mux' 'tmp_163' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5547 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_163, i10 %data_l1_2_addr_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5547 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_119 : Operation 5548 [1/2] (1.15ns)   --->   "%data_l2_0_load_137 = load i9 %data_l2_0_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5548 'load' 'data_l2_0_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5549 [1/2] (1.15ns)   --->   "%data_l2_1_load_137 = load i9 %data_l2_1_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5549 'load' 'data_l2_1_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5550 [1/2] (1.15ns)   --->   "%data_l2_2_load_137 = load i9 %data_l2_2_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5550 'load' 'data_l2_2_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5551 [1/2] (1.15ns)   --->   "%data_l2_3_load_137 = load i9 %data_l2_3_addr_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5551 'load' 'data_l2_3_load_137' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5552 [1/1] (0.39ns)   --->   "%tmp_164 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_137, i8 %data_l2_1_load_137, i8 %data_l2_2_load_137, i8 %data_l2_3_load_137, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5552 'mux' 'tmp_164' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5553 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_164, i10 %data_l1_2_addr_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5553 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_119 : Operation 5554 [1/1] (0.70ns)   --->   "%add_ln141_138 = add i8, i8 %add_ln141_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5554 'add' 'add_ln141_138' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5555 [1/1] (0.00ns)   --->   "%lshr_ln140_137 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_138, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5555 'partselect' 'lshr_ln140_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5556 [1/1] (0.00ns)   --->   "%zext_ln140_152 = zext i6 %lshr_ln140_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5556 'zext' 'zext_ln140_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5557 [1/1] (0.00ns)   --->   "%data_l2_1_addr_139 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5557 'getelementptr' 'data_l2_1_addr_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5558 [2/2] (1.15ns)   --->   "%data_l2_1_load_138 = load i9 %data_l2_1_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5558 'load' 'data_l2_1_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5559 [1/1] (0.00ns)   --->   "%data_l2_2_addr_139 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5559 'getelementptr' 'data_l2_2_addr_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5560 [2/2] (1.15ns)   --->   "%data_l2_2_load_138 = load i9 %data_l2_2_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5560 'load' 'data_l2_2_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5561 [1/1] (0.00ns)   --->   "%data_l2_3_addr_139 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5561 'getelementptr' 'data_l2_3_addr_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5562 [2/2] (1.15ns)   --->   "%data_l2_3_load_138 = load i9 %data_l2_3_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5562 'load' 'data_l2_3_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5563 [1/1] (0.00ns)   --->   "%data_l2_0_addr_139 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5563 'getelementptr' 'data_l2_0_addr_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5564 [2/2] (1.15ns)   --->   "%data_l2_0_load_138 = load i9 %data_l2_0_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5564 'load' 'data_l2_0_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5565 [1/1] (0.70ns)   --->   "%add_ln141_139 = add i8, i8 %add_ln141_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5565 'add' 'add_ln141_139' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 5566 [1/1] (0.00ns)   --->   "%lshr_ln140_138 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_139, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5566 'partselect' 'lshr_ln140_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5567 [1/1] (0.00ns)   --->   "%zext_ln140_153 = zext i6 %lshr_ln140_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5567 'zext' 'zext_ln140_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5568 [1/1] (0.00ns)   --->   "%data_l2_2_addr_140 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5568 'getelementptr' 'data_l2_2_addr_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5569 [2/2] (1.15ns)   --->   "%data_l2_2_load_139 = load i9 %data_l2_2_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5569 'load' 'data_l2_2_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5570 [1/1] (0.00ns)   --->   "%data_l2_3_addr_140 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5570 'getelementptr' 'data_l2_3_addr_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5571 [2/2] (1.15ns)   --->   "%data_l2_3_load_139 = load i9 %data_l2_3_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5571 'load' 'data_l2_3_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5572 [1/1] (0.00ns)   --->   "%data_l2_0_addr_140 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5572 'getelementptr' 'data_l2_0_addr_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5573 [2/2] (1.15ns)   --->   "%data_l2_0_load_139 = load i9 %data_l2_0_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5573 'load' 'data_l2_0_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5574 [1/1] (0.00ns)   --->   "%data_l2_1_addr_140 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5574 'getelementptr' 'data_l2_1_addr_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5575 [2/2] (1.15ns)   --->   "%data_l2_1_load_139 = load i9 %data_l2_1_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5575 'load' 'data_l2_1_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_119 : Operation 5576 [1/2] (1.15ns)   --->   "%data_l1_1_load_24 = load i10 %data_l1_1_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5576 'load' 'data_l1_1_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_119 : Operation 5577 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_568)   --->   "%mul_ln204_143 = mul i16 %p_cast672, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5577 'mul' 'mul_ln204_143' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5578 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_568)   --->   "%sext_ln192_148 = sext i16 %mul_ln204_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5578 'sext' 'sext_ln192_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5579 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_571)   --->   "%mul_ln204_144 = mul i16 %sext_ln151, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5579 'mul' 'mul_ln204_144' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5580 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_571)   --->   "%sext_ln151_33 = sext i16 %mul_ln204_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5580 'sext' 'sext_ln151_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5581 [1/2] (1.15ns)   --->   "%data_l1_1_load_25 = load i10 %data_l1_1_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5581 'load' 'data_l1_1_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_119 : Operation 5582 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_574)   --->   "%mul_ln204_33 = mul i16 %p_cast682, i16 %sext_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5582 'mul' 'mul_ln204_33' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5583 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_574)   --->   "%sext_ln192_151 = sext i16 %mul_ln204_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5583 'sext' 'sext_ln192_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5584 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_577)   --->   "%mul_ln204_145 = mul i16 %p_cast675, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5584 'mul' 'mul_ln204_145' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5585 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_577)   --->   "%sext_ln192_152 = sext i16 %mul_ln204_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5585 'sext' 'sext_ln192_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5586 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_580)   --->   "%mul_ln204_146 = mul i16 %p_cast672, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5586 'mul' 'mul_ln204_146' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5587 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_583)   --->   "%mul_ln204_147 = mul i16 %sext_ln151, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5587 'mul' 'mul_ln204_147' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5588 [2/2] (1.15ns)   --->   "%data_l1_1_load_26 = load i10 %data_l1_1_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5588 'load' 'data_l1_1_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_119 : Operation 5589 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_556 = add i32 %output_l1_1_load_30, i32 %sext_ln192_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5589 'add' 'add_ln186_556' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5590 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_559 = add i32 %output_l1_0_load_31, i32 %sext_ln151_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5590 'add' 'add_ln186_559' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5591 [1/1] (0.00ns)   --->   "%sext_ln192_155 = sext i8 %data_l1_0_load_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5591 'sext' 'sext_ln192_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_119 : Operation 5592 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_586)   --->   "%mul_ln204_34 = mul i16 %p_cast682, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5592 'mul' 'mul_ln204_34' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5593 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_589)   --->   "%mul_ln204_148 = mul i16 %p_cast675, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5593 'mul' 'mul_ln204_148' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5594 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_592)   --->   "%mul_ln204_149 = mul i16 %p_cast672, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5594 'mul' 'mul_ln204_149' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5595 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_595)   --->   "%mul_ln204_150 = mul i16 %sext_ln151, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5595 'mul' 'mul_ln204_150' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5596 [2/2] (1.15ns)   --->   "%data_l1_1_load_27 = load i10 %data_l1_1_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5596 'load' 'data_l1_1_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_119 : Operation 5597 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_562 = add i32 %output_l1_3_load_29, i32 %sext_ln192_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5597 'add' 'add_ln186_562' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5598 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_565 = add i32 %output_l1_2_load_30, i32 %sext_ln192_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5598 'add' 'add_ln186_565' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5599 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_568 = add i32 %output_l1_1_load_31, i32 %sext_ln192_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5599 'add' 'add_ln186_568' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5600 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_571 = add i32 %output_l1_0_load_32, i32 %sext_ln151_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5600 'add' 'add_ln186_571' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5601 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_598)   --->   "%mul_ln204_35 = mul i16 %p_cast682, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5601 'mul' 'mul_ln204_35' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5602 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_601)   --->   "%mul_ln204_151 = mul i16 %p_cast675, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5602 'mul' 'mul_ln204_151' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5603 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_574 = add i32 %output_l1_3_load_30, i32 %sext_ln192_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5603 'add' 'add_ln186_574' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_119 : Operation 5604 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_577 = add i32 %output_l1_2_load_31, i32 %sext_ln192_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5604 'add' 'add_ln186_577' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 120 <SV = 91> <Delay = 2.70>
ST_120 : Operation 5605 [1/2] (1.15ns)   --->   "%data_l2_1_load_138 = load i9 %data_l2_1_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5605 'load' 'data_l2_1_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5606 [1/2] (1.15ns)   --->   "%data_l2_2_load_138 = load i9 %data_l2_2_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5606 'load' 'data_l2_2_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5607 [1/2] (1.15ns)   --->   "%data_l2_3_load_138 = load i9 %data_l2_3_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5607 'load' 'data_l2_3_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5608 [1/2] (1.15ns)   --->   "%data_l2_0_load_138 = load i9 %data_l2_0_addr_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5608 'load' 'data_l2_0_load_138' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5609 [1/1] (0.39ns)   --->   "%tmp_165 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_138, i8 %data_l2_2_load_138, i8 %data_l2_3_load_138, i8 %data_l2_0_load_138, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5609 'mux' 'tmp_165' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5610 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_165, i10 %data_l1_2_addr_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5610 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_120 : Operation 5611 [1/2] (1.15ns)   --->   "%data_l2_2_load_139 = load i9 %data_l2_2_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5611 'load' 'data_l2_2_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5612 [1/2] (1.15ns)   --->   "%data_l2_3_load_139 = load i9 %data_l2_3_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5612 'load' 'data_l2_3_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5613 [1/2] (1.15ns)   --->   "%data_l2_0_load_139 = load i9 %data_l2_0_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5613 'load' 'data_l2_0_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5614 [1/2] (1.15ns)   --->   "%data_l2_1_load_139 = load i9 %data_l2_1_addr_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5614 'load' 'data_l2_1_load_139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5615 [1/1] (0.39ns)   --->   "%tmp_166 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_139, i8 %data_l2_3_load_139, i8 %data_l2_0_load_139, i8 %data_l2_1_load_139, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5615 'mux' 'tmp_166' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5616 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_166, i10 %data_l1_2_addr_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5616 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_120 : Operation 5617 [1/1] (0.70ns)   --->   "%add_ln141_140 = add i8 %zext_ln108_17, i8 %empty_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5617 'add' 'add_ln141_140' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5618 [1/1] (0.00ns)   --->   "%lshr_ln140_139 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_140, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5618 'partselect' 'lshr_ln140_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5619 [1/1] (0.00ns)   --->   "%zext_ln140_154 = zext i6 %lshr_ln140_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5619 'zext' 'zext_ln140_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5620 [1/1] (0.00ns)   --->   "%data_l2_0_addr_141 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5620 'getelementptr' 'data_l2_0_addr_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5621 [2/2] (1.15ns)   --->   "%data_l2_0_load_140 = load i9 %data_l2_0_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5621 'load' 'data_l2_0_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5622 [1/1] (0.00ns)   --->   "%data_l2_1_addr_141 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5622 'getelementptr' 'data_l2_1_addr_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5623 [2/2] (1.15ns)   --->   "%data_l2_1_load_140 = load i9 %data_l2_1_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5623 'load' 'data_l2_1_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5624 [1/1] (0.00ns)   --->   "%data_l2_2_addr_141 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5624 'getelementptr' 'data_l2_2_addr_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5625 [2/2] (1.15ns)   --->   "%data_l2_2_load_140 = load i9 %data_l2_2_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5625 'load' 'data_l2_2_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5626 [1/1] (0.00ns)   --->   "%data_l2_3_addr_141 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5626 'getelementptr' 'data_l2_3_addr_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5627 [2/2] (1.15ns)   --->   "%data_l2_3_load_140 = load i9 %data_l2_3_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5627 'load' 'data_l2_3_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5628 [1/1] (0.70ns)   --->   "%add_ln141_141 = add i8, i8 %add_ln141_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5628 'add' 'add_ln141_141' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 5629 [1/1] (0.00ns)   --->   "%lshr_ln140_140 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_141, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5629 'partselect' 'lshr_ln140_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5630 [1/1] (0.00ns)   --->   "%zext_ln140_155 = zext i6 %lshr_ln140_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5630 'zext' 'zext_ln140_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5631 [1/1] (0.00ns)   --->   "%data_l2_1_addr_142 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5631 'getelementptr' 'data_l2_1_addr_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5632 [2/2] (1.15ns)   --->   "%data_l2_1_load_141 = load i9 %data_l2_1_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5632 'load' 'data_l2_1_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5633 [1/1] (0.00ns)   --->   "%data_l2_2_addr_142 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5633 'getelementptr' 'data_l2_2_addr_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5634 [2/2] (1.15ns)   --->   "%data_l2_2_load_141 = load i9 %data_l2_2_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5634 'load' 'data_l2_2_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5635 [1/1] (0.00ns)   --->   "%data_l2_3_addr_142 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5635 'getelementptr' 'data_l2_3_addr_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5636 [2/2] (1.15ns)   --->   "%data_l2_3_load_141 = load i9 %data_l2_3_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5636 'load' 'data_l2_3_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5637 [1/1] (0.00ns)   --->   "%data_l2_0_addr_142 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5637 'getelementptr' 'data_l2_0_addr_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5638 [2/2] (1.15ns)   --->   "%data_l2_0_load_141 = load i9 %data_l2_0_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5638 'load' 'data_l2_0_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_120 : Operation 5639 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_580)   --->   "%mul_ln204_146 = mul i16 %p_cast672, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5639 'mul' 'mul_ln204_146' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5640 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_580)   --->   "%sext_ln192_153 = sext i16 %mul_ln204_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5640 'sext' 'sext_ln192_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5641 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_583)   --->   "%mul_ln204_147 = mul i16 %sext_ln151, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5641 'mul' 'mul_ln204_147' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5642 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_583)   --->   "%sext_ln151_34 = sext i16 %mul_ln204_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5642 'sext' 'sext_ln151_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5643 [1/2] (1.15ns)   --->   "%data_l1_1_load_26 = load i10 %data_l1_1_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5643 'load' 'data_l1_1_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_120 : Operation 5644 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_586)   --->   "%mul_ln204_34 = mul i16 %p_cast682, i16 %sext_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5644 'mul' 'mul_ln204_34' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5645 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_586)   --->   "%sext_ln192_156 = sext i16 %mul_ln204_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5645 'sext' 'sext_ln192_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5646 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_589)   --->   "%mul_ln204_148 = mul i16 %p_cast675, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5646 'mul' 'mul_ln204_148' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5647 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_589)   --->   "%sext_ln192_157 = sext i16 %mul_ln204_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5647 'sext' 'sext_ln192_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5648 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_592)   --->   "%mul_ln204_149 = mul i16 %p_cast672, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5648 'mul' 'mul_ln204_149' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5649 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_595)   --->   "%mul_ln204_150 = mul i16 %sext_ln151, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5649 'mul' 'mul_ln204_150' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5650 [1/2] (1.15ns)   --->   "%data_l1_1_load_27 = load i10 %data_l1_1_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5650 'load' 'data_l1_1_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_120 : Operation 5651 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_568 = add i32 %output_l1_1_load_31, i32 %sext_ln192_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5651 'add' 'add_ln186_568' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5652 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_571 = add i32 %output_l1_0_load_32, i32 %sext_ln151_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5652 'add' 'add_ln186_571' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln192_160 = sext i8 %data_l1_0_load_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5653 'sext' 'sext_ln192_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_120 : Operation 5654 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_598)   --->   "%mul_ln204_35 = mul i16 %p_cast682, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5654 'mul' 'mul_ln204_35' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5655 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_601)   --->   "%mul_ln204_151 = mul i16 %p_cast675, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5655 'mul' 'mul_ln204_151' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5656 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_604)   --->   "%mul_ln204_152 = mul i16 %p_cast672, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5656 'mul' 'mul_ln204_152' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5657 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_607)   --->   "%mul_ln204_153 = mul i16 %sext_ln151, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5657 'mul' 'mul_ln204_153' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5658 [2/2] (1.15ns)   --->   "%data_l1_1_load_28 = load i10 %data_l1_1_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5658 'load' 'data_l1_1_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_120 : Operation 5659 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_574 = add i32 %output_l1_3_load_30, i32 %sext_ln192_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5659 'add' 'add_ln186_574' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5660 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_577 = add i32 %output_l1_2_load_31, i32 %sext_ln192_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5660 'add' 'add_ln186_577' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5661 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_580 = add i32 %output_l1_1_load_32, i32 %sext_ln192_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5661 'add' 'add_ln186_580' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5662 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_583 = add i32 %output_l1_0_load_33, i32 %sext_ln151_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5662 'add' 'add_ln186_583' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5663 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_610)   --->   "%mul_ln204_36 = mul i16 %p_cast682, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5663 'mul' 'mul_ln204_36' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5664 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_613)   --->   "%mul_ln204_154 = mul i16 %p_cast675, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5664 'mul' 'mul_ln204_154' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5665 [2/2] (1.15ns)   --->   "%data_l1_1_load_29 = load i10 %data_l1_1_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5665 'load' 'data_l1_1_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_120 : Operation 5666 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_586 = add i32 %output_l1_3_load_31, i32 %sext_ln192_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5666 'add' 'add_ln186_586' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 5667 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_589 = add i32 %output_l1_2_load_32, i32 %sext_ln192_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5667 'add' 'add_ln186_589' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 121 <SV = 92> <Delay = 2.70>
ST_121 : Operation 5668 [1/2] (1.15ns)   --->   "%data_l2_0_load_140 = load i9 %data_l2_0_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5668 'load' 'data_l2_0_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5669 [1/2] (1.15ns)   --->   "%data_l2_1_load_140 = load i9 %data_l2_1_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5669 'load' 'data_l2_1_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5670 [1/2] (1.15ns)   --->   "%data_l2_2_load_140 = load i9 %data_l2_2_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5670 'load' 'data_l2_2_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5671 [1/2] (1.15ns)   --->   "%data_l2_3_load_140 = load i9 %data_l2_3_addr_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5671 'load' 'data_l2_3_load_140' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5672 [1/1] (0.39ns)   --->   "%tmp_167 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_140, i8 %data_l2_1_load_140, i8 %data_l2_2_load_140, i8 %data_l2_3_load_140, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5672 'mux' 'tmp_167' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 5673 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_167, i10 %data_l1_2_addr_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5673 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_121 : Operation 5674 [1/2] (1.15ns)   --->   "%data_l2_1_load_141 = load i9 %data_l2_1_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5674 'load' 'data_l2_1_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5675 [1/2] (1.15ns)   --->   "%data_l2_2_load_141 = load i9 %data_l2_2_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5675 'load' 'data_l2_2_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5676 [1/2] (1.15ns)   --->   "%data_l2_3_load_141 = load i9 %data_l2_3_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5676 'load' 'data_l2_3_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5677 [1/2] (1.15ns)   --->   "%data_l2_0_load_141 = load i9 %data_l2_0_addr_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5677 'load' 'data_l2_0_load_141' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5678 [1/1] (0.39ns)   --->   "%tmp_168 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_141, i8 %data_l2_2_load_141, i8 %data_l2_3_load_141, i8 %data_l2_0_load_141, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5678 'mux' 'tmp_168' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 5679 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_168, i10 %data_l1_2_addr_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5679 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_121 : Operation 5680 [1/1] (0.70ns)   --->   "%add_ln141_142 = add i8, i8 %add_ln141_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5680 'add' 'add_ln141_142' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 5681 [1/1] (0.00ns)   --->   "%lshr_ln140_141 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_142, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5681 'partselect' 'lshr_ln140_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5682 [1/1] (0.00ns)   --->   "%zext_ln140_156 = zext i6 %lshr_ln140_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5682 'zext' 'zext_ln140_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5683 [1/1] (0.00ns)   --->   "%data_l2_2_addr_143 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5683 'getelementptr' 'data_l2_2_addr_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5684 [2/2] (1.15ns)   --->   "%data_l2_2_load_142 = load i9 %data_l2_2_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5684 'load' 'data_l2_2_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5685 [1/1] (0.00ns)   --->   "%data_l2_3_addr_143 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5685 'getelementptr' 'data_l2_3_addr_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5686 [2/2] (1.15ns)   --->   "%data_l2_3_load_142 = load i9 %data_l2_3_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5686 'load' 'data_l2_3_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5687 [1/1] (0.00ns)   --->   "%data_l2_0_addr_143 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5687 'getelementptr' 'data_l2_0_addr_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5688 [2/2] (1.15ns)   --->   "%data_l2_0_load_142 = load i9 %data_l2_0_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5688 'load' 'data_l2_0_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5689 [1/1] (0.00ns)   --->   "%data_l2_1_addr_143 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5689 'getelementptr' 'data_l2_1_addr_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5690 [2/2] (1.15ns)   --->   "%data_l2_1_load_142 = load i9 %data_l2_1_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5690 'load' 'data_l2_1_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5691 [1/1] (0.70ns)   --->   "%add_ln141_143 = add i8, i8 %add_ln141_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5691 'add' 'add_ln141_143' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 5692 [1/1] (0.00ns)   --->   "%lshr_ln140_142 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_143, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5692 'partselect' 'lshr_ln140_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5693 [1/1] (0.00ns)   --->   "%zext_ln140_157 = zext i6 %lshr_ln140_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5693 'zext' 'zext_ln140_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5694 [1/1] (0.00ns)   --->   "%data_l2_3_addr_144 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5694 'getelementptr' 'data_l2_3_addr_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5695 [2/2] (1.15ns)   --->   "%data_l2_3_load_143 = load i9 %data_l2_3_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5695 'load' 'data_l2_3_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5696 [1/1] (0.00ns)   --->   "%data_l2_0_addr_144 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5696 'getelementptr' 'data_l2_0_addr_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5697 [2/2] (1.15ns)   --->   "%data_l2_0_load_143 = load i9 %data_l2_0_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5697 'load' 'data_l2_0_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5698 [1/1] (0.00ns)   --->   "%data_l2_1_addr_144 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5698 'getelementptr' 'data_l2_1_addr_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5699 [2/2] (1.15ns)   --->   "%data_l2_1_load_143 = load i9 %data_l2_1_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5699 'load' 'data_l2_1_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5700 [1/1] (0.00ns)   --->   "%data_l2_2_addr_144 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5700 'getelementptr' 'data_l2_2_addr_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5701 [2/2] (1.15ns)   --->   "%data_l2_2_load_143 = load i9 %data_l2_2_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5701 'load' 'data_l2_2_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_121 : Operation 5702 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_592)   --->   "%mul_ln204_149 = mul i16 %p_cast672, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5702 'mul' 'mul_ln204_149' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5703 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_592)   --->   "%sext_ln192_158 = sext i16 %mul_ln204_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5703 'sext' 'sext_ln192_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5704 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_595)   --->   "%mul_ln204_150 = mul i16 %sext_ln151, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5704 'mul' 'mul_ln204_150' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5705 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_595)   --->   "%sext_ln151_35 = sext i16 %mul_ln204_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5705 'sext' 'sext_ln151_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5706 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_598)   --->   "%mul_ln204_35 = mul i16 %p_cast682, i16 %sext_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5706 'mul' 'mul_ln204_35' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5707 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_598)   --->   "%sext_ln192_161 = sext i16 %mul_ln204_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5707 'sext' 'sext_ln192_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5708 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_601)   --->   "%mul_ln204_151 = mul i16 %p_cast675, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5708 'mul' 'mul_ln204_151' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5709 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_601)   --->   "%sext_ln192_162 = sext i16 %mul_ln204_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5709 'sext' 'sext_ln192_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5710 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_604)   --->   "%mul_ln204_152 = mul i16 %p_cast672, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5710 'mul' 'mul_ln204_152' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5711 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_607)   --->   "%mul_ln204_153 = mul i16 %sext_ln151, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5711 'mul' 'mul_ln204_153' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5712 [1/2] (1.15ns)   --->   "%data_l1_1_load_28 = load i10 %data_l1_1_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5712 'load' 'data_l1_1_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_121 : Operation 5713 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_580 = add i32 %output_l1_1_load_32, i32 %sext_ln192_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5713 'add' 'add_ln186_580' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5714 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_583 = add i32 %output_l1_0_load_33, i32 %sext_ln151_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5714 'add' 'add_ln186_583' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5715 [1/1] (0.00ns)   --->   "%sext_ln192_165 = sext i8 %data_l1_0_load_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5715 'sext' 'sext_ln192_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_121 : Operation 5716 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_610)   --->   "%mul_ln204_36 = mul i16 %p_cast682, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5716 'mul' 'mul_ln204_36' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5717 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_613)   --->   "%mul_ln204_154 = mul i16 %p_cast675, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5717 'mul' 'mul_ln204_154' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5718 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_616)   --->   "%mul_ln204_155 = mul i16 %p_cast672, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5718 'mul' 'mul_ln204_155' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5719 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_619)   --->   "%mul_ln204_156 = mul i16 %sext_ln151, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5719 'mul' 'mul_ln204_156' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5720 [1/2] (1.15ns)   --->   "%data_l1_1_load_29 = load i10 %data_l1_1_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5720 'load' 'data_l1_1_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_121 : Operation 5721 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_586 = add i32 %output_l1_3_load_31, i32 %sext_ln192_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5721 'add' 'add_ln186_586' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5722 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_589 = add i32 %output_l1_2_load_32, i32 %sext_ln192_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5722 'add' 'add_ln186_589' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5723 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_592 = add i32 %output_l1_1_load_33, i32 %sext_ln192_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5723 'add' 'add_ln186_592' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5724 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_595 = add i32 %output_l1_0_load_34, i32 %sext_ln151_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5724 'add' 'add_ln186_595' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5725 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_622)   --->   "%mul_ln204_37 = mul i16 %p_cast682, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5725 'mul' 'mul_ln204_37' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5726 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_625)   --->   "%mul_ln204_157 = mul i16 %p_cast675, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5726 'mul' 'mul_ln204_157' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5727 [2/2] (1.15ns)   --->   "%data_l1_1_load_30 = load i10 %data_l1_1_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5727 'load' 'data_l1_1_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_121 : Operation 5728 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_598 = add i32 %output_l1_3_load_32, i32 %sext_ln192_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5728 'add' 'add_ln186_598' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5729 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_601 = add i32 %output_l1_2_load_33, i32 %sext_ln192_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5729 'add' 'add_ln186_601' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 5730 [2/2] (1.15ns)   --->   "%data_l1_1_load_31 = load i10 %data_l1_1_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5730 'load' 'data_l1_1_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 122 <SV = 93> <Delay = 2.70>
ST_122 : Operation 5731 [1/2] (1.15ns)   --->   "%data_l2_2_load_142 = load i9 %data_l2_2_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5731 'load' 'data_l2_2_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5732 [1/2] (1.15ns)   --->   "%data_l2_3_load_142 = load i9 %data_l2_3_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5732 'load' 'data_l2_3_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5733 [1/2] (1.15ns)   --->   "%data_l2_0_load_142 = load i9 %data_l2_0_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5733 'load' 'data_l2_0_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5734 [1/2] (1.15ns)   --->   "%data_l2_1_load_142 = load i9 %data_l2_1_addr_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5734 'load' 'data_l2_1_load_142' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5735 [1/1] (0.39ns)   --->   "%tmp_169 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_142, i8 %data_l2_3_load_142, i8 %data_l2_0_load_142, i8 %data_l2_1_load_142, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5735 'mux' 'tmp_169' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 5736 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_169, i10 %data_l1_2_addr_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5736 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_122 : Operation 5737 [1/2] (1.15ns)   --->   "%data_l2_3_load_143 = load i9 %data_l2_3_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5737 'load' 'data_l2_3_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5738 [1/2] (1.15ns)   --->   "%data_l2_0_load_143 = load i9 %data_l2_0_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5738 'load' 'data_l2_0_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5739 [1/2] (1.15ns)   --->   "%data_l2_1_load_143 = load i9 %data_l2_1_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5739 'load' 'data_l2_1_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5740 [1/2] (1.15ns)   --->   "%data_l2_2_load_143 = load i9 %data_l2_2_addr_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5740 'load' 'data_l2_2_load_143' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5741 [1/1] (0.39ns)   --->   "%tmp_170 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_143, i8 %data_l2_0_load_143, i8 %data_l2_1_load_143, i8 %data_l2_2_load_143, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5741 'mux' 'tmp_170' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 5742 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_170, i10 %data_l1_2_addr_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5742 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_122 : Operation 5743 [1/1] (0.70ns)   --->   "%add_ln141_144 = add i8, i8 %add_ln141_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5743 'add' 'add_ln141_144' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 5744 [1/1] (0.00ns)   --->   "%lshr_ln140_143 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_144, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5744 'partselect' 'lshr_ln140_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5745 [1/1] (0.00ns)   --->   "%zext_ln140_158 = zext i6 %lshr_ln140_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5745 'zext' 'zext_ln140_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5746 [1/1] (0.00ns)   --->   "%data_l2_0_addr_145 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5746 'getelementptr' 'data_l2_0_addr_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5747 [2/2] (1.15ns)   --->   "%data_l2_0_load_144 = load i9 %data_l2_0_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5747 'load' 'data_l2_0_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5748 [1/1] (0.00ns)   --->   "%data_l2_1_addr_145 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5748 'getelementptr' 'data_l2_1_addr_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5749 [2/2] (1.15ns)   --->   "%data_l2_1_load_144 = load i9 %data_l2_1_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5749 'load' 'data_l2_1_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5750 [1/1] (0.00ns)   --->   "%data_l2_2_addr_145 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5750 'getelementptr' 'data_l2_2_addr_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5751 [2/2] (1.15ns)   --->   "%data_l2_2_load_144 = load i9 %data_l2_2_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5751 'load' 'data_l2_2_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5752 [1/1] (0.00ns)   --->   "%data_l2_3_addr_145 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5752 'getelementptr' 'data_l2_3_addr_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5753 [2/2] (1.15ns)   --->   "%data_l2_3_load_144 = load i9 %data_l2_3_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5753 'load' 'data_l2_3_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5754 [1/1] (0.70ns)   --->   "%add_ln141_145 = add i8, i8 %add_ln141_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5754 'add' 'add_ln141_145' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 5755 [1/1] (0.00ns)   --->   "%lshr_ln140_144 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_145, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5755 'partselect' 'lshr_ln140_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5756 [1/1] (0.00ns)   --->   "%zext_ln140_159 = zext i6 %lshr_ln140_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5756 'zext' 'zext_ln140_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5757 [1/1] (0.00ns)   --->   "%data_l2_1_addr_146 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5757 'getelementptr' 'data_l2_1_addr_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5758 [2/2] (1.15ns)   --->   "%data_l2_1_load_145 = load i9 %data_l2_1_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5758 'load' 'data_l2_1_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5759 [1/1] (0.00ns)   --->   "%data_l2_2_addr_146 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5759 'getelementptr' 'data_l2_2_addr_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5760 [2/2] (1.15ns)   --->   "%data_l2_2_load_145 = load i9 %data_l2_2_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5760 'load' 'data_l2_2_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5761 [1/1] (0.00ns)   --->   "%data_l2_3_addr_146 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5761 'getelementptr' 'data_l2_3_addr_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5762 [2/2] (1.15ns)   --->   "%data_l2_3_load_145 = load i9 %data_l2_3_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5762 'load' 'data_l2_3_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5763 [1/1] (0.00ns)   --->   "%data_l2_0_addr_146 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5763 'getelementptr' 'data_l2_0_addr_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5764 [2/2] (1.15ns)   --->   "%data_l2_0_load_145 = load i9 %data_l2_0_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5764 'load' 'data_l2_0_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_122 : Operation 5765 [1/1] (0.70ns)   --->   "%add_ln141_146 = add i8, i8 %add_ln141_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5765 'add' 'add_ln141_146' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 5766 [1/1] (0.00ns)   --->   "%lshr_ln140_145 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_146, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5766 'partselect' 'lshr_ln140_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5767 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_604)   --->   "%mul_ln204_152 = mul i16 %p_cast672, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5767 'mul' 'mul_ln204_152' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5768 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_604)   --->   "%sext_ln192_163 = sext i16 %mul_ln204_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5768 'sext' 'sext_ln192_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5769 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_607)   --->   "%mul_ln204_153 = mul i16 %sext_ln151, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5769 'mul' 'mul_ln204_153' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5770 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_607)   --->   "%sext_ln151_36 = sext i16 %mul_ln204_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5770 'sext' 'sext_ln151_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5771 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_610)   --->   "%mul_ln204_36 = mul i16 %p_cast682, i16 %sext_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5771 'mul' 'mul_ln204_36' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5772 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_610)   --->   "%sext_ln192_166 = sext i16 %mul_ln204_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5772 'sext' 'sext_ln192_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5773 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_613)   --->   "%mul_ln204_154 = mul i16 %p_cast675, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5773 'mul' 'mul_ln204_154' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5774 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_613)   --->   "%sext_ln192_167 = sext i16 %mul_ln204_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5774 'sext' 'sext_ln192_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5775 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_616)   --->   "%mul_ln204_155 = mul i16 %p_cast672, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5775 'mul' 'mul_ln204_155' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5776 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_619)   --->   "%mul_ln204_156 = mul i16 %sext_ln151, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5776 'mul' 'mul_ln204_156' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5777 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_592 = add i32 %output_l1_1_load_33, i32 %sext_ln192_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5777 'add' 'add_ln186_592' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5778 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_595 = add i32 %output_l1_0_load_34, i32 %sext_ln151_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5778 'add' 'add_ln186_595' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5779 [1/1] (0.00ns)   --->   "%sext_ln192_170 = sext i8 %data_l1_0_load_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5779 'sext' 'sext_ln192_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_122 : Operation 5780 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_622)   --->   "%mul_ln204_37 = mul i16 %p_cast682, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5780 'mul' 'mul_ln204_37' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5781 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_625)   --->   "%mul_ln204_157 = mul i16 %p_cast675, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5781 'mul' 'mul_ln204_157' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5782 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_628)   --->   "%mul_ln204_158 = mul i16 %p_cast672, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5782 'mul' 'mul_ln204_158' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5783 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_631)   --->   "%mul_ln204_159 = mul i16 %sext_ln151, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5783 'mul' 'mul_ln204_159' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5784 [1/2] (1.15ns)   --->   "%data_l1_1_load_30 = load i10 %data_l1_1_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5784 'load' 'data_l1_1_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_122 : Operation 5785 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_598 = add i32 %output_l1_3_load_32, i32 %sext_ln192_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5785 'add' 'add_ln186_598' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5786 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_601 = add i32 %output_l1_2_load_33, i32 %sext_ln192_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5786 'add' 'add_ln186_601' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5787 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_604 = add i32 %output_l1_1_load_34, i32 %sext_ln192_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5787 'add' 'add_ln186_604' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5788 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_607 = add i32 %output_l1_0_load_35, i32 %sext_ln151_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5788 'add' 'add_ln186_607' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5789 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_634)   --->   "%mul_ln204_38 = mul i16 %p_cast682, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5789 'mul' 'mul_ln204_38' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5790 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_637)   --->   "%mul_ln204_160 = mul i16 %p_cast675, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5790 'mul' 'mul_ln204_160' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5791 [1/2] (1.15ns)   --->   "%data_l1_1_load_31 = load i10 %data_l1_1_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5791 'load' 'data_l1_1_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_122 : Operation 5792 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_610 = add i32 %output_l1_3_load_33, i32 %sext_ln192_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5792 'add' 'add_ln186_610' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5793 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_613 = add i32 %output_l1_2_load_34, i32 %sext_ln192_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5793 'add' 'add_ln186_613' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_122 : Operation 5794 [2/2] (1.15ns)   --->   "%data_l1_1_load_32 = load i10 %data_l1_1_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5794 'load' 'data_l1_1_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_122 : Operation 5795 [2/2] (1.15ns)   --->   "%data_l1_1_load_33 = load i10 %data_l1_1_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5795 'load' 'data_l1_1_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 123 <SV = 94> <Delay = 2.70>
ST_123 : Operation 5796 [1/1] (0.00ns)   --->   "%zext_ln108_18 = zext i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 5796 'zext' 'zext_ln108_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5797 [1/2] (1.15ns)   --->   "%data_l2_0_load_144 = load i9 %data_l2_0_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5797 'load' 'data_l2_0_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5798 [1/2] (1.15ns)   --->   "%data_l2_1_load_144 = load i9 %data_l2_1_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5798 'load' 'data_l2_1_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5799 [1/2] (1.15ns)   --->   "%data_l2_2_load_144 = load i9 %data_l2_2_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5799 'load' 'data_l2_2_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5800 [1/2] (1.15ns)   --->   "%data_l2_3_load_144 = load i9 %data_l2_3_addr_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5800 'load' 'data_l2_3_load_144' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5801 [1/1] (0.39ns)   --->   "%tmp_171 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_144, i8 %data_l2_1_load_144, i8 %data_l2_2_load_144, i8 %data_l2_3_load_144, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5801 'mux' 'tmp_171' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 5802 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_171, i10 %data_l1_2_addr_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5802 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_123 : Operation 5803 [1/2] (1.15ns)   --->   "%data_l2_1_load_145 = load i9 %data_l2_1_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5803 'load' 'data_l2_1_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5804 [1/2] (1.15ns)   --->   "%data_l2_2_load_145 = load i9 %data_l2_2_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5804 'load' 'data_l2_2_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5805 [1/2] (1.15ns)   --->   "%data_l2_3_load_145 = load i9 %data_l2_3_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5805 'load' 'data_l2_3_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5806 [1/2] (1.15ns)   --->   "%data_l2_0_load_145 = load i9 %data_l2_0_addr_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5806 'load' 'data_l2_0_load_145' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5807 [1/1] (0.39ns)   --->   "%tmp_172 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_145, i8 %data_l2_2_load_145, i8 %data_l2_3_load_145, i8 %data_l2_0_load_145, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5807 'mux' 'tmp_172' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 5808 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_172, i10 %data_l1_2_addr_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5808 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_123 : Operation 5809 [1/1] (0.00ns)   --->   "%zext_ln140_160 = zext i6 %lshr_ln140_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5809 'zext' 'zext_ln140_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5810 [1/1] (0.00ns)   --->   "%data_l2_2_addr_147 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5810 'getelementptr' 'data_l2_2_addr_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5811 [2/2] (1.15ns)   --->   "%data_l2_2_load_146 = load i9 %data_l2_2_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5811 'load' 'data_l2_2_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5812 [1/1] (0.00ns)   --->   "%data_l2_3_addr_147 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5812 'getelementptr' 'data_l2_3_addr_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5813 [2/2] (1.15ns)   --->   "%data_l2_3_load_146 = load i9 %data_l2_3_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5813 'load' 'data_l2_3_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5814 [1/1] (0.00ns)   --->   "%data_l2_0_addr_147 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5814 'getelementptr' 'data_l2_0_addr_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5815 [2/2] (1.15ns)   --->   "%data_l2_0_load_146 = load i9 %data_l2_0_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5815 'load' 'data_l2_0_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5816 [1/1] (0.00ns)   --->   "%data_l2_1_addr_147 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5816 'getelementptr' 'data_l2_1_addr_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5817 [2/2] (1.15ns)   --->   "%data_l2_1_load_146 = load i9 %data_l2_1_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5817 'load' 'data_l2_1_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5818 [1/1] (0.70ns)   --->   "%add_ln141_147 = add i9 %zext_ln108_18, i9 %zext_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5818 'add' 'add_ln141_147' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 5819 [1/1] (0.00ns)   --->   "%lshr_ln140_146 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_147, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5819 'partselect' 'lshr_ln140_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5820 [1/1] (0.00ns)   --->   "%zext_ln140_161 = zext i7 %lshr_ln140_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5820 'zext' 'zext_ln140_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5821 [1/1] (0.00ns)   --->   "%data_l2_0_addr_148 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5821 'getelementptr' 'data_l2_0_addr_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5822 [2/2] (1.15ns)   --->   "%data_l2_0_load_147 = load i9 %data_l2_0_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5822 'load' 'data_l2_0_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5823 [1/1] (0.00ns)   --->   "%data_l2_1_addr_148 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5823 'getelementptr' 'data_l2_1_addr_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5824 [2/2] (1.15ns)   --->   "%data_l2_1_load_147 = load i9 %data_l2_1_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5824 'load' 'data_l2_1_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5825 [1/1] (0.00ns)   --->   "%data_l2_2_addr_148 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5825 'getelementptr' 'data_l2_2_addr_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5826 [2/2] (1.15ns)   --->   "%data_l2_2_load_147 = load i9 %data_l2_2_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5826 'load' 'data_l2_2_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5827 [1/1] (0.00ns)   --->   "%data_l2_3_addr_148 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5827 'getelementptr' 'data_l2_3_addr_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5828 [2/2] (1.15ns)   --->   "%data_l2_3_load_147 = load i9 %data_l2_3_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5828 'load' 'data_l2_3_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_123 : Operation 5829 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_616)   --->   "%mul_ln204_155 = mul i16 %p_cast672, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5829 'mul' 'mul_ln204_155' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5830 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_616)   --->   "%sext_ln192_168 = sext i16 %mul_ln204_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5830 'sext' 'sext_ln192_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5831 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_619)   --->   "%mul_ln204_156 = mul i16 %sext_ln151, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5831 'mul' 'mul_ln204_156' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5832 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_619)   --->   "%sext_ln151_37 = sext i16 %mul_ln204_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5832 'sext' 'sext_ln151_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5833 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_622)   --->   "%mul_ln204_37 = mul i16 %p_cast682, i16 %sext_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5833 'mul' 'mul_ln204_37' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5834 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_622)   --->   "%sext_ln192_171 = sext i16 %mul_ln204_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5834 'sext' 'sext_ln192_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5835 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_625)   --->   "%mul_ln204_157 = mul i16 %p_cast675, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5835 'mul' 'mul_ln204_157' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5836 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_625)   --->   "%sext_ln192_172 = sext i16 %mul_ln204_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5836 'sext' 'sext_ln192_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5837 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_628)   --->   "%mul_ln204_158 = mul i16 %p_cast672, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5837 'mul' 'mul_ln204_158' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5838 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_631)   --->   "%mul_ln204_159 = mul i16 %sext_ln151, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5838 'mul' 'mul_ln204_159' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5839 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_604 = add i32 %output_l1_1_load_34, i32 %sext_ln192_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5839 'add' 'add_ln186_604' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5840 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_607 = add i32 %output_l1_0_load_35, i32 %sext_ln151_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5840 'add' 'add_ln186_607' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5841 [1/1] (0.00ns)   --->   "%sext_ln192_175 = sext i8 %data_l1_0_load_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5841 'sext' 'sext_ln192_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5842 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_634)   --->   "%mul_ln204_38 = mul i16 %p_cast682, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5842 'mul' 'mul_ln204_38' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5843 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_637)   --->   "%mul_ln204_160 = mul i16 %p_cast675, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5843 'mul' 'mul_ln204_160' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5844 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_640)   --->   "%mul_ln204_161 = mul i16 %p_cast672, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5844 'mul' 'mul_ln204_161' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5845 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_643)   --->   "%mul_ln204_162 = mul i16 %sext_ln151, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5845 'mul' 'mul_ln204_162' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5846 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_610 = add i32 %output_l1_3_load_33, i32 %sext_ln192_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5846 'add' 'add_ln186_610' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5847 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_613 = add i32 %output_l1_2_load_34, i32 %sext_ln192_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5847 'add' 'add_ln186_613' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5848 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_616 = add i32 %output_l1_1_load_35, i32 %sext_ln192_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5848 'add' 'add_ln186_616' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5849 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_619 = add i32 %output_l1_0_load_36, i32 %sext_ln151_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5849 'add' 'add_ln186_619' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5850 [1/1] (0.00ns)   --->   "%sext_ln192_180 = sext i8 %data_l1_0_load_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5850 'sext' 'sext_ln192_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_123 : Operation 5851 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_646)   --->   "%mul_ln204_39 = mul i16 %p_cast682, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5851 'mul' 'mul_ln204_39' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5852 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_649)   --->   "%mul_ln204_163 = mul i16 %p_cast675, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5852 'mul' 'mul_ln204_163' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5853 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_652)   --->   "%mul_ln204_164 = mul i16 %p_cast672, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5853 'mul' 'mul_ln204_164' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5854 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_655)   --->   "%mul_ln204_165 = mul i16 %sext_ln151, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5854 'mul' 'mul_ln204_165' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5855 [1/2] (1.15ns)   --->   "%data_l1_1_load_32 = load i10 %data_l1_1_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5855 'load' 'data_l1_1_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_123 : Operation 5856 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_622 = add i32 %output_l1_3_load_34, i32 %sext_ln192_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5856 'add' 'add_ln186_622' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5857 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_625 = add i32 %output_l1_2_load_35, i32 %sext_ln192_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5857 'add' 'add_ln186_625' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_123 : Operation 5858 [1/2] (1.15ns)   --->   "%data_l1_1_load_33 = load i10 %data_l1_1_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5858 'load' 'data_l1_1_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_123 : Operation 5859 [2/2] (1.15ns)   --->   "%data_l1_1_load_34 = load i10 %data_l1_1_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5859 'load' 'data_l1_1_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_123 : Operation 5860 [2/2] (1.15ns)   --->   "%data_l1_1_load_35 = load i10 %data_l1_1_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5860 'load' 'data_l1_1_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 124 <SV = 95> <Delay = 2.70>
ST_124 : Operation 5861 [1/2] (1.15ns)   --->   "%data_l2_2_load_146 = load i9 %data_l2_2_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5861 'load' 'data_l2_2_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5862 [1/2] (1.15ns)   --->   "%data_l2_3_load_146 = load i9 %data_l2_3_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5862 'load' 'data_l2_3_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5863 [1/2] (1.15ns)   --->   "%data_l2_0_load_146 = load i9 %data_l2_0_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5863 'load' 'data_l2_0_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5864 [1/2] (1.15ns)   --->   "%data_l2_1_load_146 = load i9 %data_l2_1_addr_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5864 'load' 'data_l2_1_load_146' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5865 [1/1] (0.39ns)   --->   "%tmp_173 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_146, i8 %data_l2_3_load_146, i8 %data_l2_0_load_146, i8 %data_l2_1_load_146, i64 %zext_ln140_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5865 'mux' 'tmp_173' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 5866 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_173, i10 %data_l1_2_addr_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5866 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_124 : Operation 5867 [1/2] (1.15ns)   --->   "%data_l2_0_load_147 = load i9 %data_l2_0_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5867 'load' 'data_l2_0_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5868 [1/2] (1.15ns)   --->   "%data_l2_1_load_147 = load i9 %data_l2_1_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5868 'load' 'data_l2_1_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5869 [1/2] (1.15ns)   --->   "%data_l2_2_load_147 = load i9 %data_l2_2_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5869 'load' 'data_l2_2_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5870 [1/2] (1.15ns)   --->   "%data_l2_3_load_147 = load i9 %data_l2_3_addr_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5870 'load' 'data_l2_3_load_147' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5871 [1/1] (0.39ns)   --->   "%tmp_174 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_147, i8 %data_l2_1_load_147, i8 %data_l2_2_load_147, i8 %data_l2_3_load_147, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5871 'mux' 'tmp_174' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 5872 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_174, i10 %data_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5872 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_124 : Operation 5873 [1/1] (0.71ns)   --->   "%add_ln141_148 = add i9, i9 %add_ln141_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5873 'add' 'add_ln141_148' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 5874 [1/1] (0.00ns)   --->   "%lshr_ln140_147 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_148, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5874 'partselect' 'lshr_ln140_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5875 [1/1] (0.00ns)   --->   "%zext_ln140_162 = zext i7 %lshr_ln140_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5875 'zext' 'zext_ln140_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5876 [1/1] (0.00ns)   --->   "%data_l2_1_addr_149 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5876 'getelementptr' 'data_l2_1_addr_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5877 [2/2] (1.15ns)   --->   "%data_l2_1_load_148 = load i9 %data_l2_1_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5877 'load' 'data_l2_1_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5878 [1/1] (0.00ns)   --->   "%data_l2_2_addr_149 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5878 'getelementptr' 'data_l2_2_addr_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5879 [2/2] (1.15ns)   --->   "%data_l2_2_load_148 = load i9 %data_l2_2_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5879 'load' 'data_l2_2_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5880 [1/1] (0.00ns)   --->   "%data_l2_3_addr_149 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5880 'getelementptr' 'data_l2_3_addr_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5881 [2/2] (1.15ns)   --->   "%data_l2_3_load_148 = load i9 %data_l2_3_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5881 'load' 'data_l2_3_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5882 [1/1] (0.00ns)   --->   "%data_l2_0_addr_149 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5882 'getelementptr' 'data_l2_0_addr_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5883 [2/2] (1.15ns)   --->   "%data_l2_0_load_148 = load i9 %data_l2_0_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5883 'load' 'data_l2_0_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5884 [1/1] (0.71ns)   --->   "%add_ln141_149 = add i9, i9 %add_ln141_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5884 'add' 'add_ln141_149' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 5885 [1/1] (0.00ns)   --->   "%lshr_ln140_148 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_149, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5885 'partselect' 'lshr_ln140_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5886 [1/1] (0.00ns)   --->   "%zext_ln140_163 = zext i7 %lshr_ln140_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5886 'zext' 'zext_ln140_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5887 [1/1] (0.00ns)   --->   "%data_l2_2_addr_150 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5887 'getelementptr' 'data_l2_2_addr_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5888 [2/2] (1.15ns)   --->   "%data_l2_2_load_149 = load i9 %data_l2_2_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5888 'load' 'data_l2_2_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5889 [1/1] (0.00ns)   --->   "%data_l2_3_addr_150 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5889 'getelementptr' 'data_l2_3_addr_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5890 [2/2] (1.15ns)   --->   "%data_l2_3_load_149 = load i9 %data_l2_3_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5890 'load' 'data_l2_3_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5891 [1/1] (0.00ns)   --->   "%data_l2_0_addr_150 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5891 'getelementptr' 'data_l2_0_addr_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5892 [2/2] (1.15ns)   --->   "%data_l2_0_load_149 = load i9 %data_l2_0_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5892 'load' 'data_l2_0_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5893 [1/1] (0.00ns)   --->   "%data_l2_1_addr_150 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5893 'getelementptr' 'data_l2_1_addr_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5894 [2/2] (1.15ns)   --->   "%data_l2_1_load_149 = load i9 %data_l2_1_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5894 'load' 'data_l2_1_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_124 : Operation 5895 [2/2] (1.15ns)   --->   "%data_l1_2_load = load i10 %data_l1_2_addr_12, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5895 'load' 'data_l1_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_124 : Operation 5896 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_628)   --->   "%mul_ln204_158 = mul i16 %p_cast672, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5896 'mul' 'mul_ln204_158' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5897 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_628)   --->   "%sext_ln192_173 = sext i16 %mul_ln204_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5897 'sext' 'sext_ln192_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5898 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_631)   --->   "%mul_ln204_159 = mul i16 %sext_ln151, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5898 'mul' 'mul_ln204_159' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5899 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_631)   --->   "%sext_ln151_38 = sext i16 %mul_ln204_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5899 'sext' 'sext_ln151_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5900 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_634)   --->   "%mul_ln204_38 = mul i16 %p_cast682, i16 %sext_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5900 'mul' 'mul_ln204_38' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5901 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_634)   --->   "%sext_ln192_176 = sext i16 %mul_ln204_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5901 'sext' 'sext_ln192_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5902 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_637)   --->   "%mul_ln204_160 = mul i16 %p_cast675, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5902 'mul' 'mul_ln204_160' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5903 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_637)   --->   "%sext_ln192_177 = sext i16 %mul_ln204_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5903 'sext' 'sext_ln192_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5904 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_640)   --->   "%mul_ln204_161 = mul i16 %p_cast672, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5904 'mul' 'mul_ln204_161' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5905 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_643)   --->   "%mul_ln204_162 = mul i16 %sext_ln151, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5905 'mul' 'mul_ln204_162' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5906 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_616 = add i32 %output_l1_1_load_35, i32 %sext_ln192_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5906 'add' 'add_ln186_616' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5907 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_619 = add i32 %output_l1_0_load_36, i32 %sext_ln151_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5907 'add' 'add_ln186_619' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5908 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_646)   --->   "%mul_ln204_39 = mul i16 %p_cast682, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5908 'mul' 'mul_ln204_39' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5909 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_649)   --->   "%mul_ln204_163 = mul i16 %p_cast675, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5909 'mul' 'mul_ln204_163' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5910 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_652)   --->   "%mul_ln204_164 = mul i16 %p_cast672, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5910 'mul' 'mul_ln204_164' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5911 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_655)   --->   "%mul_ln204_165 = mul i16 %sext_ln151, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5911 'mul' 'mul_ln204_165' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5912 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_622 = add i32 %output_l1_3_load_34, i32 %sext_ln192_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5912 'add' 'add_ln186_622' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5913 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_625 = add i32 %output_l1_2_load_35, i32 %sext_ln192_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5913 'add' 'add_ln186_625' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5914 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_628 = add i32 %output_l1_1_load_36, i32 %sext_ln192_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5914 'add' 'add_ln186_628' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5915 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_631 = add i32 %output_l1_0_load_37, i32 %sext_ln151_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5915 'add' 'add_ln186_631' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5916 [1/1] (0.00ns)   --->   "%sext_ln192_185 = sext i8 %data_l1_0_load_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5916 'sext' 'sext_ln192_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_124 : Operation 5917 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_658)   --->   "%mul_ln204_40 = mul i16 %p_cast682, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5917 'mul' 'mul_ln204_40' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5918 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_661)   --->   "%mul_ln204_166 = mul i16 %p_cast675, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5918 'mul' 'mul_ln204_166' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5919 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_664)   --->   "%mul_ln204_167 = mul i16 %p_cast672, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5919 'mul' 'mul_ln204_167' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5920 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_667)   --->   "%mul_ln204_168 = mul i16 %sext_ln151, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5920 'mul' 'mul_ln204_168' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5921 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_634 = add i32 %output_l1_3_load_35, i32 %sext_ln192_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5921 'add' 'add_ln186_634' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5922 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_637 = add i32 %output_l1_2_load_36, i32 %sext_ln192_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5922 'add' 'add_ln186_637' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5923 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_670)   --->   "%mul_ln204_41 = mul i16 %p_cast682, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5923 'mul' 'mul_ln204_41' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5924 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_673)   --->   "%mul_ln204_169 = mul i16 %p_cast675, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5924 'mul' 'mul_ln204_169' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_124 : Operation 5925 [1/2] (1.15ns)   --->   "%data_l1_1_load_34 = load i10 %data_l1_1_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5925 'load' 'data_l1_1_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_124 : Operation 5926 [1/2] (1.15ns)   --->   "%data_l1_1_load_35 = load i10 %data_l1_1_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5926 'load' 'data_l1_1_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_124 : Operation 5927 [2/2] (1.15ns)   --->   "%data_l1_1_load_36 = load i10 %data_l1_1_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5927 'load' 'data_l1_1_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_124 : Operation 5928 [2/2] (1.15ns)   --->   "%data_l1_1_load_37 = load i10 %data_l1_1_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5928 'load' 'data_l1_1_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 125 <SV = 96> <Delay = 2.70>
ST_125 : Operation 5929 [1/2] (1.15ns)   --->   "%data_l2_1_load_148 = load i9 %data_l2_1_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5929 'load' 'data_l2_1_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5930 [1/2] (1.15ns)   --->   "%data_l2_2_load_148 = load i9 %data_l2_2_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5930 'load' 'data_l2_2_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5931 [1/2] (1.15ns)   --->   "%data_l2_3_load_148 = load i9 %data_l2_3_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5931 'load' 'data_l2_3_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5932 [1/2] (1.15ns)   --->   "%data_l2_0_load_148 = load i9 %data_l2_0_addr_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5932 'load' 'data_l2_0_load_148' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5933 [1/1] (0.39ns)   --->   "%tmp_175 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_148, i8 %data_l2_2_load_148, i8 %data_l2_3_load_148, i8 %data_l2_0_load_148, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5933 'mux' 'tmp_175' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 5934 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_175, i10 %data_l1_3_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5934 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 5935 [1/2] (1.15ns)   --->   "%data_l2_2_load_149 = load i9 %data_l2_2_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5935 'load' 'data_l2_2_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5936 [1/2] (1.15ns)   --->   "%data_l2_3_load_149 = load i9 %data_l2_3_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5936 'load' 'data_l2_3_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5937 [1/2] (1.15ns)   --->   "%data_l2_0_load_149 = load i9 %data_l2_0_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5937 'load' 'data_l2_0_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5938 [1/2] (1.15ns)   --->   "%data_l2_1_load_149 = load i9 %data_l2_1_addr_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5938 'load' 'data_l2_1_load_149' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5939 [1/1] (0.39ns)   --->   "%tmp_176 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_149, i8 %data_l2_3_load_149, i8 %data_l2_0_load_149, i8 %data_l2_1_load_149, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5939 'mux' 'tmp_176' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 5940 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_176, i10 %data_l1_3_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 5940 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 5941 [1/1] (0.71ns)   --->   "%add_ln141_150 = add i9, i9 %add_ln141_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5941 'add' 'add_ln141_150' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 5942 [1/1] (0.00ns)   --->   "%lshr_ln140_149 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_150, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5942 'partselect' 'lshr_ln140_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5943 [1/1] (0.00ns)   --->   "%zext_ln140_164 = zext i7 %lshr_ln140_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5943 'zext' 'zext_ln140_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5944 [1/1] (0.00ns)   --->   "%data_l2_3_addr_151 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5944 'getelementptr' 'data_l2_3_addr_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5945 [2/2] (1.15ns)   --->   "%data_l2_3_load_150 = load i9 %data_l2_3_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5945 'load' 'data_l2_3_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5946 [1/1] (0.00ns)   --->   "%data_l2_0_addr_151 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5946 'getelementptr' 'data_l2_0_addr_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5947 [2/2] (1.15ns)   --->   "%data_l2_0_load_150 = load i9 %data_l2_0_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5947 'load' 'data_l2_0_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5948 [1/1] (0.00ns)   --->   "%data_l2_1_addr_151 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5948 'getelementptr' 'data_l2_1_addr_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5949 [2/2] (1.15ns)   --->   "%data_l2_1_load_150 = load i9 %data_l2_1_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5949 'load' 'data_l2_1_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5950 [1/1] (0.00ns)   --->   "%data_l2_2_addr_151 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5950 'getelementptr' 'data_l2_2_addr_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5951 [2/2] (1.15ns)   --->   "%data_l2_2_load_150 = load i9 %data_l2_2_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5951 'load' 'data_l2_2_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5952 [1/1] (0.71ns)   --->   "%add_ln141_151 = add i9, i9 %add_ln141_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 5952 'add' 'add_ln141_151' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 5953 [1/1] (0.00ns)   --->   "%lshr_ln140_150 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_151, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5953 'partselect' 'lshr_ln140_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5954 [1/1] (0.00ns)   --->   "%zext_ln140_165 = zext i7 %lshr_ln140_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5954 'zext' 'zext_ln140_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5955 [1/1] (0.00ns)   --->   "%data_l2_0_addr_152 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5955 'getelementptr' 'data_l2_0_addr_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5956 [2/2] (1.15ns)   --->   "%data_l2_0_load_151 = load i9 %data_l2_0_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5956 'load' 'data_l2_0_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5957 [1/1] (0.00ns)   --->   "%data_l2_1_addr_152 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5957 'getelementptr' 'data_l2_1_addr_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5958 [2/2] (1.15ns)   --->   "%data_l2_1_load_151 = load i9 %data_l2_1_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5958 'load' 'data_l2_1_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5959 [1/1] (0.00ns)   --->   "%data_l2_2_addr_152 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5959 'getelementptr' 'data_l2_2_addr_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5960 [2/2] (1.15ns)   --->   "%data_l2_2_load_151 = load i9 %data_l2_2_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5960 'load' 'data_l2_2_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5961 [1/1] (0.00ns)   --->   "%data_l2_3_addr_152 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5961 'getelementptr' 'data_l2_3_addr_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5962 [2/2] (1.15ns)   --->   "%data_l2_3_load_151 = load i9 %data_l2_3_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 5962 'load' 'data_l2_3_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_125 : Operation 5963 [1/1] (0.00ns)   --->   "%p_cast684 = sext i8 %tmp_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 5963 'sext' 'p_cast684' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5964 [1/1] (0.00ns)   --->   "%p_cast677 = sext i8 %tmp_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 5964 'sext' 'p_cast677' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5965 [1/2] (1.15ns)   --->   "%data_l1_2_load = load i10 %data_l1_2_addr_12, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5965 'load' 'data_l1_2_load' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 5966 [1/1] (0.00ns)   --->   "%sext_ln204_63 = sext i8 %data_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5966 'sext' 'sext_ln204_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5967 [1/1] (1.55ns)   --->   "%mul_ln192_84 = mul i16 %p_cast677, i16 %sext_ln204_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5967 'mul' 'mul_ln192_84' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 5968 [2/2] (1.15ns)   --->   "%data_l1_2_load_1 = load i10 %data_l1_2_addr_13, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5968 'load' 'data_l1_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 5969 [1/1] (1.55ns)   --->   "%mul_ln192_86 = mul i16 %p_cast684, i16 %sext_ln204_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5969 'mul' 'mul_ln192_86' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 5970 [2/2] (1.15ns)   --->   "%data_l1_2_load_2 = load i10 %data_l1_2_addr_14, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 5970 'load' 'data_l1_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 5971 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_640)   --->   "%mul_ln204_161 = mul i16 %p_cast672, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5971 'mul' 'mul_ln204_161' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5972 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_640)   --->   "%sext_ln192_178 = sext i16 %mul_ln204_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5972 'sext' 'sext_ln192_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5973 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_643)   --->   "%mul_ln204_162 = mul i16 %sext_ln151, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5973 'mul' 'mul_ln204_162' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5974 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_643)   --->   "%sext_ln151_39 = sext i16 %mul_ln204_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5974 'sext' 'sext_ln151_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5975 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_646)   --->   "%mul_ln204_39 = mul i16 %p_cast682, i16 %sext_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5975 'mul' 'mul_ln204_39' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5976 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_646)   --->   "%sext_ln192_181 = sext i16 %mul_ln204_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5976 'sext' 'sext_ln192_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5977 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_649)   --->   "%mul_ln204_163 = mul i16 %p_cast675, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5977 'mul' 'mul_ln204_163' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5978 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_649)   --->   "%sext_ln192_182 = sext i16 %mul_ln204_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5978 'sext' 'sext_ln192_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5979 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_652)   --->   "%mul_ln204_164 = mul i16 %p_cast672, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5979 'mul' 'mul_ln204_164' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5980 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_652)   --->   "%sext_ln192_183 = sext i16 %mul_ln204_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5980 'sext' 'sext_ln192_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5981 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_655)   --->   "%mul_ln204_165 = mul i16 %sext_ln151, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5981 'mul' 'mul_ln204_165' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5982 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_655)   --->   "%sext_ln151_40 = sext i16 %mul_ln204_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 5982 'sext' 'sext_ln151_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5983 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_628 = add i32 %output_l1_1_load_36, i32 %sext_ln192_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5983 'add' 'add_ln186_628' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5984 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_631 = add i32 %output_l1_0_load_37, i32 %sext_ln151_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5984 'add' 'add_ln186_631' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5985 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_658)   --->   "%mul_ln204_40 = mul i16 %p_cast682, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5985 'mul' 'mul_ln204_40' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5986 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_661)   --->   "%mul_ln204_166 = mul i16 %p_cast675, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5986 'mul' 'mul_ln204_166' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5987 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_664)   --->   "%mul_ln204_167 = mul i16 %p_cast672, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5987 'mul' 'mul_ln204_167' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5988 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_667)   --->   "%mul_ln204_168 = mul i16 %sext_ln151, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5988 'mul' 'mul_ln204_168' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5989 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_634 = add i32 %output_l1_3_load_35, i32 %sext_ln192_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5989 'add' 'add_ln186_634' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5990 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_637 = add i32 %output_l1_2_load_36, i32 %sext_ln192_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5990 'add' 'add_ln186_637' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5991 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_640 = add i32 %output_l1_1_load_37, i32 %sext_ln192_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5991 'add' 'add_ln186_640' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5992 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_643 = add i32 %output_l1_0_load_38, i32 %sext_ln151_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5992 'add' 'add_ln186_643' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5993 [1/1] (0.00ns)   --->   "%sext_ln192_190 = sext i8 %data_l1_0_load_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 5993 'sext' 'sext_ln192_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 5994 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_670)   --->   "%mul_ln204_41 = mul i16 %p_cast682, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5994 'mul' 'mul_ln204_41' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5995 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_673)   --->   "%mul_ln204_169 = mul i16 %p_cast675, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5995 'mul' 'mul_ln204_169' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5996 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_676)   --->   "%mul_ln204_170 = mul i16 %p_cast672, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5996 'mul' 'mul_ln204_170' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5997 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_679)   --->   "%mul_ln204_171 = mul i16 %sext_ln151, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 5997 'mul' 'mul_ln204_171' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5998 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_646 = add i32 %output_l1_3_load_36, i32 %sext_ln192_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5998 'add' 'add_ln186_646' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 5999 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_649 = add i32 %output_l1_2_load_37, i32 %sext_ln192_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 5999 'add' 'add_ln186_649' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 6000 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_652 = add i32 %output_l1_1_load_38, i32 %sext_ln192_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6000 'add' 'add_ln186_652' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 6001 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_655 = add i32 %output_l1_0_load_39, i32 %sext_ln151_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6001 'add' 'add_ln186_655' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 6002 [1/1] (0.00ns)   --->   "%sext_ln192_195 = sext i8 %data_l1_0_load_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6002 'sext' 'sext_ln192_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_125 : Operation 6003 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_682)   --->   "%mul_ln204_42 = mul i16 %p_cast682, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6003 'mul' 'mul_ln204_42' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 6004 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_685)   --->   "%mul_ln204_172 = mul i16 %p_cast675, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6004 'mul' 'mul_ln204_172' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 6005 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_688)   --->   "%mul_ln204_173 = mul i16 %p_cast672, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6005 'mul' 'mul_ln204_173' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 6006 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_691)   --->   "%mul_ln204_174 = mul i16 %sext_ln151, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6006 'mul' 'mul_ln204_174' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_125 : Operation 6007 [1/2] (1.15ns)   --->   "%data_l1_1_load_36 = load i10 %data_l1_1_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6007 'load' 'data_l1_1_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 6008 [1/2] (1.15ns)   --->   "%data_l1_1_load_37 = load i10 %data_l1_1_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6008 'load' 'data_l1_1_load_37' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 6009 [2/2] (1.15ns)   --->   "%data_l1_1_load_38 = load i10 %data_l1_1_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6009 'load' 'data_l1_1_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_125 : Operation 6010 [2/2] (1.15ns)   --->   "%data_l1_1_load_39 = load i10 %data_l1_1_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6010 'load' 'data_l1_1_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 126 <SV = 97> <Delay = 2.70>
ST_126 : Operation 6011 [1/2] (1.15ns)   --->   "%data_l2_3_load_150 = load i9 %data_l2_3_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6011 'load' 'data_l2_3_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6012 [1/2] (1.15ns)   --->   "%data_l2_0_load_150 = load i9 %data_l2_0_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6012 'load' 'data_l2_0_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6013 [1/2] (1.15ns)   --->   "%data_l2_1_load_150 = load i9 %data_l2_1_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6013 'load' 'data_l2_1_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6014 [1/2] (1.15ns)   --->   "%data_l2_2_load_150 = load i9 %data_l2_2_addr_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6014 'load' 'data_l2_2_load_150' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6015 [1/1] (0.39ns)   --->   "%tmp_177 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_150, i8 %data_l2_0_load_150, i8 %data_l2_1_load_150, i8 %data_l2_2_load_150, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6015 'mux' 'tmp_177' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6016 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_177, i10 %data_l1_3_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6016 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6017 [1/2] (1.15ns)   --->   "%data_l2_0_load_151 = load i9 %data_l2_0_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6017 'load' 'data_l2_0_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6018 [1/2] (1.15ns)   --->   "%data_l2_1_load_151 = load i9 %data_l2_1_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6018 'load' 'data_l2_1_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6019 [1/2] (1.15ns)   --->   "%data_l2_2_load_151 = load i9 %data_l2_2_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6019 'load' 'data_l2_2_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6020 [1/2] (1.15ns)   --->   "%data_l2_3_load_151 = load i9 %data_l2_3_addr_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6020 'load' 'data_l2_3_load_151' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6021 [1/1] (0.39ns)   --->   "%tmp_178 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_151, i8 %data_l2_1_load_151, i8 %data_l2_2_load_151, i8 %data_l2_3_load_151, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6021 'mux' 'tmp_178' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6022 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_178, i10 %data_l1_3_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6022 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6023 [1/1] (0.71ns)   --->   "%add_ln141_152 = add i9, i9 %add_ln141_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6023 'add' 'add_ln141_152' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6024 [1/1] (0.00ns)   --->   "%lshr_ln140_151 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_152, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6024 'partselect' 'lshr_ln140_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6025 [1/1] (0.00ns)   --->   "%zext_ln140_166 = zext i7 %lshr_ln140_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6025 'zext' 'zext_ln140_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6026 [1/1] (0.00ns)   --->   "%data_l2_1_addr_153 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6026 'getelementptr' 'data_l2_1_addr_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6027 [2/2] (1.15ns)   --->   "%data_l2_1_load_152 = load i9 %data_l2_1_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6027 'load' 'data_l2_1_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6028 [1/1] (0.00ns)   --->   "%data_l2_2_addr_153 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6028 'getelementptr' 'data_l2_2_addr_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6029 [2/2] (1.15ns)   --->   "%data_l2_2_load_152 = load i9 %data_l2_2_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6029 'load' 'data_l2_2_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6030 [1/1] (0.00ns)   --->   "%data_l2_3_addr_153 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6030 'getelementptr' 'data_l2_3_addr_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6031 [2/2] (1.15ns)   --->   "%data_l2_3_load_152 = load i9 %data_l2_3_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6031 'load' 'data_l2_3_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6032 [1/1] (0.00ns)   --->   "%data_l2_0_addr_153 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6032 'getelementptr' 'data_l2_0_addr_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6033 [2/2] (1.15ns)   --->   "%data_l2_0_load_152 = load i9 %data_l2_0_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6033 'load' 'data_l2_0_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6034 [1/1] (0.71ns)   --->   "%add_ln141_153 = add i9, i9 %add_ln141_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6034 'add' 'add_ln141_153' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6035 [1/1] (0.00ns)   --->   "%lshr_ln140_152 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_153, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6035 'partselect' 'lshr_ln140_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6036 [1/1] (0.00ns)   --->   "%zext_ln140_167 = zext i7 %lshr_ln140_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6036 'zext' 'zext_ln140_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6037 [1/1] (0.00ns)   --->   "%data_l2_2_addr_154 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6037 'getelementptr' 'data_l2_2_addr_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6038 [2/2] (1.15ns)   --->   "%data_l2_2_load_153 = load i9 %data_l2_2_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6038 'load' 'data_l2_2_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6039 [1/1] (0.00ns)   --->   "%data_l2_3_addr_154 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6039 'getelementptr' 'data_l2_3_addr_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6040 [2/2] (1.15ns)   --->   "%data_l2_3_load_153 = load i9 %data_l2_3_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6040 'load' 'data_l2_3_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6041 [1/1] (0.00ns)   --->   "%data_l2_0_addr_154 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6041 'getelementptr' 'data_l2_0_addr_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6042 [2/2] (1.15ns)   --->   "%data_l2_0_load_153 = load i9 %data_l2_0_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6042 'load' 'data_l2_0_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6043 [1/1] (0.00ns)   --->   "%data_l2_1_addr_154 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6043 'getelementptr' 'data_l2_1_addr_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6044 [2/2] (1.15ns)   --->   "%data_l2_1_load_153 = load i9 %data_l2_1_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6044 'load' 'data_l2_1_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_126 : Operation 6045 [1/1] (0.00ns)   --->   "%p_cast690 = sext i8 %tmp_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6045 'sext' 'p_cast690' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6046 [1/2] (1.15ns)   --->   "%data_l1_2_load_1 = load i10 %data_l1_2_addr_13, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6046 'load' 'data_l1_2_load_1' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6047 [1/1] (0.00ns)   --->   "%sext_ln204_68 = sext i8 %data_l1_2_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6047 'sext' 'sext_ln204_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6048 [1/1] (1.55ns)   --->   "%mul_ln192_87 = mul i16 %p_cast677, i16 %sext_ln204_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6048 'mul' 'mul_ln192_87' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6049 [1/2] (1.15ns)   --->   "%data_l1_2_load_2 = load i10 %data_l1_2_addr_14, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6049 'load' 'data_l1_2_load_2' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6050 [1/1] (1.55ns)   --->   "%mul_ln192_88 = mul i16 %p_cast690, i16 %sext_ln204_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6050 'mul' 'mul_ln192_88' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 6051 [2/2] (1.15ns)   --->   "%data_l1_2_load_3 = load i10 %data_l1_2_addr_15, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6051 'load' 'data_l1_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6052 [2/2] (1.15ns)   --->   "%data_l1_2_load_4 = load i10 %data_l1_2_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6052 'load' 'data_l1_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6053 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_658)   --->   "%mul_ln204_40 = mul i16 %p_cast682, i16 %sext_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6053 'mul' 'mul_ln204_40' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6054 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_658)   --->   "%sext_ln192_186 = sext i16 %mul_ln204_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6054 'sext' 'sext_ln192_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6055 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_661)   --->   "%mul_ln204_166 = mul i16 %p_cast675, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6055 'mul' 'mul_ln204_166' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6056 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_661)   --->   "%sext_ln192_187 = sext i16 %mul_ln204_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6056 'sext' 'sext_ln192_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6057 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_664)   --->   "%mul_ln204_167 = mul i16 %p_cast672, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6057 'mul' 'mul_ln204_167' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6058 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_664)   --->   "%sext_ln192_188 = sext i16 %mul_ln204_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6058 'sext' 'sext_ln192_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6059 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_667)   --->   "%mul_ln204_168 = mul i16 %sext_ln151, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6059 'mul' 'mul_ln204_168' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6060 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_667)   --->   "%sext_ln151_41 = sext i16 %mul_ln204_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6060 'sext' 'sext_ln151_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6061 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_640 = add i32 %output_l1_1_load_37, i32 %sext_ln192_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6061 'add' 'add_ln186_640' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6062 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_643 = add i32 %output_l1_0_load_38, i32 %sext_ln151_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6062 'add' 'add_ln186_643' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6063 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_670)   --->   "%mul_ln204_41 = mul i16 %p_cast682, i16 %sext_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6063 'mul' 'mul_ln204_41' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6064 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_670)   --->   "%sext_ln192_191 = sext i16 %mul_ln204_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6064 'sext' 'sext_ln192_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6065 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_673)   --->   "%mul_ln204_169 = mul i16 %p_cast675, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6065 'mul' 'mul_ln204_169' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6066 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_673)   --->   "%sext_ln192_192 = sext i16 %mul_ln204_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6066 'sext' 'sext_ln192_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6067 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_676)   --->   "%mul_ln204_170 = mul i16 %p_cast672, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6067 'mul' 'mul_ln204_170' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6068 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_679)   --->   "%mul_ln204_171 = mul i16 %sext_ln151, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6068 'mul' 'mul_ln204_171' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6069 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_646 = add i32 %output_l1_3_load_36, i32 %sext_ln192_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6069 'add' 'add_ln186_646' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6070 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_649 = add i32 %output_l1_2_load_37, i32 %sext_ln192_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6070 'add' 'add_ln186_649' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6071 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_652 = add i32 %output_l1_1_load_38, i32 %sext_ln192_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6071 'add' 'add_ln186_652' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6072 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_655 = add i32 %output_l1_0_load_39, i32 %sext_ln151_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6072 'add' 'add_ln186_655' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6073 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_682)   --->   "%mul_ln204_42 = mul i16 %p_cast682, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6073 'mul' 'mul_ln204_42' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6074 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_685)   --->   "%mul_ln204_172 = mul i16 %p_cast675, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6074 'mul' 'mul_ln204_172' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6075 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_688)   --->   "%mul_ln204_173 = mul i16 %p_cast672, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6075 'mul' 'mul_ln204_173' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6076 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_691)   --->   "%mul_ln204_174 = mul i16 %sext_ln151, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6076 'mul' 'mul_ln204_174' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6077 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_658 = add i32 %output_l1_3_load_37, i32 %sext_ln192_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6077 'add' 'add_ln186_658' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6078 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_661 = add i32 %output_l1_2_load_38, i32 %sext_ln192_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6078 'add' 'add_ln186_661' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6079 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_664 = add i32 %output_l1_1_load_39, i32 %sext_ln192_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6079 'add' 'add_ln186_664' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6080 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_667 = add i32 %output_l1_0_load_40, i32 %sext_ln151_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6080 'add' 'add_ln186_667' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6081 [1/1] (0.00ns)   --->   "%sext_ln192_200 = sext i8 %data_l1_0_load_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6081 'sext' 'sext_ln192_200' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_126 : Operation 6082 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_694)   --->   "%mul_ln204_43 = mul i16 %p_cast682, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6082 'mul' 'mul_ln204_43' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6083 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_697)   --->   "%mul_ln204_175 = mul i16 %p_cast675, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6083 'mul' 'mul_ln204_175' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6084 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_700)   --->   "%mul_ln204_176 = mul i16 %p_cast672, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6084 'mul' 'mul_ln204_176' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6085 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_703)   --->   "%mul_ln204_177 = mul i16 %sext_ln151, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6085 'mul' 'mul_ln204_177' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6086 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_670 = add i32 %output_l1_3_load_38, i32 %sext_ln192_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6086 'add' 'add_ln186_670' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6087 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_673 = add i32 %output_l1_2_load_39, i32 %sext_ln192_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6087 'add' 'add_ln186_673' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6088 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_706)   --->   "%mul_ln204_44 = mul i16 %p_cast682, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6088 'mul' 'mul_ln204_44' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6089 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_709)   --->   "%mul_ln204_178 = mul i16 %p_cast675, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6089 'mul' 'mul_ln204_178' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_126 : Operation 6090 [1/2] (1.15ns)   --->   "%data_l1_1_load_38 = load i10 %data_l1_1_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6090 'load' 'data_l1_1_load_38' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6091 [1/2] (1.15ns)   --->   "%data_l1_1_load_39 = load i10 %data_l1_1_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6091 'load' 'data_l1_1_load_39' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6092 [2/2] (1.15ns)   --->   "%data_l1_1_load_40 = load i10 %data_l1_1_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6092 'load' 'data_l1_1_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_126 : Operation 6093 [2/2] (1.15ns)   --->   "%data_l1_1_load_41 = load i10 %data_l1_1_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6093 'load' 'data_l1_1_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 127 <SV = 98> <Delay = 2.70>
ST_127 : Operation 6094 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i5 %select_ln108_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6094 'zext' 'zext_ln141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6095 [1/2] (1.15ns)   --->   "%data_l2_1_load_152 = load i9 %data_l2_1_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6095 'load' 'data_l2_1_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6096 [1/2] (1.15ns)   --->   "%data_l2_2_load_152 = load i9 %data_l2_2_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6096 'load' 'data_l2_2_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6097 [1/2] (1.15ns)   --->   "%data_l2_3_load_152 = load i9 %data_l2_3_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6097 'load' 'data_l2_3_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6098 [1/2] (1.15ns)   --->   "%data_l2_0_load_152 = load i9 %data_l2_0_addr_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6098 'load' 'data_l2_0_load_152' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6099 [1/1] (0.39ns)   --->   "%tmp_179 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_152, i8 %data_l2_2_load_152, i8 %data_l2_3_load_152, i8 %data_l2_0_load_152, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6099 'mux' 'tmp_179' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6100 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_179, i10 %data_l1_3_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6100 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_127 : Operation 6101 [1/2] (1.15ns)   --->   "%data_l2_2_load_153 = load i9 %data_l2_2_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6101 'load' 'data_l2_2_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6102 [1/2] (1.15ns)   --->   "%data_l2_3_load_153 = load i9 %data_l2_3_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6102 'load' 'data_l2_3_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6103 [1/2] (1.15ns)   --->   "%data_l2_0_load_153 = load i9 %data_l2_0_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6103 'load' 'data_l2_0_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6104 [1/2] (1.15ns)   --->   "%data_l2_1_load_153 = load i9 %data_l2_1_addr_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6104 'load' 'data_l2_1_load_153' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6105 [1/1] (0.39ns)   --->   "%tmp_180 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_153, i8 %data_l2_3_load_153, i8 %data_l2_0_load_153, i8 %data_l2_1_load_153, i64 %zext_ln140_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6105 'mux' 'tmp_180' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6106 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_180, i10 %data_l1_3_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6106 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_127 : Operation 6107 [1/1] (0.70ns)   --->   "%add_ln141_154 = add i9 %zext_ln141, i9 %zext_ln141_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6107 'add' 'add_ln141_154' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6108 [1/1] (0.00ns)   --->   "%lshr_ln140_153 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_154, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6108 'partselect' 'lshr_ln140_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6109 [1/1] (0.00ns)   --->   "%zext_ln140_168 = zext i7 %lshr_ln140_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6109 'zext' 'zext_ln140_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6110 [1/1] (0.00ns)   --->   "%data_l2_0_addr_155 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6110 'getelementptr' 'data_l2_0_addr_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6111 [2/2] (1.15ns)   --->   "%data_l2_0_load_154 = load i9 %data_l2_0_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6111 'load' 'data_l2_0_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6112 [1/1] (0.00ns)   --->   "%data_l2_1_addr_155 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6112 'getelementptr' 'data_l2_1_addr_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6113 [2/2] (1.15ns)   --->   "%data_l2_1_load_154 = load i9 %data_l2_1_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6113 'load' 'data_l2_1_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6114 [1/1] (0.00ns)   --->   "%data_l2_2_addr_155 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6114 'getelementptr' 'data_l2_2_addr_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6115 [2/2] (1.15ns)   --->   "%data_l2_2_load_154 = load i9 %data_l2_2_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6115 'load' 'data_l2_2_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6116 [1/1] (0.00ns)   --->   "%data_l2_3_addr_155 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6116 'getelementptr' 'data_l2_3_addr_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6117 [2/2] (1.15ns)   --->   "%data_l2_3_load_154 = load i9 %data_l2_3_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6117 'load' 'data_l2_3_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6118 [1/1] (0.71ns)   --->   "%add_ln141_155 = add i9, i9 %add_ln141_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6118 'add' 'add_ln141_155' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6119 [1/1] (0.00ns)   --->   "%lshr_ln140_154 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_155, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6119 'partselect' 'lshr_ln140_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6120 [1/1] (0.00ns)   --->   "%zext_ln140_169 = zext i7 %lshr_ln140_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6120 'zext' 'zext_ln140_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6121 [1/1] (0.00ns)   --->   "%data_l2_1_addr_156 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6121 'getelementptr' 'data_l2_1_addr_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6122 [2/2] (1.15ns)   --->   "%data_l2_1_load_155 = load i9 %data_l2_1_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6122 'load' 'data_l2_1_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6123 [1/1] (0.00ns)   --->   "%data_l2_2_addr_156 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6123 'getelementptr' 'data_l2_2_addr_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6124 [2/2] (1.15ns)   --->   "%data_l2_2_load_155 = load i9 %data_l2_2_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6124 'load' 'data_l2_2_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6125 [1/1] (0.00ns)   --->   "%data_l2_3_addr_156 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6125 'getelementptr' 'data_l2_3_addr_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6126 [2/2] (1.15ns)   --->   "%data_l2_3_load_155 = load i9 %data_l2_3_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6126 'load' 'data_l2_3_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6127 [1/1] (0.00ns)   --->   "%data_l2_0_addr_156 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6127 'getelementptr' 'data_l2_0_addr_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6128 [2/2] (1.15ns)   --->   "%data_l2_0_load_155 = load i9 %data_l2_0_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6128 'load' 'data_l2_0_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_127 : Operation 6129 [1/1] (0.00ns)   --->   "%sext_ln204_73 = sext i8 %data_l1_2_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6129 'sext' 'sext_ln204_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6130 [1/1] (1.55ns)   --->   "%mul_ln192_89 = mul i16 %p_cast684, i16 %sext_ln204_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6130 'mul' 'mul_ln192_89' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6131 [1/1] (1.55ns)   --->   "%mul_ln192_90 = mul i16 %p_cast677, i16 %sext_ln204_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6131 'mul' 'mul_ln192_90' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 6132 [1/2] (1.15ns)   --->   "%data_l1_2_load_3 = load i10 %data_l1_2_addr_15, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6132 'load' 'data_l1_2_load_3' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_127 : Operation 6133 [1/2] (1.15ns)   --->   "%data_l1_2_load_4 = load i10 %data_l1_2_addr_16, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6133 'load' 'data_l1_2_load_4' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_127 : Operation 6134 [2/2] (1.15ns)   --->   "%data_l1_2_load_5 = load i10 %data_l1_2_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6134 'load' 'data_l1_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_127 : Operation 6135 [2/2] (1.15ns)   --->   "%data_l1_2_load_6 = load i10 %data_l1_2_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6135 'load' 'data_l1_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_127 : Operation 6136 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_676)   --->   "%mul_ln204_170 = mul i16 %p_cast672, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6136 'mul' 'mul_ln204_170' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6137 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_676)   --->   "%sext_ln192_193 = sext i16 %mul_ln204_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6137 'sext' 'sext_ln192_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6138 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_679)   --->   "%mul_ln204_171 = mul i16 %sext_ln151, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6138 'mul' 'mul_ln204_171' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6139 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_679)   --->   "%sext_ln151_42 = sext i16 %mul_ln204_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6139 'sext' 'sext_ln151_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6140 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_682)   --->   "%mul_ln204_42 = mul i16 %p_cast682, i16 %sext_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6140 'mul' 'mul_ln204_42' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6141 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_682)   --->   "%sext_ln192_196 = sext i16 %mul_ln204_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6141 'sext' 'sext_ln192_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6142 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_685)   --->   "%mul_ln204_172 = mul i16 %p_cast675, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6142 'mul' 'mul_ln204_172' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6143 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_685)   --->   "%sext_ln192_197 = sext i16 %mul_ln204_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6143 'sext' 'sext_ln192_197' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6144 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_688)   --->   "%mul_ln204_173 = mul i16 %p_cast672, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6144 'mul' 'mul_ln204_173' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6145 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_688)   --->   "%sext_ln192_198 = sext i16 %mul_ln204_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6145 'sext' 'sext_ln192_198' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6146 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_691)   --->   "%mul_ln204_174 = mul i16 %sext_ln151, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6146 'mul' 'mul_ln204_174' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6147 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_691)   --->   "%sext_ln151_43 = sext i16 %mul_ln204_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6147 'sext' 'sext_ln151_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6148 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_658 = add i32 %output_l1_3_load_37, i32 %sext_ln192_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6148 'add' 'add_ln186_658' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6149 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_661 = add i32 %output_l1_2_load_38, i32 %sext_ln192_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6149 'add' 'add_ln186_661' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6150 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_664 = add i32 %output_l1_1_load_39, i32 %sext_ln192_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6150 'add' 'add_ln186_664' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6151 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_667 = add i32 %output_l1_0_load_40, i32 %sext_ln151_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6151 'add' 'add_ln186_667' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6152 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_694)   --->   "%mul_ln204_43 = mul i16 %p_cast682, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6152 'mul' 'mul_ln204_43' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6153 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_697)   --->   "%mul_ln204_175 = mul i16 %p_cast675, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6153 'mul' 'mul_ln204_175' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6154 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_700)   --->   "%mul_ln204_176 = mul i16 %p_cast672, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6154 'mul' 'mul_ln204_176' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6155 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_703)   --->   "%mul_ln204_177 = mul i16 %sext_ln151, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6155 'mul' 'mul_ln204_177' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6156 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_670 = add i32 %output_l1_3_load_38, i32 %sext_ln192_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6156 'add' 'add_ln186_670' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6157 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_673 = add i32 %output_l1_2_load_39, i32 %sext_ln192_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6157 'add' 'add_ln186_673' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6158 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_676 = add i32 %output_l1_1_load_40, i32 %sext_ln192_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6158 'add' 'add_ln186_676' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6159 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_679 = add i32 %output_l1_0_load_41, i32 %sext_ln151_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6159 'add' 'add_ln186_679' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6160 [1/1] (0.00ns)   --->   "%sext_ln192_205 = sext i8 %data_l1_0_load_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6160 'sext' 'sext_ln192_205' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6161 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_706)   --->   "%mul_ln204_44 = mul i16 %p_cast682, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6161 'mul' 'mul_ln204_44' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6162 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_709)   --->   "%mul_ln204_178 = mul i16 %p_cast675, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6162 'mul' 'mul_ln204_178' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6163 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_712)   --->   "%mul_ln204_179 = mul i16 %p_cast672, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6163 'mul' 'mul_ln204_179' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6164 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_715)   --->   "%mul_ln204_180 = mul i16 %sext_ln151, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6164 'mul' 'mul_ln204_180' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6165 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_682 = add i32 %output_l1_3_load_39, i32 %sext_ln192_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6165 'add' 'add_ln186_682' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6166 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_685 = add i32 %output_l1_2_load_40, i32 %sext_ln192_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6166 'add' 'add_ln186_685' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6167 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_688 = add i32 %output_l1_1_load_41, i32 %sext_ln192_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6167 'add' 'add_ln186_688' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6168 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_691 = add i32 %output_l1_0_load_42, i32 %sext_ln151_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6168 'add' 'add_ln186_691' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6169 [1/1] (0.00ns)   --->   "%sext_ln192_210 = sext i8 %data_l1_0_load_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6169 'sext' 'sext_ln192_210' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_127 : Operation 6170 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_718)   --->   "%mul_ln204_45 = mul i16 %p_cast682, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6170 'mul' 'mul_ln204_45' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6171 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_721)   --->   "%mul_ln204_181 = mul i16 %p_cast675, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6171 'mul' 'mul_ln204_181' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6172 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_724)   --->   "%mul_ln204_182 = mul i16 %p_cast672, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6172 'mul' 'mul_ln204_182' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6173 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_727)   --->   "%mul_ln204_183 = mul i16 %sext_ln151, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6173 'mul' 'mul_ln204_183' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_127 : Operation 6174 [1/2] (1.15ns)   --->   "%data_l1_1_load_40 = load i10 %data_l1_1_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6174 'load' 'data_l1_1_load_40' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_127 : Operation 6175 [1/2] (1.15ns)   --->   "%data_l1_1_load_41 = load i10 %data_l1_1_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6175 'load' 'data_l1_1_load_41' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 128 <SV = 99> <Delay = 2.70>
ST_128 : Operation 6176 [1/2] (1.15ns)   --->   "%data_l2_0_load_154 = load i9 %data_l2_0_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6176 'load' 'data_l2_0_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6177 [1/2] (1.15ns)   --->   "%data_l2_1_load_154 = load i9 %data_l2_1_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6177 'load' 'data_l2_1_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6178 [1/2] (1.15ns)   --->   "%data_l2_2_load_154 = load i9 %data_l2_2_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6178 'load' 'data_l2_2_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6179 [1/2] (1.15ns)   --->   "%data_l2_3_load_154 = load i9 %data_l2_3_addr_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6179 'load' 'data_l2_3_load_154' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6180 [1/1] (0.39ns)   --->   "%tmp_181 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_154, i8 %data_l2_1_load_154, i8 %data_l2_2_load_154, i8 %data_l2_3_load_154, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6180 'mux' 'tmp_181' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6181 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_181, i10 %data_l1_3_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6181 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_128 : Operation 6182 [1/2] (1.15ns)   --->   "%data_l2_1_load_155 = load i9 %data_l2_1_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6182 'load' 'data_l2_1_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6183 [1/2] (1.15ns)   --->   "%data_l2_2_load_155 = load i9 %data_l2_2_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6183 'load' 'data_l2_2_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6184 [1/2] (1.15ns)   --->   "%data_l2_3_load_155 = load i9 %data_l2_3_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6184 'load' 'data_l2_3_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6185 [1/2] (1.15ns)   --->   "%data_l2_0_load_155 = load i9 %data_l2_0_addr_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6185 'load' 'data_l2_0_load_155' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6186 [1/1] (0.39ns)   --->   "%tmp_182 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_155, i8 %data_l2_2_load_155, i8 %data_l2_3_load_155, i8 %data_l2_0_load_155, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6186 'mux' 'tmp_182' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6187 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_182, i10 %data_l1_3_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6187 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_128 : Operation 6188 [1/1] (0.71ns)   --->   "%add_ln141_156 = add i9, i9 %add_ln141_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6188 'add' 'add_ln141_156' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6189 [1/1] (0.00ns)   --->   "%lshr_ln140_155 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_156, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6189 'partselect' 'lshr_ln140_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6190 [1/1] (0.00ns)   --->   "%zext_ln140_170 = zext i7 %lshr_ln140_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6190 'zext' 'zext_ln140_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6191 [1/1] (0.00ns)   --->   "%data_l2_2_addr_157 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6191 'getelementptr' 'data_l2_2_addr_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6192 [2/2] (1.15ns)   --->   "%data_l2_2_load_156 = load i9 %data_l2_2_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6192 'load' 'data_l2_2_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6193 [1/1] (0.00ns)   --->   "%data_l2_3_addr_157 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6193 'getelementptr' 'data_l2_3_addr_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6194 [2/2] (1.15ns)   --->   "%data_l2_3_load_156 = load i9 %data_l2_3_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6194 'load' 'data_l2_3_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6195 [1/1] (0.00ns)   --->   "%data_l2_0_addr_157 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6195 'getelementptr' 'data_l2_0_addr_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6196 [2/2] (1.15ns)   --->   "%data_l2_0_load_156 = load i9 %data_l2_0_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6196 'load' 'data_l2_0_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6197 [1/1] (0.00ns)   --->   "%data_l2_1_addr_157 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6197 'getelementptr' 'data_l2_1_addr_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6198 [2/2] (1.15ns)   --->   "%data_l2_1_load_156 = load i9 %data_l2_1_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6198 'load' 'data_l2_1_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6199 [1/1] (0.71ns)   --->   "%add_ln141_157 = add i9, i9 %add_ln141_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6199 'add' 'add_ln141_157' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6200 [1/1] (0.00ns)   --->   "%lshr_ln140_156 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_157, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6200 'partselect' 'lshr_ln140_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6201 [1/1] (0.00ns)   --->   "%zext_ln140_171 = zext i7 %lshr_ln140_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6201 'zext' 'zext_ln140_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6202 [1/1] (0.00ns)   --->   "%data_l2_3_addr_158 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6202 'getelementptr' 'data_l2_3_addr_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6203 [2/2] (1.15ns)   --->   "%data_l2_3_load_157 = load i9 %data_l2_3_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6203 'load' 'data_l2_3_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6204 [1/1] (0.00ns)   --->   "%data_l2_0_addr_158 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6204 'getelementptr' 'data_l2_0_addr_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6205 [2/2] (1.15ns)   --->   "%data_l2_0_load_157 = load i9 %data_l2_0_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6205 'load' 'data_l2_0_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6206 [1/1] (0.00ns)   --->   "%data_l2_1_addr_158 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6206 'getelementptr' 'data_l2_1_addr_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6207 [2/2] (1.15ns)   --->   "%data_l2_1_load_157 = load i9 %data_l2_1_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6207 'load' 'data_l2_1_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6208 [1/1] (0.00ns)   --->   "%data_l2_2_addr_158 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6208 'getelementptr' 'data_l2_2_addr_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6209 [2/2] (1.15ns)   --->   "%data_l2_2_load_157 = load i9 %data_l2_2_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6209 'load' 'data_l2_2_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_128 : Operation 6210 [1/1] (0.00ns)   --->   "%p_cast695 = sext i8 %tmp_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6210 'sext' 'p_cast695' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6211 [1/1] (1.55ns)   --->   "%mul_ln192_17 = mul i16 %p_cast695, i16 %sext_ln204_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6211 'mul' 'mul_ln192_17' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6212 [1/1] (1.55ns)   --->   "%mul_ln192_91 = mul i16 %p_cast690, i16 %sext_ln204_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6212 'mul' 'mul_ln192_91' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 6213 [1/2] (1.15ns)   --->   "%data_l1_2_load_5 = load i10 %data_l1_2_addr_17, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6213 'load' 'data_l1_2_load_5' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_128 : Operation 6214 [1/2] (1.15ns)   --->   "%data_l1_2_load_6 = load i10 %data_l1_2_addr_18, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6214 'load' 'data_l1_2_load_6' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_128 : Operation 6215 [2/2] (1.15ns)   --->   "%data_l1_2_load_7 = load i10 %data_l1_2_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6215 'load' 'data_l1_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_128 : Operation 6216 [2/2] (1.15ns)   --->   "%data_l1_2_load_8 = load i10 %data_l1_2_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6216 'load' 'data_l1_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_128 : Operation 6217 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_694)   --->   "%mul_ln204_43 = mul i16 %p_cast682, i16 %sext_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6217 'mul' 'mul_ln204_43' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6218 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_694)   --->   "%sext_ln192_201 = sext i16 %mul_ln204_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6218 'sext' 'sext_ln192_201' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6219 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_697)   --->   "%mul_ln204_175 = mul i16 %p_cast675, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6219 'mul' 'mul_ln204_175' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6220 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_697)   --->   "%sext_ln192_202 = sext i16 %mul_ln204_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6220 'sext' 'sext_ln192_202' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6221 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_700)   --->   "%mul_ln204_176 = mul i16 %p_cast672, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6221 'mul' 'mul_ln204_176' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6222 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_700)   --->   "%sext_ln192_203 = sext i16 %mul_ln204_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6222 'sext' 'sext_ln192_203' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6223 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_703)   --->   "%mul_ln204_177 = mul i16 %sext_ln151, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6223 'mul' 'mul_ln204_177' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6224 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_703)   --->   "%sext_ln151_44 = sext i16 %mul_ln204_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6224 'sext' 'sext_ln151_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6225 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_676 = add i32 %output_l1_1_load_40, i32 %sext_ln192_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6225 'add' 'add_ln186_676' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6226 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_679 = add i32 %output_l1_0_load_41, i32 %sext_ln151_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6226 'add' 'add_ln186_679' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6227 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_706)   --->   "%mul_ln204_44 = mul i16 %p_cast682, i16 %sext_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6227 'mul' 'mul_ln204_44' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6228 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_706)   --->   "%sext_ln192_206 = sext i16 %mul_ln204_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6228 'sext' 'sext_ln192_206' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6229 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_709)   --->   "%mul_ln204_178 = mul i16 %p_cast675, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6229 'mul' 'mul_ln204_178' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6230 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_709)   --->   "%sext_ln192_207 = sext i16 %mul_ln204_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6230 'sext' 'sext_ln192_207' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6231 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_712)   --->   "%mul_ln204_179 = mul i16 %p_cast672, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6231 'mul' 'mul_ln204_179' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6232 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_715)   --->   "%mul_ln204_180 = mul i16 %sext_ln151, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6232 'mul' 'mul_ln204_180' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6233 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_682 = add i32 %output_l1_3_load_39, i32 %sext_ln192_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6233 'add' 'add_ln186_682' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6234 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_685 = add i32 %output_l1_2_load_40, i32 %sext_ln192_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6234 'add' 'add_ln186_685' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6235 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_688 = add i32 %output_l1_1_load_41, i32 %sext_ln192_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6235 'add' 'add_ln186_688' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6236 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_691 = add i32 %output_l1_0_load_42, i32 %sext_ln151_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6236 'add' 'add_ln186_691' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6237 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_718)   --->   "%mul_ln204_45 = mul i16 %p_cast682, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6237 'mul' 'mul_ln204_45' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6238 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_721)   --->   "%mul_ln204_181 = mul i16 %p_cast675, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6238 'mul' 'mul_ln204_181' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6239 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_724)   --->   "%mul_ln204_182 = mul i16 %p_cast672, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6239 'mul' 'mul_ln204_182' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6240 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_727)   --->   "%mul_ln204_183 = mul i16 %sext_ln151, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6240 'mul' 'mul_ln204_183' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6241 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_694 = add i32 %output_l1_3_load_40, i32 %sext_ln192_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6241 'add' 'add_ln186_694' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_697 = add i32 %output_l1_2_load_41, i32 %sext_ln192_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6242 'add' 'add_ln186_697' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6243 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_700 = add i32 %output_l1_1_load_42, i32 %sext_ln192_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6243 'add' 'add_ln186_700' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6244 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_703 = add i32 %output_l1_0_load_43, i32 %sext_ln151_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6244 'add' 'add_ln186_703' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6245 [1/1] (0.00ns)   --->   "%sext_ln192_215 = sext i8 %data_l1_0_load_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6245 'sext' 'sext_ln192_215' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_128 : Operation 6246 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_730)   --->   "%mul_ln204_46 = mul i16 %p_cast682, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6246 'mul' 'mul_ln204_46' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6247 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_733)   --->   "%mul_ln204_184 = mul i16 %p_cast675, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6247 'mul' 'mul_ln204_184' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6248 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_736)   --->   "%mul_ln204_185 = mul i16 %p_cast672, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6248 'mul' 'mul_ln204_185' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6249 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_739)   --->   "%mul_ln204_186 = mul i16 %sext_ln151, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6249 'mul' 'mul_ln204_186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6250 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_706 = add i32 %output_l1_3_load_41, i32 %sext_ln192_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6250 'add' 'add_ln186_706' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6251 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_709 = add i32 %output_l1_2_load_42, i32 %sext_ln192_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6251 'add' 'add_ln186_709' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6252 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_742)   --->   "%mul_ln204_47 = mul i16 %p_cast682, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6252 'mul' 'mul_ln204_47' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_128 : Operation 6253 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_745)   --->   "%mul_ln204_187 = mul i16 %p_cast675, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6253 'mul' 'mul_ln204_187' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 129 <SV = 100> <Delay = 2.70>
ST_129 : Operation 6254 [1/2] (1.15ns)   --->   "%data_l2_2_load_156 = load i9 %data_l2_2_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6254 'load' 'data_l2_2_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6255 [1/2] (1.15ns)   --->   "%data_l2_3_load_156 = load i9 %data_l2_3_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6255 'load' 'data_l2_3_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6256 [1/2] (1.15ns)   --->   "%data_l2_0_load_156 = load i9 %data_l2_0_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6256 'load' 'data_l2_0_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6257 [1/2] (1.15ns)   --->   "%data_l2_1_load_156 = load i9 %data_l2_1_addr_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6257 'load' 'data_l2_1_load_156' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6258 [1/1] (0.39ns)   --->   "%tmp_183 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_156, i8 %data_l2_3_load_156, i8 %data_l2_0_load_156, i8 %data_l2_1_load_156, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6258 'mux' 'tmp_183' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6259 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_183, i10 %data_l1_3_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6259 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_129 : Operation 6260 [1/2] (1.15ns)   --->   "%data_l2_3_load_157 = load i9 %data_l2_3_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6260 'load' 'data_l2_3_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6261 [1/2] (1.15ns)   --->   "%data_l2_0_load_157 = load i9 %data_l2_0_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6261 'load' 'data_l2_0_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6262 [1/2] (1.15ns)   --->   "%data_l2_1_load_157 = load i9 %data_l2_1_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6262 'load' 'data_l2_1_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6263 [1/2] (1.15ns)   --->   "%data_l2_2_load_157 = load i9 %data_l2_2_addr_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6263 'load' 'data_l2_2_load_157' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6264 [1/1] (0.39ns)   --->   "%tmp_184 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_157, i8 %data_l2_0_load_157, i8 %data_l2_1_load_157, i8 %data_l2_2_load_157, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6264 'mux' 'tmp_184' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6265 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_184, i10 %data_l1_3_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6265 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_129 : Operation 6266 [1/1] (0.71ns)   --->   "%add_ln141_158 = add i9, i9 %add_ln141_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6266 'add' 'add_ln141_158' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6267 [1/1] (0.00ns)   --->   "%lshr_ln140_157 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_158, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6267 'partselect' 'lshr_ln140_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6268 [1/1] (0.00ns)   --->   "%zext_ln140_172 = zext i7 %lshr_ln140_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6268 'zext' 'zext_ln140_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6269 [1/1] (0.00ns)   --->   "%data_l2_0_addr_159 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6269 'getelementptr' 'data_l2_0_addr_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6270 [2/2] (1.15ns)   --->   "%data_l2_0_load_158 = load i9 %data_l2_0_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6270 'load' 'data_l2_0_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6271 [1/1] (0.00ns)   --->   "%data_l2_1_addr_159 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6271 'getelementptr' 'data_l2_1_addr_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6272 [2/2] (1.15ns)   --->   "%data_l2_1_load_158 = load i9 %data_l2_1_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6272 'load' 'data_l2_1_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6273 [1/1] (0.00ns)   --->   "%data_l2_2_addr_159 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6273 'getelementptr' 'data_l2_2_addr_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6274 [2/2] (1.15ns)   --->   "%data_l2_2_load_158 = load i9 %data_l2_2_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6274 'load' 'data_l2_2_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6275 [1/1] (0.00ns)   --->   "%data_l2_3_addr_159 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6275 'getelementptr' 'data_l2_3_addr_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6276 [2/2] (1.15ns)   --->   "%data_l2_3_load_158 = load i9 %data_l2_3_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6276 'load' 'data_l2_3_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6277 [1/1] (0.71ns)   --->   "%add_ln141_159 = add i9, i9 %add_ln141_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6277 'add' 'add_ln141_159' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6278 [1/1] (0.00ns)   --->   "%lshr_ln140_158 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_159, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6278 'partselect' 'lshr_ln140_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6279 [1/1] (0.00ns)   --->   "%zext_ln140_173 = zext i7 %lshr_ln140_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6279 'zext' 'zext_ln140_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6280 [1/1] (0.00ns)   --->   "%data_l2_1_addr_160 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6280 'getelementptr' 'data_l2_1_addr_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6281 [2/2] (1.15ns)   --->   "%data_l2_1_load_159 = load i9 %data_l2_1_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6281 'load' 'data_l2_1_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6282 [1/1] (0.00ns)   --->   "%data_l2_2_addr_160 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6282 'getelementptr' 'data_l2_2_addr_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6283 [2/2] (1.15ns)   --->   "%data_l2_2_load_159 = load i9 %data_l2_2_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6283 'load' 'data_l2_2_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6284 [1/1] (0.00ns)   --->   "%data_l2_3_addr_160 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6284 'getelementptr' 'data_l2_3_addr_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6285 [2/2] (1.15ns)   --->   "%data_l2_3_load_159 = load i9 %data_l2_3_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6285 'load' 'data_l2_3_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6286 [1/1] (0.00ns)   --->   "%data_l2_0_addr_160 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6286 'getelementptr' 'data_l2_0_addr_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6287 [2/2] (1.15ns)   --->   "%data_l2_0_load_159 = load i9 %data_l2_0_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6287 'load' 'data_l2_0_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_129 : Operation 6288 [1/1] (0.71ns)   --->   "%add_ln141_160 = add i9, i9 %add_ln141_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6288 'add' 'add_ln141_160' <Predicate = (!icmp_ln108)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6289 [1/1] (0.00ns)   --->   "%lshr_ln140_159 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln141_160, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6289 'partselect' 'lshr_ln140_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6290 [1/1] (0.00ns)   --->   "%p_cast680 = sext i8 %tmp_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6290 'sext' 'p_cast680' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6291 [1/1] (0.00ns)   --->   "%sext_ln204_78 = sext i8 %data_l1_2_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6291 'sext' 'sext_ln204_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6292 [1/1] (1.55ns)   --->   "%mul_ln192_92 = mul i16 %p_cast684, i16 %sext_ln204_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6292 'mul' 'mul_ln192_92' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6293 [1/1] (1.55ns)   --->   "%mul_ln192_93 = mul i16 %p_cast677, i16 %sext_ln204_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6293 'mul' 'mul_ln192_93' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 6294 [1/1] (0.00ns)   --->   "%sext_ln186_138 = sext i8 %data_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6294 'sext' 'sext_ln186_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6295 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_380)   --->   "%mul_ln186_96 = mul i16 %p_cast680, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6295 'mul' 'mul_ln186_96' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6296 [1/2] (1.15ns)   --->   "%data_l1_2_load_7 = load i10 %data_l1_2_addr_19, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6296 'load' 'data_l1_2_load_7' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_129 : Operation 6297 [1/2] (1.15ns)   --->   "%data_l1_2_load_8 = load i10 %data_l1_2_addr_20, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6297 'load' 'data_l1_2_load_8' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_129 : Operation 6298 [2/2] (1.15ns)   --->   "%data_l1_2_load_9 = load i10 %data_l1_2_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6298 'load' 'data_l1_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_129 : Operation 6299 [2/2] (1.15ns)   --->   "%data_l1_2_load_10 = load i10 %data_l1_2_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6299 'load' 'data_l1_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_129 : Operation 6300 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_712)   --->   "%mul_ln204_179 = mul i16 %p_cast672, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6300 'mul' 'mul_ln204_179' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6301 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_712)   --->   "%sext_ln192_208 = sext i16 %mul_ln204_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6301 'sext' 'sext_ln192_208' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6302 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_715)   --->   "%mul_ln204_180 = mul i16 %sext_ln151, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6302 'mul' 'mul_ln204_180' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6303 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_715)   --->   "%sext_ln151_45 = sext i16 %mul_ln204_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6303 'sext' 'sext_ln151_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6304 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_718)   --->   "%mul_ln204_45 = mul i16 %p_cast682, i16 %sext_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6304 'mul' 'mul_ln204_45' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6305 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_718)   --->   "%sext_ln192_211 = sext i16 %mul_ln204_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6305 'sext' 'sext_ln192_211' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6306 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_721)   --->   "%mul_ln204_181 = mul i16 %p_cast675, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6306 'mul' 'mul_ln204_181' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6307 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_721)   --->   "%sext_ln192_212 = sext i16 %mul_ln204_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6307 'sext' 'sext_ln192_212' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6308 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_724)   --->   "%mul_ln204_182 = mul i16 %p_cast672, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6308 'mul' 'mul_ln204_182' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6309 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_724)   --->   "%sext_ln192_213 = sext i16 %mul_ln204_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6309 'sext' 'sext_ln192_213' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6310 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_727)   --->   "%mul_ln204_183 = mul i16 %sext_ln151, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6310 'mul' 'mul_ln204_183' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6311 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_727)   --->   "%sext_ln151_46 = sext i16 %mul_ln204_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6311 'sext' 'sext_ln151_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6312 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_694 = add i32 %output_l1_3_load_40, i32 %sext_ln192_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6312 'add' 'add_ln186_694' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6313 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_697 = add i32 %output_l1_2_load_41, i32 %sext_ln192_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6313 'add' 'add_ln186_697' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6314 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_700 = add i32 %output_l1_1_load_42, i32 %sext_ln192_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6314 'add' 'add_ln186_700' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6315 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_703 = add i32 %output_l1_0_load_43, i32 %sext_ln151_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6315 'add' 'add_ln186_703' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6316 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_730)   --->   "%mul_ln204_46 = mul i16 %p_cast682, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6316 'mul' 'mul_ln204_46' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6317 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_733)   --->   "%mul_ln204_184 = mul i16 %p_cast675, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6317 'mul' 'mul_ln204_184' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6318 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_736)   --->   "%mul_ln204_185 = mul i16 %p_cast672, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6318 'mul' 'mul_ln204_185' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6319 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_739)   --->   "%mul_ln204_186 = mul i16 %sext_ln151, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6319 'mul' 'mul_ln204_186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6320 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_706 = add i32 %output_l1_3_load_41, i32 %sext_ln192_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6320 'add' 'add_ln186_706' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6321 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_709 = add i32 %output_l1_2_load_42, i32 %sext_ln192_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6321 'add' 'add_ln186_709' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6322 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_712 = add i32 %output_l1_1_load_43, i32 %sext_ln192_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6322 'add' 'add_ln186_712' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6323 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_715 = add i32 %output_l1_0_load_44, i32 %sext_ln151_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6323 'add' 'add_ln186_715' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6324 [1/1] (0.00ns)   --->   "%sext_ln192_220 = sext i8 %data_l1_0_load_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6324 'sext' 'sext_ln192_220' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_129 : Operation 6325 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_742)   --->   "%mul_ln204_47 = mul i16 %p_cast682, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6325 'mul' 'mul_ln204_47' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6326 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_745)   --->   "%mul_ln204_187 = mul i16 %p_cast675, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6326 'mul' 'mul_ln204_187' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6327 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_748)   --->   "%mul_ln204_188 = mul i16 %p_cast672, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6327 'mul' 'mul_ln204_188' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6328 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_751)   --->   "%mul_ln204_189 = mul i16 %sext_ln151, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6328 'mul' 'mul_ln204_189' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6329 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_718 = add i32 %output_l1_3_load_42, i32 %sext_ln192_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6329 'add' 'add_ln186_718' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6330 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_721 = add i32 %output_l1_2_load_43, i32 %sext_ln192_212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6330 'add' 'add_ln186_721' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6331 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_724 = add i32 %output_l1_1_load_44, i32 %sext_ln192_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6331 'add' 'add_ln186_724' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6332 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_727 = add i32 %output_l1_0_load_45, i32 %sext_ln151_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6332 'add' 'add_ln186_727' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6333 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_754)   --->   "%mul_ln204_48 = mul i16 %p_cast682, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6333 'mul' 'mul_ln204_48' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6334 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_757)   --->   "%mul_ln204_190 = mul i16 %p_cast675, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6334 'mul' 'mul_ln204_190' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_129 : Operation 6335 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_760)   --->   "%mul_ln204_191 = mul i16 %p_cast672, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6335 'mul' 'mul_ln204_191' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 130 <SV = 101> <Delay = 2.70>
ST_130 : Operation 6336 [1/2] (1.15ns)   --->   "%data_l2_0_load_158 = load i9 %data_l2_0_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6336 'load' 'data_l2_0_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6337 [1/2] (1.15ns)   --->   "%data_l2_1_load_158 = load i9 %data_l2_1_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6337 'load' 'data_l2_1_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6338 [1/2] (1.15ns)   --->   "%data_l2_2_load_158 = load i9 %data_l2_2_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6338 'load' 'data_l2_2_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6339 [1/2] (1.15ns)   --->   "%data_l2_3_load_158 = load i9 %data_l2_3_addr_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6339 'load' 'data_l2_3_load_158' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6340 [1/1] (0.39ns)   --->   "%tmp_185 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_158, i8 %data_l2_1_load_158, i8 %data_l2_2_load_158, i8 %data_l2_3_load_158, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6340 'mux' 'tmp_185' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6341 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_185, i10 %data_l1_3_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6341 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_130 : Operation 6342 [1/2] (1.15ns)   --->   "%data_l2_1_load_159 = load i9 %data_l2_1_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6342 'load' 'data_l2_1_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6343 [1/2] (1.15ns)   --->   "%data_l2_2_load_159 = load i9 %data_l2_2_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6343 'load' 'data_l2_2_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6344 [1/2] (1.15ns)   --->   "%data_l2_3_load_159 = load i9 %data_l2_3_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6344 'load' 'data_l2_3_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6345 [1/2] (1.15ns)   --->   "%data_l2_0_load_159 = load i9 %data_l2_0_addr_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6345 'load' 'data_l2_0_load_159' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6346 [1/1] (0.39ns)   --->   "%tmp_186 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_159, i8 %data_l2_2_load_159, i8 %data_l2_3_load_159, i8 %data_l2_0_load_159, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6346 'mux' 'tmp_186' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6347 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_186, i10 %data_l1_3_addr_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6347 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_130 : Operation 6348 [1/1] (0.00ns)   --->   "%zext_ln140_174 = zext i7 %lshr_ln140_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6348 'zext' 'zext_ln140_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6349 [1/1] (0.00ns)   --->   "%data_l2_2_addr_161 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6349 'getelementptr' 'data_l2_2_addr_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6350 [2/2] (1.15ns)   --->   "%data_l2_2_load_160 = load i9 %data_l2_2_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6350 'load' 'data_l2_2_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6351 [1/1] (0.00ns)   --->   "%data_l2_3_addr_161 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6351 'getelementptr' 'data_l2_3_addr_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6352 [2/2] (1.15ns)   --->   "%data_l2_3_load_160 = load i9 %data_l2_3_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6352 'load' 'data_l2_3_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6353 [1/1] (0.00ns)   --->   "%data_l2_0_addr_161 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6353 'getelementptr' 'data_l2_0_addr_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6354 [2/2] (1.15ns)   --->   "%data_l2_0_load_160 = load i9 %data_l2_0_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6354 'load' 'data_l2_0_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6355 [1/1] (0.00ns)   --->   "%data_l2_1_addr_161 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6355 'getelementptr' 'data_l2_1_addr_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6356 [2/2] (1.15ns)   --->   "%data_l2_1_load_160 = load i9 %data_l2_1_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6356 'load' 'data_l2_1_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6357 [1/1] (0.00ns)   --->   "%zext_ln140_175 = zext i7 %lshr_ln140_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6357 'zext' 'zext_ln140_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6358 [1/1] (0.00ns)   --->   "%data_l2_0_addr_162 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6358 'getelementptr' 'data_l2_0_addr_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6359 [2/2] (1.15ns)   --->   "%data_l2_0_load_161 = load i9 %data_l2_0_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6359 'load' 'data_l2_0_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6360 [1/1] (0.00ns)   --->   "%data_l2_1_addr_162 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6360 'getelementptr' 'data_l2_1_addr_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6361 [2/2] (1.15ns)   --->   "%data_l2_1_load_161 = load i9 %data_l2_1_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6361 'load' 'data_l2_1_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6362 [1/1] (0.00ns)   --->   "%data_l2_2_addr_162 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6362 'getelementptr' 'data_l2_2_addr_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6363 [2/2] (1.15ns)   --->   "%data_l2_2_load_161 = load i9 %data_l2_2_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6363 'load' 'data_l2_2_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6364 [1/1] (0.00ns)   --->   "%data_l2_3_addr_162 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6364 'getelementptr' 'data_l2_3_addr_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6365 [2/2] (1.15ns)   --->   "%data_l2_3_load_161 = load i9 %data_l2_3_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6365 'load' 'data_l2_3_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_130 : Operation 6366 [1/1] (0.00ns)   --->   "%p_cast698 = sext i8 %tmp_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6366 'sext' 'p_cast698' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6367 [1/1] (0.00ns)   --->   "%p_cast693 = sext i8 %tmp_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6367 'sext' 'p_cast693' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6368 [1/1] (0.00ns)   --->   "%p_cast687 = sext i8 %tmp_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6368 'sext' 'p_cast687' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6369 [1/1] (0.00ns)   --->   "%sext_ln186_102 = sext i8 %tmp_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6369 'sext' 'sext_ln186_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6370 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_332)   --->   "%mul_ln186_84 = mul i16 %p_cast680, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6370 'mul' 'mul_ln186_84' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6371 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_341)   --->   "%mul_ln186_86 = mul i16 %p_cast687, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6371 'mul' 'mul_ln186_86' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6372 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_350)   --->   "%mul_ln186_88 = mul i16 %p_cast693, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6372 'mul' 'mul_ln186_88' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6373 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_359)   --->   "%mul_ln186_18 = mul i16 %p_cast698, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6373 'mul' 'mul_ln186_18' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6374 [1/1] (1.55ns)   --->   "%mul_ln192_18 = mul i16 %p_cast695, i16 %sext_ln204_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6374 'mul' 'mul_ln192_18' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6375 [1/1] (1.55ns)   --->   "%mul_ln192_94 = mul i16 %p_cast690, i16 %sext_ln204_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6375 'mul' 'mul_ln192_94' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 6376 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_380)   --->   "%mul_ln186_96 = mul i16 %p_cast680, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6376 'mul' 'mul_ln186_96' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6377 [1/2] (1.15ns)   --->   "%data_l1_2_load_9 = load i10 %data_l1_2_addr_21, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6377 'load' 'data_l1_2_load_9' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_130 : Operation 6378 [1/2] (1.15ns)   --->   "%data_l1_2_load_10 = load i10 %data_l1_2_addr_22, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6378 'load' 'data_l1_2_load_10' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_130 : Operation 6379 [2/2] (1.15ns)   --->   "%data_l1_2_load_11 = load i10 %data_l1_2_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6379 'load' 'data_l1_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_130 : Operation 6380 [2/2] (1.15ns)   --->   "%data_l1_2_load_12 = load i10 %data_l1_2_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6380 'load' 'data_l1_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_130 : Operation 6381 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_730)   --->   "%mul_ln204_46 = mul i16 %p_cast682, i16 %sext_ln192_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6381 'mul' 'mul_ln204_46' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6382 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_730)   --->   "%sext_ln192_216 = sext i16 %mul_ln204_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6382 'sext' 'sext_ln192_216' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6383 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_733)   --->   "%mul_ln204_184 = mul i16 %p_cast675, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6383 'mul' 'mul_ln204_184' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6384 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_733)   --->   "%sext_ln192_217 = sext i16 %mul_ln204_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6384 'sext' 'sext_ln192_217' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6385 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_736)   --->   "%mul_ln204_185 = mul i16 %p_cast672, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6385 'mul' 'mul_ln204_185' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6386 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_736)   --->   "%sext_ln192_218 = sext i16 %mul_ln204_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6386 'sext' 'sext_ln192_218' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6387 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_739)   --->   "%mul_ln204_186 = mul i16 %sext_ln151, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6387 'mul' 'mul_ln204_186' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6388 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_739)   --->   "%sext_ln151_47 = sext i16 %mul_ln204_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6388 'sext' 'sext_ln151_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6389 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_712 = add i32 %output_l1_1_load_43, i32 %sext_ln192_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6389 'add' 'add_ln186_712' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6390 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_715 = add i32 %output_l1_0_load_44, i32 %sext_ln151_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6390 'add' 'add_ln186_715' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6391 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_742)   --->   "%mul_ln204_47 = mul i16 %p_cast682, i16 %sext_ln192_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6391 'mul' 'mul_ln204_47' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6392 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_742)   --->   "%sext_ln192_221 = sext i16 %mul_ln204_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6392 'sext' 'sext_ln192_221' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6393 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_745)   --->   "%mul_ln204_187 = mul i16 %p_cast675, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6393 'mul' 'mul_ln204_187' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6394 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_745)   --->   "%sext_ln192_222 = sext i16 %mul_ln204_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6394 'sext' 'sext_ln192_222' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6395 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_748)   --->   "%mul_ln204_188 = mul i16 %p_cast672, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6395 'mul' 'mul_ln204_188' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6396 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_751)   --->   "%mul_ln204_189 = mul i16 %sext_ln151, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6396 'mul' 'mul_ln204_189' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6397 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_718 = add i32 %output_l1_3_load_42, i32 %sext_ln192_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6397 'add' 'add_ln186_718' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6398 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_721 = add i32 %output_l1_2_load_43, i32 %sext_ln192_212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6398 'add' 'add_ln186_721' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6399 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_724 = add i32 %output_l1_1_load_44, i32 %sext_ln192_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6399 'add' 'add_ln186_724' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6400 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_727 = add i32 %output_l1_0_load_45, i32 %sext_ln151_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6400 'add' 'add_ln186_727' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6401 [1/1] (0.00ns)   --->   "%sext_ln192_225 = sext i8 %data_l1_0_load_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6401 'sext' 'sext_ln192_225' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_130 : Operation 6402 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_754)   --->   "%mul_ln204_48 = mul i16 %p_cast682, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6402 'mul' 'mul_ln204_48' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6403 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_757)   --->   "%mul_ln204_190 = mul i16 %p_cast675, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6403 'mul' 'mul_ln204_190' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6404 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_760)   --->   "%mul_ln204_191 = mul i16 %p_cast672, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6404 'mul' 'mul_ln204_191' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6405 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_763)   --->   "%mul_ln204_192 = mul i16 %sext_ln151, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6405 'mul' 'mul_ln204_192' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6406 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_730 = add i32 %output_l1_3_load_43, i32 %sext_ln192_216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6406 'add' 'add_ln186_730' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6407 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_733 = add i32 %output_l1_2_load_44, i32 %sext_ln192_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6407 'add' 'add_ln186_733' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6408 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_736 = add i32 %output_l1_1_load_45, i32 %sext_ln192_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6408 'add' 'add_ln186_736' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6409 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_739 = add i32 %output_l1_0_load_46, i32 %sext_ln151_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6409 'add' 'add_ln186_739' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6410 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_766)   --->   "%mul_ln204_49 = mul i16 %p_cast682, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6410 'mul' 'mul_ln204_49' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6411 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_742 = add i32 %output_l1_3_load_44, i32 %sext_ln192_221" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6411 'add' 'add_ln186_742' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_130 : Operation 6412 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_745 = add i32 %output_l1_2_load_45, i32 %sext_ln192_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6412 'add' 'add_ln186_745' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 131 <SV = 102> <Delay = 2.70>
ST_131 : Operation 6413 [1/1] (0.00ns)   --->   "%select_ln108_5_cast = zext i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 6413 'zext' 'select_ln108_5_cast' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6414 [1/1] (0.70ns)   --->   "%add_ln141_49 = add i7 %select_ln108_5_cast, i7 %empty_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6414 'add' 'add_ln141_49' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6415 [1/1] (0.00ns)   --->   "%lshr_ln140_48 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_49, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6415 'partselect' 'lshr_ln140_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6416 [1/1] (0.00ns)   --->   "%zext_ln140_63 = zext i5 %lshr_ln140_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6416 'zext' 'zext_ln140_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6417 [1/1] (0.00ns)   --->   "%data_l2_0_addr_50 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6417 'getelementptr' 'data_l2_0_addr_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6418 [2/2] (1.15ns)   --->   "%data_l2_0_load_49 = load i9 %data_l2_0_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6418 'load' 'data_l2_0_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6419 [1/1] (0.00ns)   --->   "%data_l2_1_addr_50 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6419 'getelementptr' 'data_l2_1_addr_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6420 [2/2] (1.15ns)   --->   "%data_l2_1_load_49 = load i9 %data_l2_1_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6420 'load' 'data_l2_1_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6421 [1/1] (0.00ns)   --->   "%data_l2_2_addr_50 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6421 'getelementptr' 'data_l2_2_addr_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6422 [2/2] (1.15ns)   --->   "%data_l2_2_load_49 = load i9 %data_l2_2_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6422 'load' 'data_l2_2_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6423 [1/1] (0.00ns)   --->   "%data_l2_3_addr_50 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6423 'getelementptr' 'data_l2_3_addr_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6424 [2/2] (1.15ns)   --->   "%data_l2_3_load_49 = load i9 %data_l2_3_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6424 'load' 'data_l2_3_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6425 [1/2] (1.15ns)   --->   "%data_l2_2_load_160 = load i9 %data_l2_2_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6425 'load' 'data_l2_2_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6426 [1/2] (1.15ns)   --->   "%data_l2_3_load_160 = load i9 %data_l2_3_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6426 'load' 'data_l2_3_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6427 [1/2] (1.15ns)   --->   "%data_l2_0_load_160 = load i9 %data_l2_0_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6427 'load' 'data_l2_0_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6428 [1/2] (1.15ns)   --->   "%data_l2_1_load_160 = load i9 %data_l2_1_addr_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6428 'load' 'data_l2_1_load_160' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6429 [1/1] (0.39ns)   --->   "%tmp_187 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_160, i8 %data_l2_3_load_160, i8 %data_l2_0_load_160, i8 %data_l2_1_load_160, i64 %zext_ln140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6429 'mux' 'tmp_187' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6430 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_187, i10 %data_l1_3_addr_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6430 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_131 : Operation 6431 [1/2] (1.15ns)   --->   "%data_l2_0_load_161 = load i9 %data_l2_0_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6431 'load' 'data_l2_0_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6432 [1/2] (1.15ns)   --->   "%data_l2_1_load_161 = load i9 %data_l2_1_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6432 'load' 'data_l2_1_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6433 [1/2] (1.15ns)   --->   "%data_l2_2_load_161 = load i9 %data_l2_2_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6433 'load' 'data_l2_2_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6434 [1/2] (1.15ns)   --->   "%data_l2_3_load_161 = load i9 %data_l2_3_addr_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6434 'load' 'data_l2_3_load_161' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6435 [1/1] (0.39ns)   --->   "%tmp_188 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_161, i8 %data_l2_1_load_161, i8 %data_l2_2_load_161, i8 %data_l2_3_load_161, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6435 'mux' 'tmp_188' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6436 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_188, i10 %data_l1_3_addr_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6436 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_131 : Operation 6437 [1/1] (0.00ns)   --->   "%zext_ln140_176 = zext i7 %lshr_ln140_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6437 'zext' 'zext_ln140_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6438 [1/1] (0.00ns)   --->   "%data_l2_1_addr_163 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6438 'getelementptr' 'data_l2_1_addr_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6439 [2/2] (1.15ns)   --->   "%data_l2_1_load_162 = load i9 %data_l2_1_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6439 'load' 'data_l2_1_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6440 [1/1] (0.00ns)   --->   "%data_l2_2_addr_163 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6440 'getelementptr' 'data_l2_2_addr_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6441 [2/2] (1.15ns)   --->   "%data_l2_2_load_162 = load i9 %data_l2_2_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6441 'load' 'data_l2_2_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6442 [1/1] (0.00ns)   --->   "%data_l2_3_addr_163 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6442 'getelementptr' 'data_l2_3_addr_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6443 [2/2] (1.15ns)   --->   "%data_l2_3_load_162 = load i9 %data_l2_3_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6443 'load' 'data_l2_3_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6444 [1/1] (0.00ns)   --->   "%data_l2_0_addr_163 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6444 'getelementptr' 'data_l2_0_addr_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6445 [2/2] (1.15ns)   --->   "%data_l2_0_load_162 = load i9 %data_l2_0_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6445 'load' 'data_l2_0_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_131 : Operation 6446 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_332)   --->   "%mul_ln186_84 = mul i16 %p_cast680, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6446 'mul' 'mul_ln186_84' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6447 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_341)   --->   "%mul_ln186_86 = mul i16 %p_cast687, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6447 'mul' 'mul_ln186_86' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6448 [1/1] (0.00ns)   --->   "%sext_ln186_111 = sext i8 %tmp_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6448 'sext' 'sext_ln186_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6449 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_344)   --->   "%mul_ln186_87 = mul i16 %p_cast680, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6449 'mul' 'mul_ln186_87' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6450 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_350)   --->   "%mul_ln186_88 = mul i16 %p_cast693, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6450 'mul' 'mul_ln186_88' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6451 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_353)   --->   "%mul_ln186_89 = mul i16 %p_cast687, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6451 'mul' 'mul_ln186_89' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6452 [1/1] (0.00ns)   --->   "%sext_ln186_120 = sext i8 %tmp_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6452 'sext' 'sext_ln186_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6453 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_356)   --->   "%mul_ln186_90 = mul i16 %p_cast680, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6453 'mul' 'mul_ln186_90' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6454 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_359)   --->   "%mul_ln186_18 = mul i16 %p_cast698, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6454 'mul' 'mul_ln186_18' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6455 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_362)   --->   "%mul_ln186_91 = mul i16 %p_cast693, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6455 'mul' 'mul_ln186_91' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6456 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_365)   --->   "%mul_ln186_92 = mul i16 %p_cast687, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6456 'mul' 'mul_ln186_92' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6457 [1/1] (0.00ns)   --->   "%sext_ln204_83 = sext i8 %data_l1_2_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6457 'sext' 'sext_ln204_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6458 [1/1] (1.55ns)   --->   "%mul_ln192_95 = mul i16 %p_cast684, i16 %sext_ln204_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6458 'mul' 'mul_ln192_95' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6459 [1/1] (1.55ns)   --->   "%mul_ln192_96 = mul i16 %p_cast677, i16 %sext_ln204_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6459 'mul' 'mul_ln192_96' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 6460 [1/1] (0.00ns)   --->   "%sext_ln198_65 = sext i16 %mul_ln192_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6460 'sext' 'sext_ln198_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6461 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_371)   --->   "%mul_ln186_19 = mul i16 %p_cast698, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6461 'mul' 'mul_ln186_19' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6462 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_380)   --->   "%mul_ln186_96 = mul i16 %p_cast680, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6462 'mul' 'mul_ln186_96' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6463 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_380)   --->   "%sext_ln186_139 = sext i16 %mul_ln186_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6463 'sext' 'sext_ln186_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6464 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_380 = add i17 %sext_ln198_65, i17 %sext_ln186_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6464 'add' 'add_ln186_380' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6465 [1/2] (1.15ns)   --->   "%data_l1_2_load_11 = load i10 %data_l1_2_addr_23, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6465 'load' 'data_l1_2_load_11' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_131 : Operation 6466 [1/2] (1.15ns)   --->   "%data_l1_2_load_12 = load i10 %data_l1_2_addr_24, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6466 'load' 'data_l1_2_load_12' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_131 : Operation 6467 [2/2] (1.15ns)   --->   "%data_l1_2_load_13 = load i10 %data_l1_2_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6467 'load' 'data_l1_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_131 : Operation 6468 [2/2] (1.15ns)   --->   "%data_l1_2_load_14 = load i10 %data_l1_2_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6468 'load' 'data_l1_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_131 : Operation 6469 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_748)   --->   "%mul_ln204_188 = mul i16 %p_cast672, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6469 'mul' 'mul_ln204_188' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6470 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_748)   --->   "%sext_ln192_223 = sext i16 %mul_ln204_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6470 'sext' 'sext_ln192_223' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6471 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_751)   --->   "%mul_ln204_189 = mul i16 %sext_ln151, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6471 'mul' 'mul_ln204_189' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6472 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_751)   --->   "%sext_ln151_48 = sext i16 %mul_ln204_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6472 'sext' 'sext_ln151_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6473 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_754)   --->   "%mul_ln204_48 = mul i16 %p_cast682, i16 %sext_ln192_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6473 'mul' 'mul_ln204_48' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6474 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_754)   --->   "%sext_ln192_226 = sext i16 %mul_ln204_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6474 'sext' 'sext_ln192_226' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6475 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_757)   --->   "%mul_ln204_190 = mul i16 %p_cast675, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6475 'mul' 'mul_ln204_190' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6476 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_757)   --->   "%sext_ln192_227 = sext i16 %mul_ln204_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6476 'sext' 'sext_ln192_227' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6477 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_760)   --->   "%mul_ln204_191 = mul i16 %p_cast672, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6477 'mul' 'mul_ln204_191' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6478 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_760)   --->   "%sext_ln192_228 = sext i16 %mul_ln204_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6478 'sext' 'sext_ln192_228' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_131 : Operation 6479 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_763)   --->   "%mul_ln204_192 = mul i16 %sext_ln151, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6479 'mul' 'mul_ln204_192' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6480 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_730 = add i32 %output_l1_3_load_43, i32 %sext_ln192_216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6480 'add' 'add_ln186_730' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6481 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_733 = add i32 %output_l1_2_load_44, i32 %sext_ln192_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6481 'add' 'add_ln186_733' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6482 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_736 = add i32 %output_l1_1_load_45, i32 %sext_ln192_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6482 'add' 'add_ln186_736' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6483 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_739 = add i32 %output_l1_0_load_46, i32 %sext_ln151_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6483 'add' 'add_ln186_739' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6484 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_766)   --->   "%mul_ln204_49 = mul i16 %p_cast682, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6484 'mul' 'mul_ln204_49' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6485 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_742 = add i32 %output_l1_3_load_44, i32 %sext_ln192_221" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6485 'add' 'add_ln186_742' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6486 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_745 = add i32 %output_l1_2_load_45, i32 %sext_ln192_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6486 'add' 'add_ln186_745' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6487 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_748 = add i32 %output_l1_1_load_46, i32 %sext_ln192_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6487 'add' 'add_ln186_748' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6488 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_751 = add i32 %output_l1_0_load_47, i32 %sext_ln151_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6488 'add' 'add_ln186_751' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6489 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_754 = add i32 %output_l1_3_load_45, i32 %sext_ln192_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6489 'add' 'add_ln186_754' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6490 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_757 = add i32 %output_l1_2_load_46, i32 %sext_ln192_227" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6490 'add' 'add_ln186_757' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_131 : Operation 6491 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_760 = add i32 %output_l1_1_load_47, i32 %sext_ln192_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6491 'add' 'add_ln186_760' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 132 <SV = 103> <Delay = 2.70>
ST_132 : Operation 6492 [1/2] (1.15ns)   --->   "%data_l2_0_load_49 = load i9 %data_l2_0_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6492 'load' 'data_l2_0_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6493 [1/2] (1.15ns)   --->   "%data_l2_1_load_49 = load i9 %data_l2_1_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6493 'load' 'data_l2_1_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6494 [1/2] (1.15ns)   --->   "%data_l2_2_load_49 = load i9 %data_l2_2_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6494 'load' 'data_l2_2_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6495 [1/2] (1.15ns)   --->   "%data_l2_3_load_49 = load i9 %data_l2_3_addr_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6495 'load' 'data_l2_3_load_49' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6496 [1/1] (0.39ns)   --->   "%tmp_76 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_49, i8 %data_l2_1_load_49, i8 %data_l2_2_load_49, i8 %data_l2_3_load_49, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6496 'mux' 'tmp_76' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6497 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_76, i10 %data_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6497 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_132 : Operation 6498 [1/1] (0.70ns)   --->   "%add_ln141_50 = add i7, i7 %add_ln141_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6498 'add' 'add_ln141_50' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6499 [1/1] (0.00ns)   --->   "%lshr_ln140_49 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_50, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6499 'partselect' 'lshr_ln140_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6500 [1/1] (0.00ns)   --->   "%zext_ln140_64 = zext i5 %lshr_ln140_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6500 'zext' 'zext_ln140_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6501 [1/1] (0.00ns)   --->   "%data_l2_1_addr_51 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6501 'getelementptr' 'data_l2_1_addr_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6502 [2/2] (1.15ns)   --->   "%data_l2_1_load_50 = load i9 %data_l2_1_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6502 'load' 'data_l2_1_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6503 [1/1] (0.00ns)   --->   "%data_l2_2_addr_51 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6503 'getelementptr' 'data_l2_2_addr_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6504 [2/2] (1.15ns)   --->   "%data_l2_2_load_50 = load i9 %data_l2_2_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6504 'load' 'data_l2_2_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6505 [1/1] (0.00ns)   --->   "%data_l2_3_addr_51 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6505 'getelementptr' 'data_l2_3_addr_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6506 [2/2] (1.15ns)   --->   "%data_l2_3_load_50 = load i9 %data_l2_3_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6506 'load' 'data_l2_3_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6507 [1/1] (0.00ns)   --->   "%data_l2_0_addr_51 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6507 'getelementptr' 'data_l2_0_addr_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6508 [2/2] (1.15ns)   --->   "%data_l2_0_load_50 = load i9 %data_l2_0_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6508 'load' 'data_l2_0_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6509 [1/1] (0.70ns)   --->   "%add_ln141_51 = add i7, i7 %add_ln141_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6509 'add' 'add_ln141_51' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6510 [1/1] (0.00ns)   --->   "%lshr_ln140_50 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_51, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6510 'partselect' 'lshr_ln140_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6511 [1/1] (0.00ns)   --->   "%zext_ln140_65 = zext i5 %lshr_ln140_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6511 'zext' 'zext_ln140_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6512 [1/1] (0.00ns)   --->   "%data_l2_2_addr_52 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6512 'getelementptr' 'data_l2_2_addr_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6513 [2/2] (1.15ns)   --->   "%data_l2_2_load_51 = load i9 %data_l2_2_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6513 'load' 'data_l2_2_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6514 [1/1] (0.00ns)   --->   "%data_l2_3_addr_52 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6514 'getelementptr' 'data_l2_3_addr_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6515 [2/2] (1.15ns)   --->   "%data_l2_3_load_51 = load i9 %data_l2_3_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6515 'load' 'data_l2_3_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6516 [1/1] (0.00ns)   --->   "%data_l2_0_addr_52 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6516 'getelementptr' 'data_l2_0_addr_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6517 [2/2] (1.15ns)   --->   "%data_l2_0_load_51 = load i9 %data_l2_0_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6517 'load' 'data_l2_0_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6518 [1/1] (0.00ns)   --->   "%data_l2_1_addr_52 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6518 'getelementptr' 'data_l2_1_addr_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6519 [2/2] (1.15ns)   --->   "%data_l2_1_load_51 = load i9 %data_l2_1_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6519 'load' 'data_l2_1_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6520 [1/2] (1.15ns)   --->   "%data_l2_1_load_162 = load i9 %data_l2_1_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6520 'load' 'data_l2_1_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6521 [1/2] (1.15ns)   --->   "%data_l2_2_load_162 = load i9 %data_l2_2_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6521 'load' 'data_l2_2_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6522 [1/2] (1.15ns)   --->   "%data_l2_3_load_162 = load i9 %data_l2_3_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6522 'load' 'data_l2_3_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6523 [1/2] (1.15ns)   --->   "%data_l2_0_load_162 = load i9 %data_l2_0_addr_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6523 'load' 'data_l2_0_load_162' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_132 : Operation 6524 [1/1] (0.39ns)   --->   "%tmp_189 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_162, i8 %data_l2_2_load_162, i8 %data_l2_3_load_162, i8 %data_l2_0_load_162, i64 %zext_ln140_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6524 'mux' 'tmp_189' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6525 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_189, i10 %data_l1_3_addr_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6525 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_132 : Operation 6526 [1/1] (0.00ns)   --->   "%sext_ln198_49 = sext i16 %mul_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6526 'sext' 'sext_ln198_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6527 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_332)   --->   "%mul_ln186_84 = mul i16 %p_cast680, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6527 'mul' 'mul_ln186_84' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6528 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_332)   --->   "%sext_ln186_103 = sext i16 %mul_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6528 'sext' 'sext_ln186_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6529 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_332 = add i17 %sext_ln198_49, i17 %sext_ln186_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6529 'add' 'add_ln186_332' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6530 [1/1] (0.00ns)   --->   "%sext_ln198_52 = sext i16 %mul_ln192_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6530 'sext' 'sext_ln198_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6531 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_341)   --->   "%mul_ln186_86 = mul i16 %p_cast687, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6531 'mul' 'mul_ln186_86' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6532 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_341)   --->   "%sext_ln186_109 = sext i16 %mul_ln186_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6532 'sext' 'sext_ln186_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6533 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_341 = add i17 %sext_ln198_52, i17 %sext_ln186_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6533 'add' 'add_ln186_341' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6534 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_344)   --->   "%mul_ln186_87 = mul i16 %p_cast680, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6534 'mul' 'mul_ln186_87' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6535 [1/1] (0.00ns)   --->   "%sext_ln198_55 = sext i16 %mul_ln192_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6535 'sext' 'sext_ln198_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6536 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_350)   --->   "%mul_ln186_88 = mul i16 %p_cast693, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6536 'mul' 'mul_ln186_88' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6537 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_350)   --->   "%sext_ln186_116 = sext i16 %mul_ln186_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6537 'sext' 'sext_ln186_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6538 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_350 = add i17 %sext_ln198_55, i17 %sext_ln186_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6538 'add' 'add_ln186_350' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6539 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_353)   --->   "%mul_ln186_89 = mul i16 %p_cast687, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6539 'mul' 'mul_ln186_89' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6540 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_356)   --->   "%mul_ln186_90 = mul i16 %p_cast680, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6540 'mul' 'mul_ln186_90' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6541 [1/1] (0.00ns)   --->   "%sext_ln198_58 = sext i16 %mul_ln192_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6541 'sext' 'sext_ln198_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6542 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_359)   --->   "%mul_ln186_18 = mul i16 %p_cast698, i16 %sext_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6542 'mul' 'mul_ln186_18' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6543 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_359)   --->   "%sext_ln186_123 = sext i16 %mul_ln186_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6543 'sext' 'sext_ln186_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6544 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_359 = add i17 %sext_ln198_58, i17 %sext_ln186_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6544 'add' 'add_ln186_359' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6545 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_362)   --->   "%mul_ln186_91 = mul i16 %p_cast693, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6545 'mul' 'mul_ln186_91' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6546 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_365)   --->   "%mul_ln186_92 = mul i16 %p_cast687, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6546 'mul' 'mul_ln186_92' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6547 [1/1] (0.00ns)   --->   "%sext_ln186_129 = sext i8 %tmp_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6547 'sext' 'sext_ln186_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6548 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_368)   --->   "%mul_ln186_93 = mul i16 %p_cast680, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6548 'mul' 'mul_ln186_93' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6549 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_371)   --->   "%mul_ln186_19 = mul i16 %p_cast698, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6549 'mul' 'mul_ln186_19' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6550 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_374)   --->   "%mul_ln186_94 = mul i16 %p_cast693, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6550 'mul' 'mul_ln186_94' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6551 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_377)   --->   "%mul_ln186_95 = mul i16 %p_cast687, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6551 'mul' 'mul_ln186_95' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6552 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_380 = add i17 %sext_ln198_65, i17 %sext_ln186_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6552 'add' 'add_ln186_380' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6553 [1/1] (1.55ns)   --->   "%mul_ln192_19 = mul i16 %p_cast695, i16 %sext_ln204_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6553 'mul' 'mul_ln192_19' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6554 [1/1] (1.55ns)   --->   "%mul_ln192_97 = mul i16 %p_cast690, i16 %sext_ln204_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6554 'mul' 'mul_ln192_97' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 6555 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_383)   --->   "%mul_ln186_20 = mul i16 %p_cast698, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6555 'mul' 'mul_ln186_20' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6556 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_386)   --->   "%mul_ln186_97 = mul i16 %p_cast693, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6556 'mul' 'mul_ln186_97' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6557 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_395)   --->   "%mul_ln186_21 = mul i16 %p_cast698, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6557 'mul' 'mul_ln186_21' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6558 [1/2] (1.15ns)   --->   "%data_l1_2_load_13 = load i10 %data_l1_2_addr_25, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6558 'load' 'data_l1_2_load_13' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_132 : Operation 6559 [1/2] (1.15ns)   --->   "%data_l1_2_load_14 = load i10 %data_l1_2_addr_26, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6559 'load' 'data_l1_2_load_14' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_132 : Operation 6560 [2/2] (1.15ns)   --->   "%data_l1_2_load_15 = load i10 %data_l1_2_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6560 'load' 'data_l1_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_132 : Operation 6561 [2/2] (1.15ns)   --->   "%data_l1_2_load_16 = load i10 %data_l1_2_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6561 'load' 'data_l1_2_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_132 : Operation 6562 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_763)   --->   "%mul_ln204_192 = mul i16 %sext_ln151, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6562 'mul' 'mul_ln204_192' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6563 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_763)   --->   "%sext_ln151_49 = sext i16 %mul_ln204_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 6563 'sext' 'sext_ln151_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6564 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_766)   --->   "%mul_ln204_49 = mul i16 %p_cast682, i16 %sext_ln192_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6564 'mul' 'mul_ln204_49' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6565 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_766)   --->   "%sext_ln192_231 = sext i16 %mul_ln204_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6565 'sext' 'sext_ln192_231' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_132 : Operation 6566 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_748 = add i32 %output_l1_1_load_46, i32 %sext_ln192_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6566 'add' 'add_ln186_748' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6567 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_751 = add i32 %output_l1_0_load_47, i32 %sext_ln151_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6567 'add' 'add_ln186_751' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6568 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_754 = add i32 %output_l1_3_load_45, i32 %sext_ln192_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6568 'add' 'add_ln186_754' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6569 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_757 = add i32 %output_l1_2_load_46, i32 %sext_ln192_227" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6569 'add' 'add_ln186_757' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6570 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_760 = add i32 %output_l1_1_load_47, i32 %sext_ln192_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6570 'add' 'add_ln186_760' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6571 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_763 = add i32 %output_l1_0_load_48, i32 %sext_ln151_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6571 'add' 'add_ln186_763' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_132 : Operation 6572 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_766 = add i32 %output_l1_3_load_46, i32 %sext_ln192_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6572 'add' 'add_ln186_766' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 133 <SV = 104> <Delay = 2.70>
ST_133 : Operation 6573 [1/2] (1.15ns)   --->   "%data_l2_1_load_50 = load i9 %data_l2_1_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6573 'load' 'data_l2_1_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6574 [1/2] (1.15ns)   --->   "%data_l2_2_load_50 = load i9 %data_l2_2_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6574 'load' 'data_l2_2_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6575 [1/2] (1.15ns)   --->   "%data_l2_3_load_50 = load i9 %data_l2_3_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6575 'load' 'data_l2_3_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6576 [1/2] (1.15ns)   --->   "%data_l2_0_load_50 = load i9 %data_l2_0_addr_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6576 'load' 'data_l2_0_load_50' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6577 [1/1] (0.39ns)   --->   "%tmp_77 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_50, i8 %data_l2_2_load_50, i8 %data_l2_3_load_50, i8 %data_l2_0_load_50, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6577 'mux' 'tmp_77' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6578 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_77, i10 %data_l1_1_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6578 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_133 : Operation 6579 [1/2] (1.15ns)   --->   "%data_l2_2_load_51 = load i9 %data_l2_2_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6579 'load' 'data_l2_2_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6580 [1/2] (1.15ns)   --->   "%data_l2_3_load_51 = load i9 %data_l2_3_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6580 'load' 'data_l2_3_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6581 [1/2] (1.15ns)   --->   "%data_l2_0_load_51 = load i9 %data_l2_0_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6581 'load' 'data_l2_0_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6582 [1/2] (1.15ns)   --->   "%data_l2_1_load_51 = load i9 %data_l2_1_addr_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6582 'load' 'data_l2_1_load_51' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6583 [1/1] (0.39ns)   --->   "%tmp_78 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_51, i8 %data_l2_3_load_51, i8 %data_l2_0_load_51, i8 %data_l2_1_load_51, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6583 'mux' 'tmp_78' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6584 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_78, i10 %data_l1_1_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6584 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_133 : Operation 6585 [1/1] (0.70ns)   --->   "%add_ln141_52 = add i7, i7 %add_ln141_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6585 'add' 'add_ln141_52' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6586 [1/1] (0.00ns)   --->   "%lshr_ln140_51 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_52, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6586 'partselect' 'lshr_ln140_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6587 [1/1] (0.00ns)   --->   "%zext_ln140_66 = zext i5 %lshr_ln140_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6587 'zext' 'zext_ln140_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6588 [1/1] (0.00ns)   --->   "%data_l2_3_addr_53 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6588 'getelementptr' 'data_l2_3_addr_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6589 [2/2] (1.15ns)   --->   "%data_l2_3_load_52 = load i9 %data_l2_3_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6589 'load' 'data_l2_3_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6590 [1/1] (0.00ns)   --->   "%data_l2_0_addr_53 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6590 'getelementptr' 'data_l2_0_addr_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6591 [2/2] (1.15ns)   --->   "%data_l2_0_load_52 = load i9 %data_l2_0_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6591 'load' 'data_l2_0_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6592 [1/1] (0.00ns)   --->   "%data_l2_1_addr_53 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6592 'getelementptr' 'data_l2_1_addr_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6593 [2/2] (1.15ns)   --->   "%data_l2_1_load_52 = load i9 %data_l2_1_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6593 'load' 'data_l2_1_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6594 [1/1] (0.00ns)   --->   "%data_l2_2_addr_53 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6594 'getelementptr' 'data_l2_2_addr_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6595 [2/2] (1.15ns)   --->   "%data_l2_2_load_52 = load i9 %data_l2_2_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6595 'load' 'data_l2_2_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6596 [1/1] (0.70ns)   --->   "%add_ln141_53 = add i7, i7 %add_ln141_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6596 'add' 'add_ln141_53' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6597 [1/1] (0.00ns)   --->   "%lshr_ln140_52 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_53, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6597 'partselect' 'lshr_ln140_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6598 [1/1] (0.00ns)   --->   "%zext_ln140_67 = zext i5 %lshr_ln140_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6598 'zext' 'zext_ln140_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6599 [1/1] (0.00ns)   --->   "%data_l2_0_addr_54 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6599 'getelementptr' 'data_l2_0_addr_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6600 [2/2] (1.15ns)   --->   "%data_l2_0_load_53 = load i9 %data_l2_0_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6600 'load' 'data_l2_0_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6601 [1/1] (0.00ns)   --->   "%data_l2_1_addr_54 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6601 'getelementptr' 'data_l2_1_addr_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6602 [2/2] (1.15ns)   --->   "%data_l2_1_load_53 = load i9 %data_l2_1_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6602 'load' 'data_l2_1_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6603 [1/1] (0.00ns)   --->   "%data_l2_2_addr_54 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6603 'getelementptr' 'data_l2_2_addr_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6604 [2/2] (1.15ns)   --->   "%data_l2_2_load_53 = load i9 %data_l2_2_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6604 'load' 'data_l2_2_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6605 [1/1] (0.00ns)   --->   "%data_l2_3_addr_54 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6605 'getelementptr' 'data_l2_3_addr_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6606 [2/2] (1.15ns)   --->   "%data_l2_3_load_53 = load i9 %data_l2_3_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6606 'load' 'data_l2_3_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_133 : Operation 6607 [1/1] (0.00ns)   --->   "%p_cast673 = sext i8 %tmp_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6607 'sext' 'p_cast673' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6608 [1/1] (0.00ns)   --->   "%sext_ln192_49 = sext i8 %data_l1_1_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6608 'sext' 'sext_ln192_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6609 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_333)   --->   "%mul_ln198_84 = mul i16 %p_cast673, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6609 'mul' 'mul_ln198_84' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6610 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_332 = add i17 %sext_ln198_49, i17 %sext_ln186_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6610 'add' 'add_ln186_332' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6611 [1/1] (0.00ns)   --->   "%sext_ln198_53 = sext i16 %mul_ln192_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6611 'sext' 'sext_ln198_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6612 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_341 = add i17 %sext_ln198_52, i17 %sext_ln186_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6612 'add' 'add_ln186_341' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6613 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_344)   --->   "%mul_ln186_87 = mul i16 %p_cast680, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6613 'mul' 'mul_ln186_87' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6614 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_344)   --->   "%sext_ln186_112 = sext i16 %mul_ln186_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6614 'sext' 'sext_ln186_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6615 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_344 = add i17 %sext_ln198_53, i17 %sext_ln186_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6615 'add' 'add_ln186_344' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6616 [1/1] (0.00ns)   --->   "%sext_ln198_56 = sext i16 %mul_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6616 'sext' 'sext_ln198_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6617 [1/1] (0.00ns)   --->   "%sext_ln198_57 = sext i16 %mul_ln192_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6617 'sext' 'sext_ln198_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6618 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_350 = add i17 %sext_ln198_55, i17 %sext_ln186_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6618 'add' 'add_ln186_350' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6619 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_353)   --->   "%mul_ln186_89 = mul i16 %p_cast687, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6619 'mul' 'mul_ln186_89' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6620 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_353)   --->   "%sext_ln186_118 = sext i16 %mul_ln186_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6620 'sext' 'sext_ln186_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6621 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_353 = add i17 %sext_ln198_56, i17 %sext_ln186_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6621 'add' 'add_ln186_353' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6622 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_356)   --->   "%mul_ln186_90 = mul i16 %p_cast680, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6622 'mul' 'mul_ln186_90' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6623 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_356)   --->   "%sext_ln186_121 = sext i16 %mul_ln186_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6623 'sext' 'sext_ln186_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6624 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_356 = add i17 %sext_ln198_57, i17 %sext_ln186_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6624 'add' 'add_ln186_356' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6625 [1/1] (0.00ns)   --->   "%sext_ln198_59 = sext i16 %mul_ln192_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6625 'sext' 'sext_ln198_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6626 [1/1] (0.00ns)   --->   "%sext_ln198_60 = sext i16 %mul_ln192_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6626 'sext' 'sext_ln198_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6627 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_359 = add i17 %sext_ln198_58, i17 %sext_ln186_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6627 'add' 'add_ln186_359' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6628 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_362)   --->   "%mul_ln186_91 = mul i16 %p_cast693, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6628 'mul' 'mul_ln186_91' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6629 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_362)   --->   "%sext_ln186_125 = sext i16 %mul_ln186_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6629 'sext' 'sext_ln186_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6630 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_362 = add i17 %sext_ln198_59, i17 %sext_ln186_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6630 'add' 'add_ln186_362' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6631 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_365)   --->   "%mul_ln186_92 = mul i16 %p_cast687, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6631 'mul' 'mul_ln186_92' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6632 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_365)   --->   "%sext_ln186_127 = sext i16 %mul_ln186_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6632 'sext' 'sext_ln186_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6633 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_365 = add i17 %sext_ln198_60, i17 %sext_ln186_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6633 'add' 'add_ln186_365' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6634 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_368)   --->   "%mul_ln186_93 = mul i16 %p_cast680, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6634 'mul' 'mul_ln186_93' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6635 [1/1] (0.00ns)   --->   "%sext_ln198_62 = sext i16 %mul_ln192_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6635 'sext' 'sext_ln198_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6636 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_371)   --->   "%mul_ln186_19 = mul i16 %p_cast698, i16 %sext_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6636 'mul' 'mul_ln186_19' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6637 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_371)   --->   "%sext_ln186_132 = sext i16 %mul_ln186_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6637 'sext' 'sext_ln186_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6638 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_371 = add i17 %sext_ln198_62, i17 %sext_ln186_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6638 'add' 'add_ln186_371' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6639 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_374)   --->   "%mul_ln186_94 = mul i16 %p_cast693, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6639 'mul' 'mul_ln186_94' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6640 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_377)   --->   "%mul_ln186_95 = mul i16 %p_cast687, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6640 'mul' 'mul_ln186_95' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6641 [1/1] (0.00ns)   --->   "%sext_ln204_88 = sext i8 %data_l1_2_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6641 'sext' 'sext_ln204_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6642 [1/1] (1.55ns)   --->   "%mul_ln192_98 = mul i16 %p_cast684, i16 %sext_ln204_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6642 'mul' 'mul_ln192_98' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6643 [1/1] (1.55ns)   --->   "%mul_ln192_99 = mul i16 %p_cast677, i16 %sext_ln204_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6643 'mul' 'mul_ln192_99' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 6644 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_383)   --->   "%mul_ln186_20 = mul i16 %p_cast698, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6644 'mul' 'mul_ln186_20' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6645 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_386)   --->   "%mul_ln186_97 = mul i16 %p_cast693, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6645 'mul' 'mul_ln186_97' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6646 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_389)   --->   "%mul_ln186_98 = mul i16 %p_cast687, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6646 'mul' 'mul_ln186_98' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6647 [1/1] (0.00ns)   --->   "%sext_ln186_147 = sext i8 %data_l1_3_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6647 'sext' 'sext_ln186_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6648 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_392)   --->   "%mul_ln186_99 = mul i16 %p_cast680, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6648 'mul' 'mul_ln186_99' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6649 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_395)   --->   "%mul_ln186_21 = mul i16 %p_cast698, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6649 'mul' 'mul_ln186_21' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6650 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_398)   --->   "%mul_ln186_100 = mul i16 %p_cast693, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6650 'mul' 'mul_ln186_100' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6651 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_401)   --->   "%mul_ln186_101 = mul i16 %p_cast687, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6651 'mul' 'mul_ln186_101' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6652 [1/1] (0.00ns)   --->   "%sext_ln186_156 = sext i8 %data_l1_3_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6652 'sext' 'sext_ln186_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_133 : Operation 6653 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_404)   --->   "%mul_ln186_102 = mul i16 %p_cast680, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6653 'mul' 'mul_ln186_102' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6654 [1/2] (1.15ns)   --->   "%data_l1_2_load_15 = load i10 %data_l1_2_addr_27, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6654 'load' 'data_l1_2_load_15' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_133 : Operation 6655 [1/2] (1.15ns)   --->   "%data_l1_2_load_16 = load i10 %data_l1_2_addr_28, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6655 'load' 'data_l1_2_load_16' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_133 : Operation 6656 [2/2] (1.15ns)   --->   "%data_l1_2_load_17 = load i10 %data_l1_2_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6656 'load' 'data_l1_2_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_133 : Operation 6657 [2/2] (1.15ns)   --->   "%data_l1_2_load_18 = load i10 %data_l1_2_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6657 'load' 'data_l1_2_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_133 : Operation 6658 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_763 = add i32 %output_l1_0_load_48, i32 %sext_ln151_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6658 'add' 'add_ln186_763' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_133 : Operation 6659 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_766 = add i32 %output_l1_3_load_46, i32 %sext_ln192_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6659 'add' 'add_ln186_766' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 134 <SV = 105> <Delay = 2.70>
ST_134 : Operation 6660 [1/2] (1.15ns)   --->   "%data_l2_3_load_52 = load i9 %data_l2_3_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6660 'load' 'data_l2_3_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6661 [1/2] (1.15ns)   --->   "%data_l2_0_load_52 = load i9 %data_l2_0_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6661 'load' 'data_l2_0_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6662 [1/2] (1.15ns)   --->   "%data_l2_1_load_52 = load i9 %data_l2_1_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6662 'load' 'data_l2_1_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6663 [1/2] (1.15ns)   --->   "%data_l2_2_load_52 = load i9 %data_l2_2_addr_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6663 'load' 'data_l2_2_load_52' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6664 [1/1] (0.39ns)   --->   "%tmp_79 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_52, i8 %data_l2_0_load_52, i8 %data_l2_1_load_52, i8 %data_l2_2_load_52, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6664 'mux' 'tmp_79' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6665 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_79, i10 %data_l1_1_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6665 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_134 : Operation 6666 [1/2] (1.15ns)   --->   "%data_l2_0_load_53 = load i9 %data_l2_0_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6666 'load' 'data_l2_0_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6667 [1/2] (1.15ns)   --->   "%data_l2_1_load_53 = load i9 %data_l2_1_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6667 'load' 'data_l2_1_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6668 [1/2] (1.15ns)   --->   "%data_l2_2_load_53 = load i9 %data_l2_2_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6668 'load' 'data_l2_2_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6669 [1/2] (1.15ns)   --->   "%data_l2_3_load_53 = load i9 %data_l2_3_addr_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6669 'load' 'data_l2_3_load_53' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6670 [1/1] (0.39ns)   --->   "%tmp_80 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_53, i8 %data_l2_1_load_53, i8 %data_l2_2_load_53, i8 %data_l2_3_load_53, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6670 'mux' 'tmp_80' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6671 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_80, i10 %data_l1_1_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6671 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_134 : Operation 6672 [1/1] (0.70ns)   --->   "%add_ln141_54 = add i7, i7 %add_ln141_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6672 'add' 'add_ln141_54' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6673 [1/1] (0.00ns)   --->   "%lshr_ln140_53 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_54, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6673 'partselect' 'lshr_ln140_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6674 [1/1] (0.00ns)   --->   "%zext_ln140_68 = zext i5 %lshr_ln140_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6674 'zext' 'zext_ln140_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6675 [1/1] (0.00ns)   --->   "%data_l2_1_addr_55 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6675 'getelementptr' 'data_l2_1_addr_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6676 [2/2] (1.15ns)   --->   "%data_l2_1_load_54 = load i9 %data_l2_1_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6676 'load' 'data_l2_1_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6677 [1/1] (0.00ns)   --->   "%data_l2_2_addr_55 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6677 'getelementptr' 'data_l2_2_addr_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6678 [2/2] (1.15ns)   --->   "%data_l2_2_load_54 = load i9 %data_l2_2_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6678 'load' 'data_l2_2_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6679 [1/1] (0.00ns)   --->   "%data_l2_3_addr_55 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6679 'getelementptr' 'data_l2_3_addr_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6680 [2/2] (1.15ns)   --->   "%data_l2_3_load_54 = load i9 %data_l2_3_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6680 'load' 'data_l2_3_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6681 [1/1] (0.00ns)   --->   "%data_l2_0_addr_55 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6681 'getelementptr' 'data_l2_0_addr_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6682 [2/2] (1.15ns)   --->   "%data_l2_0_load_54 = load i9 %data_l2_0_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6682 'load' 'data_l2_0_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6683 [1/1] (0.70ns)   --->   "%add_ln141_55 = add i7, i7 %add_ln141_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6683 'add' 'add_ln141_55' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6684 [1/1] (0.00ns)   --->   "%lshr_ln140_54 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %add_ln141_55, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6684 'partselect' 'lshr_ln140_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6685 [1/1] (0.00ns)   --->   "%zext_ln140_69 = zext i5 %lshr_ln140_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6685 'zext' 'zext_ln140_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6686 [1/1] (0.00ns)   --->   "%data_l2_2_addr_56 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6686 'getelementptr' 'data_l2_2_addr_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6687 [2/2] (1.15ns)   --->   "%data_l2_2_load_55 = load i9 %data_l2_2_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6687 'load' 'data_l2_2_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6688 [1/1] (0.00ns)   --->   "%data_l2_3_addr_56 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6688 'getelementptr' 'data_l2_3_addr_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6689 [2/2] (1.15ns)   --->   "%data_l2_3_load_55 = load i9 %data_l2_3_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6689 'load' 'data_l2_3_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6690 [1/1] (0.00ns)   --->   "%data_l2_0_addr_56 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6690 'getelementptr' 'data_l2_0_addr_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6691 [2/2] (1.15ns)   --->   "%data_l2_0_load_55 = load i9 %data_l2_0_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6691 'load' 'data_l2_0_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6692 [1/1] (0.00ns)   --->   "%data_l2_1_addr_56 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6692 'getelementptr' 'data_l2_1_addr_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6693 [2/2] (1.15ns)   --->   "%data_l2_1_load_55 = load i9 %data_l2_1_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6693 'load' 'data_l2_1_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_134 : Operation 6694 [1/1] (0.00ns)   --->   "%p_cast683 = sext i8 %tmp_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6694 'sext' 'p_cast683' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6695 [1/1] (0.00ns)   --->   "%p_cast676 = sext i8 %tmp_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6695 'sext' 'p_cast676' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6696 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i8 %tmp_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6696 'sext' 'sext_ln186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6697 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_197)   --->   "%mul_ln186 = mul i16 %p_cast680, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6697 'mul' 'mul_ln186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6698 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_200)   --->   "%mul_ln186_1 = mul i16 %p_cast687, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6698 'mul' 'mul_ln186_1' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6699 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_333)   --->   "%mul_ln198_84 = mul i16 %p_cast673, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6699 'mul' 'mul_ln198_84' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6700 [1/1] (0.00ns)   --->   "%sext_ln192_54 = sext i8 %data_l1_1_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6700 'sext' 'sext_ln192_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6701 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_342)   --->   "%mul_ln198_86 = mul i16 %p_cast676, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6701 'mul' 'mul_ln198_86' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6702 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_345)   --->   "%mul_ln198_87 = mul i16 %p_cast673, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6702 'mul' 'mul_ln198_87' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6703 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_351)   --->   "%mul_ln198_88 = mul i16 %p_cast683, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6703 'mul' 'mul_ln198_88' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6704 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_354)   --->   "%mul_ln198_89 = mul i16 %p_cast676, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6704 'mul' 'mul_ln198_89' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6705 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_344 = add i17 %sext_ln198_53, i17 %sext_ln186_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6705 'add' 'add_ln186_344' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6706 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_353 = add i17 %sext_ln198_56, i17 %sext_ln186_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6706 'add' 'add_ln186_353' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6707 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_356 = add i17 %sext_ln198_57, i17 %sext_ln186_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6707 'add' 'add_ln186_356' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6708 [1/1] (0.00ns)   --->   "%sext_ln198_61 = sext i16 %mul_ln192_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6708 'sext' 'sext_ln198_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6709 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_362 = add i17 %sext_ln198_59, i17 %sext_ln186_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6709 'add' 'add_ln186_362' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6710 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_365 = add i17 %sext_ln198_60, i17 %sext_ln186_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6710 'add' 'add_ln186_365' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6711 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_368)   --->   "%mul_ln186_93 = mul i16 %p_cast680, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6711 'mul' 'mul_ln186_93' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6712 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_368)   --->   "%sext_ln186_130 = sext i16 %mul_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6712 'sext' 'sext_ln186_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6713 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_368 = add i17 %sext_ln198_61, i17 %sext_ln186_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6713 'add' 'add_ln186_368' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6714 [1/1] (0.00ns)   --->   "%sext_ln198_63 = sext i16 %mul_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6714 'sext' 'sext_ln198_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6715 [1/1] (0.00ns)   --->   "%sext_ln198_64 = sext i16 %mul_ln192_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6715 'sext' 'sext_ln198_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6716 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_371 = add i17 %sext_ln198_62, i17 %sext_ln186_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6716 'add' 'add_ln186_371' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6717 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_374)   --->   "%mul_ln186_94 = mul i16 %p_cast693, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6717 'mul' 'mul_ln186_94' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6718 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_374)   --->   "%sext_ln186_134 = sext i16 %mul_ln186_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6718 'sext' 'sext_ln186_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6719 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_374 = add i17 %sext_ln198_63, i17 %sext_ln186_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6719 'add' 'add_ln186_374' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6720 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_377)   --->   "%mul_ln186_95 = mul i16 %p_cast687, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6720 'mul' 'mul_ln186_95' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6721 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_377)   --->   "%sext_ln186_136 = sext i16 %mul_ln186_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6721 'sext' 'sext_ln186_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6722 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_377 = add i17 %sext_ln198_64, i17 %sext_ln186_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6722 'add' 'add_ln186_377' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6723 [1/1] (0.00ns)   --->   "%sext_ln198_66 = sext i16 %mul_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6723 'sext' 'sext_ln198_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6724 [1/1] (0.00ns)   --->   "%sext_ln198_67 = sext i16 %mul_ln192_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6724 'sext' 'sext_ln198_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6725 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_383)   --->   "%mul_ln186_20 = mul i16 %p_cast698, i16 %sext_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6725 'mul' 'mul_ln186_20' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6726 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_383)   --->   "%sext_ln186_141 = sext i16 %mul_ln186_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6726 'sext' 'sext_ln186_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6727 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_383 = add i17 %sext_ln198_66, i17 %sext_ln186_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6727 'add' 'add_ln186_383' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6728 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_386)   --->   "%mul_ln186_97 = mul i16 %p_cast693, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6728 'mul' 'mul_ln186_97' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6729 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_386)   --->   "%sext_ln186_143 = sext i16 %mul_ln186_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6729 'sext' 'sext_ln186_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6730 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_386 = add i17 %sext_ln198_67, i17 %sext_ln186_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6730 'add' 'add_ln186_386' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6731 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_389)   --->   "%mul_ln186_98 = mul i16 %p_cast687, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6731 'mul' 'mul_ln186_98' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6732 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_392)   --->   "%mul_ln186_99 = mul i16 %p_cast680, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6732 'mul' 'mul_ln186_99' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6733 [1/1] (1.55ns)   --->   "%mul_ln192_20 = mul i16 %p_cast695, i16 %sext_ln204_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6733 'mul' 'mul_ln192_20' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6734 [1/1] (0.00ns)   --->   "%sext_ln198_70 = sext i16 %mul_ln192_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6734 'sext' 'sext_ln198_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6735 [1/1] (1.55ns)   --->   "%mul_ln192_100 = mul i16 %p_cast690, i16 %sext_ln204_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6735 'mul' 'mul_ln192_100' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 6736 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_395)   --->   "%mul_ln186_21 = mul i16 %p_cast698, i16 %sext_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6736 'mul' 'mul_ln186_21' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6737 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_395)   --->   "%sext_ln186_150 = sext i16 %mul_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6737 'sext' 'sext_ln186_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_134 : Operation 6738 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_395 = add i17 %sext_ln198_70, i17 %sext_ln186_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6738 'add' 'add_ln186_395' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6739 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_398)   --->   "%mul_ln186_100 = mul i16 %p_cast693, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6739 'mul' 'mul_ln186_100' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6740 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_401)   --->   "%mul_ln186_101 = mul i16 %p_cast687, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6740 'mul' 'mul_ln186_101' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6741 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_404)   --->   "%mul_ln186_102 = mul i16 %p_cast680, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6741 'mul' 'mul_ln186_102' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_134 : Operation 6742 [1/2] (1.15ns)   --->   "%data_l1_2_load_17 = load i10 %data_l1_2_addr_29, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6742 'load' 'data_l1_2_load_17' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_134 : Operation 6743 [1/2] (1.15ns)   --->   "%data_l1_2_load_18 = load i10 %data_l1_2_addr_30, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6743 'load' 'data_l1_2_load_18' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_134 : Operation 6744 [2/2] (1.15ns)   --->   "%data_l1_2_load_19 = load i10 %data_l1_2_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6744 'load' 'data_l1_2_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_134 : Operation 6745 [2/2] (1.15ns)   --->   "%data_l1_2_load_20 = load i10 %data_l1_2_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6745 'load' 'data_l1_2_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 135 <SV = 106> <Delay = 2.70>
ST_135 : Operation 6746 [1/1] (0.00ns)   --->   "%zext_ln108_19 = zext i5 %select_ln108_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108]   --->   Operation 6746 'zext' 'zext_ln108_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6747 [1/2] (1.15ns)   --->   "%data_l2_1_load_54 = load i9 %data_l2_1_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6747 'load' 'data_l2_1_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6748 [1/2] (1.15ns)   --->   "%data_l2_2_load_54 = load i9 %data_l2_2_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6748 'load' 'data_l2_2_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6749 [1/2] (1.15ns)   --->   "%data_l2_3_load_54 = load i9 %data_l2_3_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6749 'load' 'data_l2_3_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6750 [1/2] (1.15ns)   --->   "%data_l2_0_load_54 = load i9 %data_l2_0_addr_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6750 'load' 'data_l2_0_load_54' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6751 [1/1] (0.39ns)   --->   "%tmp_81 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_54, i8 %data_l2_2_load_54, i8 %data_l2_3_load_54, i8 %data_l2_0_load_54, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6751 'mux' 'tmp_81' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6752 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_81, i10 %data_l1_1_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6752 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_135 : Operation 6753 [1/2] (1.15ns)   --->   "%data_l2_2_load_55 = load i9 %data_l2_2_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6753 'load' 'data_l2_2_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6754 [1/2] (1.15ns)   --->   "%data_l2_3_load_55 = load i9 %data_l2_3_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6754 'load' 'data_l2_3_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6755 [1/2] (1.15ns)   --->   "%data_l2_0_load_55 = load i9 %data_l2_0_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6755 'load' 'data_l2_0_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6756 [1/2] (1.15ns)   --->   "%data_l2_1_load_55 = load i9 %data_l2_1_addr_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6756 'load' 'data_l2_1_load_55' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6757 [1/1] (0.39ns)   --->   "%tmp_82 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_55, i8 %data_l2_3_load_55, i8 %data_l2_0_load_55, i8 %data_l2_1_load_55, i64 %zext_ln140_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6757 'mux' 'tmp_82' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6758 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_82, i10 %data_l1_1_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 6758 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_135 : Operation 6759 [1/1] (0.70ns)   --->   "%add_ln141_98 = add i8 %zext_ln108_19, i8 %empty_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6759 'add' 'add_ln141_98' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6760 [1/1] (0.00ns)   --->   "%lshr_ln140_97 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_98, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6760 'partselect' 'lshr_ln140_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6761 [1/1] (0.00ns)   --->   "%zext_ln140_112 = zext i6 %lshr_ln140_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6761 'zext' 'zext_ln140_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6762 [1/1] (0.00ns)   --->   "%data_l2_0_addr_99 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6762 'getelementptr' 'data_l2_0_addr_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6763 [2/2] (1.15ns)   --->   "%data_l2_0_load_98 = load i9 %data_l2_0_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6763 'load' 'data_l2_0_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6764 [1/1] (0.00ns)   --->   "%data_l2_1_addr_99 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6764 'getelementptr' 'data_l2_1_addr_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6765 [2/2] (1.15ns)   --->   "%data_l2_1_load_98 = load i9 %data_l2_1_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6765 'load' 'data_l2_1_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6766 [1/1] (0.00ns)   --->   "%data_l2_2_addr_99 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6766 'getelementptr' 'data_l2_2_addr_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6767 [2/2] (1.15ns)   --->   "%data_l2_2_load_98 = load i9 %data_l2_2_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6767 'load' 'data_l2_2_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6768 [1/1] (0.00ns)   --->   "%data_l2_3_addr_99 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6768 'getelementptr' 'data_l2_3_addr_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6769 [2/2] (1.15ns)   --->   "%data_l2_3_load_98 = load i9 %data_l2_3_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6769 'load' 'data_l2_3_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6770 [1/1] (0.70ns)   --->   "%add_ln141_99 = add i8, i8 %add_ln141_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6770 'add' 'add_ln141_99' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6771 [1/1] (0.00ns)   --->   "%lshr_ln140_98 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_99, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6771 'partselect' 'lshr_ln140_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6772 [1/1] (0.00ns)   --->   "%zext_ln140_113 = zext i6 %lshr_ln140_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6772 'zext' 'zext_ln140_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6773 [1/1] (0.00ns)   --->   "%data_l2_1_addr_100 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6773 'getelementptr' 'data_l2_1_addr_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6774 [2/2] (1.15ns)   --->   "%data_l2_1_load_99 = load i9 %data_l2_1_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6774 'load' 'data_l2_1_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6775 [1/1] (0.00ns)   --->   "%data_l2_2_addr_100 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6775 'getelementptr' 'data_l2_2_addr_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6776 [2/2] (1.15ns)   --->   "%data_l2_2_load_99 = load i9 %data_l2_2_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6776 'load' 'data_l2_2_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6777 [1/1] (0.00ns)   --->   "%data_l2_3_addr_100 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6777 'getelementptr' 'data_l2_3_addr_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6778 [2/2] (1.15ns)   --->   "%data_l2_3_load_99 = load i9 %data_l2_3_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6778 'load' 'data_l2_3_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6779 [1/1] (0.00ns)   --->   "%data_l2_0_addr_100 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6779 'getelementptr' 'data_l2_0_addr_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6780 [2/2] (1.15ns)   --->   "%data_l2_0_load_99 = load i9 %data_l2_0_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6780 'load' 'data_l2_0_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_135 : Operation 6781 [1/1] (0.00ns)   --->   "%p_cast689 = sext i8 %tmp_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124]   --->   Operation 6781 'sext' 'p_cast689' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6782 [1/1] (0.00ns)   --->   "%sext_ln204_1 = sext i8 %tmp_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6782 'sext' 'sext_ln204_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6783 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_198)   --->   "%mul_ln198 = mul i16 %p_cast673, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6783 'mul' 'mul_ln198' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6784 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_201)   --->   "%mul_ln198_1 = mul i16 %p_cast676, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6784 'mul' 'mul_ln198_1' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6785 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_197)   --->   "%mul_ln186 = mul i16 %p_cast680, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6785 'mul' 'mul_ln186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6786 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_200)   --->   "%mul_ln186_1 = mul i16 %p_cast687, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6786 'mul' 'mul_ln186_1' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6787 [1/1] (0.00ns)   --->   "%sext_ln186_5 = sext i8 %tmp_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6787 'sext' 'sext_ln186_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6788 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_203)   --->   "%mul_ln186_2 = mul i16 %p_cast680, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6788 'mul' 'mul_ln186_2' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6789 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_206)   --->   "%mul_ln186_3 = mul i16 %p_cast693, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6789 'mul' 'mul_ln186_3' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6790 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_333)   --->   "%mul_ln198_84 = mul i16 %p_cast673, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6790 'mul' 'mul_ln198_84' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6791 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_333)   --->   "%sext_ln204_62 = sext i16 %mul_ln198_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6791 'sext' 'sext_ln204_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6792 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_342)   --->   "%mul_ln198_86 = mul i16 %p_cast676, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6792 'mul' 'mul_ln198_86' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6793 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_345)   --->   "%mul_ln198_87 = mul i16 %p_cast673, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6793 'mul' 'mul_ln198_87' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6794 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_333 = add i17 %add_ln186_332, i17 %sext_ln204_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6794 'add' 'add_ln186_333' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6795 [1/1] (0.00ns)   --->   "%sext_ln192_59 = sext i8 %data_l1_1_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6795 'sext' 'sext_ln192_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6796 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_351)   --->   "%mul_ln198_88 = mul i16 %p_cast683, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6796 'mul' 'mul_ln198_88' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6797 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_354)   --->   "%mul_ln198_89 = mul i16 %p_cast676, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6797 'mul' 'mul_ln198_89' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6798 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_357)   --->   "%mul_ln198_90 = mul i16 %p_cast673, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6798 'mul' 'mul_ln198_90' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6799 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_360)   --->   "%mul_ln198_16 = mul i16 %p_cast689, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6799 'mul' 'mul_ln198_16' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6800 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_368 = add i17 %sext_ln198_61, i17 %sext_ln186_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6800 'add' 'add_ln186_368' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6801 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_374 = add i17 %sext_ln198_63, i17 %sext_ln186_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6801 'add' 'add_ln186_374' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6802 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_377 = add i17 %sext_ln198_64, i17 %sext_ln186_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6802 'add' 'add_ln186_377' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6803 [1/1] (0.00ns)   --->   "%sext_ln198_68 = sext i16 %mul_ln192_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6803 'sext' 'sext_ln198_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6804 [1/1] (0.00ns)   --->   "%sext_ln198_69 = sext i16 %mul_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6804 'sext' 'sext_ln198_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6805 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_383 = add i17 %sext_ln198_66, i17 %sext_ln186_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6805 'add' 'add_ln186_383' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6806 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_386 = add i17 %sext_ln198_67, i17 %sext_ln186_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6806 'add' 'add_ln186_386' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6807 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_389)   --->   "%mul_ln186_98 = mul i16 %p_cast687, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6807 'mul' 'mul_ln186_98' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6808 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_389)   --->   "%sext_ln186_145 = sext i16 %mul_ln186_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6808 'sext' 'sext_ln186_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6809 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_389 = add i17 %sext_ln198_68, i17 %sext_ln186_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6809 'add' 'add_ln186_389' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6810 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_392)   --->   "%mul_ln186_99 = mul i16 %p_cast680, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6810 'mul' 'mul_ln186_99' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6811 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_392)   --->   "%sext_ln186_148 = sext i16 %mul_ln186_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6811 'sext' 'sext_ln186_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6812 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_392 = add i17 %sext_ln198_69, i17 %sext_ln186_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6812 'add' 'add_ln186_392' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6813 [1/1] (0.00ns)   --->   "%sext_ln204_93 = sext i8 %data_l1_2_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6813 'sext' 'sext_ln204_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6814 [1/1] (0.00ns)   --->   "%sext_ln198_71 = sext i16 %mul_ln192_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6814 'sext' 'sext_ln198_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6815 [1/1] (1.55ns)   --->   "%mul_ln192_101 = mul i16 %p_cast684, i16 %sext_ln204_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6815 'mul' 'mul_ln192_101' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6816 [1/1] (0.00ns)   --->   "%sext_ln198_72 = sext i16 %mul_ln192_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6816 'sext' 'sext_ln198_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6817 [1/1] (1.55ns)   --->   "%mul_ln192_102 = mul i16 %p_cast677, i16 %sext_ln204_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6817 'mul' 'mul_ln192_102' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 6818 [1/1] (0.00ns)   --->   "%sext_ln198_73 = sext i16 %mul_ln192_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6818 'sext' 'sext_ln198_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6819 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_395 = add i17 %sext_ln198_70, i17 %sext_ln186_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6819 'add' 'add_ln186_395' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6820 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_398)   --->   "%mul_ln186_100 = mul i16 %p_cast693, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6820 'mul' 'mul_ln186_100' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6821 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_398)   --->   "%sext_ln186_152 = sext i16 %mul_ln186_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6821 'sext' 'sext_ln186_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6822 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_398 = add i17 %sext_ln198_71, i17 %sext_ln186_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6822 'add' 'add_ln186_398' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6823 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_401)   --->   "%mul_ln186_101 = mul i16 %p_cast687, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6823 'mul' 'mul_ln186_101' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6824 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_401)   --->   "%sext_ln186_154 = sext i16 %mul_ln186_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6824 'sext' 'sext_ln186_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6825 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_401 = add i17 %sext_ln198_72, i17 %sext_ln186_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6825 'add' 'add_ln186_401' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6826 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_404)   --->   "%mul_ln186_102 = mul i16 %p_cast680, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6826 'mul' 'mul_ln186_102' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6827 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_404)   --->   "%sext_ln186_157 = sext i16 %mul_ln186_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6827 'sext' 'sext_ln186_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_135 : Operation 6828 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_404 = add i17 %sext_ln198_73, i17 %sext_ln186_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6828 'add' 'add_ln186_404' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_135 : Operation 6829 [1/2] (1.15ns)   --->   "%data_l1_2_load_19 = load i10 %data_l1_2_addr_31, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6829 'load' 'data_l1_2_load_19' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_135 : Operation 6830 [1/2] (1.15ns)   --->   "%data_l1_2_load_20 = load i10 %data_l1_2_addr_32, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6830 'load' 'data_l1_2_load_20' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_135 : Operation 6831 [2/2] (1.15ns)   --->   "%data_l1_2_load_21 = load i10 %data_l1_2_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6831 'load' 'data_l1_2_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_135 : Operation 6832 [2/2] (1.15ns)   --->   "%data_l1_2_load_22 = load i10 %data_l1_2_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6832 'load' 'data_l1_2_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 136 <SV = 107> <Delay = 3.74>
ST_136 : Operation 6833 [1/2] (1.15ns)   --->   "%data_l2_0_load_98 = load i9 %data_l2_0_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6833 'load' 'data_l2_0_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6834 [1/2] (1.15ns)   --->   "%data_l2_1_load_98 = load i9 %data_l2_1_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6834 'load' 'data_l2_1_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6835 [1/2] (1.15ns)   --->   "%data_l2_2_load_98 = load i9 %data_l2_2_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6835 'load' 'data_l2_2_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6836 [1/2] (1.15ns)   --->   "%data_l2_3_load_98 = load i9 %data_l2_3_addr_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6836 'load' 'data_l2_3_load_98' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6837 [1/1] (0.39ns)   --->   "%tmp_125 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_98, i8 %data_l2_1_load_98, i8 %data_l2_2_load_98, i8 %data_l2_3_load_98, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6837 'mux' 'tmp_125' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6838 [1/2] (1.15ns)   --->   "%data_l2_1_load_99 = load i9 %data_l2_1_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6838 'load' 'data_l2_1_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6839 [1/2] (1.15ns)   --->   "%data_l2_2_load_99 = load i9 %data_l2_2_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6839 'load' 'data_l2_2_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6840 [1/2] (1.15ns)   --->   "%data_l2_3_load_99 = load i9 %data_l2_3_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6840 'load' 'data_l2_3_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6841 [1/2] (1.15ns)   --->   "%data_l2_0_load_99 = load i9 %data_l2_0_addr_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6841 'load' 'data_l2_0_load_99' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6842 [1/1] (0.39ns)   --->   "%tmp_126 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_99, i8 %data_l2_2_load_99, i8 %data_l2_3_load_99, i8 %data_l2_0_load_99, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6842 'mux' 'tmp_126' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6843 [1/1] (0.70ns)   --->   "%add_ln141_100 = add i8, i8 %add_ln141_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6843 'add' 'add_ln141_100' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6844 [1/1] (0.00ns)   --->   "%lshr_ln140_99 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_100, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6844 'partselect' 'lshr_ln140_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6845 [1/1] (0.00ns)   --->   "%zext_ln140_114 = zext i6 %lshr_ln140_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6845 'zext' 'zext_ln140_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6846 [1/1] (0.00ns)   --->   "%data_l2_2_addr_101 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6846 'getelementptr' 'data_l2_2_addr_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6847 [2/2] (1.15ns)   --->   "%data_l2_2_load_100 = load i9 %data_l2_2_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6847 'load' 'data_l2_2_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6848 [1/1] (0.00ns)   --->   "%data_l2_3_addr_101 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6848 'getelementptr' 'data_l2_3_addr_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6849 [2/2] (1.15ns)   --->   "%data_l2_3_load_100 = load i9 %data_l2_3_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6849 'load' 'data_l2_3_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6850 [1/1] (0.00ns)   --->   "%data_l2_0_addr_101 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6850 'getelementptr' 'data_l2_0_addr_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6851 [2/2] (1.15ns)   --->   "%data_l2_0_load_100 = load i9 %data_l2_0_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6851 'load' 'data_l2_0_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6852 [1/1] (0.00ns)   --->   "%data_l2_1_addr_101 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6852 'getelementptr' 'data_l2_1_addr_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6853 [2/2] (1.15ns)   --->   "%data_l2_1_load_100 = load i9 %data_l2_1_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6853 'load' 'data_l2_1_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6854 [1/1] (0.70ns)   --->   "%add_ln141_101 = add i8, i8 %add_ln141_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6854 'add' 'add_ln141_101' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6855 [1/1] (0.00ns)   --->   "%lshr_ln140_100 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_101, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6855 'partselect' 'lshr_ln140_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6856 [1/1] (0.00ns)   --->   "%zext_ln140_115 = zext i6 %lshr_ln140_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6856 'zext' 'zext_ln140_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6857 [1/1] (0.00ns)   --->   "%data_l2_3_addr_102 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6857 'getelementptr' 'data_l2_3_addr_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6858 [2/2] (1.15ns)   --->   "%data_l2_3_load_101 = load i9 %data_l2_3_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6858 'load' 'data_l2_3_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6859 [1/1] (0.00ns)   --->   "%data_l2_0_addr_102 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6859 'getelementptr' 'data_l2_0_addr_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6860 [2/2] (1.15ns)   --->   "%data_l2_0_load_101 = load i9 %data_l2_0_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6860 'load' 'data_l2_0_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6861 [1/1] (0.00ns)   --->   "%data_l2_1_addr_102 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6861 'getelementptr' 'data_l2_1_addr_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6862 [2/2] (1.15ns)   --->   "%data_l2_1_load_101 = load i9 %data_l2_1_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6862 'load' 'data_l2_1_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6863 [1/1] (0.00ns)   --->   "%data_l2_2_addr_102 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6863 'getelementptr' 'data_l2_2_addr_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6864 [2/2] (1.15ns)   --->   "%data_l2_2_load_101 = load i9 %data_l2_2_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6864 'load' 'data_l2_2_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_136 : Operation 6865 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_198)   --->   "%mul_ln198 = mul i16 %p_cast673, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6865 'mul' 'mul_ln198' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6866 [1/1] (0.00ns)   --->   "%sext_ln192 = sext i8 %tmp_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6866 'sext' 'sext_ln192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6867 [1/1] (0.00ns)   --->   "%sext_ln204_4 = sext i8 %tmp_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6867 'sext' 'sext_ln204_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6868 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_201)   --->   "%mul_ln198_1 = mul i16 %p_cast676, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6868 'mul' 'mul_ln198_1' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6869 [1/1] (1.55ns)   --->   "%mul_ln192 = mul i16 %p_cast677, i16 %sext_ln204_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6869 'mul' 'mul_ln192' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6870 [1/1] (0.00ns)   --->   "%sext_ln198_2 = sext i16 %mul_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6870 'sext' 'sext_ln198_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6871 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_204)   --->   "%mul_ln198_2 = mul i16 %p_cast673, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6871 'mul' 'mul_ln198_2' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6872 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_197)   --->   "%mul_ln186 = mul i16 %p_cast680, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6872 'mul' 'mul_ln186' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6873 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_197)   --->   "%sext_ln186_1 = sext i16 %mul_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6873 'sext' 'sext_ln186_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6874 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_197 = add i17 %sext_ln198_2, i17 %sext_ln186_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6874 'add' 'add_ln186_197' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6875 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_207)   --->   "%mul_ln198_3 = mul i16 %p_cast683, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6875 'mul' 'mul_ln198_3' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6876 [1/1] (1.55ns)   --->   "%mul_ln192_1 = mul i16 %p_cast684, i16 %sext_ln204_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6876 'mul' 'mul_ln192_1' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6877 [1/1] (0.00ns)   --->   "%sext_ln198_4 = sext i16 %mul_ln192_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6877 'sext' 'sext_ln198_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6878 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_200)   --->   "%mul_ln186_1 = mul i16 %p_cast687, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6878 'mul' 'mul_ln186_1' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6879 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_200)   --->   "%sext_ln186_3 = sext i16 %mul_ln186_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6879 'sext' 'sext_ln186_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6880 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_200 = add i17 %sext_ln198_4, i17 %sext_ln186_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6880 'add' 'add_ln186_200' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6881 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_203)   --->   "%mul_ln186_2 = mul i16 %p_cast680, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6881 'mul' 'mul_ln186_2' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6882 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_206)   --->   "%mul_ln186_3 = mul i16 %p_cast693, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6882 'mul' 'mul_ln186_3' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6883 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_209)   --->   "%mul_ln186_4 = mul i16 %p_cast687, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6883 'mul' 'mul_ln186_4' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6884 [1/1] (0.00ns)   --->   "%sext_ln186_12 = sext i8 %tmp_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6884 'sext' 'sext_ln186_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6885 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_212)   --->   "%mul_ln186_5 = mul i16 %p_cast680, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6885 'mul' 'mul_ln186_5' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6886 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_342)   --->   "%mul_ln198_86 = mul i16 %p_cast676, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6886 'mul' 'mul_ln198_86' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6887 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_342)   --->   "%sext_ln204_66 = sext i16 %mul_ln198_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6887 'sext' 'sext_ln204_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6888 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_345)   --->   "%mul_ln198_87 = mul i16 %p_cast673, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6888 'mul' 'mul_ln198_87' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6889 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_345)   --->   "%sext_ln204_67 = sext i16 %mul_ln198_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6889 'sext' 'sext_ln204_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6890 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_333 = add i17 %add_ln186_332, i17 %sext_ln204_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6890 'add' 'add_ln186_333' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6891 [1/1] (0.00ns)   --->   "%sext_ln186_104 = sext i17 %add_ln186_333" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6891 'sext' 'sext_ln186_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6892 [1/1] (0.88ns)   --->   "%add_ln186_84 = add i32 %sext_ln186_104, i32 %add_ln186_331" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6892 'add' 'add_ln186_84' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 6893 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_84, i9 %output_l1_0_addr_12, i32 %output_l1_0_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 6893 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_136 : Operation 6894 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_351)   --->   "%mul_ln198_88 = mul i16 %p_cast683, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6894 'mul' 'mul_ln198_88' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6895 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_351)   --->   "%sext_ln204_70 = sext i16 %mul_ln198_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6895 'sext' 'sext_ln204_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6896 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_354)   --->   "%mul_ln198_89 = mul i16 %p_cast676, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6896 'mul' 'mul_ln198_89' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6897 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_354)   --->   "%sext_ln204_71 = sext i16 %mul_ln198_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6897 'sext' 'sext_ln204_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_136 : Operation 6898 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_357)   --->   "%mul_ln198_90 = mul i16 %p_cast673, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6898 'mul' 'mul_ln198_90' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6899 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_342 = add i17 %add_ln186_341, i17 %sext_ln204_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6899 'add' 'add_ln186_342' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6900 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_345 = add i17 %add_ln186_344, i17 %sext_ln204_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6900 'add' 'add_ln186_345' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6901 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_360)   --->   "%mul_ln198_16 = mul i16 %p_cast689, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6901 'mul' 'mul_ln198_16' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6902 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_363)   --->   "%mul_ln198_91 = mul i16 %p_cast683, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6902 'mul' 'mul_ln198_91' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6903 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_366)   --->   "%mul_ln198_92 = mul i16 %p_cast676, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6903 'mul' 'mul_ln198_92' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6904 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_351 = add i17 %add_ln186_350, i17 %sext_ln204_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6904 'add' 'add_ln186_351' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6905 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_354 = add i17 %add_ln186_353, i17 %sext_ln204_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6905 'add' 'add_ln186_354' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6906 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_389 = add i17 %sext_ln198_68, i17 %sext_ln186_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6906 'add' 'add_ln186_389' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6907 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_392 = add i17 %sext_ln198_69, i17 %sext_ln186_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6907 'add' 'add_ln186_392' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6908 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_398 = add i17 %sext_ln198_71, i17 %sext_ln186_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6908 'add' 'add_ln186_398' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6909 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_401 = add i17 %sext_ln198_72, i17 %sext_ln186_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6909 'add' 'add_ln186_401' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6910 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_404 = add i17 %sext_ln198_73, i17 %sext_ln186_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6910 'add' 'add_ln186_404' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_136 : Operation 6911 [1/2] (1.15ns)   --->   "%data_l1_2_load_21 = load i10 %data_l1_2_addr_33, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6911 'load' 'data_l1_2_load_21' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_136 : Operation 6912 [1/2] (1.15ns)   --->   "%data_l1_2_load_22 = load i10 %data_l1_2_addr_34, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6912 'load' 'data_l1_2_load_22' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_136 : Operation 6913 [2/2] (1.15ns)   --->   "%data_l1_2_load_23 = load i10 %data_l1_2_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6913 'load' 'data_l1_2_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_136 : Operation 6914 [2/2] (1.15ns)   --->   "%data_l1_2_load_24 = load i10 %data_l1_2_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 6914 'load' 'data_l1_2_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 137 <SV = 108> <Delay = 2.68>
ST_137 : Operation 6915 [1/2] (1.15ns)   --->   "%data_l2_2_load_100 = load i9 %data_l2_2_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6915 'load' 'data_l2_2_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6916 [1/2] (1.15ns)   --->   "%data_l2_3_load_100 = load i9 %data_l2_3_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6916 'load' 'data_l2_3_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6917 [1/2] (1.15ns)   --->   "%data_l2_0_load_100 = load i9 %data_l2_0_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6917 'load' 'data_l2_0_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6918 [1/2] (1.15ns)   --->   "%data_l2_1_load_100 = load i9 %data_l2_1_addr_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6918 'load' 'data_l2_1_load_100' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6919 [1/1] (0.39ns)   --->   "%tmp_127 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_100, i8 %data_l2_3_load_100, i8 %data_l2_0_load_100, i8 %data_l2_1_load_100, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6919 'mux' 'tmp_127' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6920 [1/2] (1.15ns)   --->   "%data_l2_3_load_101 = load i9 %data_l2_3_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6920 'load' 'data_l2_3_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6921 [1/2] (1.15ns)   --->   "%data_l2_0_load_101 = load i9 %data_l2_0_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6921 'load' 'data_l2_0_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6922 [1/2] (1.15ns)   --->   "%data_l2_1_load_101 = load i9 %data_l2_1_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6922 'load' 'data_l2_1_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6923 [1/2] (1.15ns)   --->   "%data_l2_2_load_101 = load i9 %data_l2_2_addr_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6923 'load' 'data_l2_2_load_101' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6924 [1/1] (0.39ns)   --->   "%tmp_128 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_101, i8 %data_l2_0_load_101, i8 %data_l2_1_load_101, i8 %data_l2_2_load_101, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6924 'mux' 'tmp_128' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6925 [1/1] (0.70ns)   --->   "%add_ln141_102 = add i8, i8 %add_ln141_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6925 'add' 'add_ln141_102' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6926 [1/1] (0.00ns)   --->   "%lshr_ln140_101 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_102, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6926 'partselect' 'lshr_ln140_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6927 [1/1] (0.00ns)   --->   "%zext_ln140_116 = zext i6 %lshr_ln140_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6927 'zext' 'zext_ln140_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6928 [1/1] (0.00ns)   --->   "%data_l2_0_addr_103 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6928 'getelementptr' 'data_l2_0_addr_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6929 [2/2] (1.15ns)   --->   "%data_l2_0_load_102 = load i9 %data_l2_0_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6929 'load' 'data_l2_0_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6930 [1/1] (0.00ns)   --->   "%data_l2_1_addr_103 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6930 'getelementptr' 'data_l2_1_addr_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6931 [2/2] (1.15ns)   --->   "%data_l2_1_load_102 = load i9 %data_l2_1_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6931 'load' 'data_l2_1_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6932 [1/1] (0.00ns)   --->   "%data_l2_2_addr_103 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6932 'getelementptr' 'data_l2_2_addr_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6933 [2/2] (1.15ns)   --->   "%data_l2_2_load_102 = load i9 %data_l2_2_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6933 'load' 'data_l2_2_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6934 [1/1] (0.00ns)   --->   "%data_l2_3_addr_103 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6934 'getelementptr' 'data_l2_3_addr_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6935 [2/2] (1.15ns)   --->   "%data_l2_3_load_102 = load i9 %data_l2_3_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6935 'load' 'data_l2_3_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6936 [1/1] (0.70ns)   --->   "%add_ln141_103 = add i8, i8 %add_ln141_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6936 'add' 'add_ln141_103' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6937 [1/1] (0.00ns)   --->   "%lshr_ln140_102 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_103, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6937 'partselect' 'lshr_ln140_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6938 [1/1] (0.00ns)   --->   "%zext_ln140_117 = zext i6 %lshr_ln140_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6938 'zext' 'zext_ln140_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6939 [1/1] (0.00ns)   --->   "%data_l2_1_addr_104 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6939 'getelementptr' 'data_l2_1_addr_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6940 [2/2] (1.15ns)   --->   "%data_l2_1_load_103 = load i9 %data_l2_1_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6940 'load' 'data_l2_1_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6941 [1/1] (0.00ns)   --->   "%data_l2_2_addr_104 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6941 'getelementptr' 'data_l2_2_addr_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6942 [2/2] (1.15ns)   --->   "%data_l2_2_load_103 = load i9 %data_l2_2_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6942 'load' 'data_l2_2_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6943 [1/1] (0.00ns)   --->   "%data_l2_3_addr_104 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6943 'getelementptr' 'data_l2_3_addr_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6944 [2/2] (1.15ns)   --->   "%data_l2_3_load_103 = load i9 %data_l2_3_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6944 'load' 'data_l2_3_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6945 [1/1] (0.00ns)   --->   "%data_l2_0_addr_104 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6945 'getelementptr' 'data_l2_0_addr_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6946 [2/2] (1.15ns)   --->   "%data_l2_0_load_103 = load i9 %data_l2_0_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6946 'load' 'data_l2_0_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_137 : Operation 6947 [1/1] (0.70ns)   --->   "%add_ln141_104 = add i8, i8 %add_ln141_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 6947 'add' 'add_ln141_104' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6948 [1/1] (0.00ns)   --->   "%lshr_ln140_103 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_104, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 6948 'partselect' 'lshr_ln140_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6949 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_198)   --->   "%mul_ln198 = mul i16 %p_cast673, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6949 'mul' 'mul_ln198' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6950 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_198)   --->   "%sext_ln204_3 = sext i16 %mul_ln198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6950 'sext' 'sext_ln204_3' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6951 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_201)   --->   "%mul_ln198_1 = mul i16 %p_cast676, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6951 'mul' 'mul_ln198_1' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6952 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_201)   --->   "%sext_ln204_6 = sext i16 %mul_ln198_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6952 'sext' 'sext_ln204_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6953 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_204)   --->   "%mul_ln198_2 = mul i16 %p_cast673, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6953 'mul' 'mul_ln198_2' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6954 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_197 = add i17 %sext_ln198_2, i17 %sext_ln186_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6954 'add' 'add_ln186_197' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6955 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_198 = add i17 %add_ln186_197, i17 %sext_ln204_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6955 'add' 'add_ln186_198' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6956 [1/1] (0.00ns)   --->   "%sext_ln192_2 = sext i8 %tmp_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6956 'sext' 'sext_ln192_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6957 [1/1] (0.00ns)   --->   "%sext_ln204_8 = sext i8 %tmp_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6957 'sext' 'sext_ln204_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6958 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_207)   --->   "%mul_ln198_3 = mul i16 %p_cast683, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6958 'mul' 'mul_ln198_3' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6959 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_210)   --->   "%mul_ln198_53 = mul i16 %p_cast676, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6959 'mul' 'mul_ln198_53' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6960 [1/1] (1.55ns)   --->   "%mul_ln192_2 = mul i16 %p_cast677, i16 %sext_ln204_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6960 'mul' 'mul_ln192_2' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6961 [1/1] (0.00ns)   --->   "%sext_ln198_5 = sext i16 %mul_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6961 'sext' 'sext_ln198_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6962 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_213)   --->   "%mul_ln198_54 = mul i16 %p_cast673, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6962 'mul' 'mul_ln198_54' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6963 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_200 = add i17 %sext_ln198_4, i17 %sext_ln186_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6963 'add' 'add_ln186_200' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6964 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_201 = add i17 %add_ln186_200, i17 %sext_ln204_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6964 'add' 'add_ln186_201' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6965 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_203)   --->   "%mul_ln186_2 = mul i16 %p_cast680, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6965 'mul' 'mul_ln186_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6966 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_203)   --->   "%sext_ln186_6 = sext i16 %mul_ln186_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6966 'sext' 'sext_ln186_6' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6967 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_203 = add i17 %sext_ln198_5, i17 %sext_ln186_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6967 'add' 'add_ln186_203' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6968 [1/1] (1.55ns)   --->   "%mul_ln192_3 = mul i16 %p_cast690, i16 %sext_ln204_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6968 'mul' 'mul_ln192_3' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6969 [1/1] (0.00ns)   --->   "%sext_ln198_7 = sext i16 %mul_ln192_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6969 'sext' 'sext_ln198_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6970 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_206)   --->   "%mul_ln186_3 = mul i16 %p_cast693, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6970 'mul' 'mul_ln186_3' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6971 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_206)   --->   "%sext_ln186_8 = sext i16 %mul_ln186_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6971 'sext' 'sext_ln186_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6972 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_206 = add i17 %sext_ln198_7, i17 %sext_ln186_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6972 'add' 'add_ln186_206' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6973 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_209)   --->   "%mul_ln186_4 = mul i16 %p_cast687, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6973 'mul' 'mul_ln186_4' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6974 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_212)   --->   "%mul_ln186_5 = mul i16 %p_cast680, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6974 'mul' 'mul_ln186_5' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6975 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_215)   --->   "%mul_ln186_6 = mul i16 %p_cast698, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6975 'mul' 'mul_ln186_6' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6976 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_218)   --->   "%mul_ln186_55 = mul i16 %p_cast693, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6976 'mul' 'mul_ln186_55' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6977 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_357)   --->   "%mul_ln198_90 = mul i16 %p_cast673, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6977 'mul' 'mul_ln198_90' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6978 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_357)   --->   "%sext_ln204_72 = sext i16 %mul_ln198_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6978 'sext' 'sext_ln204_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6979 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_342 = add i17 %add_ln186_341, i17 %sext_ln204_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6979 'add' 'add_ln186_342' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6980 [1/1] (0.00ns)   --->   "%sext_ln186_110 = sext i17 %add_ln186_342" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6980 'sext' 'sext_ln186_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6981 [1/1] (0.88ns)   --->   "%add_ln186_86 = add i32 %sext_ln186_110, i32 %add_ln186_340" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6981 'add' 'add_ln186_86' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6982 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_345 = add i17 %add_ln186_344, i17 %sext_ln204_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6982 'add' 'add_ln186_345' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6983 [1/1] (0.00ns)   --->   "%sext_ln186_113 = sext i17 %add_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6983 'sext' 'sext_ln186_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6984 [1/1] (0.88ns)   --->   "%add_ln186_87 = add i32 %sext_ln186_113, i32 %add_ln186_343" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6984 'add' 'add_ln186_87' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6985 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_86, i9 %output_l1_1_addr_12, i32 %output_l1_1_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 6985 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_137 : Operation 6986 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_87, i9 %output_l1_0_addr_13, i32 %output_l1_0_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 6986 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_137 : Operation 6987 [1/1] (0.00ns)   --->   "%sext_ln192_64 = sext i8 %data_l1_1_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 6987 'sext' 'sext_ln192_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6988 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_360)   --->   "%mul_ln198_16 = mul i16 %p_cast689, i16 %sext_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6988 'mul' 'mul_ln198_16' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6989 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_360)   --->   "%sext_ln204_74 = sext i16 %mul_ln198_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 6989 'sext' 'sext_ln204_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6990 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_363)   --->   "%mul_ln198_91 = mul i16 %p_cast683, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6990 'mul' 'mul_ln198_91' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6991 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_366)   --->   "%mul_ln198_92 = mul i16 %p_cast676, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6991 'mul' 'mul_ln198_92' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6992 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_369)   --->   "%mul_ln198_93 = mul i16 %p_cast673, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 6992 'mul' 'mul_ln198_93' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6993 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_351 = add i17 %add_ln186_350, i17 %sext_ln204_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6993 'add' 'add_ln186_351' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6994 [1/1] (0.00ns)   --->   "%sext_ln186_117 = sext i17 %add_ln186_351" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6994 'sext' 'sext_ln186_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6995 [1/1] (0.88ns)   --->   "%add_ln186_88 = add i32 %sext_ln186_117, i32 %add_ln186_349" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6995 'add' 'add_ln186_88' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6996 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_354 = add i17 %add_ln186_353, i17 %sext_ln204_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6996 'add' 'add_ln186_354' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 6997 [1/1] (0.00ns)   --->   "%sext_ln186_119 = sext i17 %add_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6997 'sext' 'sext_ln186_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_137 : Operation 6998 [1/1] (0.88ns)   --->   "%add_ln186_89 = add i32 %sext_ln186_119, i32 %add_ln186_352" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6998 'add' 'add_ln186_89' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 6999 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_357 = add i17 %add_ln186_356, i17 %sext_ln204_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 6999 'add' 'add_ln186_357' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 7000 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_88, i9 %output_l1_2_addr_12, i32 %output_l1_2_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7000 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_137 : Operation 7001 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_89, i9 %output_l1_1_addr_13, i32 %output_l1_1_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7001 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_137 : Operation 7002 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_372)   --->   "%mul_ln198_17 = mul i16 %p_cast689, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7002 'mul' 'mul_ln198_17' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 7003 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_360 = add i17 %add_ln186_359, i17 %sext_ln204_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7003 'add' 'add_ln186_360' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_137 : Operation 7004 [1/2] (1.15ns)   --->   "%data_l1_2_load_23 = load i10 %data_l1_2_addr_35, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7004 'load' 'data_l1_2_load_23' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_137 : Operation 7005 [1/2] (1.15ns)   --->   "%data_l1_2_load_24 = load i10 %data_l1_2_addr_36, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7005 'load' 'data_l1_2_load_24' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_137 : Operation 7006 [2/2] (1.15ns)   --->   "%data_l1_2_load_25 = load i10 %data_l1_2_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7006 'load' 'data_l1_2_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_137 : Operation 7007 [2/2] (1.15ns)   --->   "%data_l1_2_load_26 = load i10 %data_l1_2_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7007 'load' 'data_l1_2_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 138 <SV = 109> <Delay = 2.68>
ST_138 : Operation 7008 [1/2] (1.15ns)   --->   "%data_l2_0_load_102 = load i9 %data_l2_0_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7008 'load' 'data_l2_0_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7009 [1/2] (1.15ns)   --->   "%data_l2_1_load_102 = load i9 %data_l2_1_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7009 'load' 'data_l2_1_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7010 [1/2] (1.15ns)   --->   "%data_l2_2_load_102 = load i9 %data_l2_2_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7010 'load' 'data_l2_2_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7011 [1/2] (1.15ns)   --->   "%data_l2_3_load_102 = load i9 %data_l2_3_addr_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7011 'load' 'data_l2_3_load_102' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7012 [1/1] (0.39ns)   --->   "%tmp_129 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_102, i8 %data_l2_1_load_102, i8 %data_l2_2_load_102, i8 %data_l2_3_load_102, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7012 'mux' 'tmp_129' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7013 [1/2] (1.15ns)   --->   "%data_l2_1_load_103 = load i9 %data_l2_1_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7013 'load' 'data_l2_1_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7014 [1/2] (1.15ns)   --->   "%data_l2_2_load_103 = load i9 %data_l2_2_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7014 'load' 'data_l2_2_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7015 [1/2] (1.15ns)   --->   "%data_l2_3_load_103 = load i9 %data_l2_3_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7015 'load' 'data_l2_3_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7016 [1/2] (1.15ns)   --->   "%data_l2_0_load_103 = load i9 %data_l2_0_addr_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7016 'load' 'data_l2_0_load_103' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7017 [1/1] (0.39ns)   --->   "%tmp_130 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_103, i8 %data_l2_2_load_103, i8 %data_l2_3_load_103, i8 %data_l2_0_load_103, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7017 'mux' 'tmp_130' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7018 [1/1] (0.00ns)   --->   "%zext_ln140_118 = zext i6 %lshr_ln140_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7018 'zext' 'zext_ln140_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7019 [1/1] (0.00ns)   --->   "%data_l2_2_addr_105 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7019 'getelementptr' 'data_l2_2_addr_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7020 [2/2] (1.15ns)   --->   "%data_l2_2_load_104 = load i9 %data_l2_2_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7020 'load' 'data_l2_2_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7021 [1/1] (0.00ns)   --->   "%data_l2_3_addr_105 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7021 'getelementptr' 'data_l2_3_addr_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7022 [2/2] (1.15ns)   --->   "%data_l2_3_load_104 = load i9 %data_l2_3_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7022 'load' 'data_l2_3_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7023 [1/1] (0.00ns)   --->   "%data_l2_0_addr_105 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7023 'getelementptr' 'data_l2_0_addr_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7024 [2/2] (1.15ns)   --->   "%data_l2_0_load_104 = load i9 %data_l2_0_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7024 'load' 'data_l2_0_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7025 [1/1] (0.00ns)   --->   "%data_l2_1_addr_105 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7025 'getelementptr' 'data_l2_1_addr_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7026 [2/2] (1.15ns)   --->   "%data_l2_1_load_104 = load i9 %data_l2_1_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7026 'load' 'data_l2_1_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7027 [1/1] (0.00ns)   --->   "%zext_ln140_119 = zext i6 %lshr_ln140_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7027 'zext' 'zext_ln140_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7028 [1/1] (0.00ns)   --->   "%data_l2_0_addr_106 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7028 'getelementptr' 'data_l2_0_addr_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7029 [2/2] (1.15ns)   --->   "%data_l2_0_load_105 = load i9 %data_l2_0_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7029 'load' 'data_l2_0_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7030 [1/1] (0.00ns)   --->   "%data_l2_1_addr_106 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7030 'getelementptr' 'data_l2_1_addr_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7031 [2/2] (1.15ns)   --->   "%data_l2_1_load_105 = load i9 %data_l2_1_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7031 'load' 'data_l2_1_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7032 [1/1] (0.00ns)   --->   "%data_l2_2_addr_106 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7032 'getelementptr' 'data_l2_2_addr_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7033 [2/2] (1.15ns)   --->   "%data_l2_2_load_105 = load i9 %data_l2_2_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7033 'load' 'data_l2_2_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7034 [1/1] (0.00ns)   --->   "%data_l2_3_addr_106 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7034 'getelementptr' 'data_l2_3_addr_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7035 [2/2] (1.15ns)   --->   "%data_l2_3_load_105 = load i9 %data_l2_3_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7035 'load' 'data_l2_3_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_138 : Operation 7036 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_204)   --->   "%mul_ln198_2 = mul i16 %p_cast673, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7036 'mul' 'mul_ln198_2' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7037 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_204)   --->   "%sext_ln204_7 = sext i16 %mul_ln198_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7037 'sext' 'sext_ln204_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7038 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_198 = add i17 %add_ln186_197, i17 %sext_ln204_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7038 'add' 'add_ln186_198' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7039 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i17 %add_ln186_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7039 'sext' 'sext_ln186_2' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7040 [1/1] (0.88ns)   --->   "%add_ln186 = add i32 %sext_ln186_2, i32 %add_ln186_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7040 'add' 'add_ln186' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7041 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186, i9 %output_l1_0_addr, i32 %output_l1_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7041 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_138 : Operation 7042 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_207)   --->   "%mul_ln198_3 = mul i16 %p_cast683, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7042 'mul' 'mul_ln198_3' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7043 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_207)   --->   "%sext_ln204_10 = sext i16 %mul_ln198_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7043 'sext' 'sext_ln204_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7044 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_210)   --->   "%mul_ln198_53 = mul i16 %p_cast676, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7044 'mul' 'mul_ln198_53' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7045 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_213)   --->   "%mul_ln198_54 = mul i16 %p_cast673, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7045 'mul' 'mul_ln198_54' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7046 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_201 = add i17 %add_ln186_200, i17 %sext_ln204_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7046 'add' 'add_ln186_201' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7047 [1/1] (0.00ns)   --->   "%sext_ln186_4 = sext i17 %add_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7047 'sext' 'sext_ln186_4' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7048 [1/1] (0.88ns)   --->   "%add_ln186_1 = add i32 %sext_ln186_4, i32 %add_ln186_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7048 'add' 'add_ln186_1' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7049 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_203 = add i17 %sext_ln198_5, i17 %sext_ln186_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7049 'add' 'add_ln186_203' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7050 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_204 = add i17 %add_ln186_203, i17 %sext_ln204_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7050 'add' 'add_ln186_204' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7051 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_1, i9 %output_l1_1_addr, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7051 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_138 : Operation 7052 [1/1] (0.00ns)   --->   "%sext_ln204_13 = sext i8 %tmp_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7052 'sext' 'sext_ln204_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7053 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_216)   --->   "%mul_ln198_4 = mul i16 %p_cast689, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7053 'mul' 'mul_ln198_4' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7054 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_219)   --->   "%mul_ln198_55 = mul i16 %p_cast683, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7054 'mul' 'mul_ln198_55' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7055 [1/1] (1.55ns)   --->   "%mul_ln192_4 = mul i16 %p_cast684, i16 %sext_ln204_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7055 'mul' 'mul_ln192_4' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7056 [1/1] (0.00ns)   --->   "%sext_ln198_8 = sext i16 %mul_ln192_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7056 'sext' 'sext_ln198_8' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7057 [1/1] (1.55ns)   --->   "%mul_ln192_54 = mul i16 %p_cast677, i16 %sext_ln204_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7057 'mul' 'mul_ln192_54' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7058 [1/1] (0.00ns)   --->   "%sext_ln198_9 = sext i16 %mul_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7058 'sext' 'sext_ln198_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7059 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_206 = add i17 %sext_ln198_7, i17 %sext_ln186_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7059 'add' 'add_ln186_206' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7060 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_207 = add i17 %add_ln186_206, i17 %sext_ln204_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7060 'add' 'add_ln186_207' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7061 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_209)   --->   "%mul_ln186_4 = mul i16 %p_cast687, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7061 'mul' 'mul_ln186_4' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7062 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_209)   --->   "%sext_ln186_10 = sext i16 %mul_ln186_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7062 'sext' 'sext_ln186_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7063 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_209 = add i17 %sext_ln198_8, i17 %sext_ln186_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7063 'add' 'add_ln186_209' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7064 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_212)   --->   "%mul_ln186_5 = mul i16 %p_cast680, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7064 'mul' 'mul_ln186_5' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7065 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_212)   --->   "%sext_ln186_13 = sext i16 %mul_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7065 'sext' 'sext_ln186_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7066 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_212 = add i17 %sext_ln198_9, i17 %sext_ln186_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7066 'add' 'add_ln186_212' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7067 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_215)   --->   "%mul_ln186_6 = mul i16 %p_cast698, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7067 'mul' 'mul_ln186_6' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7068 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_218)   --->   "%mul_ln186_55 = mul i16 %p_cast693, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7068 'mul' 'mul_ln186_55' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7069 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_221)   --->   "%mul_ln186_56 = mul i16 %p_cast687, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7069 'mul' 'mul_ln186_56' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7070 [1/1] (0.00ns)   --->   "%sext_ln186_21 = sext i8 %tmp_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7070 'sext' 'sext_ln186_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7071 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_224)   --->   "%mul_ln186_57 = mul i16 %p_cast680, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7071 'mul' 'mul_ln186_57' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7072 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_363)   --->   "%mul_ln198_91 = mul i16 %p_cast683, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7072 'mul' 'mul_ln198_91' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7073 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_363)   --->   "%sext_ln204_75 = sext i16 %mul_ln198_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7073 'sext' 'sext_ln204_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7074 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_366)   --->   "%mul_ln198_92 = mul i16 %p_cast676, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7074 'mul' 'mul_ln198_92' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7075 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_366)   --->   "%sext_ln204_76 = sext i16 %mul_ln198_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7075 'sext' 'sext_ln204_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7076 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_369)   --->   "%mul_ln198_93 = mul i16 %p_cast673, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7076 'mul' 'mul_ln198_93' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7077 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_357 = add i17 %add_ln186_356, i17 %sext_ln204_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7077 'add' 'add_ln186_357' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7078 [1/1] (0.00ns)   --->   "%sext_ln186_122 = sext i17 %add_ln186_357" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7078 'sext' 'sext_ln186_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7079 [1/1] (0.88ns)   --->   "%add_ln186_90 = add i32 %sext_ln186_122, i32 %add_ln186_355" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7079 'add' 'add_ln186_90' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7080 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_90, i9 %output_l1_0_addr_14, i32 %output_l1_0_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7080 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_138 : Operation 7081 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_372)   --->   "%mul_ln198_17 = mul i16 %p_cast689, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7081 'mul' 'mul_ln198_17' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7082 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_375)   --->   "%mul_ln198_94 = mul i16 %p_cast683, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7082 'mul' 'mul_ln198_94' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7083 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_378)   --->   "%mul_ln198_95 = mul i16 %p_cast676, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7083 'mul' 'mul_ln198_95' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7084 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_360 = add i17 %add_ln186_359, i17 %sext_ln204_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7084 'add' 'add_ln186_360' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7085 [1/1] (0.00ns)   --->   "%sext_ln186_124 = sext i17 %add_ln186_360" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7085 'sext' 'sext_ln186_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_138 : Operation 7086 [1/1] (0.88ns)   --->   "%add_ln186_18 = add i32 %sext_ln186_124, i32 %add_ln186_358" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7086 'add' 'add_ln186_18' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 7087 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_363 = add i17 %add_ln186_362, i17 %sext_ln204_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7087 'add' 'add_ln186_363' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7088 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_366 = add i17 %add_ln186_365, i17 %sext_ln204_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7088 'add' 'add_ln186_366' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_138 : Operation 7089 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_18, i9 %output_l1_3_addr_12, i32 %output_l1_3_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7089 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_138 : Operation 7090 [1/2] (1.15ns)   --->   "%data_l1_2_load_25 = load i10 %data_l1_2_addr_37, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7090 'load' 'data_l1_2_load_25' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_138 : Operation 7091 [1/2] (1.15ns)   --->   "%data_l1_2_load_26 = load i10 %data_l1_2_addr_38, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7091 'load' 'data_l1_2_load_26' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_138 : Operation 7092 [2/2] (1.15ns)   --->   "%data_l1_2_load_27 = load i10 %data_l1_2_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7092 'load' 'data_l1_2_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_138 : Operation 7093 [2/2] (1.15ns)   --->   "%data_l1_2_load_28 = load i10 %data_l1_2_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7093 'load' 'data_l1_2_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 139 <SV = 110> <Delay = 2.68>
ST_139 : Operation 7094 [1/2] (1.15ns)   --->   "%data_l2_2_load_104 = load i9 %data_l2_2_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7094 'load' 'data_l2_2_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7095 [1/2] (1.15ns)   --->   "%data_l2_3_load_104 = load i9 %data_l2_3_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7095 'load' 'data_l2_3_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7096 [1/2] (1.15ns)   --->   "%data_l2_0_load_104 = load i9 %data_l2_0_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7096 'load' 'data_l2_0_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7097 [1/2] (1.15ns)   --->   "%data_l2_1_load_104 = load i9 %data_l2_1_addr_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7097 'load' 'data_l2_1_load_104' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7098 [1/1] (0.39ns)   --->   "%tmp_131 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_104, i8 %data_l2_3_load_104, i8 %data_l2_0_load_104, i8 %data_l2_1_load_104, i64 %zext_ln140_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7098 'mux' 'tmp_131' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7099 [1/2] (1.15ns)   --->   "%data_l2_0_load_105 = load i9 %data_l2_0_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7099 'load' 'data_l2_0_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7100 [1/2] (1.15ns)   --->   "%data_l2_1_load_105 = load i9 %data_l2_1_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7100 'load' 'data_l2_1_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7101 [1/2] (1.15ns)   --->   "%data_l2_2_load_105 = load i9 %data_l2_2_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7101 'load' 'data_l2_2_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7102 [1/2] (1.15ns)   --->   "%data_l2_3_load_105 = load i9 %data_l2_3_addr_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7102 'load' 'data_l2_3_load_105' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7103 [1/1] (0.39ns)   --->   "%tmp_132 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_105, i8 %data_l2_1_load_105, i8 %data_l2_2_load_105, i8 %data_l2_3_load_105, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7103 'mux' 'tmp_132' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7104 [1/1] (0.70ns)   --->   "%add_ln141_106 = add i8, i8 %add_ln141_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 7104 'add' 'add_ln141_106' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7105 [1/1] (0.00ns)   --->   "%lshr_ln140_105 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_106, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7105 'partselect' 'lshr_ln140_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7106 [1/1] (0.00ns)   --->   "%zext_ln140_120 = zext i6 %lshr_ln140_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7106 'zext' 'zext_ln140_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7107 [1/1] (0.00ns)   --->   "%data_l2_1_addr_107 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7107 'getelementptr' 'data_l2_1_addr_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7108 [2/2] (1.15ns)   --->   "%data_l2_1_load_106 = load i9 %data_l2_1_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7108 'load' 'data_l2_1_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7109 [1/1] (0.00ns)   --->   "%data_l2_2_addr_107 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7109 'getelementptr' 'data_l2_2_addr_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7110 [2/2] (1.15ns)   --->   "%data_l2_2_load_106 = load i9 %data_l2_2_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7110 'load' 'data_l2_2_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7111 [1/1] (0.00ns)   --->   "%data_l2_3_addr_107 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7111 'getelementptr' 'data_l2_3_addr_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7112 [2/2] (1.15ns)   --->   "%data_l2_3_load_106 = load i9 %data_l2_3_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7112 'load' 'data_l2_3_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7113 [1/1] (0.00ns)   --->   "%data_l2_0_addr_107 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7113 'getelementptr' 'data_l2_0_addr_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7114 [2/2] (1.15ns)   --->   "%data_l2_0_load_106 = load i9 %data_l2_0_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7114 'load' 'data_l2_0_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7115 [1/1] (0.70ns)   --->   "%add_ln141_107 = add i8, i8 %add_ln141_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 7115 'add' 'add_ln141_107' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7116 [1/1] (0.00ns)   --->   "%lshr_ln140_106 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_107, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7116 'partselect' 'lshr_ln140_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7117 [1/1] (0.00ns)   --->   "%zext_ln140_121 = zext i6 %lshr_ln140_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7117 'zext' 'zext_ln140_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7118 [1/1] (0.00ns)   --->   "%data_l2_2_addr_108 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7118 'getelementptr' 'data_l2_2_addr_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7119 [2/2] (1.15ns)   --->   "%data_l2_2_load_107 = load i9 %data_l2_2_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7119 'load' 'data_l2_2_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7120 [1/1] (0.00ns)   --->   "%data_l2_3_addr_108 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7120 'getelementptr' 'data_l2_3_addr_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7121 [2/2] (1.15ns)   --->   "%data_l2_3_load_107 = load i9 %data_l2_3_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7121 'load' 'data_l2_3_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7122 [1/1] (0.00ns)   --->   "%data_l2_0_addr_108 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7122 'getelementptr' 'data_l2_0_addr_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7123 [2/2] (1.15ns)   --->   "%data_l2_0_load_107 = load i9 %data_l2_0_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7123 'load' 'data_l2_0_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7124 [1/1] (0.00ns)   --->   "%data_l2_1_addr_108 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7124 'getelementptr' 'data_l2_1_addr_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7125 [2/2] (1.15ns)   --->   "%data_l2_1_load_107 = load i9 %data_l2_1_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7125 'load' 'data_l2_1_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_139 : Operation 7126 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_210)   --->   "%mul_ln198_53 = mul i16 %p_cast676, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7126 'mul' 'mul_ln198_53' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7127 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_210)   --->   "%sext_ln204_11 = sext i16 %mul_ln198_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7127 'sext' 'sext_ln204_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7128 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_213)   --->   "%mul_ln198_54 = mul i16 %p_cast673, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7128 'mul' 'mul_ln198_54' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7129 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_213)   --->   "%sext_ln204_12 = sext i16 %mul_ln198_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7129 'sext' 'sext_ln204_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7130 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_204 = add i17 %add_ln186_203, i17 %sext_ln204_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7130 'add' 'add_ln186_204' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7131 [1/1] (0.00ns)   --->   "%sext_ln186_7 = sext i17 %add_ln186_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7131 'sext' 'sext_ln186_7' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7132 [1/1] (0.88ns)   --->   "%add_ln186_2 = add i32 %sext_ln186_7, i32 %add_ln186_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7132 'add' 'add_ln186_2' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7133 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_2, i9 %output_l1_0_addr_1, i32 %output_l1_0_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7133 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_139 : Operation 7134 [1/1] (0.00ns)   --->   "%sext_ln192_5 = sext i8 %tmp_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7134 'sext' 'sext_ln192_5' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7135 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_216)   --->   "%mul_ln198_4 = mul i16 %p_cast689, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7135 'mul' 'mul_ln198_4' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7136 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_219)   --->   "%mul_ln198_55 = mul i16 %p_cast683, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7136 'mul' 'mul_ln198_55' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7137 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_222)   --->   "%mul_ln198_56 = mul i16 %p_cast676, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7137 'mul' 'mul_ln198_56' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7138 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_225)   --->   "%mul_ln198_57 = mul i16 %p_cast673, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7138 'mul' 'mul_ln198_57' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_207 = add i17 %add_ln186_206, i17 %sext_ln204_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7139 'add' 'add_ln186_207' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7140 [1/1] (0.00ns)   --->   "%sext_ln186_9 = sext i17 %add_ln186_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7140 'sext' 'sext_ln186_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7141 [1/1] (0.88ns)   --->   "%add_ln186_3 = add i32 %sext_ln186_9, i32 %add_ln186_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7141 'add' 'add_ln186_3' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7142 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_209 = add i17 %sext_ln198_8, i17 %sext_ln186_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7142 'add' 'add_ln186_209' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7143 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_210 = add i17 %add_ln186_209, i17 %sext_ln204_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7143 'add' 'add_ln186_210' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7144 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_212 = add i17 %sext_ln198_9, i17 %sext_ln186_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7144 'add' 'add_ln186_212' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_213 = add i17 %add_ln186_212, i17 %sext_ln204_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7145 'add' 'add_ln186_213' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7146 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_3, i9 %output_l1_2_addr, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7146 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_139 : Operation 7147 [1/1] (1.55ns)   --->   "%mul_ln192_5 = mul i16 %p_cast695, i16 %sext_ln204_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7147 'mul' 'mul_ln192_5' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7148 [1/1] (0.00ns)   --->   "%sext_ln198_10 = sext i16 %mul_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7148 'sext' 'sext_ln198_10' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7149 [1/1] (1.55ns)   --->   "%mul_ln192_55 = mul i16 %p_cast690, i16 %sext_ln204_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7149 'mul' 'mul_ln192_55' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7150 [1/1] (0.00ns)   --->   "%sext_ln198_11 = sext i16 %mul_ln192_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7150 'sext' 'sext_ln198_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7151 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_215)   --->   "%mul_ln186_6 = mul i16 %p_cast698, i16 %sext_ln186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7151 'mul' 'mul_ln186_6' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7152 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_215)   --->   "%sext_ln186_15 = sext i16 %mul_ln186_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7152 'sext' 'sext_ln186_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7153 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_215 = add i17 %sext_ln198_10, i17 %sext_ln186_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7153 'add' 'add_ln186_215' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7154 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_218)   --->   "%mul_ln186_55 = mul i16 %p_cast693, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7154 'mul' 'mul_ln186_55' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7155 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_218)   --->   "%sext_ln186_17 = sext i16 %mul_ln186_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7155 'sext' 'sext_ln186_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7156 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_218 = add i17 %sext_ln198_11, i17 %sext_ln186_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7156 'add' 'add_ln186_218' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7157 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_221)   --->   "%mul_ln186_56 = mul i16 %p_cast687, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7157 'mul' 'mul_ln186_56' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7158 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_224)   --->   "%mul_ln186_57 = mul i16 %p_cast680, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7158 'mul' 'mul_ln186_57' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7159 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_227)   --->   "%mul_ln186_7 = mul i16 %p_cast698, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7159 'mul' 'mul_ln186_7' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7160 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_230)   --->   "%mul_ln186_58 = mul i16 %p_cast693, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7160 'mul' 'mul_ln186_58' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7161 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_369)   --->   "%mul_ln198_93 = mul i16 %p_cast673, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7161 'mul' 'mul_ln198_93' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7162 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_369)   --->   "%sext_ln204_77 = sext i16 %mul_ln198_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7162 'sext' 'sext_ln204_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7163 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_372)   --->   "%mul_ln198_17 = mul i16 %p_cast689, i16 %sext_ln192_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7163 'mul' 'mul_ln198_17' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7164 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_372)   --->   "%sext_ln204_79 = sext i16 %mul_ln198_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7164 'sext' 'sext_ln204_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7165 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_375)   --->   "%mul_ln198_94 = mul i16 %p_cast683, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7165 'mul' 'mul_ln198_94' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7166 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_378)   --->   "%mul_ln198_95 = mul i16 %p_cast676, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7166 'mul' 'mul_ln198_95' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7167 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_363 = add i17 %add_ln186_362, i17 %sext_ln204_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7167 'add' 'add_ln186_363' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7168 [1/1] (0.00ns)   --->   "%sext_ln186_126 = sext i17 %add_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7168 'sext' 'sext_ln186_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7169 [1/1] (0.88ns)   --->   "%add_ln186_91 = add i32 %sext_ln186_126, i32 %add_ln186_361" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7169 'add' 'add_ln186_91' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7170 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_366 = add i17 %add_ln186_365, i17 %sext_ln204_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7170 'add' 'add_ln186_366' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7171 [1/1] (0.00ns)   --->   "%sext_ln186_128 = sext i17 %add_ln186_366" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7171 'sext' 'sext_ln186_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_139 : Operation 7172 [1/1] (0.88ns)   --->   "%add_ln186_92 = add i32 %sext_ln186_128, i32 %add_ln186_364" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7172 'add' 'add_ln186_92' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 7173 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_369 = add i17 %add_ln186_368, i17 %sext_ln204_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7173 'add' 'add_ln186_369' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7174 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_91, i9 %output_l1_2_addr_13, i32 %output_l1_2_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7174 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_139 : Operation 7175 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_92, i9 %output_l1_1_addr_14, i32 %output_l1_1_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7175 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_139 : Operation 7176 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_384)   --->   "%mul_ln198_18 = mul i16 %p_cast689, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7176 'mul' 'mul_ln198_18' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7177 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_387)   --->   "%mul_ln198_97 = mul i16 %p_cast683, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7177 'mul' 'mul_ln198_97' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7178 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_372 = add i17 %add_ln186_371, i17 %sext_ln204_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7178 'add' 'add_ln186_372' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_139 : Operation 7179 [1/2] (1.15ns)   --->   "%data_l1_2_load_27 = load i10 %data_l1_2_addr_39, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7179 'load' 'data_l1_2_load_27' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_139 : Operation 7180 [1/2] (1.15ns)   --->   "%data_l1_2_load_28 = load i10 %data_l1_2_addr_40, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7180 'load' 'data_l1_2_load_28' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_139 : Operation 7181 [2/2] (1.15ns)   --->   "%data_l1_2_load_29 = load i10 %data_l1_2_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7181 'load' 'data_l1_2_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_139 : Operation 7182 [2/2] (1.15ns)   --->   "%data_l1_2_load_30 = load i10 %data_l1_2_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7182 'load' 'data_l1_2_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>

State 140 <SV = 111> <Delay = 2.68>
ST_140 : Operation 7183 [1/2] (1.15ns)   --->   "%data_l2_1_load_106 = load i9 %data_l2_1_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7183 'load' 'data_l2_1_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7184 [1/2] (1.15ns)   --->   "%data_l2_2_load_106 = load i9 %data_l2_2_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7184 'load' 'data_l2_2_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7185 [1/2] (1.15ns)   --->   "%data_l2_3_load_106 = load i9 %data_l2_3_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7185 'load' 'data_l2_3_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7186 [1/2] (1.15ns)   --->   "%data_l2_0_load_106 = load i9 %data_l2_0_addr_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7186 'load' 'data_l2_0_load_106' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7187 [1/1] (0.39ns)   --->   "%tmp_133 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_1_load_106, i8 %data_l2_2_load_106, i8 %data_l2_3_load_106, i8 %data_l2_0_load_106, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7187 'mux' 'tmp_133' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7188 [1/2] (1.15ns)   --->   "%data_l2_2_load_107 = load i9 %data_l2_2_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7188 'load' 'data_l2_2_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7189 [1/2] (1.15ns)   --->   "%data_l2_3_load_107 = load i9 %data_l2_3_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7189 'load' 'data_l2_3_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7190 [1/2] (1.15ns)   --->   "%data_l2_0_load_107 = load i9 %data_l2_0_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7190 'load' 'data_l2_0_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7191 [1/2] (1.15ns)   --->   "%data_l2_1_load_107 = load i9 %data_l2_1_addr_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7191 'load' 'data_l2_1_load_107' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7192 [1/1] (0.39ns)   --->   "%tmp_134 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_2_load_107, i8 %data_l2_3_load_107, i8 %data_l2_0_load_107, i8 %data_l2_1_load_107, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7192 'mux' 'tmp_134' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7193 [1/1] (0.70ns)   --->   "%add_ln141_108 = add i8, i8 %add_ln141_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 7193 'add' 'add_ln141_108' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7194 [1/1] (0.00ns)   --->   "%lshr_ln140_107 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_108, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7194 'partselect' 'lshr_ln140_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7195 [1/1] (0.00ns)   --->   "%zext_ln140_122 = zext i6 %lshr_ln140_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7195 'zext' 'zext_ln140_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7196 [1/1] (0.00ns)   --->   "%data_l2_3_addr_109 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7196 'getelementptr' 'data_l2_3_addr_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7197 [2/2] (1.15ns)   --->   "%data_l2_3_load_108 = load i9 %data_l2_3_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7197 'load' 'data_l2_3_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7198 [1/1] (0.00ns)   --->   "%data_l2_0_addr_109 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7198 'getelementptr' 'data_l2_0_addr_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7199 [2/2] (1.15ns)   --->   "%data_l2_0_load_108 = load i9 %data_l2_0_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7199 'load' 'data_l2_0_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7200 [1/1] (0.00ns)   --->   "%data_l2_1_addr_109 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7200 'getelementptr' 'data_l2_1_addr_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7201 [2/2] (1.15ns)   --->   "%data_l2_1_load_108 = load i9 %data_l2_1_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7201 'load' 'data_l2_1_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7202 [1/1] (0.00ns)   --->   "%data_l2_2_addr_109 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7202 'getelementptr' 'data_l2_2_addr_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7203 [2/2] (1.15ns)   --->   "%data_l2_2_load_108 = load i9 %data_l2_2_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7203 'load' 'data_l2_2_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7204 [1/1] (0.70ns)   --->   "%add_ln141_109 = add i8, i8 %add_ln141_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141]   --->   Operation 7204 'add' 'add_ln141_109' <Predicate = (!icmp_ln108)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7205 [1/1] (0.00ns)   --->   "%lshr_ln140_108 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln141_109, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7205 'partselect' 'lshr_ln140_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7206 [1/1] (0.00ns)   --->   "%zext_ln140_123 = zext i6 %lshr_ln140_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7206 'zext' 'zext_ln140_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7207 [1/1] (0.00ns)   --->   "%data_l2_0_addr_110 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln140_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7207 'getelementptr' 'data_l2_0_addr_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7208 [2/2] (1.15ns)   --->   "%data_l2_0_load_109 = load i9 %data_l2_0_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7208 'load' 'data_l2_0_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7209 [1/1] (0.00ns)   --->   "%data_l2_1_addr_110 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln140_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7209 'getelementptr' 'data_l2_1_addr_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7210 [2/2] (1.15ns)   --->   "%data_l2_1_load_109 = load i9 %data_l2_1_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7210 'load' 'data_l2_1_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7211 [1/1] (0.00ns)   --->   "%data_l2_2_addr_110 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln140_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7211 'getelementptr' 'data_l2_2_addr_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7212 [2/2] (1.15ns)   --->   "%data_l2_2_load_109 = load i9 %data_l2_2_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7212 'load' 'data_l2_2_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7213 [1/1] (0.00ns)   --->   "%data_l2_3_addr_110 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln140_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7213 'getelementptr' 'data_l2_3_addr_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7214 [2/2] (1.15ns)   --->   "%data_l2_3_load_109 = load i9 %data_l2_3_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7214 'load' 'data_l2_3_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_140 : Operation 7215 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_216)   --->   "%mul_ln198_4 = mul i16 %p_cast689, i16 %sext_ln204_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7215 'mul' 'mul_ln198_4' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7216 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_216)   --->   "%sext_ln204_14 = sext i16 %mul_ln198_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7216 'sext' 'sext_ln204_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7217 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_219)   --->   "%mul_ln198_55 = mul i16 %p_cast683, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7217 'mul' 'mul_ln198_55' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7218 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_219)   --->   "%sext_ln204_15 = sext i16 %mul_ln198_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7218 'sext' 'sext_ln204_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7219 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_222)   --->   "%mul_ln198_56 = mul i16 %p_cast676, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7219 'mul' 'mul_ln198_56' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7220 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_225)   --->   "%mul_ln198_57 = mul i16 %p_cast673, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7220 'mul' 'mul_ln198_57' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7221 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_210 = add i17 %add_ln186_209, i17 %sext_ln204_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7221 'add' 'add_ln186_210' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7222 [1/1] (0.00ns)   --->   "%sext_ln186_11 = sext i17 %add_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7222 'sext' 'sext_ln186_11' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7223 [1/1] (0.88ns)   --->   "%add_ln186_4 = add i32 %sext_ln186_11, i32 %add_ln186_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7223 'add' 'add_ln186_4' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7224 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_213 = add i17 %add_ln186_212, i17 %sext_ln204_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7224 'add' 'add_ln186_213' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7225 [1/1] (0.00ns)   --->   "%sext_ln186_14 = sext i17 %add_ln186_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7225 'sext' 'sext_ln186_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7226 [1/1] (0.88ns)   --->   "%add_ln186_5 = add i32 %sext_ln186_14, i32 %add_ln186_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7226 'add' 'add_ln186_5' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7227 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_4, i9 %output_l1_1_addr_1, i32 %output_l1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7227 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_140 : Operation 7228 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_5, i9 %output_l1_0_addr_2, i32 %output_l1_0_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7228 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_140 : Operation 7229 [1/1] (0.00ns)   --->   "%sext_ln204_18 = sext i8 %tmp_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7229 'sext' 'sext_ln204_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7230 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_228)   --->   "%mul_ln198_5 = mul i16 %p_cast689, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7230 'mul' 'mul_ln198_5' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7231 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_231)   --->   "%mul_ln198_58 = mul i16 %p_cast683, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7231 'mul' 'mul_ln198_58' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7232 [1/1] (1.55ns)   --->   "%mul_ln192_56 = mul i16 %p_cast684, i16 %sext_ln204_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7232 'mul' 'mul_ln192_56' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7233 [1/1] (0.00ns)   --->   "%sext_ln198_12 = sext i16 %mul_ln192_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7233 'sext' 'sext_ln198_12' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7234 [1/1] (1.55ns)   --->   "%mul_ln192_57 = mul i16 %p_cast677, i16 %sext_ln204_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7234 'mul' 'mul_ln192_57' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7235 [1/1] (0.00ns)   --->   "%sext_ln198_13 = sext i16 %mul_ln192_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7235 'sext' 'sext_ln198_13' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7236 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_215 = add i17 %sext_ln198_10, i17 %sext_ln186_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7236 'add' 'add_ln186_215' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7237 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_216 = add i17 %add_ln186_215, i17 %sext_ln204_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7237 'add' 'add_ln186_216' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7238 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_218 = add i17 %sext_ln198_11, i17 %sext_ln186_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7238 'add' 'add_ln186_218' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7239 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_219 = add i17 %add_ln186_218, i17 %sext_ln204_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7239 'add' 'add_ln186_219' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7240 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_221)   --->   "%mul_ln186_56 = mul i16 %p_cast687, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7240 'mul' 'mul_ln186_56' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7241 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_221)   --->   "%sext_ln186_19 = sext i16 %mul_ln186_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7241 'sext' 'sext_ln186_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7242 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_221 = add i17 %sext_ln198_12, i17 %sext_ln186_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7242 'add' 'add_ln186_221' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7243 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_224)   --->   "%mul_ln186_57 = mul i16 %p_cast680, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7243 'mul' 'mul_ln186_57' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7244 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_224)   --->   "%sext_ln186_22 = sext i16 %mul_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7244 'sext' 'sext_ln186_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7245 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_224 = add i17 %sext_ln198_13, i17 %sext_ln186_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7245 'add' 'add_ln186_224' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7246 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_227)   --->   "%mul_ln186_7 = mul i16 %p_cast698, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7246 'mul' 'mul_ln186_7' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7247 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_230)   --->   "%mul_ln186_58 = mul i16 %p_cast693, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7247 'mul' 'mul_ln186_58' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7248 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_233)   --->   "%mul_ln186_59 = mul i16 %p_cast687, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7248 'mul' 'mul_ln186_59' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7249 [1/1] (0.00ns)   --->   "%sext_ln186_30 = sext i8 %tmp_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7249 'sext' 'sext_ln186_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7250 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_236)   --->   "%mul_ln186_60 = mul i16 %p_cast680, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7250 'mul' 'mul_ln186_60' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7251 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_375)   --->   "%mul_ln198_94 = mul i16 %p_cast683, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7251 'mul' 'mul_ln198_94' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7252 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_375)   --->   "%sext_ln204_80 = sext i16 %mul_ln198_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7252 'sext' 'sext_ln204_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7253 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_378)   --->   "%mul_ln198_95 = mul i16 %p_cast676, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7253 'mul' 'mul_ln198_95' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7254 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_378)   --->   "%sext_ln204_81 = sext i16 %mul_ln198_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7254 'sext' 'sext_ln204_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7255 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_369 = add i17 %add_ln186_368, i17 %sext_ln204_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7255 'add' 'add_ln186_369' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7256 [1/1] (0.00ns)   --->   "%sext_ln186_131 = sext i17 %add_ln186_369" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7256 'sext' 'sext_ln186_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7257 [1/1] (0.88ns)   --->   "%add_ln186_93 = add i32 %sext_ln186_131, i32 %add_ln186_367" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7257 'add' 'add_ln186_93' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7258 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_93, i9 %output_l1_0_addr_15, i32 %output_l1_0_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7258 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_140 : Operation 7259 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_384)   --->   "%mul_ln198_18 = mul i16 %p_cast689, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7259 'mul' 'mul_ln198_18' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7260 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_387)   --->   "%mul_ln198_97 = mul i16 %p_cast683, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7260 'mul' 'mul_ln198_97' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7261 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_372 = add i17 %add_ln186_371, i17 %sext_ln204_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7261 'add' 'add_ln186_372' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7262 [1/1] (0.00ns)   --->   "%sext_ln186_133 = sext i17 %add_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7262 'sext' 'sext_ln186_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_140 : Operation 7263 [1/1] (0.88ns)   --->   "%add_ln186_19 = add i32 %sext_ln186_133, i32 %add_ln186_370" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7263 'add' 'add_ln186_19' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 7264 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_375 = add i17 %add_ln186_374, i17 %sext_ln204_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7264 'add' 'add_ln186_375' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7265 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_378 = add i17 %add_ln186_377, i17 %sext_ln204_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7265 'add' 'add_ln186_378' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7266 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_19, i9 %output_l1_3_addr_13, i32 %output_l1_3_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 7266 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_140 : Operation 7267 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_396)   --->   "%mul_ln198_19 = mul i16 %p_cast689, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7267 'mul' 'mul_ln198_19' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_140 : Operation 7268 [1/2] (1.15ns)   --->   "%data_l1_2_load_29 = load i10 %data_l1_2_addr_41, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7268 'load' 'data_l1_2_load_29' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_140 : Operation 7269 [1/2] (1.15ns)   --->   "%data_l1_2_load_30 = load i10 %data_l1_2_addr_42, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7269 'load' 'data_l1_2_load_30' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_140 : Operation 7270 [2/2] (1.15ns)   --->   "%data_l1_2_load_31 = load i10 %data_l1_2_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7270 'load' 'data_l1_2_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_140 : Operation 7271 [2/2] (1.15ns)   --->   "%data_l1_2_load_32 = load i10 %data_l1_2_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7271 'load' 'data_l1_2_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_140 : Operation 7272 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_769)   --->   "%mul_ln204_193 = mul i16 %p_cast675, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7272 'mul' 'mul_ln204_193' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 141 <SV = 112> <Delay = 2.19>
ST_141 : Operation 7273 [1/2] (1.15ns)   --->   "%data_l2_3_load_108 = load i9 %data_l2_3_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7273 'load' 'data_l2_3_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7274 [1/2] (1.15ns)   --->   "%data_l2_0_load_108 = load i9 %data_l2_0_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7274 'load' 'data_l2_0_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7275 [1/2] (1.15ns)   --->   "%data_l2_1_load_108 = load i9 %data_l2_1_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7275 'load' 'data_l2_1_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7276 [1/2] (1.15ns)   --->   "%data_l2_2_load_108 = load i9 %data_l2_2_addr_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7276 'load' 'data_l2_2_load_108' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7277 [1/1] (0.39ns)   --->   "%tmp_135 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_3_load_108, i8 %data_l2_0_load_108, i8 %data_l2_1_load_108, i8 %data_l2_2_load_108, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7277 'mux' 'tmp_135' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7278 [1/2] (1.15ns)   --->   "%data_l2_0_load_109 = load i9 %data_l2_0_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7278 'load' 'data_l2_0_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7279 [1/2] (1.15ns)   --->   "%data_l2_1_load_109 = load i9 %data_l2_1_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7279 'load' 'data_l2_1_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7280 [1/2] (1.15ns)   --->   "%data_l2_2_load_109 = load i9 %data_l2_2_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7280 'load' 'data_l2_2_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7281 [1/2] (1.15ns)   --->   "%data_l2_3_load_109 = load i9 %data_l2_3_addr_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7281 'load' 'data_l2_3_load_109' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_141 : Operation 7282 [1/1] (0.39ns)   --->   "%tmp_136 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load_109, i8 %data_l2_1_load_109, i8 %data_l2_2_load_109, i8 %data_l2_3_load_109, i64 %zext_ln140_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140]   --->   Operation 7282 'mux' 'tmp_136' <Predicate = (!icmp_ln108)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7283 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_222)   --->   "%mul_ln198_56 = mul i16 %p_cast676, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7283 'mul' 'mul_ln198_56' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7284 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_222)   --->   "%sext_ln204_16 = sext i16 %mul_ln198_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7284 'sext' 'sext_ln204_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7285 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_225)   --->   "%mul_ln198_57 = mul i16 %p_cast673, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7285 'mul' 'mul_ln198_57' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7286 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_225)   --->   "%sext_ln204_17 = sext i16 %mul_ln198_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7286 'sext' 'sext_ln204_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7287 [1/1] (0.00ns)   --->   "%sext_ln192_9 = sext i8 %tmp_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7287 'sext' 'sext_ln192_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7288 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_228)   --->   "%mul_ln198_5 = mul i16 %p_cast689, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7288 'mul' 'mul_ln198_5' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7289 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_231)   --->   "%mul_ln198_58 = mul i16 %p_cast683, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7289 'mul' 'mul_ln198_58' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7290 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_234)   --->   "%mul_ln198_59 = mul i16 %p_cast676, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7290 'mul' 'mul_ln198_59' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7291 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_237)   --->   "%mul_ln198_60 = mul i16 %p_cast673, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7291 'mul' 'mul_ln198_60' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7292 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_216 = add i17 %add_ln186_215, i17 %sext_ln204_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7292 'add' 'add_ln186_216' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7293 [1/1] (0.00ns)   --->   "%sext_ln186_16 = sext i17 %add_ln186_216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7293 'sext' 'sext_ln186_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7294 [1/1] (0.88ns)   --->   "%add_ln186_6 = add i32 %sext_ln186_16, i32 %add_ln186_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7294 'add' 'add_ln186_6' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_219 = add i17 %add_ln186_218, i17 %sext_ln204_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7295 'add' 'add_ln186_219' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7296 [1/1] (0.00ns)   --->   "%sext_ln186_18 = sext i17 %add_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7296 'sext' 'sext_ln186_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7297 [1/1] (0.88ns)   --->   "%add_ln186_55 = add i32 %sext_ln186_18, i32 %add_ln186_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7297 'add' 'add_ln186_55' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7298 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_221 = add i17 %sext_ln198_12, i17 %sext_ln186_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7298 'add' 'add_ln186_221' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7299 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_222 = add i17 %add_ln186_221, i17 %sext_ln204_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7299 'add' 'add_ln186_222' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7300 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_224 = add i17 %sext_ln198_13, i17 %sext_ln186_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7300 'add' 'add_ln186_224' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7301 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_225 = add i17 %add_ln186_224, i17 %sext_ln204_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7301 'add' 'add_ln186_225' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7302 [1/1] (1.55ns)   --->   "%mul_ln192_6 = mul i16 %p_cast695, i16 %sext_ln204_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7302 'mul' 'mul_ln192_6' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7303 [1/1] (0.00ns)   --->   "%sext_ln198_14 = sext i16 %mul_ln192_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7303 'sext' 'sext_ln198_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7304 [1/1] (1.55ns)   --->   "%mul_ln192_58 = mul i16 %p_cast690, i16 %sext_ln204_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7304 'mul' 'mul_ln192_58' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7305 [1/1] (0.00ns)   --->   "%sext_ln198_15 = sext i16 %mul_ln192_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7305 'sext' 'sext_ln198_15' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7306 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_227)   --->   "%mul_ln186_7 = mul i16 %p_cast698, i16 %sext_ln186_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7306 'mul' 'mul_ln186_7' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7307 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_227)   --->   "%sext_ln186_24 = sext i16 %mul_ln186_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7307 'sext' 'sext_ln186_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7308 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_227 = add i17 %sext_ln198_14, i17 %sext_ln186_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7308 'add' 'add_ln186_227' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7309 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_230)   --->   "%mul_ln186_58 = mul i16 %p_cast693, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7309 'mul' 'mul_ln186_58' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7310 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_230)   --->   "%sext_ln186_26 = sext i16 %mul_ln186_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7310 'sext' 'sext_ln186_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7311 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_230 = add i17 %sext_ln198_15, i17 %sext_ln186_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7311 'add' 'add_ln186_230' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7312 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_233)   --->   "%mul_ln186_59 = mul i16 %p_cast687, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7312 'mul' 'mul_ln186_59' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7313 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_236)   --->   "%mul_ln186_60 = mul i16 %p_cast680, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7313 'mul' 'mul_ln186_60' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7314 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_239)   --->   "%mul_ln186_8 = mul i16 %p_cast698, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7314 'mul' 'mul_ln186_8' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7315 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_242)   --->   "%mul_ln186_61 = mul i16 %p_cast693, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7315 'mul' 'mul_ln186_61' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7316 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_384)   --->   "%mul_ln198_18 = mul i16 %p_cast689, i16 %sext_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7316 'mul' 'mul_ln198_18' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7317 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_384)   --->   "%sext_ln204_84 = sext i16 %mul_ln198_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7317 'sext' 'sext_ln204_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7318 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_387)   --->   "%mul_ln198_97 = mul i16 %p_cast683, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7318 'mul' 'mul_ln198_97' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7319 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_387)   --->   "%sext_ln204_85 = sext i16 %mul_ln198_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7319 'sext' 'sext_ln204_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7320 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_375 = add i17 %add_ln186_374, i17 %sext_ln204_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7320 'add' 'add_ln186_375' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7321 [1/1] (0.00ns)   --->   "%sext_ln186_135 = sext i17 %add_ln186_375" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7321 'sext' 'sext_ln186_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7322 [1/1] (0.88ns)   --->   "%add_ln186_94 = add i32 %sext_ln186_135, i32 %add_ln186_373" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7322 'add' 'add_ln186_94' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7323 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_378 = add i17 %add_ln186_377, i17 %sext_ln204_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7323 'add' 'add_ln186_378' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7324 [1/1] (0.00ns)   --->   "%sext_ln186_137 = sext i17 %add_ln186_378" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7324 'sext' 'sext_ln186_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_141 : Operation 7325 [1/1] (0.88ns)   --->   "%add_ln186_95 = add i32 %sext_ln186_137, i32 %add_ln186_376" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7325 'add' 'add_ln186_95' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 7326 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_396)   --->   "%mul_ln198_19 = mul i16 %p_cast689, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7326 'mul' 'mul_ln198_19' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7327 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_384 = add i17 %add_ln186_383, i17 %sext_ln204_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7327 'add' 'add_ln186_384' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7328 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_387 = add i17 %add_ln186_386, i17 %sext_ln204_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7328 'add' 'add_ln186_387' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7329 [1/2] (1.15ns)   --->   "%data_l1_2_load_31 = load i10 %data_l1_2_addr_43, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7329 'load' 'data_l1_2_load_31' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_141 : Operation 7330 [1/2] (1.15ns)   --->   "%data_l1_2_load_32 = load i10 %data_l1_2_addr_44, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7330 'load' 'data_l1_2_load_32' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_141 : Operation 7331 [2/2] (1.15ns)   --->   "%data_l1_2_load_33 = load i10 %data_l1_2_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7331 'load' 'data_l1_2_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_141 : Operation 7332 [2/2] (1.15ns)   --->   "%data_l1_2_load_34 = load i10 %data_l1_2_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7332 'load' 'data_l1_2_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_141 : Operation 7333 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_769)   --->   "%mul_ln204_193 = mul i16 %p_cast675, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7333 'mul' 'mul_ln204_193' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7334 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_772)   --->   "%mul_ln204_194 = mul i16 %p_cast672, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7334 'mul' 'mul_ln204_194' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_141 : Operation 7335 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_775)   --->   "%mul_ln204_50 = mul i16 %p_cast682, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7335 'mul' 'mul_ln204_50' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 142 <SV = 113> <Delay = 2.19>
ST_142 : Operation 7336 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_228)   --->   "%mul_ln198_5 = mul i16 %p_cast689, i16 %sext_ln192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7336 'mul' 'mul_ln198_5' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7337 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_228)   --->   "%sext_ln204_19 = sext i16 %mul_ln198_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7337 'sext' 'sext_ln204_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7338 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_231)   --->   "%mul_ln198_58 = mul i16 %p_cast683, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7338 'mul' 'mul_ln198_58' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7339 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_231)   --->   "%sext_ln204_20 = sext i16 %mul_ln198_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7339 'sext' 'sext_ln204_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7340 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_234)   --->   "%mul_ln198_59 = mul i16 %p_cast676, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7340 'mul' 'mul_ln198_59' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7341 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_237)   --->   "%mul_ln198_60 = mul i16 %p_cast673, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7341 'mul' 'mul_ln198_60' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7342 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_222 = add i17 %add_ln186_221, i17 %sext_ln204_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7342 'add' 'add_ln186_222' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7343 [1/1] (0.00ns)   --->   "%sext_ln186_20 = sext i17 %add_ln186_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7343 'sext' 'sext_ln186_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7344 [1/1] (0.88ns)   --->   "%add_ln186_56 = add i32 %sext_ln186_20, i32 %add_ln186_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7344 'add' 'add_ln186_56' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 7345 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_225 = add i17 %add_ln186_224, i17 %sext_ln204_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7345 'add' 'add_ln186_225' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7346 [1/1] (0.00ns)   --->   "%sext_ln186_23 = sext i17 %add_ln186_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7346 'sext' 'sext_ln186_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7347 [1/1] (0.88ns)   --->   "%add_ln186_57 = add i32 %sext_ln186_23, i32 %add_ln186_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7347 'add' 'add_ln186_57' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 7348 [1/1] (0.00ns)   --->   "%sext_ln204_23 = sext i8 %tmp_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7348 'sext' 'sext_ln204_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7349 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_240)   --->   "%mul_ln198_6 = mul i16 %p_cast689, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7349 'mul' 'mul_ln198_6' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7350 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_243)   --->   "%mul_ln198_61 = mul i16 %p_cast683, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7350 'mul' 'mul_ln198_61' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7351 [1/1] (1.55ns)   --->   "%mul_ln192_59 = mul i16 %p_cast684, i16 %sext_ln204_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7351 'mul' 'mul_ln192_59' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 7352 [1/1] (0.00ns)   --->   "%sext_ln198_16 = sext i16 %mul_ln192_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7352 'sext' 'sext_ln198_16' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7353 [1/1] (1.55ns)   --->   "%mul_ln192_60 = mul i16 %p_cast677, i16 %sext_ln204_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7353 'mul' 'mul_ln192_60' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 7354 [1/1] (0.00ns)   --->   "%sext_ln198_17 = sext i16 %mul_ln192_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7354 'sext' 'sext_ln198_17' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7355 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_227 = add i17 %sext_ln198_14, i17 %sext_ln186_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7355 'add' 'add_ln186_227' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7356 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_228 = add i17 %add_ln186_227, i17 %sext_ln204_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7356 'add' 'add_ln186_228' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7357 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_230 = add i17 %sext_ln198_15, i17 %sext_ln186_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7357 'add' 'add_ln186_230' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7358 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_231 = add i17 %add_ln186_230, i17 %sext_ln204_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7358 'add' 'add_ln186_231' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7359 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_233)   --->   "%mul_ln186_59 = mul i16 %p_cast687, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7359 'mul' 'mul_ln186_59' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7360 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_233)   --->   "%sext_ln186_28 = sext i16 %mul_ln186_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7360 'sext' 'sext_ln186_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7361 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_233 = add i17 %sext_ln198_16, i17 %sext_ln186_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7361 'add' 'add_ln186_233' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7362 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_236)   --->   "%mul_ln186_60 = mul i16 %p_cast680, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7362 'mul' 'mul_ln186_60' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7363 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_236)   --->   "%sext_ln186_31 = sext i16 %mul_ln186_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7363 'sext' 'sext_ln186_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7364 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_236 = add i17 %sext_ln198_17, i17 %sext_ln186_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7364 'add' 'add_ln186_236' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7365 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_239)   --->   "%mul_ln186_8 = mul i16 %p_cast698, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7365 'mul' 'mul_ln186_8' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7366 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_242)   --->   "%mul_ln186_61 = mul i16 %p_cast693, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7366 'mul' 'mul_ln186_61' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7367 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_245)   --->   "%mul_ln186_62 = mul i16 %p_cast687, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7367 'mul' 'mul_ln186_62' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7368 [1/1] (0.00ns)   --->   "%sext_ln186_39 = sext i8 %tmp_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7368 'sext' 'sext_ln186_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7369 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_248)   --->   "%mul_ln186_63 = mul i16 %p_cast680, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7369 'mul' 'mul_ln186_63' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7370 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_396)   --->   "%mul_ln198_19 = mul i16 %p_cast689, i16 %sext_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7370 'mul' 'mul_ln198_19' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7371 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_396)   --->   "%sext_ln204_89 = sext i16 %mul_ln198_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7371 'sext' 'sext_ln204_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7372 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_384 = add i17 %add_ln186_383, i17 %sext_ln204_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7372 'add' 'add_ln186_384' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7373 [1/1] (0.00ns)   --->   "%sext_ln186_142 = sext i17 %add_ln186_384" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7373 'sext' 'sext_ln186_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7374 [1/1] (0.88ns)   --->   "%add_ln186_20 = add i32 %sext_ln186_142, i32 %add_ln186_382" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7374 'add' 'add_ln186_20' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 7375 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_387 = add i17 %add_ln186_386, i17 %sext_ln204_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7375 'add' 'add_ln186_387' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7376 [1/1] (0.00ns)   --->   "%sext_ln186_144 = sext i17 %add_ln186_387" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7376 'sext' 'sext_ln186_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7377 [1/1] (0.88ns)   --->   "%add_ln186_97 = add i32 %sext_ln186_144, i32 %add_ln186_385" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7377 'add' 'add_ln186_97' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 7378 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_396 = add i17 %add_ln186_395, i17 %sext_ln204_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7378 'add' 'add_ln186_396' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7379 [1/2] (1.15ns)   --->   "%data_l1_2_load_33 = load i10 %data_l1_2_addr_45, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7379 'load' 'data_l1_2_load_33' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_142 : Operation 7380 [1/2] (1.15ns)   --->   "%data_l1_2_load_34 = load i10 %data_l1_2_addr_46, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7380 'load' 'data_l1_2_load_34' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_142 : Operation 7381 [2/2] (1.15ns)   --->   "%data_l1_2_load_35 = load i10 %data_l1_2_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7381 'load' 'data_l1_2_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_142 : Operation 7382 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_769)   --->   "%mul_ln204_193 = mul i16 %p_cast675, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7382 'mul' 'mul_ln204_193' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7383 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_769)   --->   "%sext_ln192_232 = sext i16 %mul_ln204_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7383 'sext' 'sext_ln192_232' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_142 : Operation 7384 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_772)   --->   "%mul_ln204_194 = mul i16 %p_cast672, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7384 'mul' 'mul_ln204_194' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7385 [2/2] (1.15ns)   --->   "%data_l1_2_load_36 = load i10 %data_l1_2_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7385 'load' 'data_l1_2_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_142 : Operation 7386 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_775)   --->   "%mul_ln204_50 = mul i16 %p_cast682, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7386 'mul' 'mul_ln204_50' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7387 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_778)   --->   "%mul_ln204_195 = mul i16 %p_cast675, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7387 'mul' 'mul_ln204_195' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7388 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_781)   --->   "%mul_ln204_51 = mul i16 %p_cast682, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7388 'mul' 'mul_ln204_51' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_142 : Operation 7389 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_769 = add i32 %output_l1_2_load_47, i32 %sext_ln192_232" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7389 'add' 'add_ln186_769' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 143 <SV = 114> <Delay = 2.19>
ST_143 : Operation 7390 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_125, i10 %data_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7390 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_143 : Operation 7391 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_126, i10 %data_l1_2_addr_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7391 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_143 : Operation 7392 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_234)   --->   "%mul_ln198_59 = mul i16 %p_cast676, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7392 'mul' 'mul_ln198_59' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7393 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_234)   --->   "%sext_ln204_21 = sext i16 %mul_ln198_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7393 'sext' 'sext_ln204_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7394 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_237)   --->   "%mul_ln198_60 = mul i16 %p_cast673, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7394 'mul' 'mul_ln198_60' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7395 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_237)   --->   "%sext_ln204_22 = sext i16 %mul_ln198_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7395 'sext' 'sext_ln204_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7396 [1/1] (0.00ns)   --->   "%sext_ln192_14 = sext i8 %tmp_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7396 'sext' 'sext_ln192_14' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7397 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_240)   --->   "%mul_ln198_6 = mul i16 %p_cast689, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7397 'mul' 'mul_ln198_6' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7398 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_243)   --->   "%mul_ln198_61 = mul i16 %p_cast683, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7398 'mul' 'mul_ln198_61' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7399 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_246)   --->   "%mul_ln198_62 = mul i16 %p_cast676, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7399 'mul' 'mul_ln198_62' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7400 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_249)   --->   "%mul_ln198_63 = mul i16 %p_cast673, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7400 'mul' 'mul_ln198_63' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7401 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_228 = add i17 %add_ln186_227, i17 %sext_ln204_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7401 'add' 'add_ln186_228' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7402 [1/1] (0.00ns)   --->   "%sext_ln186_25 = sext i17 %add_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7402 'sext' 'sext_ln186_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7403 [1/1] (0.88ns)   --->   "%add_ln186_7 = add i32 %sext_ln186_25, i32 %add_ln186_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7403 'add' 'add_ln186_7' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 7404 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_231 = add i17 %add_ln186_230, i17 %sext_ln204_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7404 'add' 'add_ln186_231' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7405 [1/1] (0.00ns)   --->   "%sext_ln186_27 = sext i17 %add_ln186_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7405 'sext' 'sext_ln186_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7406 [1/1] (0.88ns)   --->   "%add_ln186_58 = add i32 %sext_ln186_27, i32 %add_ln186_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7406 'add' 'add_ln186_58' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 7407 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_233 = add i17 %sext_ln198_16, i17 %sext_ln186_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7407 'add' 'add_ln186_233' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7408 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_234 = add i17 %add_ln186_233, i17 %sext_ln204_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7408 'add' 'add_ln186_234' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7409 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_236 = add i17 %sext_ln198_17, i17 %sext_ln186_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7409 'add' 'add_ln186_236' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7410 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_237 = add i17 %add_ln186_236, i17 %sext_ln204_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7410 'add' 'add_ln186_237' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7411 [1/1] (1.55ns)   --->   "%mul_ln192_7 = mul i16 %p_cast695, i16 %sext_ln204_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7411 'mul' 'mul_ln192_7' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 7412 [1/1] (0.00ns)   --->   "%sext_ln198_18 = sext i16 %mul_ln192_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7412 'sext' 'sext_ln198_18' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7413 [1/1] (1.55ns)   --->   "%mul_ln192_61 = mul i16 %p_cast690, i16 %sext_ln204_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7413 'mul' 'mul_ln192_61' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 7414 [1/1] (0.00ns)   --->   "%sext_ln198_19 = sext i16 %mul_ln192_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7414 'sext' 'sext_ln198_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7415 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_239)   --->   "%mul_ln186_8 = mul i16 %p_cast698, i16 %sext_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7415 'mul' 'mul_ln186_8' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7416 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_239)   --->   "%sext_ln186_33 = sext i16 %mul_ln186_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7416 'sext' 'sext_ln186_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7417 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_239 = add i17 %sext_ln198_18, i17 %sext_ln186_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7417 'add' 'add_ln186_239' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7418 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_242)   --->   "%mul_ln186_61 = mul i16 %p_cast693, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7418 'mul' 'mul_ln186_61' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7419 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_242)   --->   "%sext_ln186_35 = sext i16 %mul_ln186_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7419 'sext' 'sext_ln186_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7420 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_242 = add i17 %sext_ln198_19, i17 %sext_ln186_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7420 'add' 'add_ln186_242' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7421 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_245)   --->   "%mul_ln186_62 = mul i16 %p_cast687, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7421 'mul' 'mul_ln186_62' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7422 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_248)   --->   "%mul_ln186_63 = mul i16 %p_cast680, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7422 'mul' 'mul_ln186_63' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7423 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_251)   --->   "%mul_ln186_9 = mul i16 %p_cast698, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7423 'mul' 'mul_ln186_9' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7424 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_254)   --->   "%mul_ln186_64 = mul i16 %p_cast693, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7424 'mul' 'mul_ln186_64' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7425 [1/1] (0.00ns)   --->   "%sext_ln192_69 = sext i8 %data_l1_1_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7425 'sext' 'sext_ln192_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7426 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_381)   --->   "%mul_ln198_96 = mul i16 %p_cast673, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7426 'mul' 'mul_ln198_96' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7427 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_390)   --->   "%mul_ln198_98 = mul i16 %p_cast676, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7427 'mul' 'mul_ln198_98' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7428 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_396 = add i17 %add_ln186_395, i17 %sext_ln204_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7428 'add' 'add_ln186_396' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7429 [1/1] (0.00ns)   --->   "%sext_ln186_151 = sext i17 %add_ln186_396" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7429 'sext' 'sext_ln186_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7430 [1/1] (0.88ns)   --->   "%add_ln186_21 = add i32 %sext_ln186_151, i32 %add_ln186_394" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7430 'add' 'add_ln186_21' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 7431 [1/2] (1.15ns)   --->   "%data_l1_2_load_35 = load i10 %data_l1_2_addr_47, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7431 'load' 'data_l1_2_load_35' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_143 : Operation 7432 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_772)   --->   "%mul_ln204_194 = mul i16 %p_cast672, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7432 'mul' 'mul_ln204_194' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7433 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_772)   --->   "%sext_ln192_233 = sext i16 %mul_ln204_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7433 'sext' 'sext_ln192_233' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7434 [1/2] (1.15ns)   --->   "%data_l1_2_load_36 = load i10 %data_l1_2_addr_48, void %store_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:160]   --->   Operation 7434 'load' 'data_l1_2_load_36' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_143 : Operation 7435 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_775)   --->   "%mul_ln204_50 = mul i16 %p_cast682, i16 %sext_ln192_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7435 'mul' 'mul_ln204_50' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7436 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_775)   --->   "%sext_ln192_235 = sext i16 %mul_ln204_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7436 'sext' 'sext_ln192_235' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_143 : Operation 7437 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_778)   --->   "%mul_ln204_195 = mul i16 %p_cast675, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7437 'mul' 'mul_ln204_195' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7438 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_781)   --->   "%mul_ln204_51 = mul i16 %p_cast682, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7438 'mul' 'mul_ln204_51' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7439 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_769 = add i32 %output_l1_2_load_47, i32 %sext_ln192_232" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7439 'add' 'add_ln186_769' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7440 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_772 = add i32 %output_l1_1_load_48, i32 %sext_ln192_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7440 'add' 'add_ln186_772' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_143 : Operation 7441 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_775 = add i32 %output_l1_3_load_47, i32 %sext_ln192_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7441 'add' 'add_ln186_775' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 144 <SV = 115> <Delay = 2.19>
ST_144 : Operation 7442 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_127, i10 %data_l1_2_addr_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7442 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_144 : Operation 7443 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_128, i10 %data_l1_2_addr_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7443 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_144 : Operation 7444 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_240)   --->   "%mul_ln198_6 = mul i16 %p_cast689, i16 %sext_ln192_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7444 'mul' 'mul_ln198_6' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7445 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_240)   --->   "%sext_ln204_24 = sext i16 %mul_ln198_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7445 'sext' 'sext_ln204_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7446 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_243)   --->   "%mul_ln198_61 = mul i16 %p_cast683, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7446 'mul' 'mul_ln198_61' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7447 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_243)   --->   "%sext_ln204_25 = sext i16 %mul_ln198_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7447 'sext' 'sext_ln204_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7448 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_246)   --->   "%mul_ln198_62 = mul i16 %p_cast676, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7448 'mul' 'mul_ln198_62' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7449 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_249)   --->   "%mul_ln198_63 = mul i16 %p_cast673, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7449 'mul' 'mul_ln198_63' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7450 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_234 = add i17 %add_ln186_233, i17 %sext_ln204_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7450 'add' 'add_ln186_234' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7451 [1/1] (0.00ns)   --->   "%sext_ln186_29 = sext i17 %add_ln186_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7451 'sext' 'sext_ln186_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7452 [1/1] (0.88ns)   --->   "%add_ln186_59 = add i32 %sext_ln186_29, i32 %add_ln186_232" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7452 'add' 'add_ln186_59' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 7453 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_237 = add i17 %add_ln186_236, i17 %sext_ln204_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7453 'add' 'add_ln186_237' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7454 [1/1] (0.00ns)   --->   "%sext_ln186_32 = sext i17 %add_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7454 'sext' 'sext_ln186_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7455 [1/1] (0.88ns)   --->   "%add_ln186_60 = add i32 %sext_ln186_32, i32 %add_ln186_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7455 'add' 'add_ln186_60' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 7456 [1/1] (0.00ns)   --->   "%sext_ln204_28 = sext i8 %tmp_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7456 'sext' 'sext_ln204_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7457 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_252)   --->   "%mul_ln198_7 = mul i16 %p_cast689, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7457 'mul' 'mul_ln198_7' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7458 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_255)   --->   "%mul_ln198_64 = mul i16 %p_cast683, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7458 'mul' 'mul_ln198_64' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7459 [1/1] (1.55ns)   --->   "%mul_ln192_62 = mul i16 %p_cast684, i16 %sext_ln204_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7459 'mul' 'mul_ln192_62' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 7460 [1/1] (0.00ns)   --->   "%sext_ln198_20 = sext i16 %mul_ln192_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7460 'sext' 'sext_ln198_20' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7461 [1/1] (1.55ns)   --->   "%mul_ln192_63 = mul i16 %p_cast677, i16 %sext_ln204_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7461 'mul' 'mul_ln192_63' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 7462 [1/1] (0.00ns)   --->   "%sext_ln198_21 = sext i16 %mul_ln192_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7462 'sext' 'sext_ln198_21' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7463 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_239 = add i17 %sext_ln198_18, i17 %sext_ln186_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7463 'add' 'add_ln186_239' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7464 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_240 = add i17 %add_ln186_239, i17 %sext_ln204_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7464 'add' 'add_ln186_240' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7465 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_242 = add i17 %sext_ln198_19, i17 %sext_ln186_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7465 'add' 'add_ln186_242' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7466 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_243 = add i17 %add_ln186_242, i17 %sext_ln204_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7466 'add' 'add_ln186_243' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7467 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_245)   --->   "%mul_ln186_62 = mul i16 %p_cast687, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7467 'mul' 'mul_ln186_62' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7468 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_245)   --->   "%sext_ln186_37 = sext i16 %mul_ln186_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7468 'sext' 'sext_ln186_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7469 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_245 = add i17 %sext_ln198_20, i17 %sext_ln186_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7469 'add' 'add_ln186_245' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7470 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_248)   --->   "%mul_ln186_63 = mul i16 %p_cast680, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7470 'mul' 'mul_ln186_63' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7471 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_248)   --->   "%sext_ln186_40 = sext i16 %mul_ln186_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7471 'sext' 'sext_ln186_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7472 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_248 = add i17 %sext_ln198_21, i17 %sext_ln186_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7472 'add' 'add_ln186_248' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7473 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_251)   --->   "%mul_ln186_9 = mul i16 %p_cast698, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7473 'mul' 'mul_ln186_9' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7474 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_254)   --->   "%mul_ln186_64 = mul i16 %p_cast693, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7474 'mul' 'mul_ln186_64' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7475 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_257)   --->   "%mul_ln186_65 = mul i16 %p_cast687, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7475 'mul' 'mul_ln186_65' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7476 [1/1] (0.00ns)   --->   "%sext_ln186_48 = sext i8 %tmp_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7476 'sext' 'sext_ln186_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7477 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_260)   --->   "%mul_ln186_66 = mul i16 %p_cast680, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7477 'mul' 'mul_ln186_66' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7478 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_381)   --->   "%mul_ln198_96 = mul i16 %p_cast673, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7478 'mul' 'mul_ln198_96' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7479 [1/1] (0.00ns)   --->   "%sext_ln192_74 = sext i8 %data_l1_1_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7479 'sext' 'sext_ln192_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7480 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_390)   --->   "%mul_ln198_98 = mul i16 %p_cast676, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7480 'mul' 'mul_ln198_98' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7481 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_393)   --->   "%mul_ln198_99 = mul i16 %p_cast673, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7481 'mul' 'mul_ln198_99' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7482 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_399)   --->   "%mul_ln198_100 = mul i16 %p_cast683, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7482 'mul' 'mul_ln198_100' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7483 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_778)   --->   "%mul_ln204_195 = mul i16 %p_cast675, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7483 'mul' 'mul_ln204_195' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7484 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_778)   --->   "%sext_ln192_236 = sext i16 %mul_ln204_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7484 'sext' 'sext_ln192_236' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7485 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_781)   --->   "%mul_ln204_51 = mul i16 %p_cast682, i16 %sext_ln192_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7485 'mul' 'mul_ln204_51' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7486 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_781)   --->   "%sext_ln192_238 = sext i16 %mul_ln204_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7486 'sext' 'sext_ln192_238' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_144 : Operation 7487 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_772 = add i32 %output_l1_1_load_48, i32 %sext_ln192_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7487 'add' 'add_ln186_772' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7488 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_775 = add i32 %output_l1_3_load_47, i32 %sext_ln192_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7488 'add' 'add_ln186_775' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7489 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_778 = add i32 %output_l1_2_load_48, i32 %sext_ln192_236" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7489 'add' 'add_ln186_778' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_144 : Operation 7490 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_781 = add i32 %output_l1_3_load_48, i32 %sext_ln192_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7490 'add' 'add_ln186_781' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 145 <SV = 116> <Delay = 2.19>
ST_145 : Operation 7491 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_129, i10 %data_l1_2_addr_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7491 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_145 : Operation 7492 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_130, i10 %data_l1_2_addr_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7492 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_145 : Operation 7493 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_246)   --->   "%mul_ln198_62 = mul i16 %p_cast676, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7493 'mul' 'mul_ln198_62' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7494 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_246)   --->   "%sext_ln204_26 = sext i16 %mul_ln198_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7494 'sext' 'sext_ln204_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7495 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_249)   --->   "%mul_ln198_63 = mul i16 %p_cast673, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7495 'mul' 'mul_ln198_63' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7496 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_249)   --->   "%sext_ln204_27 = sext i16 %mul_ln198_63" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7496 'sext' 'sext_ln204_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7497 [1/1] (0.00ns)   --->   "%sext_ln192_19 = sext i8 %tmp_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7497 'sext' 'sext_ln192_19' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7498 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_252)   --->   "%mul_ln198_7 = mul i16 %p_cast689, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7498 'mul' 'mul_ln198_7' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7499 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_255)   --->   "%mul_ln198_64 = mul i16 %p_cast683, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7499 'mul' 'mul_ln198_64' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7500 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_258)   --->   "%mul_ln198_65 = mul i16 %p_cast676, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7500 'mul' 'mul_ln198_65' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7501 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_261)   --->   "%mul_ln198_66 = mul i16 %p_cast673, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7501 'mul' 'mul_ln198_66' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7502 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_240 = add i17 %add_ln186_239, i17 %sext_ln204_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7502 'add' 'add_ln186_240' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7503 [1/1] (0.00ns)   --->   "%sext_ln186_34 = sext i17 %add_ln186_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7503 'sext' 'sext_ln186_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7504 [1/1] (0.88ns)   --->   "%add_ln186_8 = add i32 %sext_ln186_34, i32 %add_ln186_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7504 'add' 'add_ln186_8' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 7505 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_243 = add i17 %add_ln186_242, i17 %sext_ln204_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7505 'add' 'add_ln186_243' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7506 [1/1] (0.00ns)   --->   "%sext_ln186_36 = sext i17 %add_ln186_243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7506 'sext' 'sext_ln186_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7507 [1/1] (0.88ns)   --->   "%add_ln186_61 = add i32 %sext_ln186_36, i32 %add_ln186_241" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7507 'add' 'add_ln186_61' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 7508 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_245 = add i17 %sext_ln198_20, i17 %sext_ln186_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7508 'add' 'add_ln186_245' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7509 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_246 = add i17 %add_ln186_245, i17 %sext_ln204_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7509 'add' 'add_ln186_246' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7510 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_248 = add i17 %sext_ln198_21, i17 %sext_ln186_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7510 'add' 'add_ln186_248' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7511 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_249 = add i17 %add_ln186_248, i17 %sext_ln204_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7511 'add' 'add_ln186_249' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7512 [1/1] (1.55ns)   --->   "%mul_ln192_8 = mul i16 %p_cast695, i16 %sext_ln204_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7512 'mul' 'mul_ln192_8' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 7513 [1/1] (0.00ns)   --->   "%sext_ln198_22 = sext i16 %mul_ln192_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7513 'sext' 'sext_ln198_22' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7514 [1/1] (1.55ns)   --->   "%mul_ln192_64 = mul i16 %p_cast690, i16 %sext_ln204_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7514 'mul' 'mul_ln192_64' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 7515 [1/1] (0.00ns)   --->   "%sext_ln198_23 = sext i16 %mul_ln192_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7515 'sext' 'sext_ln198_23' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7516 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_251)   --->   "%mul_ln186_9 = mul i16 %p_cast698, i16 %sext_ln186_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7516 'mul' 'mul_ln186_9' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7517 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_251)   --->   "%sext_ln186_42 = sext i16 %mul_ln186_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7517 'sext' 'sext_ln186_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7518 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_251 = add i17 %sext_ln198_22, i17 %sext_ln186_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7518 'add' 'add_ln186_251' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7519 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_254)   --->   "%mul_ln186_64 = mul i16 %p_cast693, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7519 'mul' 'mul_ln186_64' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7520 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_254)   --->   "%sext_ln186_44 = sext i16 %mul_ln186_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7520 'sext' 'sext_ln186_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7521 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_254 = add i17 %sext_ln198_23, i17 %sext_ln186_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7521 'add' 'add_ln186_254' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7522 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_257)   --->   "%mul_ln186_65 = mul i16 %p_cast687, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7522 'mul' 'mul_ln186_65' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7523 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_260)   --->   "%mul_ln186_66 = mul i16 %p_cast680, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7523 'mul' 'mul_ln186_66' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7524 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_263)   --->   "%mul_ln186_10 = mul i16 %p_cast698, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7524 'mul' 'mul_ln186_10' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7525 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_266)   --->   "%mul_ln186_67 = mul i16 %p_cast693, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7525 'mul' 'mul_ln186_67' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7526 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_381)   --->   "%mul_ln198_96 = mul i16 %p_cast673, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7526 'mul' 'mul_ln198_96' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7527 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_381)   --->   "%sext_ln204_82 = sext i16 %mul_ln198_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7527 'sext' 'sext_ln204_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7528 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_390)   --->   "%mul_ln198_98 = mul i16 %p_cast676, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7528 'mul' 'mul_ln198_98' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7529 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_390)   --->   "%sext_ln204_86 = sext i16 %mul_ln198_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7529 'sext' 'sext_ln204_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7530 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_393)   --->   "%mul_ln198_99 = mul i16 %p_cast673, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7530 'mul' 'mul_ln198_99' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7531 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_381 = add i17 %add_ln186_380, i17 %sext_ln204_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7531 'add' 'add_ln186_381' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7532 [1/1] (0.00ns)   --->   "%sext_ln192_79 = sext i8 %data_l1_1_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7532 'sext' 'sext_ln192_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_145 : Operation 7533 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_399)   --->   "%mul_ln198_100 = mul i16 %p_cast683, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7533 'mul' 'mul_ln198_100' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7534 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_402)   --->   "%mul_ln198_101 = mul i16 %p_cast676, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7534 'mul' 'mul_ln198_101' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7535 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_405)   --->   "%mul_ln198_102 = mul i16 %p_cast673, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7535 'mul' 'mul_ln198_102' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7536 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_390 = add i17 %add_ln186_389, i17 %sext_ln204_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7536 'add' 'add_ln186_390' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7537 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_778 = add i32 %output_l1_2_load_48, i32 %sext_ln192_236" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7537 'add' 'add_ln186_778' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_145 : Operation 7538 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_781 = add i32 %output_l1_3_load_48, i32 %sext_ln192_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7538 'add' 'add_ln186_781' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 146 <SV = 117> <Delay = 2.19>
ST_146 : Operation 7539 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_131, i10 %data_l1_2_addr_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7539 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_146 : Operation 7540 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_132, i10 %data_l1_2_addr_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7540 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_146 : Operation 7541 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_252)   --->   "%mul_ln198_7 = mul i16 %p_cast689, i16 %sext_ln192_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7541 'mul' 'mul_ln198_7' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7542 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_252)   --->   "%sext_ln204_29 = sext i16 %mul_ln198_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7542 'sext' 'sext_ln204_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7543 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_255)   --->   "%mul_ln198_64 = mul i16 %p_cast683, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7543 'mul' 'mul_ln198_64' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7544 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_255)   --->   "%sext_ln204_30 = sext i16 %mul_ln198_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7544 'sext' 'sext_ln204_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7545 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_258)   --->   "%mul_ln198_65 = mul i16 %p_cast676, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7545 'mul' 'mul_ln198_65' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7546 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_261)   --->   "%mul_ln198_66 = mul i16 %p_cast673, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7546 'mul' 'mul_ln198_66' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7547 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_246 = add i17 %add_ln186_245, i17 %sext_ln204_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7547 'add' 'add_ln186_246' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7548 [1/1] (0.00ns)   --->   "%sext_ln186_38 = sext i17 %add_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7548 'sext' 'sext_ln186_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7549 [1/1] (0.88ns)   --->   "%add_ln186_62 = add i32 %sext_ln186_38, i32 %add_ln186_244" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7549 'add' 'add_ln186_62' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 7550 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_249 = add i17 %add_ln186_248, i17 %sext_ln204_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7550 'add' 'add_ln186_249' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7551 [1/1] (0.00ns)   --->   "%sext_ln186_41 = sext i17 %add_ln186_249" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7551 'sext' 'sext_ln186_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7552 [1/1] (0.88ns)   --->   "%add_ln186_63 = add i32 %sext_ln186_41, i32 %add_ln186_247" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7552 'add' 'add_ln186_63' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 7553 [1/1] (0.00ns)   --->   "%sext_ln204_33 = sext i8 %tmp_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7553 'sext' 'sext_ln204_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7554 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_264)   --->   "%mul_ln198_8 = mul i16 %p_cast689, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7554 'mul' 'mul_ln198_8' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7555 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_267)   --->   "%mul_ln198_67 = mul i16 %p_cast683, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7555 'mul' 'mul_ln198_67' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7556 [1/1] (1.55ns)   --->   "%mul_ln192_65 = mul i16 %p_cast684, i16 %sext_ln204_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7556 'mul' 'mul_ln192_65' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 7557 [1/1] (0.00ns)   --->   "%sext_ln198_24 = sext i16 %mul_ln192_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7557 'sext' 'sext_ln198_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7558 [1/1] (1.55ns)   --->   "%mul_ln192_66 = mul i16 %p_cast677, i16 %sext_ln204_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7558 'mul' 'mul_ln192_66' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 7559 [1/1] (0.00ns)   --->   "%sext_ln198_25 = sext i16 %mul_ln192_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7559 'sext' 'sext_ln198_25' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7560 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_251 = add i17 %sext_ln198_22, i17 %sext_ln186_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7560 'add' 'add_ln186_251' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7561 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_252 = add i17 %add_ln186_251, i17 %sext_ln204_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7561 'add' 'add_ln186_252' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7562 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_254 = add i17 %sext_ln198_23, i17 %sext_ln186_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7562 'add' 'add_ln186_254' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7563 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_255 = add i17 %add_ln186_254, i17 %sext_ln204_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7563 'add' 'add_ln186_255' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7564 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_257)   --->   "%mul_ln186_65 = mul i16 %p_cast687, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7564 'mul' 'mul_ln186_65' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7565 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_257)   --->   "%sext_ln186_46 = sext i16 %mul_ln186_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7565 'sext' 'sext_ln186_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7566 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_257 = add i17 %sext_ln198_24, i17 %sext_ln186_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7566 'add' 'add_ln186_257' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7567 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_260)   --->   "%mul_ln186_66 = mul i16 %p_cast680, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7567 'mul' 'mul_ln186_66' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7568 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_260)   --->   "%sext_ln186_49 = sext i16 %mul_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7568 'sext' 'sext_ln186_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7569 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_260 = add i17 %sext_ln198_25, i17 %sext_ln186_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7569 'add' 'add_ln186_260' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7570 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_263)   --->   "%mul_ln186_10 = mul i16 %p_cast698, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7570 'mul' 'mul_ln186_10' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7571 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_266)   --->   "%mul_ln186_67 = mul i16 %p_cast693, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7571 'mul' 'mul_ln186_67' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7572 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_269)   --->   "%mul_ln186_68 = mul i16 %p_cast687, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7572 'mul' 'mul_ln186_68' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7573 [1/1] (0.00ns)   --->   "%sext_ln186_57 = sext i8 %tmp_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7573 'sext' 'sext_ln186_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7574 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_272)   --->   "%mul_ln186_69 = mul i16 %p_cast680, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7574 'mul' 'mul_ln186_69' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7575 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_393)   --->   "%mul_ln198_99 = mul i16 %p_cast673, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7575 'mul' 'mul_ln198_99' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7576 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_393)   --->   "%sext_ln204_87 = sext i16 %mul_ln198_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7576 'sext' 'sext_ln204_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7577 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_381 = add i17 %add_ln186_380, i17 %sext_ln204_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7577 'add' 'add_ln186_381' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7578 [1/1] (0.00ns)   --->   "%sext_ln186_140 = sext i17 %add_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7578 'sext' 'sext_ln186_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7579 [1/1] (0.88ns)   --->   "%add_ln186_96 = add i32 %sext_ln186_140, i32 %add_ln186_379" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7579 'add' 'add_ln186_96' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 7580 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_399)   --->   "%mul_ln198_100 = mul i16 %p_cast683, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7580 'mul' 'mul_ln198_100' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7581 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_399)   --->   "%sext_ln204_90 = sext i16 %mul_ln198_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7581 'sext' 'sext_ln204_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7582 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_402)   --->   "%mul_ln198_101 = mul i16 %p_cast676, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7582 'mul' 'mul_ln198_101' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7583 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_405)   --->   "%mul_ln198_102 = mul i16 %p_cast673, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7583 'mul' 'mul_ln198_102' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7584 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_390 = add i17 %add_ln186_389, i17 %sext_ln204_86" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7584 'add' 'add_ln186_390' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7585 [1/1] (0.00ns)   --->   "%sext_ln186_146 = sext i17 %add_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7585 'sext' 'sext_ln186_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_146 : Operation 7586 [1/1] (0.88ns)   --->   "%add_ln186_98 = add i32 %sext_ln186_146, i32 %add_ln186_388" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7586 'add' 'add_ln186_98' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 7587 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_393 = add i17 %add_ln186_392, i17 %sext_ln204_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7587 'add' 'add_ln186_393' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_146 : Operation 7588 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_399 = add i17 %add_ln186_398, i17 %sext_ln204_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7588 'add' 'add_ln186_399' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 147 <SV = 118> <Delay = 2.19>
ST_147 : Operation 7589 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_133, i10 %data_l1_2_addr_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7589 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_147 : Operation 7590 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_134, i10 %data_l1_2_addr_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7590 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_147 : Operation 7591 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_258)   --->   "%mul_ln198_65 = mul i16 %p_cast676, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7591 'mul' 'mul_ln198_65' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7592 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_258)   --->   "%sext_ln204_31 = sext i16 %mul_ln198_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7592 'sext' 'sext_ln204_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7593 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_261)   --->   "%mul_ln198_66 = mul i16 %p_cast673, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7593 'mul' 'mul_ln198_66' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7594 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_261)   --->   "%sext_ln204_32 = sext i16 %mul_ln198_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7594 'sext' 'sext_ln204_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7595 [1/1] (0.00ns)   --->   "%sext_ln192_24 = sext i8 %data_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7595 'sext' 'sext_ln192_24' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7596 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_264)   --->   "%mul_ln198_8 = mul i16 %p_cast689, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7596 'mul' 'mul_ln198_8' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7597 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_267)   --->   "%mul_ln198_67 = mul i16 %p_cast683, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7597 'mul' 'mul_ln198_67' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7598 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_270)   --->   "%mul_ln198_68 = mul i16 %p_cast676, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7598 'mul' 'mul_ln198_68' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7599 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_273)   --->   "%mul_ln198_69 = mul i16 %p_cast673, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7599 'mul' 'mul_ln198_69' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7600 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_252 = add i17 %add_ln186_251, i17 %sext_ln204_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7600 'add' 'add_ln186_252' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7601 [1/1] (0.00ns)   --->   "%sext_ln186_43 = sext i17 %add_ln186_252" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7601 'sext' 'sext_ln186_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7602 [1/1] (0.88ns)   --->   "%add_ln186_9 = add i32 %sext_ln186_43, i32 %add_ln186_250" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7602 'add' 'add_ln186_9' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 7603 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_255 = add i17 %add_ln186_254, i17 %sext_ln204_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7603 'add' 'add_ln186_255' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7604 [1/1] (0.00ns)   --->   "%sext_ln186_45 = sext i17 %add_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7604 'sext' 'sext_ln186_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7605 [1/1] (0.88ns)   --->   "%add_ln186_64 = add i32 %sext_ln186_45, i32 %add_ln186_253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7605 'add' 'add_ln186_64' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 7606 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_257 = add i17 %sext_ln198_24, i17 %sext_ln186_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7606 'add' 'add_ln186_257' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7607 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_258 = add i17 %add_ln186_257, i17 %sext_ln204_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7607 'add' 'add_ln186_258' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7608 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_260 = add i17 %sext_ln198_25, i17 %sext_ln186_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7608 'add' 'add_ln186_260' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7609 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_261 = add i17 %add_ln186_260, i17 %sext_ln204_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7609 'add' 'add_ln186_261' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7610 [1/1] (1.55ns)   --->   "%mul_ln192_9 = mul i16 %p_cast695, i16 %sext_ln204_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7610 'mul' 'mul_ln192_9' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 7611 [1/1] (0.00ns)   --->   "%sext_ln198_26 = sext i16 %mul_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7611 'sext' 'sext_ln198_26' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7612 [1/1] (1.55ns)   --->   "%mul_ln192_67 = mul i16 %p_cast690, i16 %sext_ln204_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7612 'mul' 'mul_ln192_67' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 7613 [1/1] (0.00ns)   --->   "%sext_ln198_27 = sext i16 %mul_ln192_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7613 'sext' 'sext_ln198_27' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7614 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_263)   --->   "%mul_ln186_10 = mul i16 %p_cast698, i16 %sext_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7614 'mul' 'mul_ln186_10' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7615 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_263)   --->   "%sext_ln186_51 = sext i16 %mul_ln186_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7615 'sext' 'sext_ln186_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7616 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_263 = add i17 %sext_ln198_26, i17 %sext_ln186_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7616 'add' 'add_ln186_263' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7617 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_266)   --->   "%mul_ln186_67 = mul i16 %p_cast693, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7617 'mul' 'mul_ln186_67' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7618 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_266)   --->   "%sext_ln186_53 = sext i16 %mul_ln186_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7618 'sext' 'sext_ln186_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7619 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_266 = add i17 %sext_ln198_27, i17 %sext_ln186_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7619 'add' 'add_ln186_266' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7620 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_269)   --->   "%mul_ln186_68 = mul i16 %p_cast687, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7620 'mul' 'mul_ln186_68' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7621 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_272)   --->   "%mul_ln186_69 = mul i16 %p_cast680, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7621 'mul' 'mul_ln186_69' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7622 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_275)   --->   "%mul_ln186_11 = mul i16 %p_cast698, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7622 'mul' 'mul_ln186_11' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7623 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_278)   --->   "%mul_ln186_70 = mul i16 %p_cast693, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7623 'mul' 'mul_ln186_70' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7624 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_402)   --->   "%mul_ln198_101 = mul i16 %p_cast676, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7624 'mul' 'mul_ln198_101' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7625 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_402)   --->   "%sext_ln204_91 = sext i16 %mul_ln198_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7625 'sext' 'sext_ln204_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7626 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_405)   --->   "%mul_ln198_102 = mul i16 %p_cast673, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7626 'mul' 'mul_ln198_102' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7627 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_405)   --->   "%sext_ln204_92 = sext i16 %mul_ln198_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7627 'sext' 'sext_ln204_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7628 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_393 = add i17 %add_ln186_392, i17 %sext_ln204_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7628 'add' 'add_ln186_393' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7629 [1/1] (0.00ns)   --->   "%sext_ln186_149 = sext i17 %add_ln186_393" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7629 'sext' 'sext_ln186_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7630 [1/1] (0.88ns)   --->   "%add_ln186_99 = add i32 %sext_ln186_149, i32 %add_ln186_391" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7630 'add' 'add_ln186_99' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 7631 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_399 = add i17 %add_ln186_398, i17 %sext_ln204_90" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7631 'add' 'add_ln186_399' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7632 [1/1] (0.00ns)   --->   "%sext_ln186_153 = sext i17 %add_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7632 'sext' 'sext_ln186_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_147 : Operation 7633 [1/1] (0.88ns)   --->   "%add_ln186_100 = add i32 %sext_ln186_153, i32 %add_ln186_397" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7633 'add' 'add_ln186_100' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 7634 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_402 = add i17 %add_ln186_401, i17 %sext_ln204_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7634 'add' 'add_ln186_402' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_147 : Operation 7635 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_405 = add i17 %add_ln186_404, i17 %sext_ln204_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7635 'add' 'add_ln186_405' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 148 <SV = 119> <Delay = 2.19>
ST_148 : Operation 7636 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_135, i10 %data_l1_2_addr_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7636 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_148 : Operation 7637 [1/1] (1.15ns)   --->   "%store_ln139 = store i8 %tmp_136, i10 %data_l1_2_addr_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139]   --->   Operation 7637 'store' 'store_ln139' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_148 : Operation 7638 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_264)   --->   "%mul_ln198_8 = mul i16 %p_cast689, i16 %sext_ln192_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7638 'mul' 'mul_ln198_8' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7639 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_264)   --->   "%sext_ln204_34 = sext i16 %mul_ln198_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7639 'sext' 'sext_ln204_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7640 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_267)   --->   "%mul_ln198_67 = mul i16 %p_cast683, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7640 'mul' 'mul_ln198_67' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7641 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_267)   --->   "%sext_ln204_35 = sext i16 %mul_ln198_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7641 'sext' 'sext_ln204_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7642 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_270)   --->   "%mul_ln198_68 = mul i16 %p_cast676, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7642 'mul' 'mul_ln198_68' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7643 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_273)   --->   "%mul_ln198_69 = mul i16 %p_cast673, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7643 'mul' 'mul_ln198_69' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7644 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_258 = add i17 %add_ln186_257, i17 %sext_ln204_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7644 'add' 'add_ln186_258' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7645 [1/1] (0.00ns)   --->   "%sext_ln186_47 = sext i17 %add_ln186_258" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7645 'sext' 'sext_ln186_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7646 [1/1] (0.88ns)   --->   "%add_ln186_65 = add i32 %sext_ln186_47, i32 %add_ln186_256" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7646 'add' 'add_ln186_65' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 7647 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_261 = add i17 %add_ln186_260, i17 %sext_ln204_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7647 'add' 'add_ln186_261' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7648 [1/1] (0.00ns)   --->   "%sext_ln186_50 = sext i17 %add_ln186_261" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7648 'sext' 'sext_ln186_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7649 [1/1] (0.88ns)   --->   "%add_ln186_66 = add i32 %sext_ln186_50, i32 %add_ln186_259" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7649 'add' 'add_ln186_66' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 7650 [1/1] (0.00ns)   --->   "%sext_ln204_38 = sext i8 %tmp_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7650 'sext' 'sext_ln204_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7651 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_276)   --->   "%mul_ln198_9 = mul i16 %p_cast689, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7651 'mul' 'mul_ln198_9' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7652 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_279)   --->   "%mul_ln198_70 = mul i16 %p_cast683, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7652 'mul' 'mul_ln198_70' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7653 [1/1] (1.55ns)   --->   "%mul_ln192_68 = mul i16 %p_cast684, i16 %sext_ln204_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7653 'mul' 'mul_ln192_68' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 7654 [1/1] (0.00ns)   --->   "%sext_ln198_28 = sext i16 %mul_ln192_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7654 'sext' 'sext_ln198_28' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7655 [1/1] (1.55ns)   --->   "%mul_ln192_69 = mul i16 %p_cast677, i16 %sext_ln204_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7655 'mul' 'mul_ln192_69' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 7656 [1/1] (0.00ns)   --->   "%sext_ln198_29 = sext i16 %mul_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7656 'sext' 'sext_ln198_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7657 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_263 = add i17 %sext_ln198_26, i17 %sext_ln186_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7657 'add' 'add_ln186_263' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7658 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_264 = add i17 %add_ln186_263, i17 %sext_ln204_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7658 'add' 'add_ln186_264' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7659 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_266 = add i17 %sext_ln198_27, i17 %sext_ln186_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7659 'add' 'add_ln186_266' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7660 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_267 = add i17 %add_ln186_266, i17 %sext_ln204_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7660 'add' 'add_ln186_267' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7661 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_269)   --->   "%mul_ln186_68 = mul i16 %p_cast687, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7661 'mul' 'mul_ln186_68' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7662 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_269)   --->   "%sext_ln186_55 = sext i16 %mul_ln186_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7662 'sext' 'sext_ln186_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7663 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_269 = add i17 %sext_ln198_28, i17 %sext_ln186_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7663 'add' 'add_ln186_269' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7664 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_272)   --->   "%mul_ln186_69 = mul i16 %p_cast680, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7664 'mul' 'mul_ln186_69' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7665 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_272)   --->   "%sext_ln186_58 = sext i16 %mul_ln186_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7665 'sext' 'sext_ln186_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7666 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_272 = add i17 %sext_ln198_29, i17 %sext_ln186_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7666 'add' 'add_ln186_272' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7667 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_275)   --->   "%mul_ln186_11 = mul i16 %p_cast698, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7667 'mul' 'mul_ln186_11' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7668 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_278)   --->   "%mul_ln186_70 = mul i16 %p_cast693, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7668 'mul' 'mul_ln186_70' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7669 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_281)   --->   "%mul_ln186_71 = mul i16 %p_cast687, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7669 'mul' 'mul_ln186_71' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7670 [1/1] (0.00ns)   --->   "%sext_ln186_66 = sext i8 %tmp_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7670 'sext' 'sext_ln186_66' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7671 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_284)   --->   "%mul_ln186_72 = mul i16 %p_cast680, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7671 'mul' 'mul_ln186_72' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7672 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_402 = add i17 %add_ln186_401, i17 %sext_ln204_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7672 'add' 'add_ln186_402' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7673 [1/1] (0.00ns)   --->   "%sext_ln186_155 = sext i17 %add_ln186_402" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7673 'sext' 'sext_ln186_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7674 [1/1] (0.88ns)   --->   "%add_ln186_101 = add i32 %sext_ln186_155, i32 %add_ln186_400" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7674 'add' 'add_ln186_101' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 7675 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_405 = add i17 %add_ln186_404, i17 %sext_ln204_92" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7675 'add' 'add_ln186_405' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_148 : Operation 7676 [1/1] (0.00ns)   --->   "%sext_ln186_158 = sext i17 %add_ln186_405" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7676 'sext' 'sext_ln186_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_148 : Operation 7677 [1/1] (0.88ns)   --->   "%add_ln186_102 = add i32 %sext_ln186_158, i32 %add_ln186_403" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7677 'add' 'add_ln186_102' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 120> <Delay = 2.19>
ST_149 : Operation 7678 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_270)   --->   "%mul_ln198_68 = mul i16 %p_cast676, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7678 'mul' 'mul_ln198_68' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7679 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_270)   --->   "%sext_ln204_36 = sext i16 %mul_ln198_68" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7679 'sext' 'sext_ln204_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7680 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_273)   --->   "%mul_ln198_69 = mul i16 %p_cast673, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7680 'mul' 'mul_ln198_69' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7681 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_273)   --->   "%sext_ln204_37 = sext i16 %mul_ln198_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7681 'sext' 'sext_ln204_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7682 [1/1] (0.00ns)   --->   "%sext_ln192_29 = sext i8 %data_l1_1_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7682 'sext' 'sext_ln192_29' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7683 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_276)   --->   "%mul_ln198_9 = mul i16 %p_cast689, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7683 'mul' 'mul_ln198_9' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7684 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_279)   --->   "%mul_ln198_70 = mul i16 %p_cast683, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7684 'mul' 'mul_ln198_70' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7685 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_282)   --->   "%mul_ln198_71 = mul i16 %p_cast676, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7685 'mul' 'mul_ln198_71' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7686 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_285)   --->   "%mul_ln198_72 = mul i16 %p_cast673, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7686 'mul' 'mul_ln198_72' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7687 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_264 = add i17 %add_ln186_263, i17 %sext_ln204_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7687 'add' 'add_ln186_264' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7688 [1/1] (0.00ns)   --->   "%sext_ln186_52 = sext i17 %add_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7688 'sext' 'sext_ln186_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7689 [1/1] (0.88ns)   --->   "%add_ln186_10 = add i32 %sext_ln186_52, i32 %add_ln186_262" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7689 'add' 'add_ln186_10' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 7690 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_267 = add i17 %add_ln186_266, i17 %sext_ln204_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7690 'add' 'add_ln186_267' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7691 [1/1] (0.00ns)   --->   "%sext_ln186_54 = sext i17 %add_ln186_267" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7691 'sext' 'sext_ln186_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7692 [1/1] (0.88ns)   --->   "%add_ln186_67 = add i32 %sext_ln186_54, i32 %add_ln186_265" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7692 'add' 'add_ln186_67' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 7693 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_269 = add i17 %sext_ln198_28, i17 %sext_ln186_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7693 'add' 'add_ln186_269' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7694 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_270 = add i17 %add_ln186_269, i17 %sext_ln204_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7694 'add' 'add_ln186_270' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7695 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_272 = add i17 %sext_ln198_29, i17 %sext_ln186_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7695 'add' 'add_ln186_272' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7696 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_273 = add i17 %add_ln186_272, i17 %sext_ln204_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7696 'add' 'add_ln186_273' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7697 [1/1] (1.55ns)   --->   "%mul_ln192_10 = mul i16 %p_cast695, i16 %sext_ln204_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7697 'mul' 'mul_ln192_10' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 7698 [1/1] (0.00ns)   --->   "%sext_ln198_30 = sext i16 %mul_ln192_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7698 'sext' 'sext_ln198_30' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7699 [1/1] (1.55ns)   --->   "%mul_ln192_70 = mul i16 %p_cast690, i16 %sext_ln204_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7699 'mul' 'mul_ln192_70' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 7700 [1/1] (0.00ns)   --->   "%sext_ln198_31 = sext i16 %mul_ln192_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7700 'sext' 'sext_ln198_31' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7701 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_275)   --->   "%mul_ln186_11 = mul i16 %p_cast698, i16 %sext_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7701 'mul' 'mul_ln186_11' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7702 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_275)   --->   "%sext_ln186_60 = sext i16 %mul_ln186_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7702 'sext' 'sext_ln186_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7703 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_275 = add i17 %sext_ln198_30, i17 %sext_ln186_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7703 'add' 'add_ln186_275' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7704 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_278)   --->   "%mul_ln186_70 = mul i16 %p_cast693, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7704 'mul' 'mul_ln186_70' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7705 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_278)   --->   "%sext_ln186_62 = sext i16 %mul_ln186_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7705 'sext' 'sext_ln186_62' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_149 : Operation 7706 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_278 = add i17 %sext_ln198_31, i17 %sext_ln186_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7706 'add' 'add_ln186_278' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7707 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_281)   --->   "%mul_ln186_71 = mul i16 %p_cast687, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7707 'mul' 'mul_ln186_71' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7708 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_284)   --->   "%mul_ln186_72 = mul i16 %p_cast680, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7708 'mul' 'mul_ln186_72' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7709 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_287)   --->   "%mul_ln186_12 = mul i16 %p_cast698, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7709 'mul' 'mul_ln186_12' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_149 : Operation 7710 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_290)   --->   "%mul_ln186_73 = mul i16 %p_cast693, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7710 'mul' 'mul_ln186_73' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 150 <SV = 121> <Delay = 2.19>
ST_150 : Operation 7711 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_276)   --->   "%mul_ln198_9 = mul i16 %p_cast689, i16 %sext_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7711 'mul' 'mul_ln198_9' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7712 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_276)   --->   "%sext_ln204_39 = sext i16 %mul_ln198_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7712 'sext' 'sext_ln204_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7713 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_279)   --->   "%mul_ln198_70 = mul i16 %p_cast683, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7713 'mul' 'mul_ln198_70' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7714 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_279)   --->   "%sext_ln204_40 = sext i16 %mul_ln198_70" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7714 'sext' 'sext_ln204_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7715 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_282)   --->   "%mul_ln198_71 = mul i16 %p_cast676, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7715 'mul' 'mul_ln198_71' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7716 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_285)   --->   "%mul_ln198_72 = mul i16 %p_cast673, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7716 'mul' 'mul_ln198_72' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7717 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_270 = add i17 %add_ln186_269, i17 %sext_ln204_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7717 'add' 'add_ln186_270' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7718 [1/1] (0.00ns)   --->   "%sext_ln186_56 = sext i17 %add_ln186_270" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7718 'sext' 'sext_ln186_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7719 [1/1] (0.88ns)   --->   "%add_ln186_68 = add i32 %sext_ln186_56, i32 %add_ln186_268" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7719 'add' 'add_ln186_68' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 7720 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_273 = add i17 %add_ln186_272, i17 %sext_ln204_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7720 'add' 'add_ln186_273' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7721 [1/1] (0.00ns)   --->   "%sext_ln186_59 = sext i17 %add_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7721 'sext' 'sext_ln186_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7722 [1/1] (0.88ns)   --->   "%add_ln186_69 = add i32 %sext_ln186_59, i32 %add_ln186_271" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7722 'add' 'add_ln186_69' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 7723 [1/1] (0.00ns)   --->   "%sext_ln204_43 = sext i8 %tmp_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7723 'sext' 'sext_ln204_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7724 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_288)   --->   "%mul_ln198_10 = mul i16 %p_cast689, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7724 'mul' 'mul_ln198_10' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7725 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_291)   --->   "%mul_ln198_73 = mul i16 %p_cast683, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7725 'mul' 'mul_ln198_73' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7726 [1/1] (1.55ns)   --->   "%mul_ln192_71 = mul i16 %p_cast684, i16 %sext_ln204_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7726 'mul' 'mul_ln192_71' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 7727 [1/1] (0.00ns)   --->   "%sext_ln198_32 = sext i16 %mul_ln192_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7727 'sext' 'sext_ln198_32' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7728 [1/1] (1.55ns)   --->   "%mul_ln192_72 = mul i16 %p_cast677, i16 %sext_ln204_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7728 'mul' 'mul_ln192_72' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 7729 [1/1] (0.00ns)   --->   "%sext_ln198_33 = sext i16 %mul_ln192_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7729 'sext' 'sext_ln198_33' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7730 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_275 = add i17 %sext_ln198_30, i17 %sext_ln186_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7730 'add' 'add_ln186_275' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7731 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_276 = add i17 %add_ln186_275, i17 %sext_ln204_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7731 'add' 'add_ln186_276' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7732 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_278 = add i17 %sext_ln198_31, i17 %sext_ln186_62" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7732 'add' 'add_ln186_278' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7733 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_279 = add i17 %add_ln186_278, i17 %sext_ln204_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7733 'add' 'add_ln186_279' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7734 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_281)   --->   "%mul_ln186_71 = mul i16 %p_cast687, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7734 'mul' 'mul_ln186_71' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7735 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_281)   --->   "%sext_ln186_64 = sext i16 %mul_ln186_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7735 'sext' 'sext_ln186_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7736 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_281 = add i17 %sext_ln198_32, i17 %sext_ln186_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7736 'add' 'add_ln186_281' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7737 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_284)   --->   "%mul_ln186_72 = mul i16 %p_cast680, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7737 'mul' 'mul_ln186_72' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7738 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_284)   --->   "%sext_ln186_67 = sext i16 %mul_ln186_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7738 'sext' 'sext_ln186_67' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7739 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_284 = add i17 %sext_ln198_33, i17 %sext_ln186_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7739 'add' 'add_ln186_284' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7740 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_287)   --->   "%mul_ln186_12 = mul i16 %p_cast698, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7740 'mul' 'mul_ln186_12' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7741 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_290)   --->   "%mul_ln186_73 = mul i16 %p_cast693, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7741 'mul' 'mul_ln186_73' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7742 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_293)   --->   "%mul_ln186_74 = mul i16 %p_cast687, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7742 'mul' 'mul_ln186_74' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_150 : Operation 7743 [1/1] (0.00ns)   --->   "%sext_ln186_75 = sext i8 %tmp_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7743 'sext' 'sext_ln186_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_150 : Operation 7744 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_296)   --->   "%mul_ln186_75 = mul i16 %p_cast680, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7744 'mul' 'mul_ln186_75' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 151 <SV = 122> <Delay = 2.19>
ST_151 : Operation 7745 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_282)   --->   "%mul_ln198_71 = mul i16 %p_cast676, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7745 'mul' 'mul_ln198_71' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7746 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_282)   --->   "%sext_ln204_41 = sext i16 %mul_ln198_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7746 'sext' 'sext_ln204_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7747 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_285)   --->   "%mul_ln198_72 = mul i16 %p_cast673, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7747 'mul' 'mul_ln198_72' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7748 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_285)   --->   "%sext_ln204_42 = sext i16 %mul_ln198_72" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7748 'sext' 'sext_ln204_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7749 [1/1] (0.00ns)   --->   "%sext_ln192_34 = sext i8 %data_l1_1_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7749 'sext' 'sext_ln192_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7750 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_288)   --->   "%mul_ln198_10 = mul i16 %p_cast689, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7750 'mul' 'mul_ln198_10' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7751 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_291)   --->   "%mul_ln198_73 = mul i16 %p_cast683, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7751 'mul' 'mul_ln198_73' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7752 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_294)   --->   "%mul_ln198_74 = mul i16 %p_cast676, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7752 'mul' 'mul_ln198_74' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7753 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_297)   --->   "%mul_ln198_75 = mul i16 %p_cast673, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7753 'mul' 'mul_ln198_75' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7754 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_276 = add i17 %add_ln186_275, i17 %sext_ln204_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7754 'add' 'add_ln186_276' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7755 [1/1] (0.00ns)   --->   "%sext_ln186_61 = sext i17 %add_ln186_276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7755 'sext' 'sext_ln186_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7756 [1/1] (0.88ns)   --->   "%add_ln186_11 = add i32 %sext_ln186_61, i32 %add_ln186_274" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7756 'add' 'add_ln186_11' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 7757 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_279 = add i17 %add_ln186_278, i17 %sext_ln204_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7757 'add' 'add_ln186_279' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7758 [1/1] (0.00ns)   --->   "%sext_ln186_63 = sext i17 %add_ln186_279" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7758 'sext' 'sext_ln186_63' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7759 [1/1] (0.88ns)   --->   "%add_ln186_70 = add i32 %sext_ln186_63, i32 %add_ln186_277" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7759 'add' 'add_ln186_70' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 7760 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_281 = add i17 %sext_ln198_32, i17 %sext_ln186_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7760 'add' 'add_ln186_281' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7761 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_282 = add i17 %add_ln186_281, i17 %sext_ln204_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7761 'add' 'add_ln186_282' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7762 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_284 = add i17 %sext_ln198_33, i17 %sext_ln186_67" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7762 'add' 'add_ln186_284' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7763 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_285 = add i17 %add_ln186_284, i17 %sext_ln204_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7763 'add' 'add_ln186_285' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7764 [1/1] (1.55ns)   --->   "%mul_ln192_11 = mul i16 %p_cast695, i16 %sext_ln204_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7764 'mul' 'mul_ln192_11' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 7765 [1/1] (0.00ns)   --->   "%sext_ln198_34 = sext i16 %mul_ln192_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7765 'sext' 'sext_ln198_34' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7766 [1/1] (1.55ns)   --->   "%mul_ln192_73 = mul i16 %p_cast690, i16 %sext_ln204_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7766 'mul' 'mul_ln192_73' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 7767 [1/1] (0.00ns)   --->   "%sext_ln198_35 = sext i16 %mul_ln192_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7767 'sext' 'sext_ln198_35' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7768 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_287)   --->   "%mul_ln186_12 = mul i16 %p_cast698, i16 %sext_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7768 'mul' 'mul_ln186_12' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7769 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_287)   --->   "%sext_ln186_69 = sext i16 %mul_ln186_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7769 'sext' 'sext_ln186_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7770 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_287 = add i17 %sext_ln198_34, i17 %sext_ln186_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7770 'add' 'add_ln186_287' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7771 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_290)   --->   "%mul_ln186_73 = mul i16 %p_cast693, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7771 'mul' 'mul_ln186_73' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7772 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_290)   --->   "%sext_ln186_71 = sext i16 %mul_ln186_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7772 'sext' 'sext_ln186_71' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_151 : Operation 7773 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_290 = add i17 %sext_ln198_35, i17 %sext_ln186_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7773 'add' 'add_ln186_290' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7774 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_293)   --->   "%mul_ln186_74 = mul i16 %p_cast687, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7774 'mul' 'mul_ln186_74' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7775 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_296)   --->   "%mul_ln186_75 = mul i16 %p_cast680, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7775 'mul' 'mul_ln186_75' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7776 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_299)   --->   "%mul_ln186_13 = mul i16 %p_cast698, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7776 'mul' 'mul_ln186_13' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_151 : Operation 7777 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_302)   --->   "%mul_ln186_76 = mul i16 %p_cast693, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7777 'mul' 'mul_ln186_76' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 152 <SV = 123> <Delay = 2.19>
ST_152 : Operation 7778 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_288)   --->   "%mul_ln198_10 = mul i16 %p_cast689, i16 %sext_ln192_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7778 'mul' 'mul_ln198_10' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7779 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_288)   --->   "%sext_ln204_44 = sext i16 %mul_ln198_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7779 'sext' 'sext_ln204_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7780 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_291)   --->   "%mul_ln198_73 = mul i16 %p_cast683, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7780 'mul' 'mul_ln198_73' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7781 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_291)   --->   "%sext_ln204_45 = sext i16 %mul_ln198_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7781 'sext' 'sext_ln204_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7782 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_294)   --->   "%mul_ln198_74 = mul i16 %p_cast676, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7782 'mul' 'mul_ln198_74' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7783 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_297)   --->   "%mul_ln198_75 = mul i16 %p_cast673, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7783 'mul' 'mul_ln198_75' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7784 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_282 = add i17 %add_ln186_281, i17 %sext_ln204_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7784 'add' 'add_ln186_282' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7785 [1/1] (0.00ns)   --->   "%sext_ln186_65 = sext i17 %add_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7785 'sext' 'sext_ln186_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7786 [1/1] (0.88ns)   --->   "%add_ln186_71 = add i32 %sext_ln186_65, i32 %add_ln186_280" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7786 'add' 'add_ln186_71' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 7787 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_285 = add i17 %add_ln186_284, i17 %sext_ln204_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7787 'add' 'add_ln186_285' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7788 [1/1] (0.00ns)   --->   "%sext_ln186_68 = sext i17 %add_ln186_285" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7788 'sext' 'sext_ln186_68' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7789 [1/1] (0.88ns)   --->   "%add_ln186_72 = add i32 %sext_ln186_68, i32 %add_ln186_283" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7789 'add' 'add_ln186_72' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 7790 [1/1] (0.00ns)   --->   "%sext_ln204_48 = sext i8 %tmp_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7790 'sext' 'sext_ln204_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7791 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_300)   --->   "%mul_ln198_11 = mul i16 %p_cast689, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7791 'mul' 'mul_ln198_11' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7792 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_303)   --->   "%mul_ln198_76 = mul i16 %p_cast683, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7792 'mul' 'mul_ln198_76' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7793 [1/1] (1.55ns)   --->   "%mul_ln192_74 = mul i16 %p_cast684, i16 %sext_ln204_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7793 'mul' 'mul_ln192_74' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 7794 [1/1] (0.00ns)   --->   "%sext_ln198_36 = sext i16 %mul_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7794 'sext' 'sext_ln198_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7795 [1/1] (1.55ns)   --->   "%mul_ln192_75 = mul i16 %p_cast677, i16 %sext_ln204_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7795 'mul' 'mul_ln192_75' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 7796 [1/1] (0.00ns)   --->   "%sext_ln198_37 = sext i16 %mul_ln192_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7796 'sext' 'sext_ln198_37' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7797 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_287 = add i17 %sext_ln198_34, i17 %sext_ln186_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7797 'add' 'add_ln186_287' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7798 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_288 = add i17 %add_ln186_287, i17 %sext_ln204_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7798 'add' 'add_ln186_288' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7799 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_290 = add i17 %sext_ln198_35, i17 %sext_ln186_71" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7799 'add' 'add_ln186_290' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7800 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_291 = add i17 %add_ln186_290, i17 %sext_ln204_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7800 'add' 'add_ln186_291' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7801 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_293)   --->   "%mul_ln186_74 = mul i16 %p_cast687, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7801 'mul' 'mul_ln186_74' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7802 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_293)   --->   "%sext_ln186_73 = sext i16 %mul_ln186_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7802 'sext' 'sext_ln186_73' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7803 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_293 = add i17 %sext_ln198_36, i17 %sext_ln186_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7803 'add' 'add_ln186_293' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7804 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_296)   --->   "%mul_ln186_75 = mul i16 %p_cast680, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7804 'mul' 'mul_ln186_75' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7805 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_296)   --->   "%sext_ln186_76 = sext i16 %mul_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7805 'sext' 'sext_ln186_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7806 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_296 = add i17 %sext_ln198_37, i17 %sext_ln186_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7806 'add' 'add_ln186_296' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7807 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_299)   --->   "%mul_ln186_13 = mul i16 %p_cast698, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7807 'mul' 'mul_ln186_13' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7808 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_302)   --->   "%mul_ln186_76 = mul i16 %p_cast693, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7808 'mul' 'mul_ln186_76' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7809 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_305)   --->   "%mul_ln186_77 = mul i16 %p_cast687, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7809 'mul' 'mul_ln186_77' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 7810 [1/1] (0.00ns)   --->   "%sext_ln186_84 = sext i8 %tmp_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7810 'sext' 'sext_ln186_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_152 : Operation 7811 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_308)   --->   "%mul_ln186_78 = mul i16 %p_cast680, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7811 'mul' 'mul_ln186_78' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 153 <SV = 124> <Delay = 2.19>
ST_153 : Operation 7812 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_294)   --->   "%mul_ln198_74 = mul i16 %p_cast676, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7812 'mul' 'mul_ln198_74' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7813 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_294)   --->   "%sext_ln204_46 = sext i16 %mul_ln198_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7813 'sext' 'sext_ln204_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7814 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_297)   --->   "%mul_ln198_75 = mul i16 %p_cast673, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7814 'mul' 'mul_ln198_75' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7815 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_297)   --->   "%sext_ln204_47 = sext i16 %mul_ln198_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7815 'sext' 'sext_ln204_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7816 [1/1] (0.00ns)   --->   "%sext_ln192_39 = sext i8 %data_l1_1_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7816 'sext' 'sext_ln192_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7817 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_300)   --->   "%mul_ln198_11 = mul i16 %p_cast689, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7817 'mul' 'mul_ln198_11' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7818 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_303)   --->   "%mul_ln198_76 = mul i16 %p_cast683, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7818 'mul' 'mul_ln198_76' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7819 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_306)   --->   "%mul_ln198_77 = mul i16 %p_cast676, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7819 'mul' 'mul_ln198_77' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7820 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_309)   --->   "%mul_ln198_78 = mul i16 %p_cast673, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7820 'mul' 'mul_ln198_78' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7821 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_288 = add i17 %add_ln186_287, i17 %sext_ln204_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7821 'add' 'add_ln186_288' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7822 [1/1] (0.00ns)   --->   "%sext_ln186_70 = sext i17 %add_ln186_288" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7822 'sext' 'sext_ln186_70' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7823 [1/1] (0.88ns)   --->   "%add_ln186_12 = add i32 %sext_ln186_70, i32 %add_ln186_286" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7823 'add' 'add_ln186_12' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 7824 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_291 = add i17 %add_ln186_290, i17 %sext_ln204_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7824 'add' 'add_ln186_291' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7825 [1/1] (0.00ns)   --->   "%sext_ln186_72 = sext i17 %add_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7825 'sext' 'sext_ln186_72' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7826 [1/1] (0.88ns)   --->   "%add_ln186_73 = add i32 %sext_ln186_72, i32 %add_ln186_289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7826 'add' 'add_ln186_73' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 7827 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_293 = add i17 %sext_ln198_36, i17 %sext_ln186_73" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7827 'add' 'add_ln186_293' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7828 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_294 = add i17 %add_ln186_293, i17 %sext_ln204_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7828 'add' 'add_ln186_294' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7829 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_296 = add i17 %sext_ln198_37, i17 %sext_ln186_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7829 'add' 'add_ln186_296' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7830 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_297 = add i17 %add_ln186_296, i17 %sext_ln204_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7830 'add' 'add_ln186_297' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7831 [1/1] (1.55ns)   --->   "%mul_ln192_12 = mul i16 %p_cast695, i16 %sext_ln204_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7831 'mul' 'mul_ln192_12' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 7832 [1/1] (0.00ns)   --->   "%sext_ln198_38 = sext i16 %mul_ln192_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7832 'sext' 'sext_ln198_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7833 [1/1] (1.55ns)   --->   "%mul_ln192_76 = mul i16 %p_cast690, i16 %sext_ln204_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7833 'mul' 'mul_ln192_76' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 7834 [1/1] (0.00ns)   --->   "%sext_ln198_39 = sext i16 %mul_ln192_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7834 'sext' 'sext_ln198_39' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7835 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_299)   --->   "%mul_ln186_13 = mul i16 %p_cast698, i16 %sext_ln186_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7835 'mul' 'mul_ln186_13' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7836 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_299)   --->   "%sext_ln186_78 = sext i16 %mul_ln186_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7836 'sext' 'sext_ln186_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7837 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_299 = add i17 %sext_ln198_38, i17 %sext_ln186_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7837 'add' 'add_ln186_299' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7838 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_302)   --->   "%mul_ln186_76 = mul i16 %p_cast693, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7838 'mul' 'mul_ln186_76' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7839 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_302)   --->   "%sext_ln186_80 = sext i16 %mul_ln186_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7839 'sext' 'sext_ln186_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_153 : Operation 7840 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_302 = add i17 %sext_ln198_39, i17 %sext_ln186_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7840 'add' 'add_ln186_302' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7841 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_305)   --->   "%mul_ln186_77 = mul i16 %p_cast687, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7841 'mul' 'mul_ln186_77' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7842 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_308)   --->   "%mul_ln186_78 = mul i16 %p_cast680, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7842 'mul' 'mul_ln186_78' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7843 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_311)   --->   "%mul_ln186_14 = mul i16 %p_cast698, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7843 'mul' 'mul_ln186_14' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_153 : Operation 7844 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_314)   --->   "%mul_ln186_79 = mul i16 %p_cast693, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7844 'mul' 'mul_ln186_79' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 154 <SV = 125> <Delay = 2.19>
ST_154 : Operation 7845 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_300)   --->   "%mul_ln198_11 = mul i16 %p_cast689, i16 %sext_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7845 'mul' 'mul_ln198_11' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7846 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_300)   --->   "%sext_ln204_49 = sext i16 %mul_ln198_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7846 'sext' 'sext_ln204_49' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7847 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_303)   --->   "%mul_ln198_76 = mul i16 %p_cast683, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7847 'mul' 'mul_ln198_76' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7848 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_303)   --->   "%sext_ln204_50 = sext i16 %mul_ln198_76" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7848 'sext' 'sext_ln204_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7849 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_306)   --->   "%mul_ln198_77 = mul i16 %p_cast676, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7849 'mul' 'mul_ln198_77' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7850 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_309)   --->   "%mul_ln198_78 = mul i16 %p_cast673, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7850 'mul' 'mul_ln198_78' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7851 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_294 = add i17 %add_ln186_293, i17 %sext_ln204_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7851 'add' 'add_ln186_294' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7852 [1/1] (0.00ns)   --->   "%sext_ln186_74 = sext i17 %add_ln186_294" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7852 'sext' 'sext_ln186_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7853 [1/1] (0.88ns)   --->   "%add_ln186_74 = add i32 %sext_ln186_74, i32 %add_ln186_292" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7853 'add' 'add_ln186_74' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 7854 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_297 = add i17 %add_ln186_296, i17 %sext_ln204_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7854 'add' 'add_ln186_297' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7855 [1/1] (0.00ns)   --->   "%sext_ln186_77 = sext i17 %add_ln186_297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7855 'sext' 'sext_ln186_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7856 [1/1] (0.88ns)   --->   "%add_ln186_75 = add i32 %sext_ln186_77, i32 %add_ln186_295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7856 'add' 'add_ln186_75' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 7857 [1/1] (0.00ns)   --->   "%sext_ln204_53 = sext i8 %tmp_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7857 'sext' 'sext_ln204_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7858 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_312)   --->   "%mul_ln198_12 = mul i16 %p_cast689, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7858 'mul' 'mul_ln198_12' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7859 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_315)   --->   "%mul_ln198_79 = mul i16 %p_cast683, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7859 'mul' 'mul_ln198_79' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7860 [1/1] (1.55ns)   --->   "%mul_ln192_77 = mul i16 %p_cast684, i16 %sext_ln204_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7860 'mul' 'mul_ln192_77' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 7861 [1/1] (0.00ns)   --->   "%sext_ln198_40 = sext i16 %mul_ln192_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7861 'sext' 'sext_ln198_40' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7862 [1/1] (1.55ns)   --->   "%mul_ln192_78 = mul i16 %p_cast677, i16 %sext_ln204_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7862 'mul' 'mul_ln192_78' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 7863 [1/1] (0.00ns)   --->   "%sext_ln198_41 = sext i16 %mul_ln192_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7863 'sext' 'sext_ln198_41' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7864 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_299 = add i17 %sext_ln198_38, i17 %sext_ln186_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7864 'add' 'add_ln186_299' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7865 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_300 = add i17 %add_ln186_299, i17 %sext_ln204_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7865 'add' 'add_ln186_300' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7866 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_302 = add i17 %sext_ln198_39, i17 %sext_ln186_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7866 'add' 'add_ln186_302' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7867 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_303 = add i17 %add_ln186_302, i17 %sext_ln204_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7867 'add' 'add_ln186_303' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7868 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_305)   --->   "%mul_ln186_77 = mul i16 %p_cast687, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7868 'mul' 'mul_ln186_77' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7869 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_305)   --->   "%sext_ln186_82 = sext i16 %mul_ln186_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7869 'sext' 'sext_ln186_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7870 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_305 = add i17 %sext_ln198_40, i17 %sext_ln186_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7870 'add' 'add_ln186_305' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7871 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_308)   --->   "%mul_ln186_78 = mul i16 %p_cast680, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7871 'mul' 'mul_ln186_78' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7872 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_308)   --->   "%sext_ln186_85 = sext i16 %mul_ln186_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7872 'sext' 'sext_ln186_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7873 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_308 = add i17 %sext_ln198_41, i17 %sext_ln186_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7873 'add' 'add_ln186_308' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7874 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_311)   --->   "%mul_ln186_14 = mul i16 %p_cast698, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7874 'mul' 'mul_ln186_14' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7875 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_314)   --->   "%mul_ln186_79 = mul i16 %p_cast693, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7875 'mul' 'mul_ln186_79' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7876 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_317)   --->   "%mul_ln186_80 = mul i16 %p_cast687, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7876 'mul' 'mul_ln186_80' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_154 : Operation 7877 [1/1] (0.00ns)   --->   "%sext_ln186_93 = sext i8 %tmp_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7877 'sext' 'sext_ln186_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_154 : Operation 7878 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_320)   --->   "%mul_ln186_81 = mul i16 %p_cast680, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7878 'mul' 'mul_ln186_81' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 155 <SV = 126> <Delay = 2.19>
ST_155 : Operation 7879 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_306)   --->   "%mul_ln198_77 = mul i16 %p_cast676, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7879 'mul' 'mul_ln198_77' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7880 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_306)   --->   "%sext_ln204_51 = sext i16 %mul_ln198_77" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7880 'sext' 'sext_ln204_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7881 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_309)   --->   "%mul_ln198_78 = mul i16 %p_cast673, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7881 'mul' 'mul_ln198_78' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7882 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_309)   --->   "%sext_ln204_52 = sext i16 %mul_ln198_78" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7882 'sext' 'sext_ln204_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7883 [1/1] (0.00ns)   --->   "%sext_ln192_44 = sext i8 %data_l1_1_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7883 'sext' 'sext_ln192_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7884 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_312)   --->   "%mul_ln198_12 = mul i16 %p_cast689, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7884 'mul' 'mul_ln198_12' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7885 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_315)   --->   "%mul_ln198_79 = mul i16 %p_cast683, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7885 'mul' 'mul_ln198_79' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7886 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_318)   --->   "%mul_ln198_80 = mul i16 %p_cast676, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7886 'mul' 'mul_ln198_80' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7887 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_321)   --->   "%mul_ln198_81 = mul i16 %p_cast673, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7887 'mul' 'mul_ln198_81' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7888 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_300 = add i17 %add_ln186_299, i17 %sext_ln204_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7888 'add' 'add_ln186_300' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7889 [1/1] (0.00ns)   --->   "%sext_ln186_79 = sext i17 %add_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7889 'sext' 'sext_ln186_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7890 [1/1] (0.88ns)   --->   "%add_ln186_13 = add i32 %sext_ln186_79, i32 %add_ln186_298" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7890 'add' 'add_ln186_13' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 7891 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_303 = add i17 %add_ln186_302, i17 %sext_ln204_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7891 'add' 'add_ln186_303' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7892 [1/1] (0.00ns)   --->   "%sext_ln186_81 = sext i17 %add_ln186_303" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7892 'sext' 'sext_ln186_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7893 [1/1] (0.88ns)   --->   "%add_ln186_76 = add i32 %sext_ln186_81, i32 %add_ln186_301" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7893 'add' 'add_ln186_76' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 7894 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_305 = add i17 %sext_ln198_40, i17 %sext_ln186_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7894 'add' 'add_ln186_305' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7895 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_306 = add i17 %add_ln186_305, i17 %sext_ln204_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7895 'add' 'add_ln186_306' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7896 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_308 = add i17 %sext_ln198_41, i17 %sext_ln186_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7896 'add' 'add_ln186_308' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7897 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_309 = add i17 %add_ln186_308, i17 %sext_ln204_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7897 'add' 'add_ln186_309' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7898 [1/1] (1.55ns)   --->   "%mul_ln192_13 = mul i16 %p_cast695, i16 %sext_ln204_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7898 'mul' 'mul_ln192_13' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 7899 [1/1] (0.00ns)   --->   "%sext_ln198_42 = sext i16 %mul_ln192_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7899 'sext' 'sext_ln198_42' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7900 [1/1] (1.55ns)   --->   "%mul_ln192_79 = mul i16 %p_cast690, i16 %sext_ln204_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7900 'mul' 'mul_ln192_79' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 7901 [1/1] (0.00ns)   --->   "%sext_ln198_43 = sext i16 %mul_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7901 'sext' 'sext_ln198_43' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7902 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_311)   --->   "%mul_ln186_14 = mul i16 %p_cast698, i16 %sext_ln186_66" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7902 'mul' 'mul_ln186_14' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7903 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_311)   --->   "%sext_ln186_87 = sext i16 %mul_ln186_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7903 'sext' 'sext_ln186_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7904 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_311 = add i17 %sext_ln198_42, i17 %sext_ln186_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7904 'add' 'add_ln186_311' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7905 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_314)   --->   "%mul_ln186_79 = mul i16 %p_cast693, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7905 'mul' 'mul_ln186_79' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7906 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_314)   --->   "%sext_ln186_89 = sext i16 %mul_ln186_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7906 'sext' 'sext_ln186_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_155 : Operation 7907 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_314 = add i17 %sext_ln198_43, i17 %sext_ln186_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7907 'add' 'add_ln186_314' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7908 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_317)   --->   "%mul_ln186_80 = mul i16 %p_cast687, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7908 'mul' 'mul_ln186_80' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7909 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_320)   --->   "%mul_ln186_81 = mul i16 %p_cast680, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7909 'mul' 'mul_ln186_81' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7910 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_323)   --->   "%mul_ln186_15 = mul i16 %p_cast698, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7910 'mul' 'mul_ln186_15' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 7911 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_326)   --->   "%mul_ln186_82 = mul i16 %p_cast693, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7911 'mul' 'mul_ln186_82' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 156 <SV = 127> <Delay = 2.19>
ST_156 : Operation 7912 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_312)   --->   "%mul_ln198_12 = mul i16 %p_cast689, i16 %sext_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7912 'mul' 'mul_ln198_12' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7913 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_312)   --->   "%sext_ln204_54 = sext i16 %mul_ln198_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7913 'sext' 'sext_ln204_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7914 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_315)   --->   "%mul_ln198_79 = mul i16 %p_cast683, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7914 'mul' 'mul_ln198_79' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7915 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_315)   --->   "%sext_ln204_55 = sext i16 %mul_ln198_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7915 'sext' 'sext_ln204_55' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7916 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_318)   --->   "%mul_ln198_80 = mul i16 %p_cast676, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7916 'mul' 'mul_ln198_80' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7917 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_321)   --->   "%mul_ln198_81 = mul i16 %p_cast673, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7917 'mul' 'mul_ln198_81' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7918 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_306 = add i17 %add_ln186_305, i17 %sext_ln204_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7918 'add' 'add_ln186_306' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7919 [1/1] (0.00ns)   --->   "%sext_ln186_83 = sext i17 %add_ln186_306" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7919 'sext' 'sext_ln186_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7920 [1/1] (0.88ns)   --->   "%add_ln186_77 = add i32 %sext_ln186_83, i32 %add_ln186_304" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7920 'add' 'add_ln186_77' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 7921 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_309 = add i17 %add_ln186_308, i17 %sext_ln204_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7921 'add' 'add_ln186_309' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7922 [1/1] (0.00ns)   --->   "%sext_ln186_86 = sext i17 %add_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7922 'sext' 'sext_ln186_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7923 [1/1] (0.88ns)   --->   "%add_ln186_78 = add i32 %sext_ln186_86, i32 %add_ln186_307" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7923 'add' 'add_ln186_78' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 7924 [1/1] (0.00ns)   --->   "%sext_ln204_58 = sext i8 %tmp_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7924 'sext' 'sext_ln204_58' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7925 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_324)   --->   "%mul_ln198_13 = mul i16 %p_cast689, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7925 'mul' 'mul_ln198_13' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7926 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_327)   --->   "%mul_ln198_82 = mul i16 %p_cast683, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7926 'mul' 'mul_ln198_82' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7927 [1/1] (1.55ns)   --->   "%mul_ln192_80 = mul i16 %p_cast684, i16 %sext_ln204_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7927 'mul' 'mul_ln192_80' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 7928 [1/1] (0.00ns)   --->   "%sext_ln198_44 = sext i16 %mul_ln192_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7928 'sext' 'sext_ln198_44' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7929 [1/1] (1.55ns)   --->   "%mul_ln192_81 = mul i16 %p_cast677, i16 %sext_ln204_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7929 'mul' 'mul_ln192_81' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 7930 [1/1] (0.00ns)   --->   "%sext_ln198_45 = sext i16 %mul_ln192_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7930 'sext' 'sext_ln198_45' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7931 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_311 = add i17 %sext_ln198_42, i17 %sext_ln186_87" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7931 'add' 'add_ln186_311' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7932 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_312 = add i17 %add_ln186_311, i17 %sext_ln204_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7932 'add' 'add_ln186_312' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7933 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_314 = add i17 %sext_ln198_43, i17 %sext_ln186_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7933 'add' 'add_ln186_314' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7934 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_315 = add i17 %add_ln186_314, i17 %sext_ln204_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7934 'add' 'add_ln186_315' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7935 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_317)   --->   "%mul_ln186_80 = mul i16 %p_cast687, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7935 'mul' 'mul_ln186_80' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7936 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_317)   --->   "%sext_ln186_91 = sext i16 %mul_ln186_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7936 'sext' 'sext_ln186_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7937 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_317 = add i17 %sext_ln198_44, i17 %sext_ln186_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7937 'add' 'add_ln186_317' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7938 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_320)   --->   "%mul_ln186_81 = mul i16 %p_cast680, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7938 'mul' 'mul_ln186_81' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7939 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_320)   --->   "%sext_ln186_94 = sext i16 %mul_ln186_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7939 'sext' 'sext_ln186_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_156 : Operation 7940 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_320 = add i17 %sext_ln198_45, i17 %sext_ln186_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7940 'add' 'add_ln186_320' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7941 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_323)   --->   "%mul_ln186_15 = mul i16 %p_cast698, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7941 'mul' 'mul_ln186_15' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7942 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_326)   --->   "%mul_ln186_82 = mul i16 %p_cast693, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7942 'mul' 'mul_ln186_82' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7943 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_329)   --->   "%mul_ln186_83 = mul i16 %p_cast687, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7943 'mul' 'mul_ln186_83' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 7944 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_335)   --->   "%mul_ln186_16 = mul i16 %p_cast698, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7944 'mul' 'mul_ln186_16' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 157 <SV = 128> <Delay = 2.19>
ST_157 : Operation 7945 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_318)   --->   "%mul_ln198_80 = mul i16 %p_cast676, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7945 'mul' 'mul_ln198_80' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7946 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_318)   --->   "%sext_ln204_56 = sext i16 %mul_ln198_80" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7946 'sext' 'sext_ln204_56' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7947 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_321)   --->   "%mul_ln198_81 = mul i16 %p_cast673, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7947 'mul' 'mul_ln198_81' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7948 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_321)   --->   "%sext_ln204_57 = sext i16 %mul_ln198_81" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7948 'sext' 'sext_ln204_57' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7949 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_324)   --->   "%mul_ln198_13 = mul i16 %p_cast689, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7949 'mul' 'mul_ln198_13' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7950 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_327)   --->   "%mul_ln198_82 = mul i16 %p_cast683, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7950 'mul' 'mul_ln198_82' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7951 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_330)   --->   "%mul_ln198_83 = mul i16 %p_cast676, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7951 'mul' 'mul_ln198_83' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7952 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_312 = add i17 %add_ln186_311, i17 %sext_ln204_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7952 'add' 'add_ln186_312' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7953 [1/1] (0.00ns)   --->   "%sext_ln186_88 = sext i17 %add_ln186_312" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7953 'sext' 'sext_ln186_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7954 [1/1] (0.88ns)   --->   "%add_ln186_14 = add i32 %sext_ln186_88, i32 %add_ln186_310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7954 'add' 'add_ln186_14' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 7955 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_315 = add i17 %add_ln186_314, i17 %sext_ln204_55" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7955 'add' 'add_ln186_315' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7956 [1/1] (0.00ns)   --->   "%sext_ln186_90 = sext i17 %add_ln186_315" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7956 'sext' 'sext_ln186_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7957 [1/1] (0.88ns)   --->   "%add_ln186_79 = add i32 %sext_ln186_90, i32 %add_ln186_313" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7957 'add' 'add_ln186_79' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 7958 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_317 = add i17 %sext_ln198_44, i17 %sext_ln186_91" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7958 'add' 'add_ln186_317' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7959 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_318 = add i17 %add_ln186_317, i17 %sext_ln204_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7959 'add' 'add_ln186_318' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7960 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_320 = add i17 %sext_ln198_45, i17 %sext_ln186_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7960 'add' 'add_ln186_320' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7961 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_321 = add i17 %add_ln186_320, i17 %sext_ln204_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7961 'add' 'add_ln186_321' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7962 [1/1] (1.55ns)   --->   "%mul_ln192_14 = mul i16 %p_cast695, i16 %sext_ln204_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7962 'mul' 'mul_ln192_14' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 7963 [1/1] (0.00ns)   --->   "%sext_ln198_46 = sext i16 %mul_ln192_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7963 'sext' 'sext_ln198_46' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7964 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_336)   --->   "%mul_ln198_14 = mul i16 %p_cast689, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7964 'mul' 'mul_ln198_14' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7965 [1/1] (1.55ns)   --->   "%mul_ln192_82 = mul i16 %p_cast690, i16 %sext_ln204_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7965 'mul' 'mul_ln192_82' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 7966 [1/1] (0.00ns)   --->   "%sext_ln198_47 = sext i16 %mul_ln192_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7966 'sext' 'sext_ln198_47' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7967 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_323)   --->   "%mul_ln186_15 = mul i16 %p_cast698, i16 %sext_ln186_75" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7967 'mul' 'mul_ln186_15' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7968 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_323)   --->   "%sext_ln186_96 = sext i16 %mul_ln186_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7968 'sext' 'sext_ln186_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7969 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_323 = add i17 %sext_ln198_46, i17 %sext_ln186_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7969 'add' 'add_ln186_323' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7970 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_326)   --->   "%mul_ln186_82 = mul i16 %p_cast693, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7970 'mul' 'mul_ln186_82' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7971 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_326)   --->   "%sext_ln186_98 = sext i16 %mul_ln186_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7971 'sext' 'sext_ln186_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_157 : Operation 7972 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_326 = add i17 %sext_ln198_47, i17 %sext_ln186_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7972 'add' 'add_ln186_326' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7973 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_329)   --->   "%mul_ln186_83 = mul i16 %p_cast687, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7973 'mul' 'mul_ln186_83' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7974 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_335)   --->   "%mul_ln186_16 = mul i16 %p_cast698, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7974 'mul' 'mul_ln186_16' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7975 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_338)   --->   "%mul_ln186_85 = mul i16 %p_cast693, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7975 'mul' 'mul_ln186_85' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_157 : Operation 7976 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_347)   --->   "%mul_ln186_17 = mul i16 %p_cast698, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7976 'mul' 'mul_ln186_17' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 158 <SV = 129> <Delay = 2.19>
ST_158 : Operation 7977 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_324)   --->   "%mul_ln198_13 = mul i16 %p_cast689, i16 %sext_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7977 'mul' 'mul_ln198_13' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7978 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_324)   --->   "%sext_ln204_59 = sext i16 %mul_ln198_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7978 'sext' 'sext_ln204_59' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 7979 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_327)   --->   "%mul_ln198_82 = mul i16 %p_cast683, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7979 'mul' 'mul_ln198_82' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7980 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_327)   --->   "%sext_ln204_60 = sext i16 %mul_ln198_82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 7980 'sext' 'sext_ln204_60' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 7981 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_330)   --->   "%mul_ln198_83 = mul i16 %p_cast676, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7981 'mul' 'mul_ln198_83' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7982 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_318 = add i17 %add_ln186_317, i17 %sext_ln204_56" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7982 'add' 'add_ln186_318' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7983 [1/1] (0.00ns)   --->   "%sext_ln186_92 = sext i17 %add_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7983 'sext' 'sext_ln186_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 7984 [1/1] (0.88ns)   --->   "%add_ln186_80 = add i32 %sext_ln186_92, i32 %add_ln186_316" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7984 'add' 'add_ln186_80' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 7985 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_321 = add i17 %add_ln186_320, i17 %sext_ln204_57" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7985 'add' 'add_ln186_321' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7986 [1/1] (0.00ns)   --->   "%sext_ln186_95 = sext i17 %add_ln186_321" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7986 'sext' 'sext_ln186_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 7987 [1/1] (0.88ns)   --->   "%add_ln186_81 = add i32 %sext_ln186_95, i32 %add_ln186_319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7987 'add' 'add_ln186_81' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 7988 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_336)   --->   "%mul_ln198_14 = mul i16 %p_cast689, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7988 'mul' 'mul_ln198_14' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7989 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_339)   --->   "%mul_ln198_85 = mul i16 %p_cast683, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7989 'mul' 'mul_ln198_85' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7990 [1/1] (1.55ns)   --->   "%mul_ln192_83 = mul i16 %p_cast684, i16 %sext_ln204_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7990 'mul' 'mul_ln192_83' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 7991 [1/1] (0.00ns)   --->   "%sext_ln198_48 = sext i16 %mul_ln192_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 7991 'sext' 'sext_ln198_48' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 7992 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_323 = add i17 %sext_ln198_46, i17 %sext_ln186_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7992 'add' 'add_ln186_323' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7993 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_324 = add i17 %add_ln186_323, i17 %sext_ln204_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7993 'add' 'add_ln186_324' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7994 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_326 = add i17 %sext_ln198_47, i17 %sext_ln186_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7994 'add' 'add_ln186_326' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7995 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_327 = add i17 %add_ln186_326, i17 %sext_ln204_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7995 'add' 'add_ln186_327' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7996 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_329)   --->   "%mul_ln186_83 = mul i16 %p_cast687, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7996 'mul' 'mul_ln186_83' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7997 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_329)   --->   "%sext_ln186_100 = sext i16 %mul_ln186_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7997 'sext' 'sext_ln186_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 7998 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_329 = add i17 %sext_ln198_48, i17 %sext_ln186_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 7998 'add' 'add_ln186_329' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 7999 [1/1] (1.55ns)   --->   "%mul_ln192_15 = mul i16 %p_cast695, i16 %sext_ln204_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 7999 'mul' 'mul_ln192_15' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 8000 [1/1] (0.00ns)   --->   "%sext_ln198_50 = sext i16 %mul_ln192_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8000 'sext' 'sext_ln198_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 8001 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_348)   --->   "%mul_ln198_15 = mul i16 %p_cast689, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8001 'mul' 'mul_ln198_15' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 8002 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_335)   --->   "%mul_ln186_16 = mul i16 %p_cast698, i16 %sext_ln186_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8002 'mul' 'mul_ln186_16' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 8003 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_335)   --->   "%sext_ln186_105 = sext i16 %mul_ln186_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8003 'sext' 'sext_ln186_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_158 : Operation 8004 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_335 = add i17 %sext_ln198_50, i17 %sext_ln186_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8004 'add' 'add_ln186_335' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 8005 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_338)   --->   "%mul_ln186_85 = mul i16 %p_cast693, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8005 'mul' 'mul_ln186_85' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 8006 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_347)   --->   "%mul_ln186_17 = mul i16 %p_cast698, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8006 'mul' 'mul_ln186_17' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 8007 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_407)   --->   "%mul_ln186_22 = mul i16 %p_cast698, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8007 'mul' 'mul_ln186_22' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_158 : Operation 8008 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_410)   --->   "%mul_ln186_103 = mul i16 %p_cast693, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8008 'mul' 'mul_ln186_103' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 159 <SV = 130> <Delay = 2.19>
ST_159 : Operation 8009 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_330)   --->   "%mul_ln198_83 = mul i16 %p_cast676, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8009 'mul' 'mul_ln198_83' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8010 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_330)   --->   "%sext_ln204_61 = sext i16 %mul_ln198_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8010 'sext' 'sext_ln204_61' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8011 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_336)   --->   "%mul_ln198_14 = mul i16 %p_cast689, i16 %sext_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8011 'mul' 'mul_ln198_14' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8012 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_336)   --->   "%sext_ln204_64 = sext i16 %mul_ln198_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8012 'sext' 'sext_ln204_64' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8013 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_339)   --->   "%mul_ln198_85 = mul i16 %p_cast683, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8013 'mul' 'mul_ln198_85' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8014 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_324 = add i17 %add_ln186_323, i17 %sext_ln204_59" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8014 'add' 'add_ln186_324' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8015 [1/1] (0.00ns)   --->   "%sext_ln186_97 = sext i17 %add_ln186_324" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8015 'sext' 'sext_ln186_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8016 [1/1] (0.88ns)   --->   "%add_ln186_15 = add i32 %sext_ln186_97, i32 %add_ln186_322" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8016 'add' 'add_ln186_15' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 8017 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_327 = add i17 %add_ln186_326, i17 %sext_ln204_60" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8017 'add' 'add_ln186_327' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8018 [1/1] (0.00ns)   --->   "%sext_ln186_99 = sext i17 %add_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8018 'sext' 'sext_ln186_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8019 [1/1] (0.88ns)   --->   "%add_ln186_82 = add i32 %sext_ln186_99, i32 %add_ln186_325" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8019 'add' 'add_ln186_82' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 8020 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_329 = add i17 %sext_ln198_48, i17 %sext_ln186_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8020 'add' 'add_ln186_329' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8021 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_330 = add i17 %add_ln186_329, i17 %sext_ln204_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8021 'add' 'add_ln186_330' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8022 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_348)   --->   "%mul_ln198_15 = mul i16 %p_cast689, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8022 'mul' 'mul_ln198_15' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8023 [1/1] (1.55ns)   --->   "%mul_ln192_85 = mul i16 %p_cast690, i16 %sext_ln204_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8023 'mul' 'mul_ln192_85' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 8024 [1/1] (0.00ns)   --->   "%sext_ln198_51 = sext i16 %mul_ln192_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8024 'sext' 'sext_ln198_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8025 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_335 = add i17 %sext_ln198_50, i17 %sext_ln186_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8025 'add' 'add_ln186_335' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8026 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_336 = add i17 %add_ln186_335, i17 %sext_ln204_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8026 'add' 'add_ln186_336' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8027 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_338)   --->   "%mul_ln186_85 = mul i16 %p_cast693, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8027 'mul' 'mul_ln186_85' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8028 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_338)   --->   "%sext_ln186_107 = sext i16 %mul_ln186_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8028 'sext' 'sext_ln186_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8029 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_338 = add i17 %sext_ln198_51, i17 %sext_ln186_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8029 'add' 'add_ln186_338' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8030 [1/1] (1.55ns)   --->   "%mul_ln192_16 = mul i16 %p_cast695, i16 %sext_ln204_58" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8030 'mul' 'mul_ln192_16' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 8031 [1/1] (0.00ns)   --->   "%sext_ln198_54 = sext i16 %mul_ln192_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8031 'sext' 'sext_ln198_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8032 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_347)   --->   "%mul_ln186_17 = mul i16 %p_cast698, i16 %sext_ln186_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8032 'mul' 'mul_ln186_17' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8033 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_347)   --->   "%sext_ln186_114 = sext i16 %mul_ln186_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8033 'sext' 'sext_ln186_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8034 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_347 = add i17 %sext_ln198_54, i17 %sext_ln186_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8034 'add' 'add_ln186_347' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8035 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_408)   --->   "%mul_ln198_20 = mul i16 %p_cast689, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8035 'mul' 'mul_ln198_20' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8036 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_411)   --->   "%mul_ln198_103 = mul i16 %p_cast683, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8036 'mul' 'mul_ln198_103' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8037 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_407)   --->   "%mul_ln186_22 = mul i16 %p_cast698, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8037 'mul' 'mul_ln186_22' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8038 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_410)   --->   "%mul_ln186_103 = mul i16 %p_cast693, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8038 'mul' 'mul_ln186_103' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8039 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_413)   --->   "%mul_ln186_104 = mul i16 %p_cast687, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8039 'mul' 'mul_ln186_104' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_159 : Operation 8040 [1/1] (0.00ns)   --->   "%sext_ln186_165 = sext i8 %data_l1_3_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8040 'sext' 'sext_ln186_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_159 : Operation 8041 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_416)   --->   "%mul_ln186_105 = mul i16 %p_cast680, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8041 'mul' 'mul_ln186_105' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 160 <SV = 131> <Delay = 2.19>
ST_160 : Operation 8042 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_339)   --->   "%mul_ln198_85 = mul i16 %p_cast683, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8042 'mul' 'mul_ln198_85' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8043 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_339)   --->   "%sext_ln204_65 = sext i16 %mul_ln198_85" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8043 'sext' 'sext_ln204_65' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8044 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_330 = add i17 %add_ln186_329, i17 %sext_ln204_61" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8044 'add' 'add_ln186_330' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8045 [1/1] (0.00ns)   --->   "%sext_ln186_101 = sext i17 %add_ln186_330" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8045 'sext' 'sext_ln186_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8046 [1/1] (0.88ns)   --->   "%add_ln186_83 = add i32 %sext_ln186_101, i32 %add_ln186_328" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8046 'add' 'add_ln186_83' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 8047 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_348)   --->   "%mul_ln198_15 = mul i16 %p_cast689, i16 %sext_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8047 'mul' 'mul_ln198_15' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8048 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_348)   --->   "%sext_ln204_69 = sext i16 %mul_ln198_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8048 'sext' 'sext_ln204_69' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8049 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_336 = add i17 %add_ln186_335, i17 %sext_ln204_64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8049 'add' 'add_ln186_336' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8050 [1/1] (0.00ns)   --->   "%sext_ln186_106 = sext i17 %add_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8050 'sext' 'sext_ln186_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8051 [1/1] (0.88ns)   --->   "%add_ln186_16 = add i32 %sext_ln186_106, i32 %add_ln186_334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8051 'add' 'add_ln186_16' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 8052 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_338 = add i17 %sext_ln198_51, i17 %sext_ln186_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8052 'add' 'add_ln186_338' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8053 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_339 = add i17 %add_ln186_338, i17 %sext_ln204_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8053 'add' 'add_ln186_339' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8054 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_347 = add i17 %sext_ln198_54, i17 %sext_ln186_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8054 'add' 'add_ln186_347' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8055 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_348 = add i17 %add_ln186_347, i17 %sext_ln204_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8055 'add' 'add_ln186_348' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8056 [1/1] (0.00ns)   --->   "%sext_ln192_84 = sext i8 %data_l1_1_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8056 'sext' 'sext_ln192_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8057 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_408)   --->   "%mul_ln198_20 = mul i16 %p_cast689, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8057 'mul' 'mul_ln198_20' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8058 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_411)   --->   "%mul_ln198_103 = mul i16 %p_cast683, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8058 'mul' 'mul_ln198_103' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8059 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_414)   --->   "%mul_ln198_104 = mul i16 %p_cast676, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8059 'mul' 'mul_ln198_104' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8060 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_417)   --->   "%mul_ln198_105 = mul i16 %p_cast673, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8060 'mul' 'mul_ln198_105' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8061 [1/1] (1.55ns)   --->   "%mul_ln192_21 = mul i16 %p_cast695, i16 %sext_ln204_83" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8061 'mul' 'mul_ln192_21' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 8062 [1/1] (0.00ns)   --->   "%sext_ln198_74 = sext i16 %mul_ln192_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8062 'sext' 'sext_ln198_74' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8063 [1/1] (1.55ns)   --->   "%mul_ln192_103 = mul i16 %p_cast690, i16 %sext_ln204_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8063 'mul' 'mul_ln192_103' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 8064 [1/1] (0.00ns)   --->   "%sext_ln198_75 = sext i16 %mul_ln192_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8064 'sext' 'sext_ln198_75' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8065 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_407)   --->   "%mul_ln186_22 = mul i16 %p_cast698, i16 %sext_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8065 'mul' 'mul_ln186_22' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8066 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_407)   --->   "%sext_ln186_159 = sext i16 %mul_ln186_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8066 'sext' 'sext_ln186_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8067 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_407 = add i17 %sext_ln198_74, i17 %sext_ln186_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8067 'add' 'add_ln186_407' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8068 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_410)   --->   "%mul_ln186_103 = mul i16 %p_cast693, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8068 'mul' 'mul_ln186_103' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8069 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_410)   --->   "%sext_ln186_161 = sext i16 %mul_ln186_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8069 'sext' 'sext_ln186_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_160 : Operation 8070 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_410 = add i17 %sext_ln198_75, i17 %sext_ln186_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8070 'add' 'add_ln186_410' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8071 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_413)   --->   "%mul_ln186_104 = mul i16 %p_cast687, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8071 'mul' 'mul_ln186_104' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8072 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_416)   --->   "%mul_ln186_105 = mul i16 %p_cast680, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8072 'mul' 'mul_ln186_105' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8073 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_419)   --->   "%mul_ln186_23 = mul i16 %p_cast698, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8073 'mul' 'mul_ln186_23' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_160 : Operation 8074 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_422)   --->   "%mul_ln186_106 = mul i16 %p_cast693, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8074 'mul' 'mul_ln186_106' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 161 <SV = 132> <Delay = 2.19>
ST_161 : Operation 8075 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_339 = add i17 %add_ln186_338, i17 %sext_ln204_65" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8075 'add' 'add_ln186_339' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8076 [1/1] (0.00ns)   --->   "%sext_ln186_108 = sext i17 %add_ln186_339" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8076 'sext' 'sext_ln186_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8077 [1/1] (0.88ns)   --->   "%add_ln186_85 = add i32 %sext_ln186_108, i32 %add_ln186_337" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8077 'add' 'add_ln186_85' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 8078 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_348 = add i17 %add_ln186_347, i17 %sext_ln204_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8078 'add' 'add_ln186_348' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8079 [1/1] (0.00ns)   --->   "%sext_ln186_115 = sext i17 %add_ln186_348" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8079 'sext' 'sext_ln186_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8080 [1/1] (0.88ns)   --->   "%add_ln186_17 = add i32 %sext_ln186_115, i32 %add_ln186_346" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8080 'add' 'add_ln186_17' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 8081 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_408)   --->   "%mul_ln198_20 = mul i16 %p_cast689, i16 %sext_ln192_69" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8081 'mul' 'mul_ln198_20' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8082 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_408)   --->   "%sext_ln204_94 = sext i16 %mul_ln198_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8082 'sext' 'sext_ln204_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8083 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_411)   --->   "%mul_ln198_103 = mul i16 %p_cast683, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8083 'mul' 'mul_ln198_103' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8084 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_411)   --->   "%sext_ln204_95 = sext i16 %mul_ln198_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8084 'sext' 'sext_ln204_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8085 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_414)   --->   "%mul_ln198_104 = mul i16 %p_cast676, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8085 'mul' 'mul_ln198_104' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8086 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_417)   --->   "%mul_ln198_105 = mul i16 %p_cast673, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8086 'mul' 'mul_ln198_105' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8087 [1/1] (0.00ns)   --->   "%sext_ln204_98 = sext i8 %data_l1_2_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8087 'sext' 'sext_ln204_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8088 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_420)   --->   "%mul_ln198_21 = mul i16 %p_cast689, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8088 'mul' 'mul_ln198_21' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8089 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_423)   --->   "%mul_ln198_106 = mul i16 %p_cast683, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8089 'mul' 'mul_ln198_106' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8090 [1/1] (1.55ns)   --->   "%mul_ln192_104 = mul i16 %p_cast684, i16 %sext_ln204_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8090 'mul' 'mul_ln192_104' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 8091 [1/1] (0.00ns)   --->   "%sext_ln198_76 = sext i16 %mul_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8091 'sext' 'sext_ln198_76' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8092 [1/1] (1.55ns)   --->   "%mul_ln192_105 = mul i16 %p_cast677, i16 %sext_ln204_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8092 'mul' 'mul_ln192_105' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 8093 [1/1] (0.00ns)   --->   "%sext_ln198_77 = sext i16 %mul_ln192_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8093 'sext' 'sext_ln198_77' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8094 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_407 = add i17 %sext_ln198_74, i17 %sext_ln186_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8094 'add' 'add_ln186_407' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8095 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_408 = add i17 %add_ln186_407, i17 %sext_ln204_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8095 'add' 'add_ln186_408' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8096 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_410 = add i17 %sext_ln198_75, i17 %sext_ln186_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8096 'add' 'add_ln186_410' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8097 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_411 = add i17 %add_ln186_410, i17 %sext_ln204_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8097 'add' 'add_ln186_411' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8098 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_413)   --->   "%mul_ln186_104 = mul i16 %p_cast687, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8098 'mul' 'mul_ln186_104' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8099 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_413)   --->   "%sext_ln186_163 = sext i16 %mul_ln186_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8099 'sext' 'sext_ln186_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8100 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_413 = add i17 %sext_ln198_76, i17 %sext_ln186_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8100 'add' 'add_ln186_413' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8101 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_416)   --->   "%mul_ln186_105 = mul i16 %p_cast680, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8101 'mul' 'mul_ln186_105' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8102 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_416)   --->   "%sext_ln186_166 = sext i16 %mul_ln186_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8102 'sext' 'sext_ln186_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8103 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_416 = add i17 %sext_ln198_77, i17 %sext_ln186_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8103 'add' 'add_ln186_416' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8104 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_419)   --->   "%mul_ln186_23 = mul i16 %p_cast698, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8104 'mul' 'mul_ln186_23' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8105 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_422)   --->   "%mul_ln186_106 = mul i16 %p_cast693, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8105 'mul' 'mul_ln186_106' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8106 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_425)   --->   "%mul_ln186_107 = mul i16 %p_cast687, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8106 'mul' 'mul_ln186_107' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_161 : Operation 8107 [1/1] (0.00ns)   --->   "%sext_ln186_174 = sext i8 %data_l1_3_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8107 'sext' 'sext_ln186_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_161 : Operation 8108 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_428)   --->   "%mul_ln186_108 = mul i16 %p_cast680, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8108 'mul' 'mul_ln186_108' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 162 <SV = 133> <Delay = 2.19>
ST_162 : Operation 8109 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_414)   --->   "%mul_ln198_104 = mul i16 %p_cast676, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8109 'mul' 'mul_ln198_104' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8110 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_414)   --->   "%sext_ln204_96 = sext i16 %mul_ln198_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8110 'sext' 'sext_ln204_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8111 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_417)   --->   "%mul_ln198_105 = mul i16 %p_cast673, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8111 'mul' 'mul_ln198_105' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8112 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_417)   --->   "%sext_ln204_97 = sext i16 %mul_ln198_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8112 'sext' 'sext_ln204_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8113 [1/1] (0.00ns)   --->   "%sext_ln192_89 = sext i8 %data_l1_1_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8113 'sext' 'sext_ln192_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8114 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_420)   --->   "%mul_ln198_21 = mul i16 %p_cast689, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8114 'mul' 'mul_ln198_21' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8115 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_423)   --->   "%mul_ln198_106 = mul i16 %p_cast683, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8115 'mul' 'mul_ln198_106' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8116 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_426)   --->   "%mul_ln198_107 = mul i16 %p_cast676, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8116 'mul' 'mul_ln198_107' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8117 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_429)   --->   "%mul_ln198_108 = mul i16 %p_cast673, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8117 'mul' 'mul_ln198_108' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8118 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_408 = add i17 %add_ln186_407, i17 %sext_ln204_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8118 'add' 'add_ln186_408' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8119 [1/1] (0.00ns)   --->   "%sext_ln186_160 = sext i17 %add_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8119 'sext' 'sext_ln186_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8120 [1/1] (0.88ns)   --->   "%add_ln186_22 = add i32 %sext_ln186_160, i32 %add_ln186_406" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8120 'add' 'add_ln186_22' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 8121 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_411 = add i17 %add_ln186_410, i17 %sext_ln204_95" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8121 'add' 'add_ln186_411' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8122 [1/1] (0.00ns)   --->   "%sext_ln186_162 = sext i17 %add_ln186_411" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8122 'sext' 'sext_ln186_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8123 [1/1] (0.88ns)   --->   "%add_ln186_103 = add i32 %sext_ln186_162, i32 %add_ln186_409" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8123 'add' 'add_ln186_103' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 8124 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_413 = add i17 %sext_ln198_76, i17 %sext_ln186_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8124 'add' 'add_ln186_413' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8125 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_414 = add i17 %add_ln186_413, i17 %sext_ln204_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8125 'add' 'add_ln186_414' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8126 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_416 = add i17 %sext_ln198_77, i17 %sext_ln186_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8126 'add' 'add_ln186_416' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8127 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_417 = add i17 %add_ln186_416, i17 %sext_ln204_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8127 'add' 'add_ln186_417' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8128 [1/1] (1.55ns)   --->   "%mul_ln192_22 = mul i16 %p_cast695, i16 %sext_ln204_88" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8128 'mul' 'mul_ln192_22' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 8129 [1/1] (0.00ns)   --->   "%sext_ln198_78 = sext i16 %mul_ln192_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8129 'sext' 'sext_ln198_78' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8130 [1/1] (1.55ns)   --->   "%mul_ln192_106 = mul i16 %p_cast690, i16 %sext_ln204_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8130 'mul' 'mul_ln192_106' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 8131 [1/1] (0.00ns)   --->   "%sext_ln198_79 = sext i16 %mul_ln192_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8131 'sext' 'sext_ln198_79' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8132 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_419)   --->   "%mul_ln186_23 = mul i16 %p_cast698, i16 %sext_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8132 'mul' 'mul_ln186_23' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8133 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_419)   --->   "%sext_ln186_168 = sext i16 %mul_ln186_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8133 'sext' 'sext_ln186_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8134 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_419 = add i17 %sext_ln198_78, i17 %sext_ln186_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8134 'add' 'add_ln186_419' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8135 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_422)   --->   "%mul_ln186_106 = mul i16 %p_cast693, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8135 'mul' 'mul_ln186_106' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8136 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_422)   --->   "%sext_ln186_170 = sext i16 %mul_ln186_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8136 'sext' 'sext_ln186_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_162 : Operation 8137 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_422 = add i17 %sext_ln198_79, i17 %sext_ln186_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8137 'add' 'add_ln186_422' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8138 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_425)   --->   "%mul_ln186_107 = mul i16 %p_cast687, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8138 'mul' 'mul_ln186_107' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8139 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_428)   --->   "%mul_ln186_108 = mul i16 %p_cast680, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8139 'mul' 'mul_ln186_108' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8140 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_431)   --->   "%mul_ln186_24 = mul i16 %p_cast698, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8140 'mul' 'mul_ln186_24' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_162 : Operation 8141 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_434)   --->   "%mul_ln186_109 = mul i16 %p_cast693, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8141 'mul' 'mul_ln186_109' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 163 <SV = 134> <Delay = 2.19>
ST_163 : Operation 8142 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_420)   --->   "%mul_ln198_21 = mul i16 %p_cast689, i16 %sext_ln192_74" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8142 'mul' 'mul_ln198_21' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8143 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_420)   --->   "%sext_ln204_99 = sext i16 %mul_ln198_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8143 'sext' 'sext_ln204_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8144 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_423)   --->   "%mul_ln198_106 = mul i16 %p_cast683, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8144 'mul' 'mul_ln198_106' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8145 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_423)   --->   "%sext_ln204_100 = sext i16 %mul_ln198_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8145 'sext' 'sext_ln204_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8146 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_426)   --->   "%mul_ln198_107 = mul i16 %p_cast676, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8146 'mul' 'mul_ln198_107' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8147 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_429)   --->   "%mul_ln198_108 = mul i16 %p_cast673, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8147 'mul' 'mul_ln198_108' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8148 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_414 = add i17 %add_ln186_413, i17 %sext_ln204_96" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8148 'add' 'add_ln186_414' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8149 [1/1] (0.00ns)   --->   "%sext_ln186_164 = sext i17 %add_ln186_414" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8149 'sext' 'sext_ln186_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8150 [1/1] (0.88ns)   --->   "%add_ln186_104 = add i32 %sext_ln186_164, i32 %add_ln186_412" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8150 'add' 'add_ln186_104' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 8151 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_417 = add i17 %add_ln186_416, i17 %sext_ln204_97" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8151 'add' 'add_ln186_417' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8152 [1/1] (0.00ns)   --->   "%sext_ln186_167 = sext i17 %add_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8152 'sext' 'sext_ln186_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8153 [1/1] (0.88ns)   --->   "%add_ln186_105 = add i32 %sext_ln186_167, i32 %add_ln186_415" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8153 'add' 'add_ln186_105' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 8154 [1/1] (0.00ns)   --->   "%sext_ln204_103 = sext i8 %data_l1_2_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8154 'sext' 'sext_ln204_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8155 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_432)   --->   "%mul_ln198_22 = mul i16 %p_cast689, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8155 'mul' 'mul_ln198_22' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8156 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_435)   --->   "%mul_ln198_109 = mul i16 %p_cast683, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8156 'mul' 'mul_ln198_109' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8157 [1/1] (1.55ns)   --->   "%mul_ln192_107 = mul i16 %p_cast684, i16 %sext_ln204_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8157 'mul' 'mul_ln192_107' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 8158 [1/1] (0.00ns)   --->   "%sext_ln198_80 = sext i16 %mul_ln192_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8158 'sext' 'sext_ln198_80' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8159 [1/1] (1.55ns)   --->   "%mul_ln192_108 = mul i16 %p_cast677, i16 %sext_ln204_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8159 'mul' 'mul_ln192_108' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 8160 [1/1] (0.00ns)   --->   "%sext_ln198_81 = sext i16 %mul_ln192_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8160 'sext' 'sext_ln198_81' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8161 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_419 = add i17 %sext_ln198_78, i17 %sext_ln186_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8161 'add' 'add_ln186_419' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8162 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_420 = add i17 %add_ln186_419, i17 %sext_ln204_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8162 'add' 'add_ln186_420' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8163 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_422 = add i17 %sext_ln198_79, i17 %sext_ln186_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8163 'add' 'add_ln186_422' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8164 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_423 = add i17 %add_ln186_422, i17 %sext_ln204_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8164 'add' 'add_ln186_423' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8165 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_425)   --->   "%mul_ln186_107 = mul i16 %p_cast687, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8165 'mul' 'mul_ln186_107' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8166 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_425)   --->   "%sext_ln186_172 = sext i16 %mul_ln186_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8166 'sext' 'sext_ln186_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8167 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_425 = add i17 %sext_ln198_80, i17 %sext_ln186_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8167 'add' 'add_ln186_425' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8168 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_428)   --->   "%mul_ln186_108 = mul i16 %p_cast680, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8168 'mul' 'mul_ln186_108' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8169 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_428)   --->   "%sext_ln186_175 = sext i16 %mul_ln186_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8169 'sext' 'sext_ln186_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8170 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_428 = add i17 %sext_ln198_81, i17 %sext_ln186_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8170 'add' 'add_ln186_428' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8171 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_431)   --->   "%mul_ln186_24 = mul i16 %p_cast698, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8171 'mul' 'mul_ln186_24' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8172 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_434)   --->   "%mul_ln186_109 = mul i16 %p_cast693, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8172 'mul' 'mul_ln186_109' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8173 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_437)   --->   "%mul_ln186_110 = mul i16 %p_cast687, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8173 'mul' 'mul_ln186_110' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_163 : Operation 8174 [1/1] (0.00ns)   --->   "%sext_ln186_183 = sext i8 %data_l1_3_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8174 'sext' 'sext_ln186_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_163 : Operation 8175 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_440)   --->   "%mul_ln186_111 = mul i16 %p_cast680, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8175 'mul' 'mul_ln186_111' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 164 <SV = 135> <Delay = 2.19>
ST_164 : Operation 8176 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_426)   --->   "%mul_ln198_107 = mul i16 %p_cast676, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8176 'mul' 'mul_ln198_107' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8177 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_426)   --->   "%sext_ln204_101 = sext i16 %mul_ln198_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8177 'sext' 'sext_ln204_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8178 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_429)   --->   "%mul_ln198_108 = mul i16 %p_cast673, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8178 'mul' 'mul_ln198_108' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8179 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_429)   --->   "%sext_ln204_102 = sext i16 %mul_ln198_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8179 'sext' 'sext_ln204_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8180 [1/1] (0.00ns)   --->   "%sext_ln192_94 = sext i8 %data_l1_1_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8180 'sext' 'sext_ln192_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8181 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_432)   --->   "%mul_ln198_22 = mul i16 %p_cast689, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8181 'mul' 'mul_ln198_22' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8182 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_435)   --->   "%mul_ln198_109 = mul i16 %p_cast683, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8182 'mul' 'mul_ln198_109' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8183 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_438)   --->   "%mul_ln198_110 = mul i16 %p_cast676, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8183 'mul' 'mul_ln198_110' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8184 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_441)   --->   "%mul_ln198_111 = mul i16 %p_cast673, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8184 'mul' 'mul_ln198_111' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8185 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_420 = add i17 %add_ln186_419, i17 %sext_ln204_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8185 'add' 'add_ln186_420' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8186 [1/1] (0.00ns)   --->   "%sext_ln186_169 = sext i17 %add_ln186_420" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8186 'sext' 'sext_ln186_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8187 [1/1] (0.88ns)   --->   "%add_ln186_23 = add i32 %sext_ln186_169, i32 %add_ln186_418" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8187 'add' 'add_ln186_23' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 8188 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_423 = add i17 %add_ln186_422, i17 %sext_ln204_100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8188 'add' 'add_ln186_423' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8189 [1/1] (0.00ns)   --->   "%sext_ln186_171 = sext i17 %add_ln186_423" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8189 'sext' 'sext_ln186_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8190 [1/1] (0.88ns)   --->   "%add_ln186_106 = add i32 %sext_ln186_171, i32 %add_ln186_421" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8190 'add' 'add_ln186_106' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 8191 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_425 = add i17 %sext_ln198_80, i17 %sext_ln186_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8191 'add' 'add_ln186_425' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8192 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_426 = add i17 %add_ln186_425, i17 %sext_ln204_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8192 'add' 'add_ln186_426' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8193 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_428 = add i17 %sext_ln198_81, i17 %sext_ln186_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8193 'add' 'add_ln186_428' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8194 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_429 = add i17 %add_ln186_428, i17 %sext_ln204_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8194 'add' 'add_ln186_429' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8195 [1/1] (1.55ns)   --->   "%mul_ln192_23 = mul i16 %p_cast695, i16 %sext_ln204_93" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8195 'mul' 'mul_ln192_23' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 8196 [1/1] (0.00ns)   --->   "%sext_ln198_82 = sext i16 %mul_ln192_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8196 'sext' 'sext_ln198_82' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8197 [1/1] (1.55ns)   --->   "%mul_ln192_109 = mul i16 %p_cast690, i16 %sext_ln204_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8197 'mul' 'mul_ln192_109' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 8198 [1/1] (0.00ns)   --->   "%sext_ln198_83 = sext i16 %mul_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8198 'sext' 'sext_ln198_83' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8199 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_431)   --->   "%mul_ln186_24 = mul i16 %p_cast698, i16 %sext_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8199 'mul' 'mul_ln186_24' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8200 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_431)   --->   "%sext_ln186_177 = sext i16 %mul_ln186_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8200 'sext' 'sext_ln186_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8201 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_431 = add i17 %sext_ln198_82, i17 %sext_ln186_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8201 'add' 'add_ln186_431' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8202 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_434)   --->   "%mul_ln186_109 = mul i16 %p_cast693, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8202 'mul' 'mul_ln186_109' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8203 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_434)   --->   "%sext_ln186_179 = sext i16 %mul_ln186_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8203 'sext' 'sext_ln186_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_164 : Operation 8204 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_434 = add i17 %sext_ln198_83, i17 %sext_ln186_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8204 'add' 'add_ln186_434' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8205 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_437)   --->   "%mul_ln186_110 = mul i16 %p_cast687, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8205 'mul' 'mul_ln186_110' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8206 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_440)   --->   "%mul_ln186_111 = mul i16 %p_cast680, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8206 'mul' 'mul_ln186_111' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8207 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_443)   --->   "%mul_ln186_25 = mul i16 %p_cast698, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8207 'mul' 'mul_ln186_25' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_164 : Operation 8208 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_446)   --->   "%mul_ln186_112 = mul i16 %p_cast693, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8208 'mul' 'mul_ln186_112' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 165 <SV = 136> <Delay = 2.19>
ST_165 : Operation 8209 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_6, i9 %output_l1_3_addr, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8209 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_165 : Operation 8210 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_55, i9 %output_l1_2_addr_1, i32 %output_l1_2_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8210 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_165 : Operation 8211 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_56, i9 %output_l1_1_addr_2, i32 %output_l1_1_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8211 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_165 : Operation 8212 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_57, i9 %output_l1_0_addr_3, i32 %output_l1_0_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8212 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_165 : Operation 8213 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_432)   --->   "%mul_ln198_22 = mul i16 %p_cast689, i16 %sext_ln192_79" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8213 'mul' 'mul_ln198_22' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8214 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_432)   --->   "%sext_ln204_104 = sext i16 %mul_ln198_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8214 'sext' 'sext_ln204_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8215 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_435)   --->   "%mul_ln198_109 = mul i16 %p_cast683, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8215 'mul' 'mul_ln198_109' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8216 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_435)   --->   "%sext_ln204_105 = sext i16 %mul_ln198_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8216 'sext' 'sext_ln204_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8217 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_438)   --->   "%mul_ln198_110 = mul i16 %p_cast676, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8217 'mul' 'mul_ln198_110' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8218 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_441)   --->   "%mul_ln198_111 = mul i16 %p_cast673, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8218 'mul' 'mul_ln198_111' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8219 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_426 = add i17 %add_ln186_425, i17 %sext_ln204_101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8219 'add' 'add_ln186_426' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8220 [1/1] (0.00ns)   --->   "%sext_ln186_173 = sext i17 %add_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8220 'sext' 'sext_ln186_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8221 [1/1] (0.88ns)   --->   "%add_ln186_107 = add i32 %sext_ln186_173, i32 %add_ln186_424" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8221 'add' 'add_ln186_107' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 8222 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_429 = add i17 %add_ln186_428, i17 %sext_ln204_102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8222 'add' 'add_ln186_429' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8223 [1/1] (0.00ns)   --->   "%sext_ln186_176 = sext i17 %add_ln186_429" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8223 'sext' 'sext_ln186_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8224 [1/1] (0.88ns)   --->   "%add_ln186_108 = add i32 %sext_ln186_176, i32 %add_ln186_427" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8224 'add' 'add_ln186_108' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 8225 [1/1] (0.00ns)   --->   "%sext_ln204_108 = sext i8 %data_l1_2_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8225 'sext' 'sext_ln204_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8226 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_444)   --->   "%mul_ln198_23 = mul i16 %p_cast689, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8226 'mul' 'mul_ln198_23' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8227 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_447)   --->   "%mul_ln198_112 = mul i16 %p_cast683, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8227 'mul' 'mul_ln198_112' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8228 [1/1] (1.55ns)   --->   "%mul_ln192_110 = mul i16 %p_cast684, i16 %sext_ln204_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8228 'mul' 'mul_ln192_110' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 8229 [1/1] (0.00ns)   --->   "%sext_ln198_84 = sext i16 %mul_ln192_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8229 'sext' 'sext_ln198_84' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8230 [1/1] (1.55ns)   --->   "%mul_ln192_111 = mul i16 %p_cast677, i16 %sext_ln204_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8230 'mul' 'mul_ln192_111' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 8231 [1/1] (0.00ns)   --->   "%sext_ln198_85 = sext i16 %mul_ln192_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8231 'sext' 'sext_ln198_85' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8232 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_431 = add i17 %sext_ln198_82, i17 %sext_ln186_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8232 'add' 'add_ln186_431' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8233 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_432 = add i17 %add_ln186_431, i17 %sext_ln204_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8233 'add' 'add_ln186_432' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8234 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_434 = add i17 %sext_ln198_83, i17 %sext_ln186_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8234 'add' 'add_ln186_434' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8235 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_435 = add i17 %add_ln186_434, i17 %sext_ln204_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8235 'add' 'add_ln186_435' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8236 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_437)   --->   "%mul_ln186_110 = mul i16 %p_cast687, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8236 'mul' 'mul_ln186_110' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8237 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_437)   --->   "%sext_ln186_181 = sext i16 %mul_ln186_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8237 'sext' 'sext_ln186_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8238 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_437 = add i17 %sext_ln198_84, i17 %sext_ln186_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8238 'add' 'add_ln186_437' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8239 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_440)   --->   "%mul_ln186_111 = mul i16 %p_cast680, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8239 'mul' 'mul_ln186_111' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8240 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_440)   --->   "%sext_ln186_184 = sext i16 %mul_ln186_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8240 'sext' 'sext_ln186_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8241 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_440 = add i17 %sext_ln198_85, i17 %sext_ln186_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8241 'add' 'add_ln186_440' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8242 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_443)   --->   "%mul_ln186_25 = mul i16 %p_cast698, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8242 'mul' 'mul_ln186_25' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8243 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_446)   --->   "%mul_ln186_112 = mul i16 %p_cast693, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8243 'mul' 'mul_ln186_112' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8244 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_449)   --->   "%mul_ln186_113 = mul i16 %p_cast687, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8244 'mul' 'mul_ln186_113' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_165 : Operation 8245 [1/1] (0.00ns)   --->   "%sext_ln186_192 = sext i8 %data_l1_3_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8245 'sext' 'sext_ln186_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_165 : Operation 8246 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_452)   --->   "%mul_ln186_114 = mul i16 %p_cast680, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8246 'mul' 'mul_ln186_114' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 166 <SV = 137> <Delay = 2.19>
ST_166 : Operation 8247 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_7, i9 %output_l1_3_addr_1, i32 %output_l1_3_load_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8247 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8248 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_58, i9 %output_l1_2_addr_2, i32 %output_l1_2_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8248 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8249 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_59, i9 %output_l1_1_addr_3, i32 %output_l1_1_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8249 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8250 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_60, i9 %output_l1_0_addr_4, i32 %output_l1_0_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8250 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8251 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_8, i9 %output_l1_3_addr_2, i32 %output_l1_3_load_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8251 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8252 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_61, i9 %output_l1_2_addr_3, i32 %output_l1_2_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8252 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8253 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_62, i9 %output_l1_1_addr_4, i32 %output_l1_1_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8253 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8254 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_63, i9 %output_l1_0_addr_5, i32 %output_l1_0_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8254 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_166 : Operation 8255 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_438)   --->   "%mul_ln198_110 = mul i16 %p_cast676, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8255 'mul' 'mul_ln198_110' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8256 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_438)   --->   "%sext_ln204_106 = sext i16 %mul_ln198_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8256 'sext' 'sext_ln204_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8257 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_441)   --->   "%mul_ln198_111 = mul i16 %p_cast673, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8257 'mul' 'mul_ln198_111' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8258 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_441)   --->   "%sext_ln204_107 = sext i16 %mul_ln198_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8258 'sext' 'sext_ln204_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8259 [1/1] (0.00ns)   --->   "%sext_ln192_99 = sext i8 %data_l1_1_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8259 'sext' 'sext_ln192_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8260 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_444)   --->   "%mul_ln198_23 = mul i16 %p_cast689, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8260 'mul' 'mul_ln198_23' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8261 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_447)   --->   "%mul_ln198_112 = mul i16 %p_cast683, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8261 'mul' 'mul_ln198_112' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8262 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_450)   --->   "%mul_ln198_113 = mul i16 %p_cast676, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8262 'mul' 'mul_ln198_113' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8263 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_453)   --->   "%mul_ln198_114 = mul i16 %p_cast673, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8263 'mul' 'mul_ln198_114' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8264 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_432 = add i17 %add_ln186_431, i17 %sext_ln204_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8264 'add' 'add_ln186_432' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8265 [1/1] (0.00ns)   --->   "%sext_ln186_178 = sext i17 %add_ln186_432" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8265 'sext' 'sext_ln186_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8266 [1/1] (0.88ns)   --->   "%add_ln186_24 = add i32 %sext_ln186_178, i32 %add_ln186_430" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8266 'add' 'add_ln186_24' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 8267 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_435 = add i17 %add_ln186_434, i17 %sext_ln204_105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8267 'add' 'add_ln186_435' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8268 [1/1] (0.00ns)   --->   "%sext_ln186_180 = sext i17 %add_ln186_435" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8268 'sext' 'sext_ln186_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8269 [1/1] (0.88ns)   --->   "%add_ln186_109 = add i32 %sext_ln186_180, i32 %add_ln186_433" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8269 'add' 'add_ln186_109' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 8270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_437 = add i17 %sext_ln198_84, i17 %sext_ln186_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8270 'add' 'add_ln186_437' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8271 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_438 = add i17 %add_ln186_437, i17 %sext_ln204_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8271 'add' 'add_ln186_438' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8272 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_440 = add i17 %sext_ln198_85, i17 %sext_ln186_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8272 'add' 'add_ln186_440' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8273 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_441 = add i17 %add_ln186_440, i17 %sext_ln204_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8273 'add' 'add_ln186_441' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8274 [1/1] (1.55ns)   --->   "%mul_ln192_24 = mul i16 %p_cast695, i16 %sext_ln204_98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8274 'mul' 'mul_ln192_24' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 8275 [1/1] (0.00ns)   --->   "%sext_ln198_86 = sext i16 %mul_ln192_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8275 'sext' 'sext_ln198_86' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8276 [1/1] (1.55ns)   --->   "%mul_ln192_112 = mul i16 %p_cast690, i16 %sext_ln204_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8276 'mul' 'mul_ln192_112' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 8277 [1/1] (0.00ns)   --->   "%sext_ln198_87 = sext i16 %mul_ln192_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8277 'sext' 'sext_ln198_87' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8278 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_443)   --->   "%mul_ln186_25 = mul i16 %p_cast698, i16 %sext_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8278 'mul' 'mul_ln186_25' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8279 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_443)   --->   "%sext_ln186_186 = sext i16 %mul_ln186_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8279 'sext' 'sext_ln186_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8280 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_443 = add i17 %sext_ln198_86, i17 %sext_ln186_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8280 'add' 'add_ln186_443' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8281 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_446)   --->   "%mul_ln186_112 = mul i16 %p_cast693, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8281 'mul' 'mul_ln186_112' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8282 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_446)   --->   "%sext_ln186_188 = sext i16 %mul_ln186_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8282 'sext' 'sext_ln186_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_166 : Operation 8283 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_446 = add i17 %sext_ln198_87, i17 %sext_ln186_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8283 'add' 'add_ln186_446' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8284 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_449)   --->   "%mul_ln186_113 = mul i16 %p_cast687, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8284 'mul' 'mul_ln186_113' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8285 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_452)   --->   "%mul_ln186_114 = mul i16 %p_cast680, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8285 'mul' 'mul_ln186_114' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8286 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_455)   --->   "%mul_ln186_26 = mul i16 %p_cast698, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8286 'mul' 'mul_ln186_26' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_166 : Operation 8287 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_458)   --->   "%mul_ln186_115 = mul i16 %p_cast693, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8287 'mul' 'mul_ln186_115' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 167 <SV = 138> <Delay = 2.19>
ST_167 : Operation 8288 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_9, i9 %output_l1_3_addr_3, i32 %output_l1_3_load_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8288 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8289 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_64, i9 %output_l1_2_addr_4, i32 %output_l1_2_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8289 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8290 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_65, i9 %output_l1_1_addr_5, i32 %output_l1_1_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8290 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8291 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_66, i9 %output_l1_0_addr_6, i32 %output_l1_0_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8291 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8292 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_10, i9 %output_l1_3_addr_4, i32 %output_l1_3_load_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8292 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8293 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_67, i9 %output_l1_2_addr_5, i32 %output_l1_2_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8293 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8294 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_68, i9 %output_l1_1_addr_6, i32 %output_l1_1_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8294 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8295 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_69, i9 %output_l1_0_addr_7, i32 %output_l1_0_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8295 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_167 : Operation 8296 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_444)   --->   "%mul_ln198_23 = mul i16 %p_cast689, i16 %sext_ln192_84" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8296 'mul' 'mul_ln198_23' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8297 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_444)   --->   "%sext_ln204_109 = sext i16 %mul_ln198_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8297 'sext' 'sext_ln204_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8298 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_447)   --->   "%mul_ln198_112 = mul i16 %p_cast683, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8298 'mul' 'mul_ln198_112' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8299 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_447)   --->   "%sext_ln204_110 = sext i16 %mul_ln198_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8299 'sext' 'sext_ln204_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8300 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_450)   --->   "%mul_ln198_113 = mul i16 %p_cast676, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8300 'mul' 'mul_ln198_113' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8301 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_453)   --->   "%mul_ln198_114 = mul i16 %p_cast673, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8301 'mul' 'mul_ln198_114' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8302 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_438 = add i17 %add_ln186_437, i17 %sext_ln204_106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8302 'add' 'add_ln186_438' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8303 [1/1] (0.00ns)   --->   "%sext_ln186_182 = sext i17 %add_ln186_438" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8303 'sext' 'sext_ln186_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8304 [1/1] (0.88ns)   --->   "%add_ln186_110 = add i32 %sext_ln186_182, i32 %add_ln186_436" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8304 'add' 'add_ln186_110' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 8305 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_441 = add i17 %add_ln186_440, i17 %sext_ln204_107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8305 'add' 'add_ln186_441' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8306 [1/1] (0.00ns)   --->   "%sext_ln186_185 = sext i17 %add_ln186_441" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8306 'sext' 'sext_ln186_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8307 [1/1] (0.88ns)   --->   "%add_ln186_111 = add i32 %sext_ln186_185, i32 %add_ln186_439" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8307 'add' 'add_ln186_111' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 8308 [1/1] (0.00ns)   --->   "%sext_ln204_113 = sext i8 %data_l1_2_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8308 'sext' 'sext_ln204_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8309 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_456)   --->   "%mul_ln198_24 = mul i16 %p_cast689, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8309 'mul' 'mul_ln198_24' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8310 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_459)   --->   "%mul_ln198_115 = mul i16 %p_cast683, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8310 'mul' 'mul_ln198_115' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8311 [1/1] (1.55ns)   --->   "%mul_ln192_113 = mul i16 %p_cast684, i16 %sext_ln204_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8311 'mul' 'mul_ln192_113' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 8312 [1/1] (0.00ns)   --->   "%sext_ln198_88 = sext i16 %mul_ln192_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8312 'sext' 'sext_ln198_88' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8313 [1/1] (1.55ns)   --->   "%mul_ln192_114 = mul i16 %p_cast677, i16 %sext_ln204_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8313 'mul' 'mul_ln192_114' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 8314 [1/1] (0.00ns)   --->   "%sext_ln198_89 = sext i16 %mul_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8314 'sext' 'sext_ln198_89' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8315 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_443 = add i17 %sext_ln198_86, i17 %sext_ln186_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8315 'add' 'add_ln186_443' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8316 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_444 = add i17 %add_ln186_443, i17 %sext_ln204_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8316 'add' 'add_ln186_444' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8317 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_446 = add i17 %sext_ln198_87, i17 %sext_ln186_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8317 'add' 'add_ln186_446' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8318 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_447 = add i17 %add_ln186_446, i17 %sext_ln204_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8318 'add' 'add_ln186_447' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8319 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_449)   --->   "%mul_ln186_113 = mul i16 %p_cast687, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8319 'mul' 'mul_ln186_113' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8320 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_449)   --->   "%sext_ln186_190 = sext i16 %mul_ln186_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8320 'sext' 'sext_ln186_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8321 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_449 = add i17 %sext_ln198_88, i17 %sext_ln186_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8321 'add' 'add_ln186_449' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8322 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_452)   --->   "%mul_ln186_114 = mul i16 %p_cast680, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8322 'mul' 'mul_ln186_114' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8323 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_452)   --->   "%sext_ln186_193 = sext i16 %mul_ln186_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8323 'sext' 'sext_ln186_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8324 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_452 = add i17 %sext_ln198_89, i17 %sext_ln186_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8324 'add' 'add_ln186_452' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8325 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_455)   --->   "%mul_ln186_26 = mul i16 %p_cast698, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8325 'mul' 'mul_ln186_26' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8326 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_458)   --->   "%mul_ln186_115 = mul i16 %p_cast693, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8326 'mul' 'mul_ln186_115' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8327 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_461)   --->   "%mul_ln186_116 = mul i16 %p_cast687, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8327 'mul' 'mul_ln186_116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_167 : Operation 8328 [1/1] (0.00ns)   --->   "%sext_ln186_201 = sext i8 %data_l1_3_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8328 'sext' 'sext_ln186_201' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_167 : Operation 8329 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_464)   --->   "%mul_ln186_117 = mul i16 %p_cast680, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8329 'mul' 'mul_ln186_117' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 168 <SV = 139> <Delay = 2.19>
ST_168 : Operation 8330 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_11, i9 %output_l1_3_addr_5, i32 %output_l1_3_load_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8330 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8331 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_70, i9 %output_l1_2_addr_6, i32 %output_l1_2_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8331 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8332 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_71, i9 %output_l1_1_addr_7, i32 %output_l1_1_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8332 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8333 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_72, i9 %output_l1_0_addr_8, i32 %output_l1_0_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8333 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8334 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_12, i9 %output_l1_3_addr_6, i32 %output_l1_3_load_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8334 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8335 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_73, i9 %output_l1_2_addr_7, i32 %output_l1_2_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8335 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8336 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_74, i9 %output_l1_1_addr_8, i32 %output_l1_1_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8336 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8337 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_75, i9 %output_l1_0_addr_9, i32 %output_l1_0_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8337 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_168 : Operation 8338 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_450)   --->   "%mul_ln198_113 = mul i16 %p_cast676, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8338 'mul' 'mul_ln198_113' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8339 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_450)   --->   "%sext_ln204_111 = sext i16 %mul_ln198_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8339 'sext' 'sext_ln204_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8340 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_453)   --->   "%mul_ln198_114 = mul i16 %p_cast673, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8340 'mul' 'mul_ln198_114' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8341 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_453)   --->   "%sext_ln204_112 = sext i16 %mul_ln198_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8341 'sext' 'sext_ln204_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8342 [1/1] (0.00ns)   --->   "%sext_ln192_104 = sext i8 %data_l1_1_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8342 'sext' 'sext_ln192_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8343 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_456)   --->   "%mul_ln198_24 = mul i16 %p_cast689, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8343 'mul' 'mul_ln198_24' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8344 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_459)   --->   "%mul_ln198_115 = mul i16 %p_cast683, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8344 'mul' 'mul_ln198_115' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8345 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_462)   --->   "%mul_ln198_116 = mul i16 %p_cast676, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8345 'mul' 'mul_ln198_116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8346 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_465)   --->   "%mul_ln198_117 = mul i16 %p_cast673, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8346 'mul' 'mul_ln198_117' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8347 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_444 = add i17 %add_ln186_443, i17 %sext_ln204_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8347 'add' 'add_ln186_444' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8348 [1/1] (0.00ns)   --->   "%sext_ln186_187 = sext i17 %add_ln186_444" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8348 'sext' 'sext_ln186_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8349 [1/1] (0.88ns)   --->   "%add_ln186_25 = add i32 %sext_ln186_187, i32 %add_ln186_442" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8349 'add' 'add_ln186_25' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 8350 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_447 = add i17 %add_ln186_446, i17 %sext_ln204_110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8350 'add' 'add_ln186_447' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8351 [1/1] (0.00ns)   --->   "%sext_ln186_189 = sext i17 %add_ln186_447" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8351 'sext' 'sext_ln186_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8352 [1/1] (0.88ns)   --->   "%add_ln186_112 = add i32 %sext_ln186_189, i32 %add_ln186_445" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8352 'add' 'add_ln186_112' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 8353 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_449 = add i17 %sext_ln198_88, i17 %sext_ln186_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8353 'add' 'add_ln186_449' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8354 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_450 = add i17 %add_ln186_449, i17 %sext_ln204_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8354 'add' 'add_ln186_450' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8355 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_452 = add i17 %sext_ln198_89, i17 %sext_ln186_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8355 'add' 'add_ln186_452' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8356 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_453 = add i17 %add_ln186_452, i17 %sext_ln204_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8356 'add' 'add_ln186_453' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8357 [1/1] (1.55ns)   --->   "%mul_ln192_25 = mul i16 %p_cast695, i16 %sext_ln204_103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8357 'mul' 'mul_ln192_25' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 8358 [1/1] (0.00ns)   --->   "%sext_ln198_90 = sext i16 %mul_ln192_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8358 'sext' 'sext_ln198_90' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8359 [1/1] (1.55ns)   --->   "%mul_ln192_115 = mul i16 %p_cast690, i16 %sext_ln204_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8359 'mul' 'mul_ln192_115' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 8360 [1/1] (0.00ns)   --->   "%sext_ln198_91 = sext i16 %mul_ln192_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8360 'sext' 'sext_ln198_91' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8361 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_455)   --->   "%mul_ln186_26 = mul i16 %p_cast698, i16 %sext_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8361 'mul' 'mul_ln186_26' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8362 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_455)   --->   "%sext_ln186_195 = sext i16 %mul_ln186_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8362 'sext' 'sext_ln186_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8363 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_455 = add i17 %sext_ln198_90, i17 %sext_ln186_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8363 'add' 'add_ln186_455' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8364 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_458)   --->   "%mul_ln186_115 = mul i16 %p_cast693, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8364 'mul' 'mul_ln186_115' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8365 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_458)   --->   "%sext_ln186_197 = sext i16 %mul_ln186_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8365 'sext' 'sext_ln186_197' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_168 : Operation 8366 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_458 = add i17 %sext_ln198_91, i17 %sext_ln186_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8366 'add' 'add_ln186_458' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8367 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_461)   --->   "%mul_ln186_116 = mul i16 %p_cast687, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8367 'mul' 'mul_ln186_116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8368 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_464)   --->   "%mul_ln186_117 = mul i16 %p_cast680, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8368 'mul' 'mul_ln186_117' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8369 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_467)   --->   "%mul_ln186_27 = mul i16 %p_cast698, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8369 'mul' 'mul_ln186_27' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_168 : Operation 8370 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_470)   --->   "%mul_ln186_118 = mul i16 %p_cast693, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8370 'mul' 'mul_ln186_118' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 169 <SV = 140> <Delay = 2.19>
ST_169 : Operation 8371 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_13, i9 %output_l1_3_addr_7, i32 %output_l1_3_load_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8371 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8372 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_76, i9 %output_l1_2_addr_8, i32 %output_l1_2_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8372 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8373 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_77, i9 %output_l1_1_addr_9, i32 %output_l1_1_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8373 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8374 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_78, i9 %output_l1_0_addr_10, i32 %output_l1_0_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8374 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8375 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_14, i9 %output_l1_3_addr_8, i32 %output_l1_3_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8375 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8376 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_79, i9 %output_l1_2_addr_9, i32 %output_l1_2_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8376 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8377 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_80, i9 %output_l1_1_addr_10, i32 %output_l1_1_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8377 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8378 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_81, i9 %output_l1_0_addr_11, i32 %output_l1_0_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8378 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_169 : Operation 8379 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_456)   --->   "%mul_ln198_24 = mul i16 %p_cast689, i16 %sext_ln192_89" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8379 'mul' 'mul_ln198_24' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8380 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_456)   --->   "%sext_ln204_114 = sext i16 %mul_ln198_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8380 'sext' 'sext_ln204_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8381 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_459)   --->   "%mul_ln198_115 = mul i16 %p_cast683, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8381 'mul' 'mul_ln198_115' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8382 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_459)   --->   "%sext_ln204_115 = sext i16 %mul_ln198_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8382 'sext' 'sext_ln204_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8383 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_462)   --->   "%mul_ln198_116 = mul i16 %p_cast676, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8383 'mul' 'mul_ln198_116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8384 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_465)   --->   "%mul_ln198_117 = mul i16 %p_cast673, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8384 'mul' 'mul_ln198_117' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8385 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_450 = add i17 %add_ln186_449, i17 %sext_ln204_111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8385 'add' 'add_ln186_450' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8386 [1/1] (0.00ns)   --->   "%sext_ln186_191 = sext i17 %add_ln186_450" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8386 'sext' 'sext_ln186_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8387 [1/1] (0.88ns)   --->   "%add_ln186_113 = add i32 %sext_ln186_191, i32 %add_ln186_448" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8387 'add' 'add_ln186_113' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 8388 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_453 = add i17 %add_ln186_452, i17 %sext_ln204_112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8388 'add' 'add_ln186_453' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8389 [1/1] (0.00ns)   --->   "%sext_ln186_194 = sext i17 %add_ln186_453" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8389 'sext' 'sext_ln186_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8390 [1/1] (0.88ns)   --->   "%add_ln186_114 = add i32 %sext_ln186_194, i32 %add_ln186_451" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8390 'add' 'add_ln186_114' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 8391 [1/1] (0.00ns)   --->   "%sext_ln204_118 = sext i8 %data_l1_2_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8391 'sext' 'sext_ln204_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8392 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_468)   --->   "%mul_ln198_25 = mul i16 %p_cast689, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8392 'mul' 'mul_ln198_25' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8393 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_471)   --->   "%mul_ln198_118 = mul i16 %p_cast683, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8393 'mul' 'mul_ln198_118' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8394 [1/1] (1.55ns)   --->   "%mul_ln192_116 = mul i16 %p_cast684, i16 %sext_ln204_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8394 'mul' 'mul_ln192_116' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 8395 [1/1] (0.00ns)   --->   "%sext_ln198_92 = sext i16 %mul_ln192_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8395 'sext' 'sext_ln198_92' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8396 [1/1] (1.55ns)   --->   "%mul_ln192_117 = mul i16 %p_cast677, i16 %sext_ln204_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8396 'mul' 'mul_ln192_117' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 8397 [1/1] (0.00ns)   --->   "%sext_ln198_93 = sext i16 %mul_ln192_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8397 'sext' 'sext_ln198_93' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8398 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_455 = add i17 %sext_ln198_90, i17 %sext_ln186_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8398 'add' 'add_ln186_455' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8399 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_456 = add i17 %add_ln186_455, i17 %sext_ln204_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8399 'add' 'add_ln186_456' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8400 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_458 = add i17 %sext_ln198_91, i17 %sext_ln186_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8400 'add' 'add_ln186_458' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8401 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_459 = add i17 %add_ln186_458, i17 %sext_ln204_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8401 'add' 'add_ln186_459' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8402 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_461)   --->   "%mul_ln186_116 = mul i16 %p_cast687, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8402 'mul' 'mul_ln186_116' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8403 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_461)   --->   "%sext_ln186_199 = sext i16 %mul_ln186_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8403 'sext' 'sext_ln186_199' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8404 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_461 = add i17 %sext_ln198_92, i17 %sext_ln186_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8404 'add' 'add_ln186_461' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8405 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_464)   --->   "%mul_ln186_117 = mul i16 %p_cast680, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8405 'mul' 'mul_ln186_117' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8406 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_464)   --->   "%sext_ln186_202 = sext i16 %mul_ln186_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8406 'sext' 'sext_ln186_202' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8407 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_464 = add i17 %sext_ln198_93, i17 %sext_ln186_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8407 'add' 'add_ln186_464' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8408 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_467)   --->   "%mul_ln186_27 = mul i16 %p_cast698, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8408 'mul' 'mul_ln186_27' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8409 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_470)   --->   "%mul_ln186_118 = mul i16 %p_cast693, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8409 'mul' 'mul_ln186_118' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8410 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_473)   --->   "%mul_ln186_119 = mul i16 %p_cast687, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8410 'mul' 'mul_ln186_119' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_169 : Operation 8411 [1/1] (0.00ns)   --->   "%sext_ln186_210 = sext i8 %data_l1_3_load_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8411 'sext' 'sext_ln186_210' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_169 : Operation 8412 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_476)   --->   "%mul_ln186_120 = mul i16 %p_cast680, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8412 'mul' 'mul_ln186_120' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 170 <SV = 141> <Delay = 2.19>
ST_170 : Operation 8413 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_15, i9 %output_l1_3_addr_9, i32 %output_l1_3_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8413 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8414 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_82, i9 %output_l1_2_addr_10, i32 %output_l1_2_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8414 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8415 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_83, i9 %output_l1_1_addr_11, i32 %output_l1_1_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8415 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8416 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_16, i9 %output_l1_3_addr_10, i32 %output_l1_3_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8416 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8417 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_85, i9 %output_l1_2_addr_11, i32 %output_l1_2_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8417 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8418 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_95, i9 %output_l1_1_addr_15, i32 %output_l1_1_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8418 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8419 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_96, i9 %output_l1_0_addr_16, i32 %output_l1_0_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8419 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8420 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_99, i9 %output_l1_0_addr_17, i32 %output_l1_0_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8420 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_170 : Operation 8421 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_462)   --->   "%mul_ln198_116 = mul i16 %p_cast676, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8421 'mul' 'mul_ln198_116' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8422 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_462)   --->   "%sext_ln204_116 = sext i16 %mul_ln198_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8422 'sext' 'sext_ln204_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8423 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_465)   --->   "%mul_ln198_117 = mul i16 %p_cast673, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8423 'mul' 'mul_ln198_117' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8424 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_465)   --->   "%sext_ln204_117 = sext i16 %mul_ln198_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8424 'sext' 'sext_ln204_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8425 [1/1] (0.00ns)   --->   "%sext_ln192_109 = sext i8 %data_l1_1_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8425 'sext' 'sext_ln192_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8426 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_468)   --->   "%mul_ln198_25 = mul i16 %p_cast689, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8426 'mul' 'mul_ln198_25' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8427 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_471)   --->   "%mul_ln198_118 = mul i16 %p_cast683, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8427 'mul' 'mul_ln198_118' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8428 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_474)   --->   "%mul_ln198_119 = mul i16 %p_cast676, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8428 'mul' 'mul_ln198_119' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8429 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_477)   --->   "%mul_ln198_120 = mul i16 %p_cast673, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8429 'mul' 'mul_ln198_120' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8430 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_456 = add i17 %add_ln186_455, i17 %sext_ln204_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8430 'add' 'add_ln186_456' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8431 [1/1] (0.00ns)   --->   "%sext_ln186_196 = sext i17 %add_ln186_456" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8431 'sext' 'sext_ln186_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8432 [1/1] (0.88ns)   --->   "%add_ln186_26 = add i32 %sext_ln186_196, i32 %add_ln186_454" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8432 'add' 'add_ln186_26' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 8433 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_459 = add i17 %add_ln186_458, i17 %sext_ln204_115" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8433 'add' 'add_ln186_459' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8434 [1/1] (0.00ns)   --->   "%sext_ln186_198 = sext i17 %add_ln186_459" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8434 'sext' 'sext_ln186_198' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8435 [1/1] (0.88ns)   --->   "%add_ln186_115 = add i32 %sext_ln186_198, i32 %add_ln186_457" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8435 'add' 'add_ln186_115' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 8436 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_461 = add i17 %sext_ln198_92, i17 %sext_ln186_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8436 'add' 'add_ln186_461' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8437 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_462 = add i17 %add_ln186_461, i17 %sext_ln204_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8437 'add' 'add_ln186_462' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8438 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_464 = add i17 %sext_ln198_93, i17 %sext_ln186_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8438 'add' 'add_ln186_464' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8439 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_465 = add i17 %add_ln186_464, i17 %sext_ln204_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8439 'add' 'add_ln186_465' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8440 [1/1] (1.55ns)   --->   "%mul_ln192_26 = mul i16 %p_cast695, i16 %sext_ln204_108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8440 'mul' 'mul_ln192_26' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 8441 [1/1] (0.00ns)   --->   "%sext_ln198_94 = sext i16 %mul_ln192_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8441 'sext' 'sext_ln198_94' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8442 [1/1] (1.55ns)   --->   "%mul_ln192_118 = mul i16 %p_cast690, i16 %sext_ln204_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8442 'mul' 'mul_ln192_118' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 8443 [1/1] (0.00ns)   --->   "%sext_ln198_95 = sext i16 %mul_ln192_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8443 'sext' 'sext_ln198_95' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8444 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_467)   --->   "%mul_ln186_27 = mul i16 %p_cast698, i16 %sext_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8444 'mul' 'mul_ln186_27' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8445 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_467)   --->   "%sext_ln186_204 = sext i16 %mul_ln186_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8445 'sext' 'sext_ln186_204' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8446 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_467 = add i17 %sext_ln198_94, i17 %sext_ln186_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8446 'add' 'add_ln186_467' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8447 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_470)   --->   "%mul_ln186_118 = mul i16 %p_cast693, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8447 'mul' 'mul_ln186_118' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8448 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_470)   --->   "%sext_ln186_206 = sext i16 %mul_ln186_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8448 'sext' 'sext_ln186_206' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_170 : Operation 8449 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_470 = add i17 %sext_ln198_95, i17 %sext_ln186_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8449 'add' 'add_ln186_470' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8450 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_473)   --->   "%mul_ln186_119 = mul i16 %p_cast687, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8450 'mul' 'mul_ln186_119' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8451 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_476)   --->   "%mul_ln186_120 = mul i16 %p_cast680, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8451 'mul' 'mul_ln186_120' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8452 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_479)   --->   "%mul_ln186_28 = mul i16 %p_cast698, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8452 'mul' 'mul_ln186_28' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_170 : Operation 8453 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_482)   --->   "%mul_ln186_121 = mul i16 %p_cast693, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8453 'mul' 'mul_ln186_121' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 171 <SV = 142> <Delay = 2.19>
ST_171 : Operation 8454 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_17, i9 %output_l1_3_addr_11, i32 %output_l1_3_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8454 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8455 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_94, i9 %output_l1_2_addr_14, i32 %output_l1_2_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8455 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8456 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_20, i9 %output_l1_3_addr_14, i32 %output_l1_3_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8456 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8457 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_97, i9 %output_l1_2_addr_15, i32 %output_l1_2_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8457 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8458 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_98, i9 %output_l1_1_addr_16, i32 %output_l1_1_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8458 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8459 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_101, i9 %output_l1_1_addr_17, i32 %output_l1_1_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8459 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8460 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_102, i9 %output_l1_0_addr_18, i32 %output_l1_0_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8460 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8461 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_105, i9 %output_l1_0_addr_19, i32 %output_l1_0_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8461 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_171 : Operation 8462 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_468)   --->   "%mul_ln198_25 = mul i16 %p_cast689, i16 %sext_ln192_94" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8462 'mul' 'mul_ln198_25' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8463 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_468)   --->   "%sext_ln204_119 = sext i16 %mul_ln198_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8463 'sext' 'sext_ln204_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8464 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_471)   --->   "%mul_ln198_118 = mul i16 %p_cast683, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8464 'mul' 'mul_ln198_118' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8465 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_471)   --->   "%sext_ln204_120 = sext i16 %mul_ln198_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8465 'sext' 'sext_ln204_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8466 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_474)   --->   "%mul_ln198_119 = mul i16 %p_cast676, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8466 'mul' 'mul_ln198_119' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8467 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_477)   --->   "%mul_ln198_120 = mul i16 %p_cast673, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8467 'mul' 'mul_ln198_120' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8468 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_462 = add i17 %add_ln186_461, i17 %sext_ln204_116" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8468 'add' 'add_ln186_462' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8469 [1/1] (0.00ns)   --->   "%sext_ln186_200 = sext i17 %add_ln186_462" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8469 'sext' 'sext_ln186_200' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8470 [1/1] (0.88ns)   --->   "%add_ln186_116 = add i32 %sext_ln186_200, i32 %add_ln186_460" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8470 'add' 'add_ln186_116' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 8471 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_465 = add i17 %add_ln186_464, i17 %sext_ln204_117" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8471 'add' 'add_ln186_465' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8472 [1/1] (0.00ns)   --->   "%sext_ln186_203 = sext i17 %add_ln186_465" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8472 'sext' 'sext_ln186_203' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8473 [1/1] (0.88ns)   --->   "%add_ln186_117 = add i32 %sext_ln186_203, i32 %add_ln186_463" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8473 'add' 'add_ln186_117' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 8474 [1/1] (0.00ns)   --->   "%sext_ln204_123 = sext i8 %data_l1_2_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8474 'sext' 'sext_ln204_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8475 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_480)   --->   "%mul_ln198_26 = mul i16 %p_cast689, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8475 'mul' 'mul_ln198_26' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8476 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_483)   --->   "%mul_ln198_121 = mul i16 %p_cast683, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8476 'mul' 'mul_ln198_121' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8477 [1/1] (1.55ns)   --->   "%mul_ln192_119 = mul i16 %p_cast684, i16 %sext_ln204_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8477 'mul' 'mul_ln192_119' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 8478 [1/1] (0.00ns)   --->   "%sext_ln198_96 = sext i16 %mul_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8478 'sext' 'sext_ln198_96' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8479 [1/1] (1.55ns)   --->   "%mul_ln192_120 = mul i16 %p_cast677, i16 %sext_ln204_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8479 'mul' 'mul_ln192_120' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 8480 [1/1] (0.00ns)   --->   "%sext_ln198_97 = sext i16 %mul_ln192_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8480 'sext' 'sext_ln198_97' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8481 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_467 = add i17 %sext_ln198_94, i17 %sext_ln186_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8481 'add' 'add_ln186_467' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8482 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_468 = add i17 %add_ln186_467, i17 %sext_ln204_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8482 'add' 'add_ln186_468' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8483 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_470 = add i17 %sext_ln198_95, i17 %sext_ln186_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8483 'add' 'add_ln186_470' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8484 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_471 = add i17 %add_ln186_470, i17 %sext_ln204_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8484 'add' 'add_ln186_471' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8485 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_473)   --->   "%mul_ln186_119 = mul i16 %p_cast687, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8485 'mul' 'mul_ln186_119' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8486 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_473)   --->   "%sext_ln186_208 = sext i16 %mul_ln186_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8486 'sext' 'sext_ln186_208' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8487 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_473 = add i17 %sext_ln198_96, i17 %sext_ln186_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8487 'add' 'add_ln186_473' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8488 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_476)   --->   "%mul_ln186_120 = mul i16 %p_cast680, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8488 'mul' 'mul_ln186_120' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8489 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_476)   --->   "%sext_ln186_211 = sext i16 %mul_ln186_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8489 'sext' 'sext_ln186_211' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8490 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_476 = add i17 %sext_ln198_97, i17 %sext_ln186_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8490 'add' 'add_ln186_476' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8491 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_479)   --->   "%mul_ln186_28 = mul i16 %p_cast698, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8491 'mul' 'mul_ln186_28' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8492 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_482)   --->   "%mul_ln186_121 = mul i16 %p_cast693, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8492 'mul' 'mul_ln186_121' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8493 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_485)   --->   "%mul_ln186_122 = mul i16 %p_cast687, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8493 'mul' 'mul_ln186_122' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_171 : Operation 8494 [1/1] (0.00ns)   --->   "%sext_ln186_219 = sext i8 %data_l1_3_load_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8494 'sext' 'sext_ln186_219' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_171 : Operation 8495 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_488)   --->   "%mul_ln186_123 = mul i16 %p_cast680, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8495 'mul' 'mul_ln186_123' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 172 <SV = 143> <Delay = 2.19>
ST_172 : Operation 8496 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_21, i9 %output_l1_3_addr_15, i32 %output_l1_3_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8496 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8497 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_100, i9 %output_l1_2_addr_16, i32 %output_l1_2_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8497 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8498 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_22, i9 %output_l1_3_addr_16, i32 %output_l1_3_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8498 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8499 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_103, i9 %output_l1_2_addr_17, i32 %output_l1_2_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8499 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8500 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_104, i9 %output_l1_1_addr_18, i32 %output_l1_1_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8500 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8501 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_107, i9 %output_l1_1_addr_19, i32 %output_l1_1_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8501 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8502 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_108, i9 %output_l1_0_addr_20, i32 %output_l1_0_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8502 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8503 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_111, i9 %output_l1_0_addr_21, i32 %output_l1_0_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8503 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_172 : Operation 8504 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_474)   --->   "%mul_ln198_119 = mul i16 %p_cast676, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8504 'mul' 'mul_ln198_119' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8505 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_474)   --->   "%sext_ln204_121 = sext i16 %mul_ln198_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8505 'sext' 'sext_ln204_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8506 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_477)   --->   "%mul_ln198_120 = mul i16 %p_cast673, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8506 'mul' 'mul_ln198_120' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8507 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_477)   --->   "%sext_ln204_122 = sext i16 %mul_ln198_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8507 'sext' 'sext_ln204_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8508 [1/1] (0.00ns)   --->   "%sext_ln192_114 = sext i8 %data_l1_1_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8508 'sext' 'sext_ln192_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8509 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_480)   --->   "%mul_ln198_26 = mul i16 %p_cast689, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8509 'mul' 'mul_ln198_26' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8510 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_483)   --->   "%mul_ln198_121 = mul i16 %p_cast683, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8510 'mul' 'mul_ln198_121' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8511 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_486)   --->   "%mul_ln198_122 = mul i16 %p_cast676, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8511 'mul' 'mul_ln198_122' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8512 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_489)   --->   "%mul_ln198_123 = mul i16 %p_cast673, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8512 'mul' 'mul_ln198_123' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8513 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_468 = add i17 %add_ln186_467, i17 %sext_ln204_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8513 'add' 'add_ln186_468' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8514 [1/1] (0.00ns)   --->   "%sext_ln186_205 = sext i17 %add_ln186_468" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8514 'sext' 'sext_ln186_205' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8515 [1/1] (0.88ns)   --->   "%add_ln186_27 = add i32 %sext_ln186_205, i32 %add_ln186_466" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8515 'add' 'add_ln186_27' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 8516 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_471 = add i17 %add_ln186_470, i17 %sext_ln204_120" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8516 'add' 'add_ln186_471' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8517 [1/1] (0.00ns)   --->   "%sext_ln186_207 = sext i17 %add_ln186_471" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8517 'sext' 'sext_ln186_207' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8518 [1/1] (0.88ns)   --->   "%add_ln186_118 = add i32 %sext_ln186_207, i32 %add_ln186_469" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8518 'add' 'add_ln186_118' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 8519 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_473 = add i17 %sext_ln198_96, i17 %sext_ln186_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8519 'add' 'add_ln186_473' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8520 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_474 = add i17 %add_ln186_473, i17 %sext_ln204_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8520 'add' 'add_ln186_474' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8521 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_476 = add i17 %sext_ln198_97, i17 %sext_ln186_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8521 'add' 'add_ln186_476' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8522 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_477 = add i17 %add_ln186_476, i17 %sext_ln204_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8522 'add' 'add_ln186_477' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8523 [1/1] (1.55ns)   --->   "%mul_ln192_27 = mul i16 %p_cast695, i16 %sext_ln204_113" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8523 'mul' 'mul_ln192_27' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 8524 [1/1] (0.00ns)   --->   "%sext_ln198_98 = sext i16 %mul_ln192_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8524 'sext' 'sext_ln198_98' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8525 [1/1] (1.55ns)   --->   "%mul_ln192_121 = mul i16 %p_cast690, i16 %sext_ln204_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8525 'mul' 'mul_ln192_121' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 8526 [1/1] (0.00ns)   --->   "%sext_ln198_99 = sext i16 %mul_ln192_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8526 'sext' 'sext_ln198_99' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8527 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_479)   --->   "%mul_ln186_28 = mul i16 %p_cast698, i16 %sext_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8527 'mul' 'mul_ln186_28' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8528 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_479)   --->   "%sext_ln186_213 = sext i16 %mul_ln186_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8528 'sext' 'sext_ln186_213' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8529 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_479 = add i17 %sext_ln198_98, i17 %sext_ln186_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8529 'add' 'add_ln186_479' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8530 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_482)   --->   "%mul_ln186_121 = mul i16 %p_cast693, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8530 'mul' 'mul_ln186_121' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8531 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_482)   --->   "%sext_ln186_215 = sext i16 %mul_ln186_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8531 'sext' 'sext_ln186_215' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_172 : Operation 8532 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_482 = add i17 %sext_ln198_99, i17 %sext_ln186_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8532 'add' 'add_ln186_482' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8533 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_485)   --->   "%mul_ln186_122 = mul i16 %p_cast687, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8533 'mul' 'mul_ln186_122' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8534 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_488)   --->   "%mul_ln186_123 = mul i16 %p_cast680, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8534 'mul' 'mul_ln186_123' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8535 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_491)   --->   "%mul_ln186_29 = mul i16 %p_cast698, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8535 'mul' 'mul_ln186_29' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_172 : Operation 8536 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_494)   --->   "%mul_ln186_124 = mul i16 %p_cast693, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8536 'mul' 'mul_ln186_124' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 173 <SV = 144> <Delay = 2.19>
ST_173 : Operation 8537 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_23, i9 %output_l1_3_addr_17, i32 %output_l1_3_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8537 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8538 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_106, i9 %output_l1_2_addr_18, i32 %output_l1_2_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8538 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8539 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_24, i9 %output_l1_3_addr_18, i32 %output_l1_3_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8539 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8540 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_109, i9 %output_l1_2_addr_19, i32 %output_l1_2_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8540 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8541 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_110, i9 %output_l1_1_addr_20, i32 %output_l1_1_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8541 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8542 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_113, i9 %output_l1_1_addr_21, i32 %output_l1_1_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8542 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8543 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_114, i9 %output_l1_0_addr_22, i32 %output_l1_0_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8543 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8544 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_117, i9 %output_l1_0_addr_23, i32 %output_l1_0_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8544 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_173 : Operation 8545 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_480)   --->   "%mul_ln198_26 = mul i16 %p_cast689, i16 %sext_ln192_99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8545 'mul' 'mul_ln198_26' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8546 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_480)   --->   "%sext_ln204_124 = sext i16 %mul_ln198_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8546 'sext' 'sext_ln204_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8547 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_483)   --->   "%mul_ln198_121 = mul i16 %p_cast683, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8547 'mul' 'mul_ln198_121' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8548 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_483)   --->   "%sext_ln204_125 = sext i16 %mul_ln198_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8548 'sext' 'sext_ln204_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8549 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_486)   --->   "%mul_ln198_122 = mul i16 %p_cast676, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8549 'mul' 'mul_ln198_122' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8550 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_489)   --->   "%mul_ln198_123 = mul i16 %p_cast673, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8550 'mul' 'mul_ln198_123' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8551 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_474 = add i17 %add_ln186_473, i17 %sext_ln204_121" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8551 'add' 'add_ln186_474' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8552 [1/1] (0.00ns)   --->   "%sext_ln186_209 = sext i17 %add_ln186_474" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8552 'sext' 'sext_ln186_209' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8553 [1/1] (0.88ns)   --->   "%add_ln186_119 = add i32 %sext_ln186_209, i32 %add_ln186_472" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8553 'add' 'add_ln186_119' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 8554 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_477 = add i17 %add_ln186_476, i17 %sext_ln204_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8554 'add' 'add_ln186_477' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8555 [1/1] (0.00ns)   --->   "%sext_ln186_212 = sext i17 %add_ln186_477" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8555 'sext' 'sext_ln186_212' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8556 [1/1] (0.88ns)   --->   "%add_ln186_120 = add i32 %sext_ln186_212, i32 %add_ln186_475" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8556 'add' 'add_ln186_120' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 8557 [1/1] (0.00ns)   --->   "%sext_ln204_128 = sext i8 %data_l1_2_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8557 'sext' 'sext_ln204_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8558 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_492)   --->   "%mul_ln198_27 = mul i16 %p_cast689, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8558 'mul' 'mul_ln198_27' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8559 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_495)   --->   "%mul_ln198_124 = mul i16 %p_cast683, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8559 'mul' 'mul_ln198_124' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8560 [1/1] (1.55ns)   --->   "%mul_ln192_122 = mul i16 %p_cast684, i16 %sext_ln204_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8560 'mul' 'mul_ln192_122' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 8561 [1/1] (0.00ns)   --->   "%sext_ln198_100 = sext i16 %mul_ln192_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8561 'sext' 'sext_ln198_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8562 [1/1] (1.55ns)   --->   "%mul_ln192_123 = mul i16 %p_cast677, i16 %sext_ln204_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8562 'mul' 'mul_ln192_123' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 8563 [1/1] (0.00ns)   --->   "%sext_ln198_101 = sext i16 %mul_ln192_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8563 'sext' 'sext_ln198_101' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8564 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_479 = add i17 %sext_ln198_98, i17 %sext_ln186_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8564 'add' 'add_ln186_479' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8565 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_480 = add i17 %add_ln186_479, i17 %sext_ln204_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8565 'add' 'add_ln186_480' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8566 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_482 = add i17 %sext_ln198_99, i17 %sext_ln186_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8566 'add' 'add_ln186_482' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8567 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_483 = add i17 %add_ln186_482, i17 %sext_ln204_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8567 'add' 'add_ln186_483' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8568 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_485)   --->   "%mul_ln186_122 = mul i16 %p_cast687, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8568 'mul' 'mul_ln186_122' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8569 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_485)   --->   "%sext_ln186_217 = sext i16 %mul_ln186_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8569 'sext' 'sext_ln186_217' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8570 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_485 = add i17 %sext_ln198_100, i17 %sext_ln186_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8570 'add' 'add_ln186_485' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8571 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_488)   --->   "%mul_ln186_123 = mul i16 %p_cast680, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8571 'mul' 'mul_ln186_123' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8572 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_488)   --->   "%sext_ln186_220 = sext i16 %mul_ln186_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8572 'sext' 'sext_ln186_220' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8573 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_488 = add i17 %sext_ln198_101, i17 %sext_ln186_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8573 'add' 'add_ln186_488' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8574 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_491)   --->   "%mul_ln186_29 = mul i16 %p_cast698, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8574 'mul' 'mul_ln186_29' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8575 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_494)   --->   "%mul_ln186_124 = mul i16 %p_cast693, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8575 'mul' 'mul_ln186_124' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8576 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_497)   --->   "%mul_ln186_125 = mul i16 %p_cast687, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8576 'mul' 'mul_ln186_125' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_173 : Operation 8577 [1/1] (0.00ns)   --->   "%sext_ln186_228 = sext i8 %data_l1_3_load_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8577 'sext' 'sext_ln186_228' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_173 : Operation 8578 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_500)   --->   "%mul_ln186_126 = mul i16 %p_cast680, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8578 'mul' 'mul_ln186_126' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 174 <SV = 145> <Delay = 2.19>
ST_174 : Operation 8579 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_25, i9 %output_l1_3_addr_19, i32 %output_l1_3_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8579 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_174 : Operation 8580 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_112, i9 %output_l1_2_addr_20, i32 %output_l1_2_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8580 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_174 : Operation 8581 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_26, i9 %output_l1_3_addr_20, i32 %output_l1_3_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8581 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_174 : Operation 8582 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_115, i9 %output_l1_2_addr_21, i32 %output_l1_2_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8582 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_174 : Operation 8583 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_116, i9 %output_l1_1_addr_22, i32 %output_l1_1_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8583 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_174 : Operation 8584 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_486)   --->   "%mul_ln198_122 = mul i16 %p_cast676, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8584 'mul' 'mul_ln198_122' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8585 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_486)   --->   "%sext_ln204_126 = sext i16 %mul_ln198_122" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8585 'sext' 'sext_ln204_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8586 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_489)   --->   "%mul_ln198_123 = mul i16 %p_cast673, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8586 'mul' 'mul_ln198_123' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8587 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_489)   --->   "%sext_ln204_127 = sext i16 %mul_ln198_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8587 'sext' 'sext_ln204_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8588 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_119, i9 %output_l1_1_addr_23, i32 %output_l1_1_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8588 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_174 : Operation 8589 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_120, i9 %output_l1_0_addr_24, i32 %output_l1_0_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8589 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_174 : Operation 8590 [1/1] (0.00ns)   --->   "%sext_ln192_119 = sext i8 %data_l1_1_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8590 'sext' 'sext_ln192_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8591 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_492)   --->   "%mul_ln198_27 = mul i16 %p_cast689, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8591 'mul' 'mul_ln198_27' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8592 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_495)   --->   "%mul_ln198_124 = mul i16 %p_cast683, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8592 'mul' 'mul_ln198_124' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8593 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_498)   --->   "%mul_ln198_125 = mul i16 %p_cast676, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8593 'mul' 'mul_ln198_125' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8594 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_501)   --->   "%mul_ln198_126 = mul i16 %p_cast673, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8594 'mul' 'mul_ln198_126' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8595 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_480 = add i17 %add_ln186_479, i17 %sext_ln204_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8595 'add' 'add_ln186_480' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8596 [1/1] (0.00ns)   --->   "%sext_ln186_214 = sext i17 %add_ln186_480" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8596 'sext' 'sext_ln186_214' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8597 [1/1] (0.88ns)   --->   "%add_ln186_28 = add i32 %sext_ln186_214, i32 %add_ln186_478" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8597 'add' 'add_ln186_28' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 8598 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_483 = add i17 %add_ln186_482, i17 %sext_ln204_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8598 'add' 'add_ln186_483' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8599 [1/1] (0.00ns)   --->   "%sext_ln186_216 = sext i17 %add_ln186_483" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8599 'sext' 'sext_ln186_216' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8600 [1/1] (0.88ns)   --->   "%add_ln186_121 = add i32 %sext_ln186_216, i32 %add_ln186_481" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8600 'add' 'add_ln186_121' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 8601 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_485 = add i17 %sext_ln198_100, i17 %sext_ln186_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8601 'add' 'add_ln186_485' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8602 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_486 = add i17 %add_ln186_485, i17 %sext_ln204_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8602 'add' 'add_ln186_486' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8603 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_488 = add i17 %sext_ln198_101, i17 %sext_ln186_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8603 'add' 'add_ln186_488' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8604 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_489 = add i17 %add_ln186_488, i17 %sext_ln204_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8604 'add' 'add_ln186_489' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8605 [1/1] (1.55ns)   --->   "%mul_ln192_28 = mul i16 %p_cast695, i16 %sext_ln204_118" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8605 'mul' 'mul_ln192_28' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 8606 [1/1] (0.00ns)   --->   "%sext_ln198_102 = sext i16 %mul_ln192_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8606 'sext' 'sext_ln198_102' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8607 [1/1] (1.55ns)   --->   "%mul_ln192_124 = mul i16 %p_cast690, i16 %sext_ln204_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8607 'mul' 'mul_ln192_124' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 8608 [1/1] (0.00ns)   --->   "%sext_ln198_103 = sext i16 %mul_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8608 'sext' 'sext_ln198_103' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8609 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_491)   --->   "%mul_ln186_29 = mul i16 %p_cast698, i16 %sext_ln186_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8609 'mul' 'mul_ln186_29' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8610 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_491)   --->   "%sext_ln186_222 = sext i16 %mul_ln186_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8610 'sext' 'sext_ln186_222' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8611 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_491 = add i17 %sext_ln198_102, i17 %sext_ln186_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8611 'add' 'add_ln186_491' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8612 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_494)   --->   "%mul_ln186_124 = mul i16 %p_cast693, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8612 'mul' 'mul_ln186_124' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8613 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_494)   --->   "%sext_ln186_224 = sext i16 %mul_ln186_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8613 'sext' 'sext_ln186_224' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_174 : Operation 8614 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_494 = add i17 %sext_ln198_103, i17 %sext_ln186_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8614 'add' 'add_ln186_494' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8615 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_497)   --->   "%mul_ln186_125 = mul i16 %p_cast687, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8615 'mul' 'mul_ln186_125' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8616 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_500)   --->   "%mul_ln186_126 = mul i16 %p_cast680, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8616 'mul' 'mul_ln186_126' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8617 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_503)   --->   "%mul_ln186_30 = mul i16 %p_cast698, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8617 'mul' 'mul_ln186_30' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_174 : Operation 8618 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_506)   --->   "%mul_ln186_127 = mul i16 %p_cast693, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8618 'mul' 'mul_ln186_127' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 175 <SV = 146> <Delay = 2.68>
ST_175 : Operation 8619 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_27, i9 %output_l1_3_addr_21, i32 %output_l1_3_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8619 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_175 : Operation 8620 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_118, i9 %output_l1_2_addr_22, i32 %output_l1_2_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8620 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_175 : Operation 8621 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_492)   --->   "%mul_ln198_27 = mul i16 %p_cast689, i16 %sext_ln192_104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8621 'mul' 'mul_ln198_27' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8622 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_492)   --->   "%sext_ln204_129 = sext i16 %mul_ln198_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8622 'sext' 'sext_ln204_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8623 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_495)   --->   "%mul_ln198_124 = mul i16 %p_cast683, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8623 'mul' 'mul_ln198_124' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8624 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_495)   --->   "%sext_ln204_130 = sext i16 %mul_ln198_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8624 'sext' 'sext_ln204_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8625 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_498)   --->   "%mul_ln198_125 = mul i16 %p_cast676, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8625 'mul' 'mul_ln198_125' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8626 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_501)   --->   "%mul_ln198_126 = mul i16 %p_cast673, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8626 'mul' 'mul_ln198_126' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8627 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_486 = add i17 %add_ln186_485, i17 %sext_ln204_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8627 'add' 'add_ln186_486' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8628 [1/1] (0.00ns)   --->   "%sext_ln186_218 = sext i17 %add_ln186_486" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8628 'sext' 'sext_ln186_218' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8629 [1/1] (0.88ns)   --->   "%add_ln186_122 = add i32 %sext_ln186_218, i32 %add_ln186_484" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8629 'add' 'add_ln186_122' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 8630 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_489 = add i17 %add_ln186_488, i17 %sext_ln204_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8630 'add' 'add_ln186_489' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8631 [1/1] (0.00ns)   --->   "%sext_ln186_221 = sext i17 %add_ln186_489" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8631 'sext' 'sext_ln186_221' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8632 [1/1] (0.88ns)   --->   "%add_ln186_123 = add i32 %sext_ln186_221, i32 %add_ln186_487" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8632 'add' 'add_ln186_123' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 8633 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_28, i9 %output_l1_3_addr_22, i32 %output_l1_3_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8633 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_175 : Operation 8634 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_121, i9 %output_l1_2_addr_23, i32 %output_l1_2_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8634 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_175 : Operation 8635 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_122, i9 %output_l1_1_addr_24, i32 %output_l1_1_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8635 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_175 : Operation 8636 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_123, i9 %output_l1_0_addr_25, i32 %output_l1_0_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8636 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_175 : Operation 8637 [1/1] (0.00ns)   --->   "%sext_ln204_133 = sext i8 %data_l1_2_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8637 'sext' 'sext_ln204_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8638 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_504)   --->   "%mul_ln198_28 = mul i16 %p_cast689, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8638 'mul' 'mul_ln198_28' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8639 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_507)   --->   "%mul_ln198_127 = mul i16 %p_cast683, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8639 'mul' 'mul_ln198_127' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8640 [1/1] (1.55ns)   --->   "%mul_ln192_125 = mul i16 %p_cast684, i16 %sext_ln204_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8640 'mul' 'mul_ln192_125' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 8641 [1/1] (0.00ns)   --->   "%sext_ln198_104 = sext i16 %mul_ln192_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8641 'sext' 'sext_ln198_104' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8642 [1/1] (1.55ns)   --->   "%mul_ln192_126 = mul i16 %p_cast677, i16 %sext_ln204_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8642 'mul' 'mul_ln192_126' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 8643 [1/1] (0.00ns)   --->   "%sext_ln198_105 = sext i16 %mul_ln192_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8643 'sext' 'sext_ln198_105' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8644 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_491 = add i17 %sext_ln198_102, i17 %sext_ln186_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8644 'add' 'add_ln186_491' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8645 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_492 = add i17 %add_ln186_491, i17 %sext_ln204_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8645 'add' 'add_ln186_492' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8646 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_494 = add i17 %sext_ln198_103, i17 %sext_ln186_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8646 'add' 'add_ln186_494' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8647 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_495 = add i17 %add_ln186_494, i17 %sext_ln204_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8647 'add' 'add_ln186_495' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8648 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_497)   --->   "%mul_ln186_125 = mul i16 %p_cast687, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8648 'mul' 'mul_ln186_125' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8649 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_497)   --->   "%sext_ln186_226 = sext i16 %mul_ln186_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8649 'sext' 'sext_ln186_226' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8650 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_497 = add i17 %sext_ln198_104, i17 %sext_ln186_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8650 'add' 'add_ln186_497' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8651 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_500)   --->   "%mul_ln186_126 = mul i16 %p_cast680, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8651 'mul' 'mul_ln186_126' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8652 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_500)   --->   "%sext_ln186_229 = sext i16 %mul_ln186_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8652 'sext' 'sext_ln186_229' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8653 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_500 = add i17 %sext_ln198_105, i17 %sext_ln186_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8653 'add' 'add_ln186_500' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8654 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_503)   --->   "%mul_ln186_30 = mul i16 %p_cast698, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8654 'mul' 'mul_ln186_30' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8655 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_506)   --->   "%mul_ln186_127 = mul i16 %p_cast693, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8655 'mul' 'mul_ln186_127' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8656 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_509)   --->   "%mul_ln186_128 = mul i16 %p_cast687, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8656 'mul' 'mul_ln186_128' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_175 : Operation 8657 [1/1] (0.00ns)   --->   "%sext_ln186_237 = sext i8 %data_l1_3_load_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8657 'sext' 'sext_ln186_237' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_175 : Operation 8658 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_512)   --->   "%mul_ln186_129 = mul i16 %p_cast680, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8658 'mul' 'mul_ln186_129' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 176 <SV = 147> <Delay = 2.68>
ST_176 : Operation 8659 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_498)   --->   "%mul_ln198_125 = mul i16 %p_cast676, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8659 'mul' 'mul_ln198_125' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8660 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_498)   --->   "%sext_ln204_131 = sext i16 %mul_ln198_125" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8660 'sext' 'sext_ln204_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8661 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_501)   --->   "%mul_ln198_126 = mul i16 %p_cast673, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8661 'mul' 'mul_ln198_126' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8662 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_501)   --->   "%sext_ln204_132 = sext i16 %mul_ln198_126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8662 'sext' 'sext_ln204_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8663 [1/1] (0.00ns)   --->   "%sext_ln192_124 = sext i8 %data_l1_1_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8663 'sext' 'sext_ln192_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8664 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_504)   --->   "%mul_ln198_28 = mul i16 %p_cast689, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8664 'mul' 'mul_ln198_28' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8665 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_507)   --->   "%mul_ln198_127 = mul i16 %p_cast683, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8665 'mul' 'mul_ln198_127' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8666 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_510)   --->   "%mul_ln198_128 = mul i16 %p_cast676, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8666 'mul' 'mul_ln198_128' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8667 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_513)   --->   "%mul_ln198_129 = mul i16 %p_cast673, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8667 'mul' 'mul_ln198_129' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8668 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_492 = add i17 %add_ln186_491, i17 %sext_ln204_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8668 'add' 'add_ln186_492' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8669 [1/1] (0.00ns)   --->   "%sext_ln186_223 = sext i17 %add_ln186_492" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8669 'sext' 'sext_ln186_223' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8670 [1/1] (0.88ns)   --->   "%add_ln186_29 = add i32 %sext_ln186_223, i32 %add_ln186_490" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8670 'add' 'add_ln186_29' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 8671 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_495 = add i17 %add_ln186_494, i17 %sext_ln204_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8671 'add' 'add_ln186_495' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8672 [1/1] (0.00ns)   --->   "%sext_ln186_225 = sext i17 %add_ln186_495" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8672 'sext' 'sext_ln186_225' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8673 [1/1] (0.88ns)   --->   "%add_ln186_124 = add i32 %sext_ln186_225, i32 %add_ln186_493" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8673 'add' 'add_ln186_124' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 8674 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_497 = add i17 %sext_ln198_104, i17 %sext_ln186_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8674 'add' 'add_ln186_497' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8675 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_498 = add i17 %add_ln186_497, i17 %sext_ln204_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8675 'add' 'add_ln186_498' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8676 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_500 = add i17 %sext_ln198_105, i17 %sext_ln186_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8676 'add' 'add_ln186_500' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8677 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_501 = add i17 %add_ln186_500, i17 %sext_ln204_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8677 'add' 'add_ln186_501' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8678 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_29, i9 %output_l1_3_addr_23, i32 %output_l1_3_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8678 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_176 : Operation 8679 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_124, i9 %output_l1_2_addr_24, i32 %output_l1_2_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8679 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_176 : Operation 8680 [1/1] (1.55ns)   --->   "%mul_ln192_29 = mul i16 %p_cast695, i16 %sext_ln204_123" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8680 'mul' 'mul_ln192_29' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 8681 [1/1] (0.00ns)   --->   "%sext_ln198_106 = sext i16 %mul_ln192_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8681 'sext' 'sext_ln198_106' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8682 [1/1] (1.55ns)   --->   "%mul_ln192_127 = mul i16 %p_cast690, i16 %sext_ln204_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8682 'mul' 'mul_ln192_127' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 8683 [1/1] (0.00ns)   --->   "%sext_ln198_107 = sext i16 %mul_ln192_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8683 'sext' 'sext_ln198_107' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8684 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_503)   --->   "%mul_ln186_30 = mul i16 %p_cast698, i16 %sext_ln186_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8684 'mul' 'mul_ln186_30' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8685 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_503)   --->   "%sext_ln186_231 = sext i16 %mul_ln186_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8685 'sext' 'sext_ln186_231' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8686 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_503 = add i17 %sext_ln198_106, i17 %sext_ln186_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8686 'add' 'add_ln186_503' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8687 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_506)   --->   "%mul_ln186_127 = mul i16 %p_cast693, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8687 'mul' 'mul_ln186_127' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8688 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_506)   --->   "%sext_ln186_233 = sext i16 %mul_ln186_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8688 'sext' 'sext_ln186_233' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_176 : Operation 8689 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_506 = add i17 %sext_ln198_107, i17 %sext_ln186_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8689 'add' 'add_ln186_506' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8690 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_509)   --->   "%mul_ln186_128 = mul i16 %p_cast687, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8690 'mul' 'mul_ln186_128' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8691 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_512)   --->   "%mul_ln186_129 = mul i16 %p_cast680, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8691 'mul' 'mul_ln186_129' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8692 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_515)   --->   "%mul_ln186_31 = mul i16 %p_cast698, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8692 'mul' 'mul_ln186_31' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_176 : Operation 8693 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_518)   --->   "%mul_ln186_130 = mul i16 %p_cast693, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8693 'mul' 'mul_ln186_130' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 177 <SV = 148> <Delay = 2.68>
ST_177 : Operation 8694 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_504)   --->   "%mul_ln198_28 = mul i16 %p_cast689, i16 %sext_ln192_109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8694 'mul' 'mul_ln198_28' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8695 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_504)   --->   "%sext_ln204_134 = sext i16 %mul_ln198_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8695 'sext' 'sext_ln204_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8696 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_507)   --->   "%mul_ln198_127 = mul i16 %p_cast683, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8696 'mul' 'mul_ln198_127' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8697 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_507)   --->   "%sext_ln204_135 = sext i16 %mul_ln198_127" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8697 'sext' 'sext_ln204_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8698 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_510)   --->   "%mul_ln198_128 = mul i16 %p_cast676, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8698 'mul' 'mul_ln198_128' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8699 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_513)   --->   "%mul_ln198_129 = mul i16 %p_cast673, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8699 'mul' 'mul_ln198_129' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8700 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_498 = add i17 %add_ln186_497, i17 %sext_ln204_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8700 'add' 'add_ln186_498' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8701 [1/1] (0.00ns)   --->   "%sext_ln186_227 = sext i17 %add_ln186_498" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8701 'sext' 'sext_ln186_227' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8702 [1/1] (0.88ns)   --->   "%add_ln186_125 = add i32 %sext_ln186_227, i32 %add_ln186_496" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8702 'add' 'add_ln186_125' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 8703 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_501 = add i17 %add_ln186_500, i17 %sext_ln204_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8703 'add' 'add_ln186_501' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8704 [1/1] (0.00ns)   --->   "%sext_ln186_230 = sext i17 %add_ln186_501" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8704 'sext' 'sext_ln186_230' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8705 [1/1] (0.88ns)   --->   "%add_ln186_126 = add i32 %sext_ln186_230, i32 %add_ln186_499" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8705 'add' 'add_ln186_126' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 8706 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_125, i9 %output_l1_1_addr_25, i32 %output_l1_1_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8706 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_177 : Operation 8707 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_126, i9 %output_l1_0_addr_26, i32 %output_l1_0_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8707 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_177 : Operation 8708 [1/1] (0.00ns)   --->   "%sext_ln204_138 = sext i8 %data_l1_2_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8708 'sext' 'sext_ln204_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8709 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_516)   --->   "%mul_ln198_29 = mul i16 %p_cast689, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8709 'mul' 'mul_ln198_29' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8710 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_519)   --->   "%mul_ln198_130 = mul i16 %p_cast683, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8710 'mul' 'mul_ln198_130' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8711 [1/1] (1.55ns)   --->   "%mul_ln192_128 = mul i16 %p_cast684, i16 %sext_ln204_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8711 'mul' 'mul_ln192_128' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 8712 [1/1] (0.00ns)   --->   "%sext_ln198_108 = sext i16 %mul_ln192_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8712 'sext' 'sext_ln198_108' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8713 [1/1] (1.55ns)   --->   "%mul_ln192_129 = mul i16 %p_cast677, i16 %sext_ln204_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8713 'mul' 'mul_ln192_129' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 8714 [1/1] (0.00ns)   --->   "%sext_ln198_109 = sext i16 %mul_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8714 'sext' 'sext_ln198_109' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8715 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_503 = add i17 %sext_ln198_106, i17 %sext_ln186_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8715 'add' 'add_ln186_503' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8716 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_504 = add i17 %add_ln186_503, i17 %sext_ln204_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8716 'add' 'add_ln186_504' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8717 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_506 = add i17 %sext_ln198_107, i17 %sext_ln186_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8717 'add' 'add_ln186_506' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8718 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_507 = add i17 %add_ln186_506, i17 %sext_ln204_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8718 'add' 'add_ln186_507' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8719 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_509)   --->   "%mul_ln186_128 = mul i16 %p_cast687, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8719 'mul' 'mul_ln186_128' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8720 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_509)   --->   "%sext_ln186_235 = sext i16 %mul_ln186_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8720 'sext' 'sext_ln186_235' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8721 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_509 = add i17 %sext_ln198_108, i17 %sext_ln186_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8721 'add' 'add_ln186_509' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8722 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_512)   --->   "%mul_ln186_129 = mul i16 %p_cast680, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8722 'mul' 'mul_ln186_129' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8723 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_512)   --->   "%sext_ln186_238 = sext i16 %mul_ln186_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8723 'sext' 'sext_ln186_238' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8724 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_512 = add i17 %sext_ln198_109, i17 %sext_ln186_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8724 'add' 'add_ln186_512' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8725 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_515)   --->   "%mul_ln186_31 = mul i16 %p_cast698, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8725 'mul' 'mul_ln186_31' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8726 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_518)   --->   "%mul_ln186_130 = mul i16 %p_cast693, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8726 'mul' 'mul_ln186_130' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8727 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_521)   --->   "%mul_ln186_131 = mul i16 %p_cast687, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8727 'mul' 'mul_ln186_131' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_177 : Operation 8728 [1/1] (0.00ns)   --->   "%sext_ln186_246 = sext i8 %data_l1_3_load_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8728 'sext' 'sext_ln186_246' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_177 : Operation 8729 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_524)   --->   "%mul_ln186_132 = mul i16 %p_cast680, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8729 'mul' 'mul_ln186_132' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 178 <SV = 149> <Delay = 2.68>
ST_178 : Operation 8730 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_510)   --->   "%mul_ln198_128 = mul i16 %p_cast676, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8730 'mul' 'mul_ln198_128' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8731 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_510)   --->   "%sext_ln204_136 = sext i16 %mul_ln198_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8731 'sext' 'sext_ln204_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8732 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_513)   --->   "%mul_ln198_129 = mul i16 %p_cast673, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8732 'mul' 'mul_ln198_129' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8733 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_513)   --->   "%sext_ln204_137 = sext i16 %mul_ln198_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8733 'sext' 'sext_ln204_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8734 [1/1] (0.00ns)   --->   "%sext_ln192_129 = sext i8 %data_l1_1_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8734 'sext' 'sext_ln192_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8735 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_516)   --->   "%mul_ln198_29 = mul i16 %p_cast689, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8735 'mul' 'mul_ln198_29' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8736 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_519)   --->   "%mul_ln198_130 = mul i16 %p_cast683, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8736 'mul' 'mul_ln198_130' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8737 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_522)   --->   "%mul_ln198_131 = mul i16 %p_cast676, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8737 'mul' 'mul_ln198_131' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8738 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_525)   --->   "%mul_ln198_132 = mul i16 %p_cast673, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8738 'mul' 'mul_ln198_132' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8739 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_504 = add i17 %add_ln186_503, i17 %sext_ln204_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8739 'add' 'add_ln186_504' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8740 [1/1] (0.00ns)   --->   "%sext_ln186_232 = sext i17 %add_ln186_504" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8740 'sext' 'sext_ln186_232' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8741 [1/1] (0.88ns)   --->   "%add_ln186_30 = add i32 %sext_ln186_232, i32 %add_ln186_502" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8741 'add' 'add_ln186_30' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 8742 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_507 = add i17 %add_ln186_506, i17 %sext_ln204_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8742 'add' 'add_ln186_507' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8743 [1/1] (0.00ns)   --->   "%sext_ln186_234 = sext i17 %add_ln186_507" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8743 'sext' 'sext_ln186_234' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8744 [1/1] (0.88ns)   --->   "%add_ln186_127 = add i32 %sext_ln186_234, i32 %add_ln186_505" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8744 'add' 'add_ln186_127' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 8745 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_509 = add i17 %sext_ln198_108, i17 %sext_ln186_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8745 'add' 'add_ln186_509' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8746 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_510 = add i17 %add_ln186_509, i17 %sext_ln204_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8746 'add' 'add_ln186_510' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8747 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_512 = add i17 %sext_ln198_109, i17 %sext_ln186_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8747 'add' 'add_ln186_512' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8748 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_513 = add i17 %add_ln186_512, i17 %sext_ln204_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8748 'add' 'add_ln186_513' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8749 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_30, i9 %output_l1_3_addr_24, i32 %output_l1_3_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8749 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_178 : Operation 8750 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_127, i9 %output_l1_2_addr_25, i32 %output_l1_2_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8750 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_178 : Operation 8751 [1/1] (1.55ns)   --->   "%mul_ln192_30 = mul i16 %p_cast695, i16 %sext_ln204_128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8751 'mul' 'mul_ln192_30' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 8752 [1/1] (0.00ns)   --->   "%sext_ln198_110 = sext i16 %mul_ln192_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8752 'sext' 'sext_ln198_110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8753 [1/1] (1.55ns)   --->   "%mul_ln192_130 = mul i16 %p_cast690, i16 %sext_ln204_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8753 'mul' 'mul_ln192_130' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 8754 [1/1] (0.00ns)   --->   "%sext_ln198_111 = sext i16 %mul_ln192_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8754 'sext' 'sext_ln198_111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8755 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_515)   --->   "%mul_ln186_31 = mul i16 %p_cast698, i16 %sext_ln186_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8755 'mul' 'mul_ln186_31' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8756 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_515)   --->   "%sext_ln186_240 = sext i16 %mul_ln186_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8756 'sext' 'sext_ln186_240' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8757 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_515 = add i17 %sext_ln198_110, i17 %sext_ln186_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8757 'add' 'add_ln186_515' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8758 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_518)   --->   "%mul_ln186_130 = mul i16 %p_cast693, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8758 'mul' 'mul_ln186_130' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8759 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_518)   --->   "%sext_ln186_242 = sext i16 %mul_ln186_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8759 'sext' 'sext_ln186_242' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_178 : Operation 8760 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_518 = add i17 %sext_ln198_111, i17 %sext_ln186_242" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8760 'add' 'add_ln186_518' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8761 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_521)   --->   "%mul_ln186_131 = mul i16 %p_cast687, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8761 'mul' 'mul_ln186_131' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8762 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_524)   --->   "%mul_ln186_132 = mul i16 %p_cast680, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8762 'mul' 'mul_ln186_132' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8763 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_527)   --->   "%mul_ln186_32 = mul i16 %p_cast698, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8763 'mul' 'mul_ln186_32' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_178 : Operation 8764 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_530)   --->   "%mul_ln186_133 = mul i16 %p_cast693, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8764 'mul' 'mul_ln186_133' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 179 <SV = 150> <Delay = 2.68>
ST_179 : Operation 8765 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_516)   --->   "%mul_ln198_29 = mul i16 %p_cast689, i16 %sext_ln192_114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8765 'mul' 'mul_ln198_29' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8766 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_516)   --->   "%sext_ln204_139 = sext i16 %mul_ln198_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8766 'sext' 'sext_ln204_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8767 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_519)   --->   "%mul_ln198_130 = mul i16 %p_cast683, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8767 'mul' 'mul_ln198_130' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8768 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_519)   --->   "%sext_ln204_140 = sext i16 %mul_ln198_130" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8768 'sext' 'sext_ln204_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8769 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_522)   --->   "%mul_ln198_131 = mul i16 %p_cast676, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8769 'mul' 'mul_ln198_131' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8770 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_525)   --->   "%mul_ln198_132 = mul i16 %p_cast673, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8770 'mul' 'mul_ln198_132' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8771 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_510 = add i17 %add_ln186_509, i17 %sext_ln204_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8771 'add' 'add_ln186_510' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8772 [1/1] (0.00ns)   --->   "%sext_ln186_236 = sext i17 %add_ln186_510" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8772 'sext' 'sext_ln186_236' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8773 [1/1] (0.88ns)   --->   "%add_ln186_128 = add i32 %sext_ln186_236, i32 %add_ln186_508" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8773 'add' 'add_ln186_128' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 8774 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_513 = add i17 %add_ln186_512, i17 %sext_ln204_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8774 'add' 'add_ln186_513' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8775 [1/1] (0.00ns)   --->   "%sext_ln186_239 = sext i17 %add_ln186_513" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8775 'sext' 'sext_ln186_239' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8776 [1/1] (0.88ns)   --->   "%add_ln186_129 = add i32 %sext_ln186_239, i32 %add_ln186_511" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8776 'add' 'add_ln186_129' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 8777 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_128, i9 %output_l1_1_addr_26, i32 %output_l1_1_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8777 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_179 : Operation 8778 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_129, i9 %output_l1_0_addr_27, i32 %output_l1_0_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8778 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_179 : Operation 8779 [1/1] (0.00ns)   --->   "%sext_ln204_143 = sext i8 %data_l1_2_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8779 'sext' 'sext_ln204_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8780 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_528)   --->   "%mul_ln198_30 = mul i16 %p_cast689, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8780 'mul' 'mul_ln198_30' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8781 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_531)   --->   "%mul_ln198_133 = mul i16 %p_cast683, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8781 'mul' 'mul_ln198_133' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8782 [1/1] (1.55ns)   --->   "%mul_ln192_131 = mul i16 %p_cast684, i16 %sext_ln204_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8782 'mul' 'mul_ln192_131' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 8783 [1/1] (0.00ns)   --->   "%sext_ln198_112 = sext i16 %mul_ln192_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8783 'sext' 'sext_ln198_112' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8784 [1/1] (1.55ns)   --->   "%mul_ln192_132 = mul i16 %p_cast677, i16 %sext_ln204_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8784 'mul' 'mul_ln192_132' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 8785 [1/1] (0.00ns)   --->   "%sext_ln198_113 = sext i16 %mul_ln192_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8785 'sext' 'sext_ln198_113' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8786 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_515 = add i17 %sext_ln198_110, i17 %sext_ln186_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8786 'add' 'add_ln186_515' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8787 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_516 = add i17 %add_ln186_515, i17 %sext_ln204_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8787 'add' 'add_ln186_516' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8788 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_518 = add i17 %sext_ln198_111, i17 %sext_ln186_242" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8788 'add' 'add_ln186_518' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8789 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_519 = add i17 %add_ln186_518, i17 %sext_ln204_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8789 'add' 'add_ln186_519' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8790 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_521)   --->   "%mul_ln186_131 = mul i16 %p_cast687, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8790 'mul' 'mul_ln186_131' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8791 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_521)   --->   "%sext_ln186_244 = sext i16 %mul_ln186_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8791 'sext' 'sext_ln186_244' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8792 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_521 = add i17 %sext_ln198_112, i17 %sext_ln186_244" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8792 'add' 'add_ln186_521' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8793 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_524)   --->   "%mul_ln186_132 = mul i16 %p_cast680, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8793 'mul' 'mul_ln186_132' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8794 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_524)   --->   "%sext_ln186_247 = sext i16 %mul_ln186_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8794 'sext' 'sext_ln186_247' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8795 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_524 = add i17 %sext_ln198_113, i17 %sext_ln186_247" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8795 'add' 'add_ln186_524' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8796 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_527)   --->   "%mul_ln186_32 = mul i16 %p_cast698, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8796 'mul' 'mul_ln186_32' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8797 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_530)   --->   "%mul_ln186_133 = mul i16 %p_cast693, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8797 'mul' 'mul_ln186_133' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8798 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_533)   --->   "%mul_ln186_134 = mul i16 %p_cast687, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8798 'mul' 'mul_ln186_134' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_179 : Operation 8799 [1/1] (0.00ns)   --->   "%sext_ln186_255 = sext i8 %data_l1_3_load_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8799 'sext' 'sext_ln186_255' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_179 : Operation 8800 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_536)   --->   "%mul_ln186_135 = mul i16 %p_cast680, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8800 'mul' 'mul_ln186_135' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 180 <SV = 151> <Delay = 2.68>
ST_180 : Operation 8801 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_522)   --->   "%mul_ln198_131 = mul i16 %p_cast676, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8801 'mul' 'mul_ln198_131' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8802 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_522)   --->   "%sext_ln204_141 = sext i16 %mul_ln198_131" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8802 'sext' 'sext_ln204_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8803 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_525)   --->   "%mul_ln198_132 = mul i16 %p_cast673, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8803 'mul' 'mul_ln198_132' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8804 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_525)   --->   "%sext_ln204_142 = sext i16 %mul_ln198_132" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8804 'sext' 'sext_ln204_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8805 [1/1] (0.00ns)   --->   "%sext_ln192_134 = sext i8 %data_l1_1_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8805 'sext' 'sext_ln192_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8806 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_528)   --->   "%mul_ln198_30 = mul i16 %p_cast689, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8806 'mul' 'mul_ln198_30' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8807 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_531)   --->   "%mul_ln198_133 = mul i16 %p_cast683, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8807 'mul' 'mul_ln198_133' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8808 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_534)   --->   "%mul_ln198_134 = mul i16 %p_cast676, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8808 'mul' 'mul_ln198_134' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8809 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_537)   --->   "%mul_ln198_135 = mul i16 %p_cast673, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8809 'mul' 'mul_ln198_135' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8810 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_516 = add i17 %add_ln186_515, i17 %sext_ln204_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8810 'add' 'add_ln186_516' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8811 [1/1] (0.00ns)   --->   "%sext_ln186_241 = sext i17 %add_ln186_516" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8811 'sext' 'sext_ln186_241' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8812 [1/1] (0.88ns)   --->   "%add_ln186_31 = add i32 %sext_ln186_241, i32 %add_ln186_514" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8812 'add' 'add_ln186_31' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 8813 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_519 = add i17 %add_ln186_518, i17 %sext_ln204_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8813 'add' 'add_ln186_519' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8814 [1/1] (0.00ns)   --->   "%sext_ln186_243 = sext i17 %add_ln186_519" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8814 'sext' 'sext_ln186_243' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8815 [1/1] (0.88ns)   --->   "%add_ln186_130 = add i32 %sext_ln186_243, i32 %add_ln186_517" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8815 'add' 'add_ln186_130' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 8816 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_521 = add i17 %sext_ln198_112, i17 %sext_ln186_244" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8816 'add' 'add_ln186_521' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8817 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_522 = add i17 %add_ln186_521, i17 %sext_ln204_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8817 'add' 'add_ln186_522' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8818 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_524 = add i17 %sext_ln198_113, i17 %sext_ln186_247" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8818 'add' 'add_ln186_524' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8819 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_525 = add i17 %add_ln186_524, i17 %sext_ln204_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8819 'add' 'add_ln186_525' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8820 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_31, i9 %output_l1_3_addr_25, i32 %output_l1_3_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8820 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_180 : Operation 8821 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_130, i9 %output_l1_2_addr_26, i32 %output_l1_2_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8821 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_180 : Operation 8822 [1/1] (1.55ns)   --->   "%mul_ln192_31 = mul i16 %p_cast695, i16 %sext_ln204_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8822 'mul' 'mul_ln192_31' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 8823 [1/1] (0.00ns)   --->   "%sext_ln198_114 = sext i16 %mul_ln192_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8823 'sext' 'sext_ln198_114' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8824 [1/1] (1.55ns)   --->   "%mul_ln192_133 = mul i16 %p_cast690, i16 %sext_ln204_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8824 'mul' 'mul_ln192_133' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 8825 [1/1] (0.00ns)   --->   "%sext_ln198_115 = sext i16 %mul_ln192_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8825 'sext' 'sext_ln198_115' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8826 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_527)   --->   "%mul_ln186_32 = mul i16 %p_cast698, i16 %sext_ln186_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8826 'mul' 'mul_ln186_32' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8827 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_527)   --->   "%sext_ln186_249 = sext i16 %mul_ln186_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8827 'sext' 'sext_ln186_249' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8828 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_527 = add i17 %sext_ln198_114, i17 %sext_ln186_249" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8828 'add' 'add_ln186_527' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8829 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_530)   --->   "%mul_ln186_133 = mul i16 %p_cast693, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8829 'mul' 'mul_ln186_133' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8830 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_530)   --->   "%sext_ln186_251 = sext i16 %mul_ln186_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8830 'sext' 'sext_ln186_251' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_180 : Operation 8831 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_530 = add i17 %sext_ln198_115, i17 %sext_ln186_251" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8831 'add' 'add_ln186_530' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8832 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_533)   --->   "%mul_ln186_134 = mul i16 %p_cast687, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8832 'mul' 'mul_ln186_134' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8833 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_536)   --->   "%mul_ln186_135 = mul i16 %p_cast680, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8833 'mul' 'mul_ln186_135' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8834 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_539)   --->   "%mul_ln186_33 = mul i16 %p_cast698, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8834 'mul' 'mul_ln186_33' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_180 : Operation 8835 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_542)   --->   "%mul_ln186_136 = mul i16 %p_cast693, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8835 'mul' 'mul_ln186_136' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 181 <SV = 152> <Delay = 2.68>
ST_181 : Operation 8836 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_528)   --->   "%mul_ln198_30 = mul i16 %p_cast689, i16 %sext_ln192_119" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8836 'mul' 'mul_ln198_30' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8837 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_528)   --->   "%sext_ln204_144 = sext i16 %mul_ln198_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8837 'sext' 'sext_ln204_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8838 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_531)   --->   "%mul_ln198_133 = mul i16 %p_cast683, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8838 'mul' 'mul_ln198_133' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8839 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_531)   --->   "%sext_ln204_145 = sext i16 %mul_ln198_133" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8839 'sext' 'sext_ln204_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8840 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_534)   --->   "%mul_ln198_134 = mul i16 %p_cast676, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8840 'mul' 'mul_ln198_134' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8841 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_537)   --->   "%mul_ln198_135 = mul i16 %p_cast673, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8841 'mul' 'mul_ln198_135' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8842 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_522 = add i17 %add_ln186_521, i17 %sext_ln204_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8842 'add' 'add_ln186_522' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8843 [1/1] (0.00ns)   --->   "%sext_ln186_245 = sext i17 %add_ln186_522" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8843 'sext' 'sext_ln186_245' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8844 [1/1] (0.88ns)   --->   "%add_ln186_131 = add i32 %sext_ln186_245, i32 %add_ln186_520" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8844 'add' 'add_ln186_131' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 8845 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_525 = add i17 %add_ln186_524, i17 %sext_ln204_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8845 'add' 'add_ln186_525' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8846 [1/1] (0.00ns)   --->   "%sext_ln186_248 = sext i17 %add_ln186_525" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8846 'sext' 'sext_ln186_248' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8847 [1/1] (0.88ns)   --->   "%add_ln186_132 = add i32 %sext_ln186_248, i32 %add_ln186_523" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8847 'add' 'add_ln186_132' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 8848 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_131, i9 %output_l1_1_addr_27, i32 %output_l1_1_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8848 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_181 : Operation 8849 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_132, i9 %output_l1_0_addr_28, i32 %output_l1_0_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8849 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_181 : Operation 8850 [1/1] (0.00ns)   --->   "%sext_ln204_148 = sext i8 %data_l1_2_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8850 'sext' 'sext_ln204_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8851 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_540)   --->   "%mul_ln198_31 = mul i16 %p_cast689, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8851 'mul' 'mul_ln198_31' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8852 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_543)   --->   "%mul_ln198_136 = mul i16 %p_cast683, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8852 'mul' 'mul_ln198_136' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8853 [1/1] (1.55ns)   --->   "%mul_ln192_134 = mul i16 %p_cast684, i16 %sext_ln204_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8853 'mul' 'mul_ln192_134' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 8854 [1/1] (0.00ns)   --->   "%sext_ln198_116 = sext i16 %mul_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8854 'sext' 'sext_ln198_116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8855 [1/1] (1.55ns)   --->   "%mul_ln192_135 = mul i16 %p_cast677, i16 %sext_ln204_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8855 'mul' 'mul_ln192_135' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 8856 [1/1] (0.00ns)   --->   "%sext_ln198_117 = sext i16 %mul_ln192_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8856 'sext' 'sext_ln198_117' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8857 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_527 = add i17 %sext_ln198_114, i17 %sext_ln186_249" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8857 'add' 'add_ln186_527' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8858 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_528 = add i17 %add_ln186_527, i17 %sext_ln204_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8858 'add' 'add_ln186_528' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8859 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_530 = add i17 %sext_ln198_115, i17 %sext_ln186_251" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8859 'add' 'add_ln186_530' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8860 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_531 = add i17 %add_ln186_530, i17 %sext_ln204_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8860 'add' 'add_ln186_531' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8861 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_533)   --->   "%mul_ln186_134 = mul i16 %p_cast687, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8861 'mul' 'mul_ln186_134' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8862 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_533)   --->   "%sext_ln186_253 = sext i16 %mul_ln186_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8862 'sext' 'sext_ln186_253' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8863 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_533 = add i17 %sext_ln198_116, i17 %sext_ln186_253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8863 'add' 'add_ln186_533' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8864 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_536)   --->   "%mul_ln186_135 = mul i16 %p_cast680, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8864 'mul' 'mul_ln186_135' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8865 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_536)   --->   "%sext_ln186_256 = sext i16 %mul_ln186_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8865 'sext' 'sext_ln186_256' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8866 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_536 = add i17 %sext_ln198_117, i17 %sext_ln186_256" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8866 'add' 'add_ln186_536' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8867 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_539)   --->   "%mul_ln186_33 = mul i16 %p_cast698, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8867 'mul' 'mul_ln186_33' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8868 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_542)   --->   "%mul_ln186_136 = mul i16 %p_cast693, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8868 'mul' 'mul_ln186_136' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8869 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_545)   --->   "%mul_ln186_137 = mul i16 %p_cast687, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8869 'mul' 'mul_ln186_137' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_181 : Operation 8870 [1/1] (0.00ns)   --->   "%sext_ln186_264 = sext i8 %data_l1_3_load_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8870 'sext' 'sext_ln186_264' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_181 : Operation 8871 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_548)   --->   "%mul_ln186_138 = mul i16 %p_cast680, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8871 'mul' 'mul_ln186_138' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 182 <SV = 153> <Delay = 2.68>
ST_182 : Operation 8872 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_534)   --->   "%mul_ln198_134 = mul i16 %p_cast676, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8872 'mul' 'mul_ln198_134' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8873 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_534)   --->   "%sext_ln204_146 = sext i16 %mul_ln198_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8873 'sext' 'sext_ln204_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8874 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_537)   --->   "%mul_ln198_135 = mul i16 %p_cast673, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8874 'mul' 'mul_ln198_135' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8875 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_537)   --->   "%sext_ln204_147 = sext i16 %mul_ln198_135" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8875 'sext' 'sext_ln204_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8876 [1/1] (0.00ns)   --->   "%sext_ln192_139 = sext i8 %data_l1_1_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8876 'sext' 'sext_ln192_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8877 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_540)   --->   "%mul_ln198_31 = mul i16 %p_cast689, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8877 'mul' 'mul_ln198_31' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8878 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_543)   --->   "%mul_ln198_136 = mul i16 %p_cast683, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8878 'mul' 'mul_ln198_136' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8879 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_546)   --->   "%mul_ln198_137 = mul i16 %p_cast676, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8879 'mul' 'mul_ln198_137' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8880 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_549)   --->   "%mul_ln198_138 = mul i16 %p_cast673, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8880 'mul' 'mul_ln198_138' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8881 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_528 = add i17 %add_ln186_527, i17 %sext_ln204_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8881 'add' 'add_ln186_528' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8882 [1/1] (0.00ns)   --->   "%sext_ln186_250 = sext i17 %add_ln186_528" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8882 'sext' 'sext_ln186_250' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8883 [1/1] (0.88ns)   --->   "%add_ln186_32 = add i32 %sext_ln186_250, i32 %add_ln186_526" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8883 'add' 'add_ln186_32' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 8884 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_531 = add i17 %add_ln186_530, i17 %sext_ln204_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8884 'add' 'add_ln186_531' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8885 [1/1] (0.00ns)   --->   "%sext_ln186_252 = sext i17 %add_ln186_531" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8885 'sext' 'sext_ln186_252' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8886 [1/1] (0.88ns)   --->   "%add_ln186_133 = add i32 %sext_ln186_252, i32 %add_ln186_529" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8886 'add' 'add_ln186_133' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 8887 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_533 = add i17 %sext_ln198_116, i17 %sext_ln186_253" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8887 'add' 'add_ln186_533' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8888 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_534 = add i17 %add_ln186_533, i17 %sext_ln204_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8888 'add' 'add_ln186_534' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8889 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_536 = add i17 %sext_ln198_117, i17 %sext_ln186_256" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8889 'add' 'add_ln186_536' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8890 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_537 = add i17 %add_ln186_536, i17 %sext_ln204_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8890 'add' 'add_ln186_537' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8891 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_32, i9 %output_l1_3_addr_26, i32 %output_l1_3_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8891 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_182 : Operation 8892 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_133, i9 %output_l1_2_addr_27, i32 %output_l1_2_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8892 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_182 : Operation 8893 [1/1] (1.55ns)   --->   "%mul_ln192_32 = mul i16 %p_cast695, i16 %sext_ln204_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8893 'mul' 'mul_ln192_32' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 8894 [1/1] (0.00ns)   --->   "%sext_ln198_118 = sext i16 %mul_ln192_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8894 'sext' 'sext_ln198_118' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8895 [1/1] (1.55ns)   --->   "%mul_ln192_136 = mul i16 %p_cast690, i16 %sext_ln204_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8895 'mul' 'mul_ln192_136' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 8896 [1/1] (0.00ns)   --->   "%sext_ln198_119 = sext i16 %mul_ln192_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8896 'sext' 'sext_ln198_119' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8897 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_539)   --->   "%mul_ln186_33 = mul i16 %p_cast698, i16 %sext_ln186_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8897 'mul' 'mul_ln186_33' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8898 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_539)   --->   "%sext_ln186_258 = sext i16 %mul_ln186_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8898 'sext' 'sext_ln186_258' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8899 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_539 = add i17 %sext_ln198_118, i17 %sext_ln186_258" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8899 'add' 'add_ln186_539' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8900 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_542)   --->   "%mul_ln186_136 = mul i16 %p_cast693, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8900 'mul' 'mul_ln186_136' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8901 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_542)   --->   "%sext_ln186_260 = sext i16 %mul_ln186_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8901 'sext' 'sext_ln186_260' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_182 : Operation 8902 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_542 = add i17 %sext_ln198_119, i17 %sext_ln186_260" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8902 'add' 'add_ln186_542' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8903 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_545)   --->   "%mul_ln186_137 = mul i16 %p_cast687, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8903 'mul' 'mul_ln186_137' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8904 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_548)   --->   "%mul_ln186_138 = mul i16 %p_cast680, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8904 'mul' 'mul_ln186_138' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8905 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_551)   --->   "%mul_ln186_34 = mul i16 %p_cast698, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8905 'mul' 'mul_ln186_34' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_182 : Operation 8906 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_554)   --->   "%mul_ln186_139 = mul i16 %p_cast693, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8906 'mul' 'mul_ln186_139' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 183 <SV = 154> <Delay = 2.68>
ST_183 : Operation 8907 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_540)   --->   "%mul_ln198_31 = mul i16 %p_cast689, i16 %sext_ln192_124" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8907 'mul' 'mul_ln198_31' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8908 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_540)   --->   "%sext_ln204_149 = sext i16 %mul_ln198_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8908 'sext' 'sext_ln204_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8909 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_543)   --->   "%mul_ln198_136 = mul i16 %p_cast683, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8909 'mul' 'mul_ln198_136' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8910 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_543)   --->   "%sext_ln204_150 = sext i16 %mul_ln198_136" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8910 'sext' 'sext_ln204_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8911 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_546)   --->   "%mul_ln198_137 = mul i16 %p_cast676, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8911 'mul' 'mul_ln198_137' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8912 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_549)   --->   "%mul_ln198_138 = mul i16 %p_cast673, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8912 'mul' 'mul_ln198_138' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8913 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_534 = add i17 %add_ln186_533, i17 %sext_ln204_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8913 'add' 'add_ln186_534' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8914 [1/1] (0.00ns)   --->   "%sext_ln186_254 = sext i17 %add_ln186_534" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8914 'sext' 'sext_ln186_254' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8915 [1/1] (0.88ns)   --->   "%add_ln186_134 = add i32 %sext_ln186_254, i32 %add_ln186_532" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8915 'add' 'add_ln186_134' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 8916 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_537 = add i17 %add_ln186_536, i17 %sext_ln204_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8916 'add' 'add_ln186_537' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8917 [1/1] (0.00ns)   --->   "%sext_ln186_257 = sext i17 %add_ln186_537" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8917 'sext' 'sext_ln186_257' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8918 [1/1] (0.88ns)   --->   "%add_ln186_135 = add i32 %sext_ln186_257, i32 %add_ln186_535" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8918 'add' 'add_ln186_135' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 8919 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_134, i9 %output_l1_1_addr_28, i32 %output_l1_1_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8919 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_183 : Operation 8920 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_135, i9 %output_l1_0_addr_29, i32 %output_l1_0_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8920 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_183 : Operation 8921 [1/1] (0.00ns)   --->   "%sext_ln204_153 = sext i8 %data_l1_2_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8921 'sext' 'sext_ln204_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8922 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_552)   --->   "%mul_ln198_32 = mul i16 %p_cast689, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8922 'mul' 'mul_ln198_32' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8923 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_555)   --->   "%mul_ln198_139 = mul i16 %p_cast683, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8923 'mul' 'mul_ln198_139' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8924 [1/1] (1.55ns)   --->   "%mul_ln192_137 = mul i16 %p_cast684, i16 %sext_ln204_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8924 'mul' 'mul_ln192_137' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 8925 [1/1] (0.00ns)   --->   "%sext_ln198_120 = sext i16 %mul_ln192_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8925 'sext' 'sext_ln198_120' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8926 [1/1] (1.55ns)   --->   "%mul_ln192_138 = mul i16 %p_cast677, i16 %sext_ln204_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8926 'mul' 'mul_ln192_138' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 8927 [1/1] (0.00ns)   --->   "%sext_ln198_121 = sext i16 %mul_ln192_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8927 'sext' 'sext_ln198_121' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8928 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_539 = add i17 %sext_ln198_118, i17 %sext_ln186_258" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8928 'add' 'add_ln186_539' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8929 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_540 = add i17 %add_ln186_539, i17 %sext_ln204_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8929 'add' 'add_ln186_540' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8930 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_542 = add i17 %sext_ln198_119, i17 %sext_ln186_260" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8930 'add' 'add_ln186_542' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8931 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_543 = add i17 %add_ln186_542, i17 %sext_ln204_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8931 'add' 'add_ln186_543' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8932 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_545)   --->   "%mul_ln186_137 = mul i16 %p_cast687, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8932 'mul' 'mul_ln186_137' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8933 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_545)   --->   "%sext_ln186_262 = sext i16 %mul_ln186_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8933 'sext' 'sext_ln186_262' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8934 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_545 = add i17 %sext_ln198_120, i17 %sext_ln186_262" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8934 'add' 'add_ln186_545' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8935 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_548)   --->   "%mul_ln186_138 = mul i16 %p_cast680, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8935 'mul' 'mul_ln186_138' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8936 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_548)   --->   "%sext_ln186_265 = sext i16 %mul_ln186_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8936 'sext' 'sext_ln186_265' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8937 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_548 = add i17 %sext_ln198_121, i17 %sext_ln186_265" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8937 'add' 'add_ln186_548' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8938 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_551)   --->   "%mul_ln186_34 = mul i16 %p_cast698, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8938 'mul' 'mul_ln186_34' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8939 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_554)   --->   "%mul_ln186_139 = mul i16 %p_cast693, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8939 'mul' 'mul_ln186_139' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8940 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_557)   --->   "%mul_ln186_140 = mul i16 %p_cast687, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8940 'mul' 'mul_ln186_140' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_183 : Operation 8941 [1/1] (0.00ns)   --->   "%sext_ln186_273 = sext i8 %data_l1_3_load_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8941 'sext' 'sext_ln186_273' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_183 : Operation 8942 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_560)   --->   "%mul_ln186_141 = mul i16 %p_cast680, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8942 'mul' 'mul_ln186_141' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 184 <SV = 155> <Delay = 2.68>
ST_184 : Operation 8943 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_546)   --->   "%mul_ln198_137 = mul i16 %p_cast676, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8943 'mul' 'mul_ln198_137' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8944 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_546)   --->   "%sext_ln204_151 = sext i16 %mul_ln198_137" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8944 'sext' 'sext_ln204_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8945 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_549)   --->   "%mul_ln198_138 = mul i16 %p_cast673, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8945 'mul' 'mul_ln198_138' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8946 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_549)   --->   "%sext_ln204_152 = sext i16 %mul_ln198_138" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8946 'sext' 'sext_ln204_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8947 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_552)   --->   "%mul_ln198_32 = mul i16 %p_cast689, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8947 'mul' 'mul_ln198_32' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8948 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_555)   --->   "%mul_ln198_139 = mul i16 %p_cast683, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8948 'mul' 'mul_ln198_139' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8949 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_540 = add i17 %add_ln186_539, i17 %sext_ln204_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8949 'add' 'add_ln186_540' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8950 [1/1] (0.00ns)   --->   "%sext_ln186_259 = sext i17 %add_ln186_540" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8950 'sext' 'sext_ln186_259' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8951 [1/1] (0.88ns)   --->   "%add_ln186_33 = add i32 %sext_ln186_259, i32 %add_ln186_538" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8951 'add' 'add_ln186_33' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 8952 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_543 = add i17 %add_ln186_542, i17 %sext_ln204_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8952 'add' 'add_ln186_543' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8953 [1/1] (0.00ns)   --->   "%sext_ln186_261 = sext i17 %add_ln186_543" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8953 'sext' 'sext_ln186_261' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8954 [1/1] (0.88ns)   --->   "%add_ln186_136 = add i32 %sext_ln186_261, i32 %add_ln186_541" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8954 'add' 'add_ln186_136' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 8955 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_545 = add i17 %sext_ln198_120, i17 %sext_ln186_262" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8955 'add' 'add_ln186_545' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8956 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_546 = add i17 %add_ln186_545, i17 %sext_ln204_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8956 'add' 'add_ln186_546' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8957 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_548 = add i17 %sext_ln198_121, i17 %sext_ln186_265" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8957 'add' 'add_ln186_548' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8958 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_549 = add i17 %add_ln186_548, i17 %sext_ln204_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8958 'add' 'add_ln186_549' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8959 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_33, i9 %output_l1_3_addr_27, i32 %output_l1_3_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8959 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_184 : Operation 8960 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_136, i9 %output_l1_2_addr_28, i32 %output_l1_2_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8960 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_184 : Operation 8961 [1/1] (1.55ns)   --->   "%mul_ln192_33 = mul i16 %p_cast695, i16 %sext_ln204_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8961 'mul' 'mul_ln192_33' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 8962 [1/1] (0.00ns)   --->   "%sext_ln198_122 = sext i16 %mul_ln192_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8962 'sext' 'sext_ln198_122' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8963 [1/1] (1.55ns)   --->   "%mul_ln192_139 = mul i16 %p_cast690, i16 %sext_ln204_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8963 'mul' 'mul_ln192_139' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 8964 [1/1] (0.00ns)   --->   "%sext_ln198_123 = sext i16 %mul_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8964 'sext' 'sext_ln198_123' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8965 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_551)   --->   "%mul_ln186_34 = mul i16 %p_cast698, i16 %sext_ln186_246" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8965 'mul' 'mul_ln186_34' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8966 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_551)   --->   "%sext_ln186_267 = sext i16 %mul_ln186_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8966 'sext' 'sext_ln186_267' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8967 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_551 = add i17 %sext_ln198_122, i17 %sext_ln186_267" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8967 'add' 'add_ln186_551' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8968 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_554)   --->   "%mul_ln186_139 = mul i16 %p_cast693, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8968 'mul' 'mul_ln186_139' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8969 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_554)   --->   "%sext_ln186_269 = sext i16 %mul_ln186_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8969 'sext' 'sext_ln186_269' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_184 : Operation 8970 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_554 = add i17 %sext_ln198_123, i17 %sext_ln186_269" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8970 'add' 'add_ln186_554' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8971 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_557)   --->   "%mul_ln186_140 = mul i16 %p_cast687, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8971 'mul' 'mul_ln186_140' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8972 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_560)   --->   "%mul_ln186_141 = mul i16 %p_cast680, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8972 'mul' 'mul_ln186_141' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8973 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_563)   --->   "%mul_ln186_35 = mul i16 %p_cast698, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8973 'mul' 'mul_ln186_35' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_184 : Operation 8974 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_566)   --->   "%mul_ln186_142 = mul i16 %p_cast693, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8974 'mul' 'mul_ln186_142' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 185 <SV = 156> <Delay = 2.68>
ST_185 : Operation 8975 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_552)   --->   "%mul_ln198_32 = mul i16 %p_cast689, i16 %sext_ln192_129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8975 'mul' 'mul_ln198_32' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8976 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_552)   --->   "%sext_ln204_154 = sext i16 %mul_ln198_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8976 'sext' 'sext_ln204_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8977 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_555)   --->   "%mul_ln198_139 = mul i16 %p_cast683, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8977 'mul' 'mul_ln198_139' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8978 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_555)   --->   "%sext_ln204_155 = sext i16 %mul_ln198_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8978 'sext' 'sext_ln204_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8979 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_546 = add i17 %add_ln186_545, i17 %sext_ln204_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8979 'add' 'add_ln186_546' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8980 [1/1] (0.00ns)   --->   "%sext_ln186_263 = sext i17 %add_ln186_546" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8980 'sext' 'sext_ln186_263' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8981 [1/1] (0.88ns)   --->   "%add_ln186_137 = add i32 %sext_ln186_263, i32 %add_ln186_544" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8981 'add' 'add_ln186_137' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 8982 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_549 = add i17 %add_ln186_548, i17 %sext_ln204_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8982 'add' 'add_ln186_549' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8983 [1/1] (0.00ns)   --->   "%sext_ln186_266 = sext i17 %add_ln186_549" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8983 'sext' 'sext_ln186_266' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8984 [1/1] (0.88ns)   --->   "%add_ln186_138 = add i32 %sext_ln186_266, i32 %add_ln186_547" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8984 'add' 'add_ln186_138' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 8985 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_137, i9 %output_l1_1_addr_29, i32 %output_l1_1_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8985 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_185 : Operation 8986 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_138, i9 %output_l1_0_addr_30, i32 %output_l1_0_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 8986 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_185 : Operation 8987 [1/1] (0.00ns)   --->   "%sext_ln204_158 = sext i8 %data_l1_2_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 8987 'sext' 'sext_ln204_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8988 [1/1] (1.55ns)   --->   "%mul_ln192_140 = mul i16 %p_cast684, i16 %sext_ln204_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8988 'mul' 'mul_ln192_140' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 8989 [1/1] (0.00ns)   --->   "%sext_ln198_124 = sext i16 %mul_ln192_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8989 'sext' 'sext_ln198_124' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8990 [1/1] (1.55ns)   --->   "%mul_ln192_141 = mul i16 %p_cast677, i16 %sext_ln204_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 8990 'mul' 'mul_ln192_141' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 8991 [1/1] (0.00ns)   --->   "%sext_ln198_125 = sext i16 %mul_ln192_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 8991 'sext' 'sext_ln198_125' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8992 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_551 = add i17 %sext_ln198_122, i17 %sext_ln186_267" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8992 'add' 'add_ln186_551' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8993 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_552 = add i17 %add_ln186_551, i17 %sext_ln204_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8993 'add' 'add_ln186_552' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8994 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_554 = add i17 %sext_ln198_123, i17 %sext_ln186_269" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8994 'add' 'add_ln186_554' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8995 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_555 = add i17 %add_ln186_554, i17 %sext_ln204_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8995 'add' 'add_ln186_555' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8996 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_557)   --->   "%mul_ln186_140 = mul i16 %p_cast687, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8996 'mul' 'mul_ln186_140' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8997 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_557)   --->   "%sext_ln186_271 = sext i16 %mul_ln186_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8997 'sext' 'sext_ln186_271' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 8998 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_557 = add i17 %sext_ln198_124, i17 %sext_ln186_271" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8998 'add' 'add_ln186_557' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 8999 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_560)   --->   "%mul_ln186_141 = mul i16 %p_cast680, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 8999 'mul' 'mul_ln186_141' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 9000 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_560)   --->   "%sext_ln186_274 = sext i16 %mul_ln186_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9000 'sext' 'sext_ln186_274' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 9001 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_560 = add i17 %sext_ln198_125, i17 %sext_ln186_274" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9001 'add' 'add_ln186_560' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 9002 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_563)   --->   "%mul_ln186_35 = mul i16 %p_cast698, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9002 'mul' 'mul_ln186_35' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 9003 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_566)   --->   "%mul_ln186_142 = mul i16 %p_cast693, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9003 'mul' 'mul_ln186_142' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 9004 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_569)   --->   "%mul_ln186_143 = mul i16 %p_cast687, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9004 'mul' 'mul_ln186_143' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_185 : Operation 9005 [1/1] (0.00ns)   --->   "%sext_ln186_282 = sext i8 %data_l1_3_load_16" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9005 'sext' 'sext_ln186_282' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_185 : Operation 9006 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_572)   --->   "%mul_ln186_144 = mul i16 %p_cast680, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9006 'mul' 'mul_ln186_144' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 186 <SV = 157> <Delay = 2.68>
ST_186 : Operation 9007 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_552 = add i17 %add_ln186_551, i17 %sext_ln204_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9007 'add' 'add_ln186_552' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9008 [1/1] (0.00ns)   --->   "%sext_ln186_268 = sext i17 %add_ln186_552" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9008 'sext' 'sext_ln186_268' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_186 : Operation 9009 [1/1] (0.88ns)   --->   "%add_ln186_34 = add i32 %sext_ln186_268, i32 %add_ln186_550" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9009 'add' 'add_ln186_34' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 9010 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_555 = add i17 %add_ln186_554, i17 %sext_ln204_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9010 'add' 'add_ln186_555' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9011 [1/1] (0.00ns)   --->   "%sext_ln186_270 = sext i17 %add_ln186_555" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9011 'sext' 'sext_ln186_270' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_186 : Operation 9012 [1/1] (0.88ns)   --->   "%add_ln186_139 = add i32 %sext_ln186_270, i32 %add_ln186_553" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9012 'add' 'add_ln186_139' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 9013 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_557 = add i17 %sext_ln198_124, i17 %sext_ln186_271" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9013 'add' 'add_ln186_557' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9014 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_560 = add i17 %sext_ln198_125, i17 %sext_ln186_274" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9014 'add' 'add_ln186_560' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9015 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_34, i9 %output_l1_3_addr_28, i32 %output_l1_3_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 9015 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_186 : Operation 9016 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_139, i9 %output_l1_2_addr_29, i32 %output_l1_2_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 9016 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_186 : Operation 9017 [1/1] (1.55ns)   --->   "%mul_ln192_34 = mul i16 %p_cast695, i16 %sext_ln204_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9017 'mul' 'mul_ln192_34' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 9018 [1/1] (0.00ns)   --->   "%sext_ln198_126 = sext i16 %mul_ln192_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9018 'sext' 'sext_ln198_126' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_186 : Operation 9019 [1/1] (1.55ns)   --->   "%mul_ln192_142 = mul i16 %p_cast690, i16 %sext_ln204_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9019 'mul' 'mul_ln192_142' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 9020 [1/1] (0.00ns)   --->   "%sext_ln198_127 = sext i16 %mul_ln192_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9020 'sext' 'sext_ln198_127' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_186 : Operation 9021 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_563)   --->   "%mul_ln186_35 = mul i16 %p_cast698, i16 %sext_ln186_255" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9021 'mul' 'mul_ln186_35' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9022 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_563)   --->   "%sext_ln186_276 = sext i16 %mul_ln186_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9022 'sext' 'sext_ln186_276' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_186 : Operation 9023 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_563 = add i17 %sext_ln198_126, i17 %sext_ln186_276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9023 'add' 'add_ln186_563' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9024 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_566)   --->   "%mul_ln186_142 = mul i16 %p_cast693, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9024 'mul' 'mul_ln186_142' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9025 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_566)   --->   "%sext_ln186_278 = sext i16 %mul_ln186_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9025 'sext' 'sext_ln186_278' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_186 : Operation 9026 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_566 = add i17 %sext_ln198_127, i17 %sext_ln186_278" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9026 'add' 'add_ln186_566' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9027 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_569)   --->   "%mul_ln186_143 = mul i16 %p_cast687, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9027 'mul' 'mul_ln186_143' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9028 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_572)   --->   "%mul_ln186_144 = mul i16 %p_cast680, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9028 'mul' 'mul_ln186_144' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9029 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_575)   --->   "%mul_ln186_36 = mul i16 %p_cast698, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9029 'mul' 'mul_ln186_36' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_186 : Operation 9030 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_578)   --->   "%mul_ln186_145 = mul i16 %p_cast693, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9030 'mul' 'mul_ln186_145' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 187 <SV = 158> <Delay = 2.19>
ST_187 : Operation 9031 [1/1] (0.00ns)   --->   "%sext_ln204_163 = sext i8 %data_l1_2_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9031 'sext' 'sext_ln204_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_187 : Operation 9032 [1/1] (1.55ns)   --->   "%mul_ln192_143 = mul i16 %p_cast684, i16 %sext_ln204_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9032 'mul' 'mul_ln192_143' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 9033 [1/1] (0.00ns)   --->   "%sext_ln198_128 = sext i16 %mul_ln192_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9033 'sext' 'sext_ln198_128' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_187 : Operation 9034 [1/1] (1.55ns)   --->   "%mul_ln192_144 = mul i16 %p_cast677, i16 %sext_ln204_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9034 'mul' 'mul_ln192_144' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 9035 [1/1] (0.00ns)   --->   "%sext_ln198_129 = sext i16 %mul_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9035 'sext' 'sext_ln198_129' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_187 : Operation 9036 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_563 = add i17 %sext_ln198_126, i17 %sext_ln186_276" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9036 'add' 'add_ln186_563' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9037 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_566 = add i17 %sext_ln198_127, i17 %sext_ln186_278" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9037 'add' 'add_ln186_566' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9038 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_569)   --->   "%mul_ln186_143 = mul i16 %p_cast687, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9038 'mul' 'mul_ln186_143' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9039 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_569)   --->   "%sext_ln186_280 = sext i16 %mul_ln186_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9039 'sext' 'sext_ln186_280' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_187 : Operation 9040 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_569 = add i17 %sext_ln198_128, i17 %sext_ln186_280" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9040 'add' 'add_ln186_569' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9041 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_572)   --->   "%mul_ln186_144 = mul i16 %p_cast680, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9041 'mul' 'mul_ln186_144' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9042 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_572)   --->   "%sext_ln186_283 = sext i16 %mul_ln186_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9042 'sext' 'sext_ln186_283' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_187 : Operation 9043 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_572 = add i17 %sext_ln198_129, i17 %sext_ln186_283" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9043 'add' 'add_ln186_572' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9044 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_575)   --->   "%mul_ln186_36 = mul i16 %p_cast698, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9044 'mul' 'mul_ln186_36' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9045 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_578)   --->   "%mul_ln186_145 = mul i16 %p_cast693, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9045 'mul' 'mul_ln186_145' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9046 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_581)   --->   "%mul_ln186_146 = mul i16 %p_cast687, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9046 'mul' 'mul_ln186_146' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_187 : Operation 9047 [1/1] (0.00ns)   --->   "%sext_ln186_291 = sext i8 %data_l1_3_load_17" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9047 'sext' 'sext_ln186_291' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_187 : Operation 9048 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_584)   --->   "%mul_ln186_147 = mul i16 %p_cast680, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9048 'mul' 'mul_ln186_147' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 188 <SV = 159> <Delay = 2.19>
ST_188 : Operation 9049 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_569 = add i17 %sext_ln198_128, i17 %sext_ln186_280" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9049 'add' 'add_ln186_569' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9050 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_572 = add i17 %sext_ln198_129, i17 %sext_ln186_283" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9050 'add' 'add_ln186_572' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9051 [1/1] (1.55ns)   --->   "%mul_ln192_35 = mul i16 %p_cast695, i16 %sext_ln204_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9051 'mul' 'mul_ln192_35' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 9052 [1/1] (0.00ns)   --->   "%sext_ln198_130 = sext i16 %mul_ln192_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9052 'sext' 'sext_ln198_130' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_188 : Operation 9053 [1/1] (1.55ns)   --->   "%mul_ln192_145 = mul i16 %p_cast690, i16 %sext_ln204_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9053 'mul' 'mul_ln192_145' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 9054 [1/1] (0.00ns)   --->   "%sext_ln198_131 = sext i16 %mul_ln192_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9054 'sext' 'sext_ln198_131' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_188 : Operation 9055 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_575)   --->   "%mul_ln186_36 = mul i16 %p_cast698, i16 %sext_ln186_264" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9055 'mul' 'mul_ln186_36' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9056 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_575)   --->   "%sext_ln186_285 = sext i16 %mul_ln186_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9056 'sext' 'sext_ln186_285' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_188 : Operation 9057 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_575 = add i17 %sext_ln198_130, i17 %sext_ln186_285" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9057 'add' 'add_ln186_575' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9058 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_578)   --->   "%mul_ln186_145 = mul i16 %p_cast693, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9058 'mul' 'mul_ln186_145' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9059 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_578)   --->   "%sext_ln186_287 = sext i16 %mul_ln186_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9059 'sext' 'sext_ln186_287' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_188 : Operation 9060 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_578 = add i17 %sext_ln198_131, i17 %sext_ln186_287" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9060 'add' 'add_ln186_578' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9061 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_581)   --->   "%mul_ln186_146 = mul i16 %p_cast687, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9061 'mul' 'mul_ln186_146' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9062 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_584)   --->   "%mul_ln186_147 = mul i16 %p_cast680, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9062 'mul' 'mul_ln186_147' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9063 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_587)   --->   "%mul_ln186_37 = mul i16 %p_cast698, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9063 'mul' 'mul_ln186_37' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_188 : Operation 9064 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_590)   --->   "%mul_ln186_148 = mul i16 %p_cast693, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9064 'mul' 'mul_ln186_148' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 189 <SV = 160> <Delay = 2.19>
ST_189 : Operation 9065 [1/1] (0.00ns)   --->   "%sext_ln204_168 = sext i8 %data_l1_2_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9065 'sext' 'sext_ln204_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_189 : Operation 9066 [1/1] (1.55ns)   --->   "%mul_ln192_146 = mul i16 %p_cast684, i16 %sext_ln204_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9066 'mul' 'mul_ln192_146' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 9067 [1/1] (0.00ns)   --->   "%sext_ln198_132 = sext i16 %mul_ln192_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9067 'sext' 'sext_ln198_132' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_189 : Operation 9068 [1/1] (1.55ns)   --->   "%mul_ln192_147 = mul i16 %p_cast677, i16 %sext_ln204_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9068 'mul' 'mul_ln192_147' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 9069 [1/1] (0.00ns)   --->   "%sext_ln198_133 = sext i16 %mul_ln192_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9069 'sext' 'sext_ln198_133' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_189 : Operation 9070 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_575 = add i17 %sext_ln198_130, i17 %sext_ln186_285" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9070 'add' 'add_ln186_575' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9071 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_578 = add i17 %sext_ln198_131, i17 %sext_ln186_287" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9071 'add' 'add_ln186_578' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9072 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_581)   --->   "%mul_ln186_146 = mul i16 %p_cast687, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9072 'mul' 'mul_ln186_146' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9073 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_581)   --->   "%sext_ln186_289 = sext i16 %mul_ln186_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9073 'sext' 'sext_ln186_289' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_189 : Operation 9074 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_581 = add i17 %sext_ln198_132, i17 %sext_ln186_289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9074 'add' 'add_ln186_581' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9075 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_584)   --->   "%mul_ln186_147 = mul i16 %p_cast680, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9075 'mul' 'mul_ln186_147' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9076 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_584)   --->   "%sext_ln186_292 = sext i16 %mul_ln186_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9076 'sext' 'sext_ln186_292' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_189 : Operation 9077 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_584 = add i17 %sext_ln198_133, i17 %sext_ln186_292" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9077 'add' 'add_ln186_584' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9078 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_587)   --->   "%mul_ln186_37 = mul i16 %p_cast698, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9078 'mul' 'mul_ln186_37' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9079 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_590)   --->   "%mul_ln186_148 = mul i16 %p_cast693, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9079 'mul' 'mul_ln186_148' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9080 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_593)   --->   "%mul_ln186_149 = mul i16 %p_cast687, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9080 'mul' 'mul_ln186_149' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_189 : Operation 9081 [1/1] (0.00ns)   --->   "%sext_ln186_300 = sext i8 %data_l1_3_load_18" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9081 'sext' 'sext_ln186_300' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_189 : Operation 9082 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_596)   --->   "%mul_ln186_150 = mul i16 %p_cast680, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9082 'mul' 'mul_ln186_150' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 190 <SV = 161> <Delay = 2.19>
ST_190 : Operation 9083 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_581 = add i17 %sext_ln198_132, i17 %sext_ln186_289" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9083 'add' 'add_ln186_581' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9084 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_584 = add i17 %sext_ln198_133, i17 %sext_ln186_292" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9084 'add' 'add_ln186_584' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9085 [1/1] (1.55ns)   --->   "%mul_ln192_36 = mul i16 %p_cast695, i16 %sext_ln204_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9085 'mul' 'mul_ln192_36' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 9086 [1/1] (0.00ns)   --->   "%sext_ln198_134 = sext i16 %mul_ln192_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9086 'sext' 'sext_ln198_134' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_190 : Operation 9087 [1/1] (1.55ns)   --->   "%mul_ln192_148 = mul i16 %p_cast690, i16 %sext_ln204_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9087 'mul' 'mul_ln192_148' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 9088 [1/1] (0.00ns)   --->   "%sext_ln198_135 = sext i16 %mul_ln192_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9088 'sext' 'sext_ln198_135' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_190 : Operation 9089 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_587)   --->   "%mul_ln186_37 = mul i16 %p_cast698, i16 %sext_ln186_273" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9089 'mul' 'mul_ln186_37' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9090 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_587)   --->   "%sext_ln186_294 = sext i16 %mul_ln186_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9090 'sext' 'sext_ln186_294' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_190 : Operation 9091 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_587 = add i17 %sext_ln198_134, i17 %sext_ln186_294" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9091 'add' 'add_ln186_587' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9092 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_590)   --->   "%mul_ln186_148 = mul i16 %p_cast693, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9092 'mul' 'mul_ln186_148' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9093 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_590)   --->   "%sext_ln186_296 = sext i16 %mul_ln186_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9093 'sext' 'sext_ln186_296' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_190 : Operation 9094 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_590 = add i17 %sext_ln198_135, i17 %sext_ln186_296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9094 'add' 'add_ln186_590' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9095 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_593)   --->   "%mul_ln186_149 = mul i16 %p_cast687, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9095 'mul' 'mul_ln186_149' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9096 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_596)   --->   "%mul_ln186_150 = mul i16 %p_cast680, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9096 'mul' 'mul_ln186_150' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9097 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_599)   --->   "%mul_ln186_38 = mul i16 %p_cast698, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9097 'mul' 'mul_ln186_38' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_190 : Operation 9098 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_602)   --->   "%mul_ln186_151 = mul i16 %p_cast693, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9098 'mul' 'mul_ln186_151' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 191 <SV = 162> <Delay = 2.19>
ST_191 : Operation 9099 [1/1] (0.00ns)   --->   "%sext_ln204_173 = sext i8 %data_l1_2_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9099 'sext' 'sext_ln204_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_191 : Operation 9100 [1/1] (1.55ns)   --->   "%mul_ln192_149 = mul i16 %p_cast684, i16 %sext_ln204_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9100 'mul' 'mul_ln192_149' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 9101 [1/1] (0.00ns)   --->   "%sext_ln198_136 = sext i16 %mul_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9101 'sext' 'sext_ln198_136' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_191 : Operation 9102 [1/1] (1.55ns)   --->   "%mul_ln192_150 = mul i16 %p_cast677, i16 %sext_ln204_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9102 'mul' 'mul_ln192_150' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 9103 [1/1] (0.00ns)   --->   "%sext_ln198_137 = sext i16 %mul_ln192_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9103 'sext' 'sext_ln198_137' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_191 : Operation 9104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_587 = add i17 %sext_ln198_134, i17 %sext_ln186_294" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9104 'add' 'add_ln186_587' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9105 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_590 = add i17 %sext_ln198_135, i17 %sext_ln186_296" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9105 'add' 'add_ln186_590' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9106 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_593)   --->   "%mul_ln186_149 = mul i16 %p_cast687, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9106 'mul' 'mul_ln186_149' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9107 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_593)   --->   "%sext_ln186_298 = sext i16 %mul_ln186_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9107 'sext' 'sext_ln186_298' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_191 : Operation 9108 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_593 = add i17 %sext_ln198_136, i17 %sext_ln186_298" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9108 'add' 'add_ln186_593' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9109 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_596)   --->   "%mul_ln186_150 = mul i16 %p_cast680, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9109 'mul' 'mul_ln186_150' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9110 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_596)   --->   "%sext_ln186_301 = sext i16 %mul_ln186_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9110 'sext' 'sext_ln186_301' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_191 : Operation 9111 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_596 = add i17 %sext_ln198_137, i17 %sext_ln186_301" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9111 'add' 'add_ln186_596' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9112 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_599)   --->   "%mul_ln186_38 = mul i16 %p_cast698, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9112 'mul' 'mul_ln186_38' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9113 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_602)   --->   "%mul_ln186_151 = mul i16 %p_cast693, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9113 'mul' 'mul_ln186_151' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9114 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_605)   --->   "%mul_ln186_152 = mul i16 %p_cast687, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9114 'mul' 'mul_ln186_152' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_191 : Operation 9115 [1/1] (0.00ns)   --->   "%sext_ln186_309 = sext i8 %data_l1_3_load_19" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9115 'sext' 'sext_ln186_309' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_191 : Operation 9116 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_608)   --->   "%mul_ln186_153 = mul i16 %p_cast680, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9116 'mul' 'mul_ln186_153' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 192 <SV = 163> <Delay = 2.19>
ST_192 : Operation 9117 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_593 = add i17 %sext_ln198_136, i17 %sext_ln186_298" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9117 'add' 'add_ln186_593' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9118 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_596 = add i17 %sext_ln198_137, i17 %sext_ln186_301" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9118 'add' 'add_ln186_596' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9119 [1/1] (1.55ns)   --->   "%mul_ln192_37 = mul i16 %p_cast695, i16 %sext_ln204_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9119 'mul' 'mul_ln192_37' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 9120 [1/1] (0.00ns)   --->   "%sext_ln198_138 = sext i16 %mul_ln192_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9120 'sext' 'sext_ln198_138' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_192 : Operation 9121 [1/1] (1.55ns)   --->   "%mul_ln192_151 = mul i16 %p_cast690, i16 %sext_ln204_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9121 'mul' 'mul_ln192_151' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 9122 [1/1] (0.00ns)   --->   "%sext_ln198_139 = sext i16 %mul_ln192_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9122 'sext' 'sext_ln198_139' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_192 : Operation 9123 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_599)   --->   "%mul_ln186_38 = mul i16 %p_cast698, i16 %sext_ln186_282" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9123 'mul' 'mul_ln186_38' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9124 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_599)   --->   "%sext_ln186_303 = sext i16 %mul_ln186_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9124 'sext' 'sext_ln186_303' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_192 : Operation 9125 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_599 = add i17 %sext_ln198_138, i17 %sext_ln186_303" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9125 'add' 'add_ln186_599' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9126 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_602)   --->   "%mul_ln186_151 = mul i16 %p_cast693, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9126 'mul' 'mul_ln186_151' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9127 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_602)   --->   "%sext_ln186_305 = sext i16 %mul_ln186_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9127 'sext' 'sext_ln186_305' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_192 : Operation 9128 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_602 = add i17 %sext_ln198_139, i17 %sext_ln186_305" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9128 'add' 'add_ln186_602' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9129 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_605)   --->   "%mul_ln186_152 = mul i16 %p_cast687, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9129 'mul' 'mul_ln186_152' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9130 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_608)   --->   "%mul_ln186_153 = mul i16 %p_cast680, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9130 'mul' 'mul_ln186_153' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9131 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_611)   --->   "%mul_ln186_39 = mul i16 %p_cast698, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9131 'mul' 'mul_ln186_39' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 9132 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_614)   --->   "%mul_ln186_154 = mul i16 %p_cast693, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9132 'mul' 'mul_ln186_154' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 193 <SV = 164> <Delay = 2.19>
ST_193 : Operation 9133 [1/1] (0.00ns)   --->   "%sext_ln204_178 = sext i8 %data_l1_2_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9133 'sext' 'sext_ln204_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_193 : Operation 9134 [1/1] (1.55ns)   --->   "%mul_ln192_152 = mul i16 %p_cast684, i16 %sext_ln204_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9134 'mul' 'mul_ln192_152' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 9135 [1/1] (0.00ns)   --->   "%sext_ln198_140 = sext i16 %mul_ln192_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9135 'sext' 'sext_ln198_140' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_193 : Operation 9136 [1/1] (1.55ns)   --->   "%mul_ln192_153 = mul i16 %p_cast677, i16 %sext_ln204_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9136 'mul' 'mul_ln192_153' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 9137 [1/1] (0.00ns)   --->   "%sext_ln198_141 = sext i16 %mul_ln192_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9137 'sext' 'sext_ln198_141' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_193 : Operation 9138 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_599 = add i17 %sext_ln198_138, i17 %sext_ln186_303" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9138 'add' 'add_ln186_599' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9139 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_602 = add i17 %sext_ln198_139, i17 %sext_ln186_305" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9139 'add' 'add_ln186_602' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9140 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_605)   --->   "%mul_ln186_152 = mul i16 %p_cast687, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9140 'mul' 'mul_ln186_152' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9141 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_605)   --->   "%sext_ln186_307 = sext i16 %mul_ln186_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9141 'sext' 'sext_ln186_307' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_193 : Operation 9142 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_605 = add i17 %sext_ln198_140, i17 %sext_ln186_307" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9142 'add' 'add_ln186_605' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9143 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_608)   --->   "%mul_ln186_153 = mul i16 %p_cast680, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9143 'mul' 'mul_ln186_153' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9144 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_608)   --->   "%sext_ln186_310 = sext i16 %mul_ln186_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9144 'sext' 'sext_ln186_310' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_193 : Operation 9145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_608 = add i17 %sext_ln198_141, i17 %sext_ln186_310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9145 'add' 'add_ln186_608' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9146 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_611)   --->   "%mul_ln186_39 = mul i16 %p_cast698, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9146 'mul' 'mul_ln186_39' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9147 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_614)   --->   "%mul_ln186_154 = mul i16 %p_cast693, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9147 'mul' 'mul_ln186_154' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9148 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_617)   --->   "%mul_ln186_155 = mul i16 %p_cast687, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9148 'mul' 'mul_ln186_155' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_193 : Operation 9149 [1/1] (0.00ns)   --->   "%sext_ln186_318 = sext i8 %data_l1_3_load_20" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9149 'sext' 'sext_ln186_318' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_193 : Operation 9150 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_620)   --->   "%mul_ln186_156 = mul i16 %p_cast680, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9150 'mul' 'mul_ln186_156' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 194 <SV = 165> <Delay = 2.19>
ST_194 : Operation 9151 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_605 = add i17 %sext_ln198_140, i17 %sext_ln186_307" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9151 'add' 'add_ln186_605' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9152 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_608 = add i17 %sext_ln198_141, i17 %sext_ln186_310" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9152 'add' 'add_ln186_608' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9153 [1/1] (1.55ns)   --->   "%mul_ln192_38 = mul i16 %p_cast695, i16 %sext_ln204_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9153 'mul' 'mul_ln192_38' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 9154 [1/1] (0.00ns)   --->   "%sext_ln198_142 = sext i16 %mul_ln192_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9154 'sext' 'sext_ln198_142' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_194 : Operation 9155 [1/1] (1.55ns)   --->   "%mul_ln192_154 = mul i16 %p_cast690, i16 %sext_ln204_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9155 'mul' 'mul_ln192_154' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 9156 [1/1] (0.00ns)   --->   "%sext_ln198_143 = sext i16 %mul_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9156 'sext' 'sext_ln198_143' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_194 : Operation 9157 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_611)   --->   "%mul_ln186_39 = mul i16 %p_cast698, i16 %sext_ln186_291" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9157 'mul' 'mul_ln186_39' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9158 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_611)   --->   "%sext_ln186_312 = sext i16 %mul_ln186_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9158 'sext' 'sext_ln186_312' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_194 : Operation 9159 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_611 = add i17 %sext_ln198_142, i17 %sext_ln186_312" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9159 'add' 'add_ln186_611' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9160 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_614)   --->   "%mul_ln186_154 = mul i16 %p_cast693, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9160 'mul' 'mul_ln186_154' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9161 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_614)   --->   "%sext_ln186_314 = sext i16 %mul_ln186_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9161 'sext' 'sext_ln186_314' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_194 : Operation 9162 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_614 = add i17 %sext_ln198_143, i17 %sext_ln186_314" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9162 'add' 'add_ln186_614' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9163 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_617)   --->   "%mul_ln186_155 = mul i16 %p_cast687, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9163 'mul' 'mul_ln186_155' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9164 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_620)   --->   "%mul_ln186_156 = mul i16 %p_cast680, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9164 'mul' 'mul_ln186_156' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9165 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_623)   --->   "%mul_ln186_40 = mul i16 %p_cast698, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9165 'mul' 'mul_ln186_40' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 9166 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_626)   --->   "%mul_ln186_157 = mul i16 %p_cast693, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9166 'mul' 'mul_ln186_157' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 195 <SV = 166> <Delay = 2.19>
ST_195 : Operation 9167 [1/1] (0.00ns)   --->   "%sext_ln204_183 = sext i8 %data_l1_2_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9167 'sext' 'sext_ln204_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_195 : Operation 9168 [1/1] (1.55ns)   --->   "%mul_ln192_155 = mul i16 %p_cast684, i16 %sext_ln204_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9168 'mul' 'mul_ln192_155' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 9169 [1/1] (0.00ns)   --->   "%sext_ln198_144 = sext i16 %mul_ln192_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9169 'sext' 'sext_ln198_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_195 : Operation 9170 [1/1] (1.55ns)   --->   "%mul_ln192_156 = mul i16 %p_cast677, i16 %sext_ln204_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9170 'mul' 'mul_ln192_156' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 9171 [1/1] (0.00ns)   --->   "%sext_ln198_145 = sext i16 %mul_ln192_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9171 'sext' 'sext_ln198_145' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_195 : Operation 9172 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_611 = add i17 %sext_ln198_142, i17 %sext_ln186_312" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9172 'add' 'add_ln186_611' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9173 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_614 = add i17 %sext_ln198_143, i17 %sext_ln186_314" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9173 'add' 'add_ln186_614' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9174 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_617)   --->   "%mul_ln186_155 = mul i16 %p_cast687, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9174 'mul' 'mul_ln186_155' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9175 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_617)   --->   "%sext_ln186_316 = sext i16 %mul_ln186_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9175 'sext' 'sext_ln186_316' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_195 : Operation 9176 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_617 = add i17 %sext_ln198_144, i17 %sext_ln186_316" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9176 'add' 'add_ln186_617' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9177 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_620)   --->   "%mul_ln186_156 = mul i16 %p_cast680, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9177 'mul' 'mul_ln186_156' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9178 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_620)   --->   "%sext_ln186_319 = sext i16 %mul_ln186_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9178 'sext' 'sext_ln186_319' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_195 : Operation 9179 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_620 = add i17 %sext_ln198_145, i17 %sext_ln186_319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9179 'add' 'add_ln186_620' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9180 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_623)   --->   "%mul_ln186_40 = mul i16 %p_cast698, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9180 'mul' 'mul_ln186_40' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9181 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_626)   --->   "%mul_ln186_157 = mul i16 %p_cast693, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9181 'mul' 'mul_ln186_157' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9182 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_629)   --->   "%mul_ln186_158 = mul i16 %p_cast687, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9182 'mul' 'mul_ln186_158' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 9183 [1/1] (0.00ns)   --->   "%sext_ln186_327 = sext i8 %data_l1_3_load_21" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9183 'sext' 'sext_ln186_327' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_195 : Operation 9184 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_632)   --->   "%mul_ln186_159 = mul i16 %p_cast680, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9184 'mul' 'mul_ln186_159' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 196 <SV = 167> <Delay = 2.19>
ST_196 : Operation 9185 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_617 = add i17 %sext_ln198_144, i17 %sext_ln186_316" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9185 'add' 'add_ln186_617' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9186 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_620 = add i17 %sext_ln198_145, i17 %sext_ln186_319" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9186 'add' 'add_ln186_620' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9187 [1/1] (1.55ns)   --->   "%mul_ln192_39 = mul i16 %p_cast695, i16 %sext_ln204_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9187 'mul' 'mul_ln192_39' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 9188 [1/1] (0.00ns)   --->   "%sext_ln198_146 = sext i16 %mul_ln192_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9188 'sext' 'sext_ln198_146' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_196 : Operation 9189 [1/1] (1.55ns)   --->   "%mul_ln192_157 = mul i16 %p_cast690, i16 %sext_ln204_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9189 'mul' 'mul_ln192_157' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 9190 [1/1] (0.00ns)   --->   "%sext_ln198_147 = sext i16 %mul_ln192_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9190 'sext' 'sext_ln198_147' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_196 : Operation 9191 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_623)   --->   "%mul_ln186_40 = mul i16 %p_cast698, i16 %sext_ln186_300" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9191 'mul' 'mul_ln186_40' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9192 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_623)   --->   "%sext_ln186_321 = sext i16 %mul_ln186_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9192 'sext' 'sext_ln186_321' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_196 : Operation 9193 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_623 = add i17 %sext_ln198_146, i17 %sext_ln186_321" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9193 'add' 'add_ln186_623' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9194 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_626)   --->   "%mul_ln186_157 = mul i16 %p_cast693, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9194 'mul' 'mul_ln186_157' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9195 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_626)   --->   "%sext_ln186_323 = sext i16 %mul_ln186_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9195 'sext' 'sext_ln186_323' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_196 : Operation 9196 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_626 = add i17 %sext_ln198_147, i17 %sext_ln186_323" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9196 'add' 'add_ln186_626' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9197 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_629)   --->   "%mul_ln186_158 = mul i16 %p_cast687, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9197 'mul' 'mul_ln186_158' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9198 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_632)   --->   "%mul_ln186_159 = mul i16 %p_cast680, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9198 'mul' 'mul_ln186_159' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9199 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_635)   --->   "%mul_ln186_41 = mul i16 %p_cast698, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9199 'mul' 'mul_ln186_41' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_196 : Operation 9200 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_638)   --->   "%mul_ln186_160 = mul i16 %p_cast693, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9200 'mul' 'mul_ln186_160' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 197 <SV = 168> <Delay = 2.19>
ST_197 : Operation 9201 [1/1] (0.00ns)   --->   "%sext_ln204_188 = sext i8 %data_l1_2_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9201 'sext' 'sext_ln204_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_197 : Operation 9202 [1/1] (1.55ns)   --->   "%mul_ln192_158 = mul i16 %p_cast684, i16 %sext_ln204_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9202 'mul' 'mul_ln192_158' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 9203 [1/1] (0.00ns)   --->   "%sext_ln198_148 = sext i16 %mul_ln192_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9203 'sext' 'sext_ln198_148' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_197 : Operation 9204 [1/1] (1.55ns)   --->   "%mul_ln192_159 = mul i16 %p_cast677, i16 %sext_ln204_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9204 'mul' 'mul_ln192_159' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 9205 [1/1] (0.00ns)   --->   "%sext_ln198_149 = sext i16 %mul_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9205 'sext' 'sext_ln198_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_197 : Operation 9206 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_623 = add i17 %sext_ln198_146, i17 %sext_ln186_321" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9206 'add' 'add_ln186_623' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9207 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_626 = add i17 %sext_ln198_147, i17 %sext_ln186_323" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9207 'add' 'add_ln186_626' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9208 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_629)   --->   "%mul_ln186_158 = mul i16 %p_cast687, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9208 'mul' 'mul_ln186_158' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9209 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_629)   --->   "%sext_ln186_325 = sext i16 %mul_ln186_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9209 'sext' 'sext_ln186_325' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_197 : Operation 9210 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_629 = add i17 %sext_ln198_148, i17 %sext_ln186_325" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9210 'add' 'add_ln186_629' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9211 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_632)   --->   "%mul_ln186_159 = mul i16 %p_cast680, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9211 'mul' 'mul_ln186_159' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9212 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_632)   --->   "%sext_ln186_328 = sext i16 %mul_ln186_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9212 'sext' 'sext_ln186_328' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_197 : Operation 9213 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_632 = add i17 %sext_ln198_149, i17 %sext_ln186_328" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9213 'add' 'add_ln186_632' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9214 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_635)   --->   "%mul_ln186_41 = mul i16 %p_cast698, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9214 'mul' 'mul_ln186_41' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9215 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_638)   --->   "%mul_ln186_160 = mul i16 %p_cast693, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9215 'mul' 'mul_ln186_160' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9216 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_641)   --->   "%mul_ln186_161 = mul i16 %p_cast687, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9216 'mul' 'mul_ln186_161' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_197 : Operation 9217 [1/1] (0.00ns)   --->   "%sext_ln186_336 = sext i8 %data_l1_3_load_22" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9217 'sext' 'sext_ln186_336' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_197 : Operation 9218 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_644)   --->   "%mul_ln186_162 = mul i16 %p_cast680, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9218 'mul' 'mul_ln186_162' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 198 <SV = 169> <Delay = 2.19>
ST_198 : Operation 9219 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_629 = add i17 %sext_ln198_148, i17 %sext_ln186_325" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9219 'add' 'add_ln186_629' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9220 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_632 = add i17 %sext_ln198_149, i17 %sext_ln186_328" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9220 'add' 'add_ln186_632' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9221 [1/1] (1.55ns)   --->   "%mul_ln192_40 = mul i16 %p_cast695, i16 %sext_ln204_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9221 'mul' 'mul_ln192_40' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 9222 [1/1] (0.00ns)   --->   "%sext_ln198_150 = sext i16 %mul_ln192_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9222 'sext' 'sext_ln198_150' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_198 : Operation 9223 [1/1] (1.55ns)   --->   "%mul_ln192_160 = mul i16 %p_cast690, i16 %sext_ln204_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9223 'mul' 'mul_ln192_160' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 9224 [1/1] (0.00ns)   --->   "%sext_ln198_151 = sext i16 %mul_ln192_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9224 'sext' 'sext_ln198_151' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_198 : Operation 9225 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_635)   --->   "%mul_ln186_41 = mul i16 %p_cast698, i16 %sext_ln186_309" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9225 'mul' 'mul_ln186_41' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9226 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_635)   --->   "%sext_ln186_330 = sext i16 %mul_ln186_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9226 'sext' 'sext_ln186_330' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_198 : Operation 9227 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_635 = add i17 %sext_ln198_150, i17 %sext_ln186_330" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9227 'add' 'add_ln186_635' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9228 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_638)   --->   "%mul_ln186_160 = mul i16 %p_cast693, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9228 'mul' 'mul_ln186_160' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9229 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_638)   --->   "%sext_ln186_332 = sext i16 %mul_ln186_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9229 'sext' 'sext_ln186_332' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_198 : Operation 9230 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_638 = add i17 %sext_ln198_151, i17 %sext_ln186_332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9230 'add' 'add_ln186_638' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9231 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_641)   --->   "%mul_ln186_161 = mul i16 %p_cast687, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9231 'mul' 'mul_ln186_161' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9232 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_644)   --->   "%mul_ln186_162 = mul i16 %p_cast680, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9232 'mul' 'mul_ln186_162' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9233 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_647)   --->   "%mul_ln186_42 = mul i16 %p_cast698, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9233 'mul' 'mul_ln186_42' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_198 : Operation 9234 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_650)   --->   "%mul_ln186_163 = mul i16 %p_cast693, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9234 'mul' 'mul_ln186_163' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 199 <SV = 170> <Delay = 2.19>
ST_199 : Operation 9235 [1/1] (0.00ns)   --->   "%sext_ln204_193 = sext i8 %data_l1_2_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9235 'sext' 'sext_ln204_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_199 : Operation 9236 [1/1] (1.55ns)   --->   "%mul_ln192_161 = mul i16 %p_cast684, i16 %sext_ln204_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9236 'mul' 'mul_ln192_161' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 9237 [1/1] (0.00ns)   --->   "%sext_ln198_152 = sext i16 %mul_ln192_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9237 'sext' 'sext_ln198_152' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_199 : Operation 9238 [1/1] (1.55ns)   --->   "%mul_ln192_162 = mul i16 %p_cast677, i16 %sext_ln204_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9238 'mul' 'mul_ln192_162' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 9239 [1/1] (0.00ns)   --->   "%sext_ln198_153 = sext i16 %mul_ln192_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9239 'sext' 'sext_ln198_153' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_199 : Operation 9240 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_635 = add i17 %sext_ln198_150, i17 %sext_ln186_330" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9240 'add' 'add_ln186_635' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9241 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_638 = add i17 %sext_ln198_151, i17 %sext_ln186_332" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9241 'add' 'add_ln186_638' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9242 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_641)   --->   "%mul_ln186_161 = mul i16 %p_cast687, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9242 'mul' 'mul_ln186_161' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9243 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_641)   --->   "%sext_ln186_334 = sext i16 %mul_ln186_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9243 'sext' 'sext_ln186_334' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_199 : Operation 9244 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_641 = add i17 %sext_ln198_152, i17 %sext_ln186_334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9244 'add' 'add_ln186_641' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9245 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_644)   --->   "%mul_ln186_162 = mul i16 %p_cast680, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9245 'mul' 'mul_ln186_162' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9246 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_644)   --->   "%sext_ln186_337 = sext i16 %mul_ln186_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9246 'sext' 'sext_ln186_337' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_199 : Operation 9247 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_644 = add i17 %sext_ln198_153, i17 %sext_ln186_337" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9247 'add' 'add_ln186_644' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9248 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_647)   --->   "%mul_ln186_42 = mul i16 %p_cast698, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9248 'mul' 'mul_ln186_42' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9249 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_650)   --->   "%mul_ln186_163 = mul i16 %p_cast693, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9249 'mul' 'mul_ln186_163' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9250 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_653)   --->   "%mul_ln186_164 = mul i16 %p_cast687, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9250 'mul' 'mul_ln186_164' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_199 : Operation 9251 [1/1] (0.00ns)   --->   "%sext_ln186_345 = sext i8 %data_l1_3_load_23" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9251 'sext' 'sext_ln186_345' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_199 : Operation 9252 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_656)   --->   "%mul_ln186_165 = mul i16 %p_cast680, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9252 'mul' 'mul_ln186_165' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 200 <SV = 171> <Delay = 2.19>
ST_200 : Operation 9253 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_641 = add i17 %sext_ln198_152, i17 %sext_ln186_334" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9253 'add' 'add_ln186_641' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9254 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_644 = add i17 %sext_ln198_153, i17 %sext_ln186_337" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9254 'add' 'add_ln186_644' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9255 [1/1] (1.55ns)   --->   "%mul_ln192_41 = mul i16 %p_cast695, i16 %sext_ln204_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9255 'mul' 'mul_ln192_41' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 9256 [1/1] (0.00ns)   --->   "%sext_ln198_154 = sext i16 %mul_ln192_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9256 'sext' 'sext_ln198_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_200 : Operation 9257 [1/1] (1.55ns)   --->   "%mul_ln192_163 = mul i16 %p_cast690, i16 %sext_ln204_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9257 'mul' 'mul_ln192_163' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 9258 [1/1] (0.00ns)   --->   "%sext_ln198_155 = sext i16 %mul_ln192_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9258 'sext' 'sext_ln198_155' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_200 : Operation 9259 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_647)   --->   "%mul_ln186_42 = mul i16 %p_cast698, i16 %sext_ln186_318" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9259 'mul' 'mul_ln186_42' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9260 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_647)   --->   "%sext_ln186_339 = sext i16 %mul_ln186_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9260 'sext' 'sext_ln186_339' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_200 : Operation 9261 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_647 = add i17 %sext_ln198_154, i17 %sext_ln186_339" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9261 'add' 'add_ln186_647' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9262 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_650)   --->   "%mul_ln186_163 = mul i16 %p_cast693, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9262 'mul' 'mul_ln186_163' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9263 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_650)   --->   "%sext_ln186_341 = sext i16 %mul_ln186_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9263 'sext' 'sext_ln186_341' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_200 : Operation 9264 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_650 = add i17 %sext_ln198_155, i17 %sext_ln186_341" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9264 'add' 'add_ln186_650' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9265 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_653)   --->   "%mul_ln186_164 = mul i16 %p_cast687, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9265 'mul' 'mul_ln186_164' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9266 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_656)   --->   "%mul_ln186_165 = mul i16 %p_cast680, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9266 'mul' 'mul_ln186_165' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9267 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_659)   --->   "%mul_ln186_43 = mul i16 %p_cast698, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9267 'mul' 'mul_ln186_43' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_200 : Operation 9268 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_662)   --->   "%mul_ln186_166 = mul i16 %p_cast693, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9268 'mul' 'mul_ln186_166' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 201 <SV = 172> <Delay = 2.19>
ST_201 : Operation 9269 [1/1] (0.00ns)   --->   "%sext_ln204_198 = sext i8 %data_l1_2_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9269 'sext' 'sext_ln204_198' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_201 : Operation 9270 [1/1] (1.55ns)   --->   "%mul_ln192_164 = mul i16 %p_cast684, i16 %sext_ln204_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9270 'mul' 'mul_ln192_164' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 9271 [1/1] (0.00ns)   --->   "%sext_ln198_156 = sext i16 %mul_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9271 'sext' 'sext_ln198_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_201 : Operation 9272 [1/1] (1.55ns)   --->   "%mul_ln192_165 = mul i16 %p_cast677, i16 %sext_ln204_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9272 'mul' 'mul_ln192_165' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 9273 [1/1] (0.00ns)   --->   "%sext_ln198_157 = sext i16 %mul_ln192_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9273 'sext' 'sext_ln198_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_201 : Operation 9274 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_647 = add i17 %sext_ln198_154, i17 %sext_ln186_339" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9274 'add' 'add_ln186_647' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_650 = add i17 %sext_ln198_155, i17 %sext_ln186_341" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9275 'add' 'add_ln186_650' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9276 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_653)   --->   "%mul_ln186_164 = mul i16 %p_cast687, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9276 'mul' 'mul_ln186_164' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9277 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_653)   --->   "%sext_ln186_343 = sext i16 %mul_ln186_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9277 'sext' 'sext_ln186_343' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_201 : Operation 9278 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_653 = add i17 %sext_ln198_156, i17 %sext_ln186_343" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9278 'add' 'add_ln186_653' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9279 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_656)   --->   "%mul_ln186_165 = mul i16 %p_cast680, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9279 'mul' 'mul_ln186_165' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9280 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_656)   --->   "%sext_ln186_346 = sext i16 %mul_ln186_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9280 'sext' 'sext_ln186_346' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_201 : Operation 9281 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_656 = add i17 %sext_ln198_157, i17 %sext_ln186_346" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9281 'add' 'add_ln186_656' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9282 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_659)   --->   "%mul_ln186_43 = mul i16 %p_cast698, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9282 'mul' 'mul_ln186_43' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9283 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_662)   --->   "%mul_ln186_166 = mul i16 %p_cast693, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9283 'mul' 'mul_ln186_166' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9284 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_665)   --->   "%mul_ln186_167 = mul i16 %p_cast687, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9284 'mul' 'mul_ln186_167' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_201 : Operation 9285 [1/1] (0.00ns)   --->   "%sext_ln186_354 = sext i8 %data_l1_3_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9285 'sext' 'sext_ln186_354' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_201 : Operation 9286 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_668)   --->   "%mul_ln186_168 = mul i16 %p_cast680, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9286 'mul' 'mul_ln186_168' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 202 <SV = 173> <Delay = 2.19>
ST_202 : Operation 9287 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_653 = add i17 %sext_ln198_156, i17 %sext_ln186_343" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9287 'add' 'add_ln186_653' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9288 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_656 = add i17 %sext_ln198_157, i17 %sext_ln186_346" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9288 'add' 'add_ln186_656' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9289 [1/1] (1.55ns)   --->   "%mul_ln192_42 = mul i16 %p_cast695, i16 %sext_ln204_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9289 'mul' 'mul_ln192_42' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 9290 [1/1] (0.00ns)   --->   "%sext_ln198_158 = sext i16 %mul_ln192_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9290 'sext' 'sext_ln198_158' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_202 : Operation 9291 [1/1] (1.55ns)   --->   "%mul_ln192_166 = mul i16 %p_cast690, i16 %sext_ln204_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9291 'mul' 'mul_ln192_166' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 9292 [1/1] (0.00ns)   --->   "%sext_ln198_159 = sext i16 %mul_ln192_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9292 'sext' 'sext_ln198_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_202 : Operation 9293 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_659)   --->   "%mul_ln186_43 = mul i16 %p_cast698, i16 %sext_ln186_327" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9293 'mul' 'mul_ln186_43' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9294 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_659)   --->   "%sext_ln186_348 = sext i16 %mul_ln186_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9294 'sext' 'sext_ln186_348' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_202 : Operation 9295 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_659 = add i17 %sext_ln198_158, i17 %sext_ln186_348" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9295 'add' 'add_ln186_659' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9296 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_662)   --->   "%mul_ln186_166 = mul i16 %p_cast693, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9296 'mul' 'mul_ln186_166' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9297 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_662)   --->   "%sext_ln186_350 = sext i16 %mul_ln186_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9297 'sext' 'sext_ln186_350' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_202 : Operation 9298 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_662 = add i17 %sext_ln198_159, i17 %sext_ln186_350" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9298 'add' 'add_ln186_662' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9299 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_665)   --->   "%mul_ln186_167 = mul i16 %p_cast687, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9299 'mul' 'mul_ln186_167' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9300 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_668)   --->   "%mul_ln186_168 = mul i16 %p_cast680, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9300 'mul' 'mul_ln186_168' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9301 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_671)   --->   "%mul_ln186_44 = mul i16 %p_cast698, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9301 'mul' 'mul_ln186_44' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_202 : Operation 9302 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_674)   --->   "%mul_ln186_169 = mul i16 %p_cast693, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9302 'mul' 'mul_ln186_169' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 203 <SV = 174> <Delay = 2.19>
ST_203 : Operation 9303 [1/1] (0.00ns)   --->   "%sext_ln204_203 = sext i8 %data_l1_2_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9303 'sext' 'sext_ln204_203' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_203 : Operation 9304 [1/1] (1.55ns)   --->   "%mul_ln192_167 = mul i16 %p_cast684, i16 %sext_ln204_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9304 'mul' 'mul_ln192_167' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 9305 [1/1] (0.00ns)   --->   "%sext_ln198_160 = sext i16 %mul_ln192_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9305 'sext' 'sext_ln198_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_203 : Operation 9306 [1/1] (1.55ns)   --->   "%mul_ln192_168 = mul i16 %p_cast677, i16 %sext_ln204_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9306 'mul' 'mul_ln192_168' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 9307 [1/1] (0.00ns)   --->   "%sext_ln198_161 = sext i16 %mul_ln192_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9307 'sext' 'sext_ln198_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_203 : Operation 9308 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_659 = add i17 %sext_ln198_158, i17 %sext_ln186_348" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9308 'add' 'add_ln186_659' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9309 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_662 = add i17 %sext_ln198_159, i17 %sext_ln186_350" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9309 'add' 'add_ln186_662' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9310 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_665)   --->   "%mul_ln186_167 = mul i16 %p_cast687, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9310 'mul' 'mul_ln186_167' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9311 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_665)   --->   "%sext_ln186_352 = sext i16 %mul_ln186_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9311 'sext' 'sext_ln186_352' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_203 : Operation 9312 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_665 = add i17 %sext_ln198_160, i17 %sext_ln186_352" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9312 'add' 'add_ln186_665' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9313 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_668)   --->   "%mul_ln186_168 = mul i16 %p_cast680, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9313 'mul' 'mul_ln186_168' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9314 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_668)   --->   "%sext_ln186_355 = sext i16 %mul_ln186_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9314 'sext' 'sext_ln186_355' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_203 : Operation 9315 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_668 = add i17 %sext_ln198_161, i17 %sext_ln186_355" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9315 'add' 'add_ln186_668' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9316 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_671)   --->   "%mul_ln186_44 = mul i16 %p_cast698, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9316 'mul' 'mul_ln186_44' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9317 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_674)   --->   "%mul_ln186_169 = mul i16 %p_cast693, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9317 'mul' 'mul_ln186_169' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9318 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_677)   --->   "%mul_ln186_170 = mul i16 %p_cast687, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9318 'mul' 'mul_ln186_170' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_203 : Operation 9319 [1/1] (0.00ns)   --->   "%sext_ln186_363 = sext i8 %data_l1_3_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9319 'sext' 'sext_ln186_363' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_203 : Operation 9320 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_680)   --->   "%mul_ln186_171 = mul i16 %p_cast680, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9320 'mul' 'mul_ln186_171' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 204 <SV = 175> <Delay = 2.19>
ST_204 : Operation 9321 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_665 = add i17 %sext_ln198_160, i17 %sext_ln186_352" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9321 'add' 'add_ln186_665' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9322 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_668 = add i17 %sext_ln198_161, i17 %sext_ln186_355" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9322 'add' 'add_ln186_668' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9323 [1/1] (1.55ns)   --->   "%mul_ln192_43 = mul i16 %p_cast695, i16 %sext_ln204_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9323 'mul' 'mul_ln192_43' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 9324 [1/1] (0.00ns)   --->   "%sext_ln198_162 = sext i16 %mul_ln192_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9324 'sext' 'sext_ln198_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_204 : Operation 9325 [1/1] (1.55ns)   --->   "%mul_ln192_169 = mul i16 %p_cast690, i16 %sext_ln204_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9325 'mul' 'mul_ln192_169' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 9326 [1/1] (0.00ns)   --->   "%sext_ln198_163 = sext i16 %mul_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9326 'sext' 'sext_ln198_163' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_204 : Operation 9327 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_671)   --->   "%mul_ln186_44 = mul i16 %p_cast698, i16 %sext_ln186_336" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9327 'mul' 'mul_ln186_44' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9328 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_671)   --->   "%sext_ln186_357 = sext i16 %mul_ln186_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9328 'sext' 'sext_ln186_357' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_204 : Operation 9329 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_671 = add i17 %sext_ln198_162, i17 %sext_ln186_357" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9329 'add' 'add_ln186_671' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9330 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_674)   --->   "%mul_ln186_169 = mul i16 %p_cast693, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9330 'mul' 'mul_ln186_169' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9331 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_674)   --->   "%sext_ln186_359 = sext i16 %mul_ln186_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9331 'sext' 'sext_ln186_359' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_204 : Operation 9332 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_674 = add i17 %sext_ln198_163, i17 %sext_ln186_359" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9332 'add' 'add_ln186_674' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9333 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_677)   --->   "%mul_ln186_170 = mul i16 %p_cast687, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9333 'mul' 'mul_ln186_170' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9334 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_680)   --->   "%mul_ln186_171 = mul i16 %p_cast680, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9334 'mul' 'mul_ln186_171' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9335 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_683)   --->   "%mul_ln186_45 = mul i16 %p_cast698, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9335 'mul' 'mul_ln186_45' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_204 : Operation 9336 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_686)   --->   "%mul_ln186_172 = mul i16 %p_cast693, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9336 'mul' 'mul_ln186_172' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 205 <SV = 176> <Delay = 2.19>
ST_205 : Operation 9337 [1/1] (0.00ns)   --->   "%sext_ln204_208 = sext i8 %data_l1_2_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9337 'sext' 'sext_ln204_208' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_205 : Operation 9338 [1/1] (1.55ns)   --->   "%mul_ln192_170 = mul i16 %p_cast684, i16 %sext_ln204_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9338 'mul' 'mul_ln192_170' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 9339 [1/1] (0.00ns)   --->   "%sext_ln198_164 = sext i16 %mul_ln192_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9339 'sext' 'sext_ln198_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_205 : Operation 9340 [1/1] (1.55ns)   --->   "%mul_ln192_171 = mul i16 %p_cast677, i16 %sext_ln204_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9340 'mul' 'mul_ln192_171' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 9341 [1/1] (0.00ns)   --->   "%sext_ln198_165 = sext i16 %mul_ln192_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9341 'sext' 'sext_ln198_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_205 : Operation 9342 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_671 = add i17 %sext_ln198_162, i17 %sext_ln186_357" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9342 'add' 'add_ln186_671' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9343 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_674 = add i17 %sext_ln198_163, i17 %sext_ln186_359" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9343 'add' 'add_ln186_674' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9344 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_677)   --->   "%mul_ln186_170 = mul i16 %p_cast687, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9344 'mul' 'mul_ln186_170' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9345 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_677)   --->   "%sext_ln186_361 = sext i16 %mul_ln186_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9345 'sext' 'sext_ln186_361' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_205 : Operation 9346 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_677 = add i17 %sext_ln198_164, i17 %sext_ln186_361" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9346 'add' 'add_ln186_677' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9347 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_680)   --->   "%mul_ln186_171 = mul i16 %p_cast680, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9347 'mul' 'mul_ln186_171' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9348 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_680)   --->   "%sext_ln186_364 = sext i16 %mul_ln186_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9348 'sext' 'sext_ln186_364' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_205 : Operation 9349 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_680 = add i17 %sext_ln198_165, i17 %sext_ln186_364" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9349 'add' 'add_ln186_680' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9350 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_683)   --->   "%mul_ln186_45 = mul i16 %p_cast698, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9350 'mul' 'mul_ln186_45' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9351 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_686)   --->   "%mul_ln186_172 = mul i16 %p_cast693, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9351 'mul' 'mul_ln186_172' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9352 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_689)   --->   "%mul_ln186_173 = mul i16 %p_cast687, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9352 'mul' 'mul_ln186_173' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_205 : Operation 9353 [1/1] (0.00ns)   --->   "%sext_ln186_372 = sext i8 %data_l1_3_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9353 'sext' 'sext_ln186_372' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_205 : Operation 9354 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_692)   --->   "%mul_ln186_174 = mul i16 %p_cast680, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9354 'mul' 'mul_ln186_174' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 206 <SV = 177> <Delay = 2.19>
ST_206 : Operation 9355 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_677 = add i17 %sext_ln198_164, i17 %sext_ln186_361" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9355 'add' 'add_ln186_677' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9356 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_680 = add i17 %sext_ln198_165, i17 %sext_ln186_364" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9356 'add' 'add_ln186_680' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9357 [1/1] (1.55ns)   --->   "%mul_ln192_44 = mul i16 %p_cast695, i16 %sext_ln204_198" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9357 'mul' 'mul_ln192_44' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 9358 [1/1] (0.00ns)   --->   "%sext_ln198_166 = sext i16 %mul_ln192_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9358 'sext' 'sext_ln198_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_206 : Operation 9359 [1/1] (1.55ns)   --->   "%mul_ln192_172 = mul i16 %p_cast690, i16 %sext_ln204_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9359 'mul' 'mul_ln192_172' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 9360 [1/1] (0.00ns)   --->   "%sext_ln198_167 = sext i16 %mul_ln192_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9360 'sext' 'sext_ln198_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_206 : Operation 9361 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_683)   --->   "%mul_ln186_45 = mul i16 %p_cast698, i16 %sext_ln186_345" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9361 'mul' 'mul_ln186_45' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9362 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_683)   --->   "%sext_ln186_366 = sext i16 %mul_ln186_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9362 'sext' 'sext_ln186_366' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_206 : Operation 9363 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_683 = add i17 %sext_ln198_166, i17 %sext_ln186_366" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9363 'add' 'add_ln186_683' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9364 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_686)   --->   "%mul_ln186_172 = mul i16 %p_cast693, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9364 'mul' 'mul_ln186_172' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9365 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_686)   --->   "%sext_ln186_368 = sext i16 %mul_ln186_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9365 'sext' 'sext_ln186_368' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_206 : Operation 9366 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_686 = add i17 %sext_ln198_167, i17 %sext_ln186_368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9366 'add' 'add_ln186_686' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9367 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_689)   --->   "%mul_ln186_173 = mul i16 %p_cast687, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9367 'mul' 'mul_ln186_173' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9368 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_692)   --->   "%mul_ln186_174 = mul i16 %p_cast680, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9368 'mul' 'mul_ln186_174' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9369 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_695)   --->   "%mul_ln186_46 = mul i16 %p_cast698, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9369 'mul' 'mul_ln186_46' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_206 : Operation 9370 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_698)   --->   "%mul_ln186_175 = mul i16 %p_cast693, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9370 'mul' 'mul_ln186_175' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 207 <SV = 178> <Delay = 2.19>
ST_207 : Operation 9371 [1/1] (0.00ns)   --->   "%sext_ln204_213 = sext i8 %data_l1_2_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9371 'sext' 'sext_ln204_213' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_207 : Operation 9372 [1/1] (1.55ns)   --->   "%mul_ln192_173 = mul i16 %p_cast684, i16 %sext_ln204_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9372 'mul' 'mul_ln192_173' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 9373 [1/1] (0.00ns)   --->   "%sext_ln198_168 = sext i16 %mul_ln192_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9373 'sext' 'sext_ln198_168' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_207 : Operation 9374 [1/1] (1.55ns)   --->   "%mul_ln192_174 = mul i16 %p_cast677, i16 %sext_ln204_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9374 'mul' 'mul_ln192_174' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 9375 [1/1] (0.00ns)   --->   "%sext_ln198_169 = sext i16 %mul_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9375 'sext' 'sext_ln198_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_207 : Operation 9376 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_683 = add i17 %sext_ln198_166, i17 %sext_ln186_366" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9376 'add' 'add_ln186_683' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9377 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_686 = add i17 %sext_ln198_167, i17 %sext_ln186_368" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9377 'add' 'add_ln186_686' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9378 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_689)   --->   "%mul_ln186_173 = mul i16 %p_cast687, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9378 'mul' 'mul_ln186_173' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9379 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_689)   --->   "%sext_ln186_370 = sext i16 %mul_ln186_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9379 'sext' 'sext_ln186_370' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_207 : Operation 9380 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_689 = add i17 %sext_ln198_168, i17 %sext_ln186_370" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9380 'add' 'add_ln186_689' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9381 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_692)   --->   "%mul_ln186_174 = mul i16 %p_cast680, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9381 'mul' 'mul_ln186_174' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9382 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_692)   --->   "%sext_ln186_373 = sext i16 %mul_ln186_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9382 'sext' 'sext_ln186_373' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_207 : Operation 9383 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_692 = add i17 %sext_ln198_169, i17 %sext_ln186_373" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9383 'add' 'add_ln186_692' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9384 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_695)   --->   "%mul_ln186_46 = mul i16 %p_cast698, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9384 'mul' 'mul_ln186_46' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9385 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_698)   --->   "%mul_ln186_175 = mul i16 %p_cast693, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9385 'mul' 'mul_ln186_175' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9386 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_701)   --->   "%mul_ln186_176 = mul i16 %p_cast687, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9386 'mul' 'mul_ln186_176' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_207 : Operation 9387 [1/1] (0.00ns)   --->   "%sext_ln186_381 = sext i8 %data_l1_3_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9387 'sext' 'sext_ln186_381' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_207 : Operation 9388 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_704)   --->   "%mul_ln186_177 = mul i16 %p_cast680, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9388 'mul' 'mul_ln186_177' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 208 <SV = 179> <Delay = 2.19>
ST_208 : Operation 9389 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_689 = add i17 %sext_ln198_168, i17 %sext_ln186_370" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9389 'add' 'add_ln186_689' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9390 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_692 = add i17 %sext_ln198_169, i17 %sext_ln186_373" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9390 'add' 'add_ln186_692' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9391 [1/1] (1.55ns)   --->   "%mul_ln192_45 = mul i16 %p_cast695, i16 %sext_ln204_203" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9391 'mul' 'mul_ln192_45' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 9392 [1/1] (0.00ns)   --->   "%sext_ln198_170 = sext i16 %mul_ln192_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9392 'sext' 'sext_ln198_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_208 : Operation 9393 [1/1] (1.55ns)   --->   "%mul_ln192_175 = mul i16 %p_cast690, i16 %sext_ln204_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9393 'mul' 'mul_ln192_175' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 9394 [1/1] (0.00ns)   --->   "%sext_ln198_171 = sext i16 %mul_ln192_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9394 'sext' 'sext_ln198_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_208 : Operation 9395 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_695)   --->   "%mul_ln186_46 = mul i16 %p_cast698, i16 %sext_ln186_354" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9395 'mul' 'mul_ln186_46' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9396 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_695)   --->   "%sext_ln186_375 = sext i16 %mul_ln186_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9396 'sext' 'sext_ln186_375' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_208 : Operation 9397 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_695 = add i17 %sext_ln198_170, i17 %sext_ln186_375" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9397 'add' 'add_ln186_695' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9398 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_698)   --->   "%mul_ln186_175 = mul i16 %p_cast693, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9398 'mul' 'mul_ln186_175' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9399 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_698)   --->   "%sext_ln186_377 = sext i16 %mul_ln186_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9399 'sext' 'sext_ln186_377' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_208 : Operation 9400 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_698 = add i17 %sext_ln198_171, i17 %sext_ln186_377" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9400 'add' 'add_ln186_698' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9401 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_701)   --->   "%mul_ln186_176 = mul i16 %p_cast687, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9401 'mul' 'mul_ln186_176' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9402 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_704)   --->   "%mul_ln186_177 = mul i16 %p_cast680, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9402 'mul' 'mul_ln186_177' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9403 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_707)   --->   "%mul_ln186_47 = mul i16 %p_cast698, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9403 'mul' 'mul_ln186_47' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_208 : Operation 9404 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_710)   --->   "%mul_ln186_178 = mul i16 %p_cast693, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9404 'mul' 'mul_ln186_178' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 209 <SV = 180> <Delay = 2.19>
ST_209 : Operation 9405 [1/1] (0.00ns)   --->   "%sext_ln204_218 = sext i8 %data_l1_2_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9405 'sext' 'sext_ln204_218' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_209 : Operation 9406 [1/1] (1.55ns)   --->   "%mul_ln192_176 = mul i16 %p_cast684, i16 %sext_ln204_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9406 'mul' 'mul_ln192_176' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 9407 [1/1] (0.00ns)   --->   "%sext_ln198_172 = sext i16 %mul_ln192_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9407 'sext' 'sext_ln198_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_209 : Operation 9408 [1/1] (1.55ns)   --->   "%mul_ln192_177 = mul i16 %p_cast677, i16 %sext_ln204_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9408 'mul' 'mul_ln192_177' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 9409 [1/1] (0.00ns)   --->   "%sext_ln198_173 = sext i16 %mul_ln192_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9409 'sext' 'sext_ln198_173' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_209 : Operation 9410 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_695 = add i17 %sext_ln198_170, i17 %sext_ln186_375" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9410 'add' 'add_ln186_695' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9411 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_698 = add i17 %sext_ln198_171, i17 %sext_ln186_377" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9411 'add' 'add_ln186_698' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9412 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_701)   --->   "%mul_ln186_176 = mul i16 %p_cast687, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9412 'mul' 'mul_ln186_176' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9413 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_701)   --->   "%sext_ln186_379 = sext i16 %mul_ln186_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9413 'sext' 'sext_ln186_379' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_209 : Operation 9414 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_701 = add i17 %sext_ln198_172, i17 %sext_ln186_379" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9414 'add' 'add_ln186_701' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9415 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_704)   --->   "%mul_ln186_177 = mul i16 %p_cast680, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9415 'mul' 'mul_ln186_177' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9416 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_704)   --->   "%sext_ln186_382 = sext i16 %mul_ln186_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9416 'sext' 'sext_ln186_382' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_209 : Operation 9417 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_704 = add i17 %sext_ln198_173, i17 %sext_ln186_382" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9417 'add' 'add_ln186_704' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9418 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_707)   --->   "%mul_ln186_47 = mul i16 %p_cast698, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9418 'mul' 'mul_ln186_47' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9419 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_710)   --->   "%mul_ln186_178 = mul i16 %p_cast693, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9419 'mul' 'mul_ln186_178' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9420 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_713)   --->   "%mul_ln186_179 = mul i16 %p_cast687, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9420 'mul' 'mul_ln186_179' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_209 : Operation 9421 [1/1] (0.00ns)   --->   "%sext_ln186_390 = sext i8 %data_l1_3_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9421 'sext' 'sext_ln186_390' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_209 : Operation 9422 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_716)   --->   "%mul_ln186_180 = mul i16 %p_cast680, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9422 'mul' 'mul_ln186_180' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 210 <SV = 181> <Delay = 2.19>
ST_210 : Operation 9423 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_701 = add i17 %sext_ln198_172, i17 %sext_ln186_379" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9423 'add' 'add_ln186_701' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9424 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_704 = add i17 %sext_ln198_173, i17 %sext_ln186_382" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9424 'add' 'add_ln186_704' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9425 [1/1] (1.55ns)   --->   "%mul_ln192_46 = mul i16 %p_cast695, i16 %sext_ln204_208" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9425 'mul' 'mul_ln192_46' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 9426 [1/1] (0.00ns)   --->   "%sext_ln198_174 = sext i16 %mul_ln192_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9426 'sext' 'sext_ln198_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_210 : Operation 9427 [1/1] (1.55ns)   --->   "%mul_ln192_178 = mul i16 %p_cast690, i16 %sext_ln204_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9427 'mul' 'mul_ln192_178' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 9428 [1/1] (0.00ns)   --->   "%sext_ln198_175 = sext i16 %mul_ln192_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9428 'sext' 'sext_ln198_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_210 : Operation 9429 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_707)   --->   "%mul_ln186_47 = mul i16 %p_cast698, i16 %sext_ln186_363" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9429 'mul' 'mul_ln186_47' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9430 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_707)   --->   "%sext_ln186_384 = sext i16 %mul_ln186_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9430 'sext' 'sext_ln186_384' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_210 : Operation 9431 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_707 = add i17 %sext_ln198_174, i17 %sext_ln186_384" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9431 'add' 'add_ln186_707' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9432 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_710)   --->   "%mul_ln186_178 = mul i16 %p_cast693, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9432 'mul' 'mul_ln186_178' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9433 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_710)   --->   "%sext_ln186_386 = sext i16 %mul_ln186_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9433 'sext' 'sext_ln186_386' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_210 : Operation 9434 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_710 = add i17 %sext_ln198_175, i17 %sext_ln186_386" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9434 'add' 'add_ln186_710' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9435 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_713)   --->   "%mul_ln186_179 = mul i16 %p_cast687, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9435 'mul' 'mul_ln186_179' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9436 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_716)   --->   "%mul_ln186_180 = mul i16 %p_cast680, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9436 'mul' 'mul_ln186_180' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9437 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_719)   --->   "%mul_ln186_48 = mul i16 %p_cast698, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9437 'mul' 'mul_ln186_48' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_210 : Operation 9438 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_722)   --->   "%mul_ln186_181 = mul i16 %p_cast693, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9438 'mul' 'mul_ln186_181' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 211 <SV = 182> <Delay = 2.19>
ST_211 : Operation 9439 [1/1] (0.00ns)   --->   "%sext_ln204_223 = sext i8 %data_l1_2_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9439 'sext' 'sext_ln204_223' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_211 : Operation 9440 [1/1] (1.55ns)   --->   "%mul_ln192_179 = mul i16 %p_cast684, i16 %sext_ln204_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9440 'mul' 'mul_ln192_179' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 9441 [1/1] (0.00ns)   --->   "%sext_ln198_176 = sext i16 %mul_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9441 'sext' 'sext_ln198_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_211 : Operation 9442 [1/1] (1.55ns)   --->   "%mul_ln192_180 = mul i16 %p_cast677, i16 %sext_ln204_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9442 'mul' 'mul_ln192_180' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 9443 [1/1] (0.00ns)   --->   "%sext_ln198_177 = sext i16 %mul_ln192_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9443 'sext' 'sext_ln198_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_211 : Operation 9444 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_707 = add i17 %sext_ln198_174, i17 %sext_ln186_384" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9444 'add' 'add_ln186_707' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9445 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_710 = add i17 %sext_ln198_175, i17 %sext_ln186_386" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9445 'add' 'add_ln186_710' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9446 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_713)   --->   "%mul_ln186_179 = mul i16 %p_cast687, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9446 'mul' 'mul_ln186_179' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9447 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_713)   --->   "%sext_ln186_388 = sext i16 %mul_ln186_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9447 'sext' 'sext_ln186_388' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_211 : Operation 9448 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_713 = add i17 %sext_ln198_176, i17 %sext_ln186_388" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9448 'add' 'add_ln186_713' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9449 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_716)   --->   "%mul_ln186_180 = mul i16 %p_cast680, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9449 'mul' 'mul_ln186_180' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9450 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_716)   --->   "%sext_ln186_391 = sext i16 %mul_ln186_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9450 'sext' 'sext_ln186_391' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_211 : Operation 9451 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_716 = add i17 %sext_ln198_177, i17 %sext_ln186_391" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9451 'add' 'add_ln186_716' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9452 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_719)   --->   "%mul_ln186_48 = mul i16 %p_cast698, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9452 'mul' 'mul_ln186_48' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9453 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_722)   --->   "%mul_ln186_181 = mul i16 %p_cast693, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9453 'mul' 'mul_ln186_181' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9454 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_725)   --->   "%mul_ln186_182 = mul i16 %p_cast687, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9454 'mul' 'mul_ln186_182' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_211 : Operation 9455 [1/1] (0.00ns)   --->   "%sext_ln186_399 = sext i8 %data_l1_3_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9455 'sext' 'sext_ln186_399' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_211 : Operation 9456 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_728)   --->   "%mul_ln186_183 = mul i16 %p_cast680, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9456 'mul' 'mul_ln186_183' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 212 <SV = 183> <Delay = 2.19>
ST_212 : Operation 9457 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_713 = add i17 %sext_ln198_176, i17 %sext_ln186_388" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9457 'add' 'add_ln186_713' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9458 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_716 = add i17 %sext_ln198_177, i17 %sext_ln186_391" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9458 'add' 'add_ln186_716' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9459 [1/1] (1.55ns)   --->   "%mul_ln192_47 = mul i16 %p_cast695, i16 %sext_ln204_213" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9459 'mul' 'mul_ln192_47' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 9460 [1/1] (0.00ns)   --->   "%sext_ln198_178 = sext i16 %mul_ln192_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9460 'sext' 'sext_ln198_178' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_212 : Operation 9461 [1/1] (1.55ns)   --->   "%mul_ln192_181 = mul i16 %p_cast690, i16 %sext_ln204_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9461 'mul' 'mul_ln192_181' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 9462 [1/1] (0.00ns)   --->   "%sext_ln198_179 = sext i16 %mul_ln192_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9462 'sext' 'sext_ln198_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_212 : Operation 9463 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_719)   --->   "%mul_ln186_48 = mul i16 %p_cast698, i16 %sext_ln186_372" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9463 'mul' 'mul_ln186_48' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9464 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_719)   --->   "%sext_ln186_393 = sext i16 %mul_ln186_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9464 'sext' 'sext_ln186_393' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_212 : Operation 9465 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_719 = add i17 %sext_ln198_178, i17 %sext_ln186_393" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9465 'add' 'add_ln186_719' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9466 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_722)   --->   "%mul_ln186_181 = mul i16 %p_cast693, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9466 'mul' 'mul_ln186_181' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9467 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_722)   --->   "%sext_ln186_395 = sext i16 %mul_ln186_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9467 'sext' 'sext_ln186_395' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_212 : Operation 9468 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_722 = add i17 %sext_ln198_179, i17 %sext_ln186_395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9468 'add' 'add_ln186_722' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9469 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_725)   --->   "%mul_ln186_182 = mul i16 %p_cast687, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9469 'mul' 'mul_ln186_182' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9470 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_728)   --->   "%mul_ln186_183 = mul i16 %p_cast680, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9470 'mul' 'mul_ln186_183' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9471 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_731)   --->   "%mul_ln186_49 = mul i16 %p_cast698, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9471 'mul' 'mul_ln186_49' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_212 : Operation 9472 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_734)   --->   "%mul_ln186_184 = mul i16 %p_cast693, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9472 'mul' 'mul_ln186_184' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 213 <SV = 184> <Delay = 2.19>
ST_213 : Operation 9473 [1/1] (0.00ns)   --->   "%sext_ln204_228 = sext i8 %data_l1_2_load_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9473 'sext' 'sext_ln204_228' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_213 : Operation 9474 [1/1] (1.55ns)   --->   "%mul_ln192_182 = mul i16 %p_cast684, i16 %sext_ln204_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9474 'mul' 'mul_ln192_182' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 9475 [1/1] (0.00ns)   --->   "%sext_ln198_180 = sext i16 %mul_ln192_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9475 'sext' 'sext_ln198_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_213 : Operation 9476 [1/1] (1.55ns)   --->   "%mul_ln192_183 = mul i16 %p_cast677, i16 %sext_ln204_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9476 'mul' 'mul_ln192_183' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 9477 [1/1] (0.00ns)   --->   "%sext_ln198_181 = sext i16 %mul_ln192_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9477 'sext' 'sext_ln198_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_213 : Operation 9478 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_719 = add i17 %sext_ln198_178, i17 %sext_ln186_393" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9478 'add' 'add_ln186_719' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9479 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_722 = add i17 %sext_ln198_179, i17 %sext_ln186_395" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9479 'add' 'add_ln186_722' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9480 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_725)   --->   "%mul_ln186_182 = mul i16 %p_cast687, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9480 'mul' 'mul_ln186_182' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9481 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_725)   --->   "%sext_ln186_397 = sext i16 %mul_ln186_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9481 'sext' 'sext_ln186_397' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_213 : Operation 9482 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_725 = add i17 %sext_ln198_180, i17 %sext_ln186_397" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9482 'add' 'add_ln186_725' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9483 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_728)   --->   "%mul_ln186_183 = mul i16 %p_cast680, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9483 'mul' 'mul_ln186_183' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9484 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_728)   --->   "%sext_ln186_400 = sext i16 %mul_ln186_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9484 'sext' 'sext_ln186_400' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_213 : Operation 9485 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_728 = add i17 %sext_ln198_181, i17 %sext_ln186_400" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9485 'add' 'add_ln186_728' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9486 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_731)   --->   "%mul_ln186_49 = mul i16 %p_cast698, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9486 'mul' 'mul_ln186_49' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9487 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_734)   --->   "%mul_ln186_184 = mul i16 %p_cast693, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9487 'mul' 'mul_ln186_184' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9488 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_737)   --->   "%mul_ln186_185 = mul i16 %p_cast687, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9488 'mul' 'mul_ln186_185' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_213 : Operation 9489 [1/1] (0.00ns)   --->   "%sext_ln186_408 = sext i8 %data_l1_3_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9489 'sext' 'sext_ln186_408' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_213 : Operation 9490 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_740)   --->   "%mul_ln186_186 = mul i16 %p_cast680, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9490 'mul' 'mul_ln186_186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 214 <SV = 185> <Delay = 2.19>
ST_214 : Operation 9491 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_725 = add i17 %sext_ln198_180, i17 %sext_ln186_397" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9491 'add' 'add_ln186_725' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9492 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_728 = add i17 %sext_ln198_181, i17 %sext_ln186_400" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9492 'add' 'add_ln186_728' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9493 [1/1] (1.55ns)   --->   "%mul_ln192_48 = mul i16 %p_cast695, i16 %sext_ln204_218" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9493 'mul' 'mul_ln192_48' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 9494 [1/1] (0.00ns)   --->   "%sext_ln198_182 = sext i16 %mul_ln192_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9494 'sext' 'sext_ln198_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_214 : Operation 9495 [1/1] (1.55ns)   --->   "%mul_ln192_184 = mul i16 %p_cast690, i16 %sext_ln204_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9495 'mul' 'mul_ln192_184' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 9496 [1/1] (0.00ns)   --->   "%sext_ln198_183 = sext i16 %mul_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9496 'sext' 'sext_ln198_183' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_214 : Operation 9497 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_731)   --->   "%mul_ln186_49 = mul i16 %p_cast698, i16 %sext_ln186_381" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9497 'mul' 'mul_ln186_49' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9498 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_731)   --->   "%sext_ln186_402 = sext i16 %mul_ln186_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9498 'sext' 'sext_ln186_402' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_214 : Operation 9499 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_731 = add i17 %sext_ln198_182, i17 %sext_ln186_402" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9499 'add' 'add_ln186_731' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9500 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_734)   --->   "%mul_ln186_184 = mul i16 %p_cast693, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9500 'mul' 'mul_ln186_184' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9501 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_734)   --->   "%sext_ln186_404 = sext i16 %mul_ln186_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9501 'sext' 'sext_ln186_404' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_214 : Operation 9502 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_734 = add i17 %sext_ln198_183, i17 %sext_ln186_404" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9502 'add' 'add_ln186_734' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9503 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_737)   --->   "%mul_ln186_185 = mul i16 %p_cast687, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9503 'mul' 'mul_ln186_185' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9504 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_740)   --->   "%mul_ln186_186 = mul i16 %p_cast680, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9504 'mul' 'mul_ln186_186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9505 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_743)   --->   "%mul_ln186_50 = mul i16 %p_cast698, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9505 'mul' 'mul_ln186_50' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_214 : Operation 9506 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_746)   --->   "%mul_ln186_187 = mul i16 %p_cast693, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9506 'mul' 'mul_ln186_187' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 215 <SV = 186> <Delay = 2.19>
ST_215 : Operation 9507 [1/1] (0.00ns)   --->   "%sext_ln204_233 = sext i8 %data_l1_2_load_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9507 'sext' 'sext_ln204_233' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_215 : Operation 9508 [1/1] (1.55ns)   --->   "%mul_ln192_185 = mul i16 %p_cast684, i16 %sext_ln204_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9508 'mul' 'mul_ln192_185' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 9509 [1/1] (0.00ns)   --->   "%sext_ln198_184 = sext i16 %mul_ln192_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9509 'sext' 'sext_ln198_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_215 : Operation 9510 [1/1] (1.55ns)   --->   "%mul_ln192_186 = mul i16 %p_cast677, i16 %sext_ln204_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9510 'mul' 'mul_ln192_186' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 9511 [1/1] (0.00ns)   --->   "%sext_ln198_185 = sext i16 %mul_ln192_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9511 'sext' 'sext_ln198_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_215 : Operation 9512 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_731 = add i17 %sext_ln198_182, i17 %sext_ln186_402" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9512 'add' 'add_ln186_731' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9513 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_734 = add i17 %sext_ln198_183, i17 %sext_ln186_404" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9513 'add' 'add_ln186_734' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9514 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_737)   --->   "%mul_ln186_185 = mul i16 %p_cast687, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9514 'mul' 'mul_ln186_185' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9515 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_737)   --->   "%sext_ln186_406 = sext i16 %mul_ln186_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9515 'sext' 'sext_ln186_406' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_215 : Operation 9516 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_737 = add i17 %sext_ln198_184, i17 %sext_ln186_406" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9516 'add' 'add_ln186_737' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9517 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_740)   --->   "%mul_ln186_186 = mul i16 %p_cast680, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9517 'mul' 'mul_ln186_186' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9518 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_740)   --->   "%sext_ln186_409 = sext i16 %mul_ln186_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9518 'sext' 'sext_ln186_409' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_215 : Operation 9519 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_740 = add i17 %sext_ln198_185, i17 %sext_ln186_409" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9519 'add' 'add_ln186_740' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9520 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_743)   --->   "%mul_ln186_50 = mul i16 %p_cast698, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9520 'mul' 'mul_ln186_50' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9521 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_746)   --->   "%mul_ln186_187 = mul i16 %p_cast693, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9521 'mul' 'mul_ln186_187' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9522 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_749)   --->   "%mul_ln186_188 = mul i16 %p_cast687, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9522 'mul' 'mul_ln186_188' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_215 : Operation 9523 [1/1] (0.00ns)   --->   "%sext_ln186_417 = sext i8 %data_l1_3_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9523 'sext' 'sext_ln186_417' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_215 : Operation 9524 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_752)   --->   "%mul_ln186_189 = mul i16 %p_cast680, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9524 'mul' 'mul_ln186_189' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 216 <SV = 187> <Delay = 2.19>
ST_216 : Operation 9525 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_737 = add i17 %sext_ln198_184, i17 %sext_ln186_406" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9525 'add' 'add_ln186_737' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9526 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_740 = add i17 %sext_ln198_185, i17 %sext_ln186_409" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9526 'add' 'add_ln186_740' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9527 [1/1] (1.55ns)   --->   "%mul_ln192_49 = mul i16 %p_cast695, i16 %sext_ln204_223" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9527 'mul' 'mul_ln192_49' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 9528 [1/1] (0.00ns)   --->   "%sext_ln198_186 = sext i16 %mul_ln192_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9528 'sext' 'sext_ln198_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_216 : Operation 9529 [1/1] (1.55ns)   --->   "%mul_ln192_187 = mul i16 %p_cast690, i16 %sext_ln204_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9529 'mul' 'mul_ln192_187' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 9530 [1/1] (0.00ns)   --->   "%sext_ln198_187 = sext i16 %mul_ln192_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9530 'sext' 'sext_ln198_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_216 : Operation 9531 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_743)   --->   "%mul_ln186_50 = mul i16 %p_cast698, i16 %sext_ln186_390" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9531 'mul' 'mul_ln186_50' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9532 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_743)   --->   "%sext_ln186_411 = sext i16 %mul_ln186_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9532 'sext' 'sext_ln186_411' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_216 : Operation 9533 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_743 = add i17 %sext_ln198_186, i17 %sext_ln186_411" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9533 'add' 'add_ln186_743' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9534 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_746)   --->   "%mul_ln186_187 = mul i16 %p_cast693, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9534 'mul' 'mul_ln186_187' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9535 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_746)   --->   "%sext_ln186_413 = sext i16 %mul_ln186_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9535 'sext' 'sext_ln186_413' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_216 : Operation 9536 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_746 = add i17 %sext_ln198_187, i17 %sext_ln186_413" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9536 'add' 'add_ln186_746' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9537 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_749)   --->   "%mul_ln186_188 = mul i16 %p_cast687, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9537 'mul' 'mul_ln186_188' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9538 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_752)   --->   "%mul_ln186_189 = mul i16 %p_cast680, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9538 'mul' 'mul_ln186_189' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9539 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_755)   --->   "%mul_ln186_51 = mul i16 %p_cast698, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9539 'mul' 'mul_ln186_51' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_216 : Operation 9540 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_758)   --->   "%mul_ln186_190 = mul i16 %p_cast693, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9540 'mul' 'mul_ln186_190' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 217 <SV = 188> <Delay = 2.19>
ST_217 : Operation 9541 [1/1] (0.00ns)   --->   "%sext_ln192_230 = sext i8 %data_l1_2_load_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9541 'sext' 'sext_ln192_230' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_217 : Operation 9542 [1/1] (1.55ns)   --->   "%mul_ln192_188 = mul i16 %p_cast684, i16 %sext_ln204_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9542 'mul' 'mul_ln192_188' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 9543 [1/1] (0.00ns)   --->   "%sext_ln198_188 = sext i16 %mul_ln192_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9543 'sext' 'sext_ln198_188' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_217 : Operation 9544 [1/1] (1.55ns)   --->   "%mul_ln192_189 = mul i16 %p_cast677, i16 %sext_ln192_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9544 'mul' 'mul_ln192_189' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 9545 [1/1] (0.00ns)   --->   "%sext_ln198_189 = sext i16 %mul_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9545 'sext' 'sext_ln198_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_217 : Operation 9546 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_743 = add i17 %sext_ln198_186, i17 %sext_ln186_411" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9546 'add' 'add_ln186_743' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9547 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_746 = add i17 %sext_ln198_187, i17 %sext_ln186_413" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9547 'add' 'add_ln186_746' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9548 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_749)   --->   "%mul_ln186_188 = mul i16 %p_cast687, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9548 'mul' 'mul_ln186_188' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9549 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_749)   --->   "%sext_ln186_415 = sext i16 %mul_ln186_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9549 'sext' 'sext_ln186_415' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_217 : Operation 9550 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_749 = add i17 %sext_ln198_188, i17 %sext_ln186_415" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9550 'add' 'add_ln186_749' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9551 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_752)   --->   "%mul_ln186_189 = mul i16 %p_cast680, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9551 'mul' 'mul_ln186_189' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9552 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_752)   --->   "%sext_ln186_418 = sext i16 %mul_ln186_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9552 'sext' 'sext_ln186_418' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_217 : Operation 9553 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_752 = add i17 %sext_ln198_189, i17 %sext_ln186_418" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9553 'add' 'add_ln186_752' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9554 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_755)   --->   "%mul_ln186_51 = mul i16 %p_cast698, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9554 'mul' 'mul_ln186_51' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9555 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_758)   --->   "%mul_ln186_190 = mul i16 %p_cast693, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9555 'mul' 'mul_ln186_190' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9556 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_761)   --->   "%mul_ln186_191 = mul i16 %p_cast687, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9556 'mul' 'mul_ln186_191' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_217 : Operation 9557 [1/1] (0.00ns)   --->   "%sext_ln186_426 = sext i8 %data_l1_3_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9557 'sext' 'sext_ln186_426' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_217 : Operation 9558 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_764)   --->   "%mul_ln186_192 = mul i16 %p_cast680, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9558 'mul' 'mul_ln186_192' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 218 <SV = 189> <Delay = 2.19>
ST_218 : Operation 9559 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_749 = add i17 %sext_ln198_188, i17 %sext_ln186_415" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9559 'add' 'add_ln186_749' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9560 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_752 = add i17 %sext_ln198_189, i17 %sext_ln186_418" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9560 'add' 'add_ln186_752' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9561 [1/1] (1.55ns)   --->   "%mul_ln192_50 = mul i16 %p_cast695, i16 %sext_ln204_228" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9561 'mul' 'mul_ln192_50' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 9562 [1/1] (0.00ns)   --->   "%sext_ln198_190 = sext i16 %mul_ln192_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9562 'sext' 'sext_ln198_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_218 : Operation 9563 [1/1] (1.55ns)   --->   "%mul_ln192_190 = mul i16 %p_cast690, i16 %sext_ln204_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9563 'mul' 'mul_ln192_190' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 9564 [1/1] (0.00ns)   --->   "%sext_ln198_191 = sext i16 %mul_ln192_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9564 'sext' 'sext_ln198_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_218 : Operation 9565 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_755)   --->   "%mul_ln186_51 = mul i16 %p_cast698, i16 %sext_ln186_399" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9565 'mul' 'mul_ln186_51' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9566 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_755)   --->   "%sext_ln186_420 = sext i16 %mul_ln186_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9566 'sext' 'sext_ln186_420' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_218 : Operation 9567 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_755 = add i17 %sext_ln198_190, i17 %sext_ln186_420" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9567 'add' 'add_ln186_755' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9568 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_758)   --->   "%mul_ln186_190 = mul i16 %p_cast693, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9568 'mul' 'mul_ln186_190' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9569 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_758)   --->   "%sext_ln186_422 = sext i16 %mul_ln186_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9569 'sext' 'sext_ln186_422' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_218 : Operation 9570 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_758 = add i17 %sext_ln198_191, i17 %sext_ln186_422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9570 'add' 'add_ln186_758' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9571 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_761)   --->   "%mul_ln186_191 = mul i16 %p_cast687, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9571 'mul' 'mul_ln186_191' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9572 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_764)   --->   "%mul_ln186_192 = mul i16 %p_cast680, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9572 'mul' 'mul_ln186_192' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9573 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_767)   --->   "%mul_ln186_52 = mul i16 %p_cast698, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9573 'mul' 'mul_ln186_52' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_218 : Operation 9574 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_770)   --->   "%mul_ln186_193 = mul i16 %p_cast693, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9574 'mul' 'mul_ln186_193' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 219 <SV = 190> <Delay = 2.19>
ST_219 : Operation 9575 [1/1] (0.00ns)   --->   "%sext_ln192_234 = sext i8 %data_l1_2_load_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9575 'sext' 'sext_ln192_234' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_219 : Operation 9576 [1/1] (1.55ns)   --->   "%mul_ln192_191 = mul i16 %p_cast684, i16 %sext_ln192_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9576 'mul' 'mul_ln192_191' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 9577 [1/1] (0.00ns)   --->   "%sext_ln198_192 = sext i16 %mul_ln192_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9577 'sext' 'sext_ln198_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_219 : Operation 9578 [1/1] (1.55ns)   --->   "%mul_ln192_192 = mul i16 %p_cast677, i16 %sext_ln192_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9578 'mul' 'mul_ln192_192' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 9579 [1/1] (0.00ns)   --->   "%sext_ln151_51 = sext i16 %mul_ln192_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 9579 'sext' 'sext_ln151_51' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_219 : Operation 9580 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_755 = add i17 %sext_ln198_190, i17 %sext_ln186_420" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9580 'add' 'add_ln186_755' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9581 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_758 = add i17 %sext_ln198_191, i17 %sext_ln186_422" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9581 'add' 'add_ln186_758' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9582 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_761)   --->   "%mul_ln186_191 = mul i16 %p_cast687, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9582 'mul' 'mul_ln186_191' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9583 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_761)   --->   "%sext_ln186_424 = sext i16 %mul_ln186_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9583 'sext' 'sext_ln186_424' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_219 : Operation 9584 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_761 = add i17 %sext_ln198_192, i17 %sext_ln186_424" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9584 'add' 'add_ln186_761' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9585 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_764)   --->   "%mul_ln186_192 = mul i16 %p_cast680, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9585 'mul' 'mul_ln186_192' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9586 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_764)   --->   "%sext_ln186_427 = sext i16 %mul_ln186_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9586 'sext' 'sext_ln186_427' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_219 : Operation 9587 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_764 = add i17 %sext_ln151_51, i17 %sext_ln186_427" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9587 'add' 'add_ln186_764' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9588 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_767)   --->   "%mul_ln186_52 = mul i16 %p_cast698, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9588 'mul' 'mul_ln186_52' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9589 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_770)   --->   "%mul_ln186_193 = mul i16 %p_cast693, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9589 'mul' 'mul_ln186_193' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9590 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_773)   --->   "%mul_ln186_194 = mul i16 %p_cast687, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9590 'mul' 'mul_ln186_194' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_219 : Operation 9591 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_776)   --->   "%mul_ln186_53 = mul i16 %p_cast698, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9591 'mul' 'mul_ln186_53' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 220 <SV = 191> <Delay = 2.19>
ST_220 : Operation 9592 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_761 = add i17 %sext_ln198_192, i17 %sext_ln186_424" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9592 'add' 'add_ln186_761' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9593 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_764 = add i17 %sext_ln151_51, i17 %sext_ln186_427" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9593 'add' 'add_ln186_764' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9594 [1/1] (1.55ns)   --->   "%mul_ln192_51 = mul i16 %p_cast695, i16 %sext_ln204_233" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9594 'mul' 'mul_ln192_51' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 9595 [1/1] (0.00ns)   --->   "%sext_ln198_193 = sext i16 %mul_ln192_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9595 'sext' 'sext_ln198_193' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_220 : Operation 9596 [1/1] (1.55ns)   --->   "%mul_ln192_193 = mul i16 %p_cast690, i16 %sext_ln192_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9596 'mul' 'mul_ln192_193' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 9597 [1/1] (0.00ns)   --->   "%sext_ln198_194 = sext i16 %mul_ln192_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9597 'sext' 'sext_ln198_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_220 : Operation 9598 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_767)   --->   "%mul_ln186_52 = mul i16 %p_cast698, i16 %sext_ln186_408" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9598 'mul' 'mul_ln186_52' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9599 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_767)   --->   "%sext_ln186_429 = sext i16 %mul_ln186_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9599 'sext' 'sext_ln186_429' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_220 : Operation 9600 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_767 = add i17 %sext_ln198_193, i17 %sext_ln186_429" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9600 'add' 'add_ln186_767' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9601 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_770)   --->   "%mul_ln186_193 = mul i16 %p_cast693, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9601 'mul' 'mul_ln186_193' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9602 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_770)   --->   "%sext_ln186_431 = sext i16 %mul_ln186_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9602 'sext' 'sext_ln186_431' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_220 : Operation 9603 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_770 = add i17 %sext_ln198_194, i17 %sext_ln186_431" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9603 'add' 'add_ln186_770' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9604 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_773)   --->   "%mul_ln186_194 = mul i16 %p_cast687, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9604 'mul' 'mul_ln186_194' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9605 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_776)   --->   "%mul_ln186_53 = mul i16 %p_cast698, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9605 'mul' 'mul_ln186_53' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9606 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_779)   --->   "%mul_ln186_195 = mul i16 %p_cast693, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9606 'mul' 'mul_ln186_195' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_220 : Operation 9607 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_782)   --->   "%mul_ln186_54 = mul i16 %p_cast698, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9607 'mul' 'mul_ln186_54' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 221 <SV = 192> <Delay = 2.19>
ST_221 : Operation 9608 [1/1] (1.55ns)   --->   "%mul_ln192_194 = mul i16 %p_cast684, i16 %sext_ln192_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9608 'mul' 'mul_ln192_194' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 9609 [1/1] (0.00ns)   --->   "%sext_ln151_52 = sext i16 %mul_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 9609 'sext' 'sext_ln151_52' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_221 : Operation 9610 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_767 = add i17 %sext_ln198_193, i17 %sext_ln186_429" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9610 'add' 'add_ln186_767' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 9611 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_770 = add i17 %sext_ln198_194, i17 %sext_ln186_431" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9611 'add' 'add_ln186_770' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 9612 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_773)   --->   "%mul_ln186_194 = mul i16 %p_cast687, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9612 'mul' 'mul_ln186_194' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 9613 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_773)   --->   "%sext_ln186_433 = sext i16 %mul_ln186_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9613 'sext' 'sext_ln186_433' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_221 : Operation 9614 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_773 = add i17 %sext_ln151_52, i17 %sext_ln186_433" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9614 'add' 'add_ln186_773' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 9615 [1/1] (1.55ns)   --->   "%mul_ln192_52 = mul i16 %p_cast695, i16 %sext_ln192_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9615 'mul' 'mul_ln192_52' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 9616 [1/1] (0.00ns)   --->   "%sext_ln198_195 = sext i16 %mul_ln192_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9616 'sext' 'sext_ln198_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_221 : Operation 9617 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_776)   --->   "%mul_ln186_53 = mul i16 %p_cast698, i16 %sext_ln186_417" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9617 'mul' 'mul_ln186_53' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 9618 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_776)   --->   "%sext_ln186_435 = sext i16 %mul_ln186_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9618 'sext' 'sext_ln186_435' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_221 : Operation 9619 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_776 = add i17 %sext_ln198_195, i17 %sext_ln186_435" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9619 'add' 'add_ln186_776' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 9620 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_779)   --->   "%mul_ln186_195 = mul i16 %p_cast693, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9620 'mul' 'mul_ln186_195' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_221 : Operation 9621 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_782)   --->   "%mul_ln186_54 = mul i16 %p_cast698, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9621 'mul' 'mul_ln186_54' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 222 <SV = 193> <Delay = 2.19>
ST_222 : Operation 9622 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_773 = add i17 %sext_ln151_52, i17 %sext_ln186_433" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9622 'add' 'add_ln186_773' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 9623 [1/1] (1.55ns)   --->   "%mul_ln192_195 = mul i16 %p_cast690, i16 %sext_ln192_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9623 'mul' 'mul_ln192_195' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 9624 [1/1] (0.00ns)   --->   "%sext_ln151_53 = sext i16 %mul_ln192_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 9624 'sext' 'sext_ln151_53' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_222 : Operation 9625 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_776 = add i17 %sext_ln198_195, i17 %sext_ln186_435" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9625 'add' 'add_ln186_776' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 9626 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_779)   --->   "%mul_ln186_195 = mul i16 %p_cast693, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9626 'mul' 'mul_ln186_195' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 9627 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_779)   --->   "%sext_ln186_437 = sext i16 %mul_ln186_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9627 'sext' 'sext_ln186_437' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_222 : Operation 9628 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_779 = add i17 %sext_ln151_53, i17 %sext_ln186_437" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9628 'add' 'add_ln186_779' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 9629 [1/1] (1.55ns)   --->   "%mul_ln192_53 = mul i16 %p_cast695, i16 %sext_ln192_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9629 'mul' 'mul_ln192_53' <Predicate = (!icmp_ln108)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 9630 [1/1] (0.00ns)   --->   "%sext_ln151_54 = sext i16 %mul_ln192_53" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 9630 'sext' 'sext_ln151_54' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_222 : Operation 9631 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_782)   --->   "%mul_ln186_54 = mul i16 %p_cast698, i16 %sext_ln186_426" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9631 'mul' 'mul_ln186_54' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_222 : Operation 9632 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_782)   --->   "%sext_ln186_439 = sext i16 %mul_ln186_54" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9632 'sext' 'sext_ln186_439' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_222 : Operation 9633 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_782 = add i17 %sext_ln151_54, i17 %sext_ln186_439" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9633 'add' 'add_ln186_782' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 223 <SV = 194> <Delay = 0.64>
ST_223 : Operation 9634 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_779 = add i17 %sext_ln151_53, i17 %sext_ln186_437" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9634 'add' 'add_ln186_779' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_223 : Operation 9635 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_782 = add i17 %sext_ln151_54, i17 %sext_ln186_439" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9635 'add' 'add_ln186_782' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 224 <SV = 195> <Delay = 0.00>

State 225 <SV = 196> <Delay = 0.00>

State 226 <SV = 197> <Delay = 0.00>

State 227 <SV = 198> <Delay = 0.00>

State 228 <SV = 199> <Delay = 0.00>

State 229 <SV = 200> <Delay = 0.00>

State 230 <SV = 201> <Delay = 0.00>

State 231 <SV = 202> <Delay = 0.00>

State 232 <SV = 203> <Delay = 0.00>

State 233 <SV = 204> <Delay = 0.00>

State 234 <SV = 205> <Delay = 0.00>

State 235 <SV = 206> <Delay = 0.00>

State 236 <SV = 207> <Delay = 0.00>

State 237 <SV = 208> <Delay = 0.00>

State 238 <SV = 209> <Delay = 0.00>

State 239 <SV = 210> <Delay = 0.00>

State 240 <SV = 211> <Delay = 0.00>

State 241 <SV = 212> <Delay = 0.00>

State 242 <SV = 213> <Delay = 0.00>

State 243 <SV = 214> <Delay = 0.00>

State 244 <SV = 215> <Delay = 0.99>
ST_244 : Operation 9636 [1/1] (0.00ns)   --->   "%sext_ln192_144 = sext i8 %data_l1_1_load_24" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9636 'sext' 'sext_ln192_144' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_244 : Operation 9637 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_558)   --->   "%mul_ln198_140 = mul i16 %p_cast676, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9637 'mul' 'mul_ln198_140' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_244 : Operation 9638 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_561)   --->   "%mul_ln198_141 = mul i16 %p_cast673, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9638 'mul' 'mul_ln198_141' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 245 <SV = 216> <Delay = 0.99>
ST_245 : Operation 9639 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_558)   --->   "%mul_ln198_140 = mul i16 %p_cast676, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9639 'mul' 'mul_ln198_140' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 9640 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_561)   --->   "%mul_ln198_141 = mul i16 %p_cast673, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9640 'mul' 'mul_ln198_141' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 9641 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_564)   --->   "%mul_ln198_33 = mul i16 %p_cast689, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9641 'mul' 'mul_ln198_33' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_245 : Operation 9642 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_567)   --->   "%mul_ln198_142 = mul i16 %p_cast683, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9642 'mul' 'mul_ln198_142' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 246 <SV = 217> <Delay = 0.99>
ST_246 : Operation 9643 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_558)   --->   "%mul_ln198_140 = mul i16 %p_cast676, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9643 'mul' 'mul_ln198_140' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 9644 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_558)   --->   "%sext_ln204_156 = sext i16 %mul_ln198_140" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9644 'sext' 'sext_ln204_156' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_246 : Operation 9645 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_561)   --->   "%mul_ln198_141 = mul i16 %p_cast673, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9645 'mul' 'mul_ln198_141' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 9646 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_561)   --->   "%sext_ln204_157 = sext i16 %mul_ln198_141" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9646 'sext' 'sext_ln204_157' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_246 : Operation 9647 [1/1] (0.00ns)   --->   "%sext_ln192_149 = sext i8 %data_l1_1_load_25" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9647 'sext' 'sext_ln192_149' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_246 : Operation 9648 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_564)   --->   "%mul_ln198_33 = mul i16 %p_cast689, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9648 'mul' 'mul_ln198_33' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 9649 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_567)   --->   "%mul_ln198_142 = mul i16 %p_cast683, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9649 'mul' 'mul_ln198_142' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 9650 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_570)   --->   "%mul_ln198_143 = mul i16 %p_cast676, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9650 'mul' 'mul_ln198_143' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 9651 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_573)   --->   "%mul_ln198_144 = mul i16 %p_cast673, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9651 'mul' 'mul_ln198_144' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 9652 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_558 = add i17 %add_ln186_557, i17 %sext_ln204_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9652 'add' 'add_ln186_558' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_246 : Operation 9653 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_561 = add i17 %add_ln186_560, i17 %sext_ln204_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9653 'add' 'add_ln186_561' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 247 <SV = 218> <Delay = 1.52>
ST_247 : Operation 9654 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_564)   --->   "%mul_ln198_33 = mul i16 %p_cast689, i16 %sext_ln192_134" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9654 'mul' 'mul_ln198_33' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9655 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_564)   --->   "%sext_ln204_159 = sext i16 %mul_ln198_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9655 'sext' 'sext_ln204_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_247 : Operation 9656 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_567)   --->   "%mul_ln198_142 = mul i16 %p_cast683, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9656 'mul' 'mul_ln198_142' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9657 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_567)   --->   "%sext_ln204_160 = sext i16 %mul_ln198_142" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9657 'sext' 'sext_ln204_160' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_247 : Operation 9658 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_570)   --->   "%mul_ln198_143 = mul i16 %p_cast676, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9658 'mul' 'mul_ln198_143' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9659 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_573)   --->   "%mul_ln198_144 = mul i16 %p_cast673, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9659 'mul' 'mul_ln198_144' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9660 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_558 = add i17 %add_ln186_557, i17 %sext_ln204_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9660 'add' 'add_ln186_558' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9661 [1/1] (0.00ns)   --->   "%sext_ln186_272 = sext i17 %add_ln186_558" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9661 'sext' 'sext_ln186_272' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_247 : Operation 9662 [1/1] (0.88ns)   --->   "%add_ln186_140 = add i32 %sext_ln186_272, i32 %add_ln186_556" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9662 'add' 'add_ln186_140' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 9663 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_561 = add i17 %add_ln186_560, i17 %sext_ln204_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9663 'add' 'add_ln186_561' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9664 [1/1] (0.00ns)   --->   "%sext_ln186_275 = sext i17 %add_ln186_561" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9664 'sext' 'sext_ln186_275' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_247 : Operation 9665 [1/1] (0.88ns)   --->   "%add_ln186_141 = add i32 %sext_ln186_275, i32 %add_ln186_559" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9665 'add' 'add_ln186_141' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 9666 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_576)   --->   "%mul_ln198_34 = mul i16 %p_cast689, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9666 'mul' 'mul_ln198_34' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9667 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_579)   --->   "%mul_ln198_145 = mul i16 %p_cast683, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9667 'mul' 'mul_ln198_145' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9668 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_564 = add i17 %add_ln186_563, i17 %sext_ln204_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9668 'add' 'add_ln186_564' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_247 : Operation 9669 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_567 = add i17 %add_ln186_566, i17 %sext_ln204_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9669 'add' 'add_ln186_567' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 248 <SV = 219> <Delay = 1.52>
ST_248 : Operation 9670 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_570)   --->   "%mul_ln198_143 = mul i16 %p_cast676, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9670 'mul' 'mul_ln198_143' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9671 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_570)   --->   "%sext_ln204_161 = sext i16 %mul_ln198_143" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9671 'sext' 'sext_ln204_161' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_248 : Operation 9672 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_573)   --->   "%mul_ln198_144 = mul i16 %p_cast673, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9672 'mul' 'mul_ln198_144' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9673 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_573)   --->   "%sext_ln204_162 = sext i16 %mul_ln198_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9673 'sext' 'sext_ln204_162' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_248 : Operation 9674 [1/1] (0.00ns)   --->   "%sext_ln192_154 = sext i8 %data_l1_1_load_26" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9674 'sext' 'sext_ln192_154' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_248 : Operation 9675 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_576)   --->   "%mul_ln198_34 = mul i16 %p_cast689, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9675 'mul' 'mul_ln198_34' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9676 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_579)   --->   "%mul_ln198_145 = mul i16 %p_cast683, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9676 'mul' 'mul_ln198_145' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9677 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_582)   --->   "%mul_ln198_146 = mul i16 %p_cast676, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9677 'mul' 'mul_ln198_146' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9678 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_585)   --->   "%mul_ln198_147 = mul i16 %p_cast673, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9678 'mul' 'mul_ln198_147' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9679 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_564 = add i17 %add_ln186_563, i17 %sext_ln204_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9679 'add' 'add_ln186_564' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9680 [1/1] (0.00ns)   --->   "%sext_ln186_277 = sext i17 %add_ln186_564" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9680 'sext' 'sext_ln186_277' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_248 : Operation 9681 [1/1] (0.88ns)   --->   "%add_ln186_35 = add i32 %sext_ln186_277, i32 %add_ln186_562" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9681 'add' 'add_ln186_35' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 9682 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_567 = add i17 %add_ln186_566, i17 %sext_ln204_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9682 'add' 'add_ln186_567' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9683 [1/1] (0.00ns)   --->   "%sext_ln186_279 = sext i17 %add_ln186_567" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9683 'sext' 'sext_ln186_279' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_248 : Operation 9684 [1/1] (0.88ns)   --->   "%add_ln186_142 = add i32 %sext_ln186_279, i32 %add_ln186_565" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9684 'add' 'add_ln186_142' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 9685 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_570 = add i17 %add_ln186_569, i17 %sext_ln204_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9685 'add' 'add_ln186_570' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_248 : Operation 9686 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_573 = add i17 %add_ln186_572, i17 %sext_ln204_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9686 'add' 'add_ln186_573' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 249 <SV = 220> <Delay = 1.52>
ST_249 : Operation 9687 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_576)   --->   "%mul_ln198_34 = mul i16 %p_cast689, i16 %sext_ln192_139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9687 'mul' 'mul_ln198_34' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9688 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_576)   --->   "%sext_ln204_164 = sext i16 %mul_ln198_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9688 'sext' 'sext_ln204_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_249 : Operation 9689 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_579)   --->   "%mul_ln198_145 = mul i16 %p_cast683, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9689 'mul' 'mul_ln198_145' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9690 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_579)   --->   "%sext_ln204_165 = sext i16 %mul_ln198_145" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9690 'sext' 'sext_ln204_165' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_249 : Operation 9691 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_582)   --->   "%mul_ln198_146 = mul i16 %p_cast676, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9691 'mul' 'mul_ln198_146' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9692 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_585)   --->   "%mul_ln198_147 = mul i16 %p_cast673, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9692 'mul' 'mul_ln198_147' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9693 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_570 = add i17 %add_ln186_569, i17 %sext_ln204_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9693 'add' 'add_ln186_570' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9694 [1/1] (0.00ns)   --->   "%sext_ln186_281 = sext i17 %add_ln186_570" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9694 'sext' 'sext_ln186_281' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_249 : Operation 9695 [1/1] (0.88ns)   --->   "%add_ln186_143 = add i32 %sext_ln186_281, i32 %add_ln186_568" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9695 'add' 'add_ln186_143' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 9696 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_573 = add i17 %add_ln186_572, i17 %sext_ln204_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9696 'add' 'add_ln186_573' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9697 [1/1] (0.00ns)   --->   "%sext_ln186_284 = sext i17 %add_ln186_573" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9697 'sext' 'sext_ln186_284' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_249 : Operation 9698 [1/1] (0.88ns)   --->   "%add_ln186_144 = add i32 %sext_ln186_284, i32 %add_ln186_571" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9698 'add' 'add_ln186_144' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_249 : Operation 9699 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_588)   --->   "%mul_ln198_35 = mul i16 %p_cast689, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9699 'mul' 'mul_ln198_35' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9700 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_591)   --->   "%mul_ln198_148 = mul i16 %p_cast683, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9700 'mul' 'mul_ln198_148' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9701 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_576 = add i17 %add_ln186_575, i17 %sext_ln204_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9701 'add' 'add_ln186_576' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_249 : Operation 9702 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_579 = add i17 %add_ln186_578, i17 %sext_ln204_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9702 'add' 'add_ln186_579' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 250 <SV = 221> <Delay = 1.52>
ST_250 : Operation 9703 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_582)   --->   "%mul_ln198_146 = mul i16 %p_cast676, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9703 'mul' 'mul_ln198_146' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9704 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_582)   --->   "%sext_ln204_166 = sext i16 %mul_ln198_146" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9704 'sext' 'sext_ln204_166' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_250 : Operation 9705 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_585)   --->   "%mul_ln198_147 = mul i16 %p_cast673, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9705 'mul' 'mul_ln198_147' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9706 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_585)   --->   "%sext_ln204_167 = sext i16 %mul_ln198_147" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9706 'sext' 'sext_ln204_167' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_250 : Operation 9707 [1/1] (0.00ns)   --->   "%sext_ln192_159 = sext i8 %data_l1_1_load_27" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9707 'sext' 'sext_ln192_159' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_250 : Operation 9708 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_588)   --->   "%mul_ln198_35 = mul i16 %p_cast689, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9708 'mul' 'mul_ln198_35' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9709 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_591)   --->   "%mul_ln198_148 = mul i16 %p_cast683, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9709 'mul' 'mul_ln198_148' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9710 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_594)   --->   "%mul_ln198_149 = mul i16 %p_cast676, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9710 'mul' 'mul_ln198_149' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9711 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_597)   --->   "%mul_ln198_150 = mul i16 %p_cast673, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9711 'mul' 'mul_ln198_150' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9712 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_576 = add i17 %add_ln186_575, i17 %sext_ln204_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9712 'add' 'add_ln186_576' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9713 [1/1] (0.00ns)   --->   "%sext_ln186_286 = sext i17 %add_ln186_576" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9713 'sext' 'sext_ln186_286' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_250 : Operation 9714 [1/1] (0.88ns)   --->   "%add_ln186_36 = add i32 %sext_ln186_286, i32 %add_ln186_574" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9714 'add' 'add_ln186_36' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 9715 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_579 = add i17 %add_ln186_578, i17 %sext_ln204_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9715 'add' 'add_ln186_579' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9716 [1/1] (0.00ns)   --->   "%sext_ln186_288 = sext i17 %add_ln186_579" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9716 'sext' 'sext_ln186_288' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_250 : Operation 9717 [1/1] (0.88ns)   --->   "%add_ln186_145 = add i32 %sext_ln186_288, i32 %add_ln186_577" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9717 'add' 'add_ln186_145' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 9718 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_582 = add i17 %add_ln186_581, i17 %sext_ln204_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9718 'add' 'add_ln186_582' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_250 : Operation 9719 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_585 = add i17 %add_ln186_584, i17 %sext_ln204_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9719 'add' 'add_ln186_585' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 251 <SV = 222> <Delay = 1.52>
ST_251 : Operation 9720 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_588)   --->   "%mul_ln198_35 = mul i16 %p_cast689, i16 %sext_ln192_144" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9720 'mul' 'mul_ln198_35' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9721 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_588)   --->   "%sext_ln204_169 = sext i16 %mul_ln198_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9721 'sext' 'sext_ln204_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_251 : Operation 9722 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_591)   --->   "%mul_ln198_148 = mul i16 %p_cast683, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9722 'mul' 'mul_ln198_148' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9723 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_591)   --->   "%sext_ln204_170 = sext i16 %mul_ln198_148" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9723 'sext' 'sext_ln204_170' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_251 : Operation 9724 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_594)   --->   "%mul_ln198_149 = mul i16 %p_cast676, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9724 'mul' 'mul_ln198_149' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9725 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_597)   --->   "%mul_ln198_150 = mul i16 %p_cast673, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9725 'mul' 'mul_ln198_150' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9726 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_582 = add i17 %add_ln186_581, i17 %sext_ln204_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9726 'add' 'add_ln186_582' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9727 [1/1] (0.00ns)   --->   "%sext_ln186_290 = sext i17 %add_ln186_582" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9727 'sext' 'sext_ln186_290' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_251 : Operation 9728 [1/1] (0.88ns)   --->   "%add_ln186_146 = add i32 %sext_ln186_290, i32 %add_ln186_580" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9728 'add' 'add_ln186_146' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 9729 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_585 = add i17 %add_ln186_584, i17 %sext_ln204_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9729 'add' 'add_ln186_585' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9730 [1/1] (0.00ns)   --->   "%sext_ln186_293 = sext i17 %add_ln186_585" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9730 'sext' 'sext_ln186_293' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_251 : Operation 9731 [1/1] (0.88ns)   --->   "%add_ln186_147 = add i32 %sext_ln186_293, i32 %add_ln186_583" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9731 'add' 'add_ln186_147' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 9732 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_600)   --->   "%mul_ln198_36 = mul i16 %p_cast689, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9732 'mul' 'mul_ln198_36' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9733 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_603)   --->   "%mul_ln198_151 = mul i16 %p_cast683, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9733 'mul' 'mul_ln198_151' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9734 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_588 = add i17 %add_ln186_587, i17 %sext_ln204_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9734 'add' 'add_ln186_588' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_251 : Operation 9735 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_591 = add i17 %add_ln186_590, i17 %sext_ln204_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9735 'add' 'add_ln186_591' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 252 <SV = 223> <Delay = 1.52>
ST_252 : Operation 9736 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_594)   --->   "%mul_ln198_149 = mul i16 %p_cast676, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9736 'mul' 'mul_ln198_149' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9737 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_594)   --->   "%sext_ln204_171 = sext i16 %mul_ln198_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9737 'sext' 'sext_ln204_171' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_252 : Operation 9738 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_597)   --->   "%mul_ln198_150 = mul i16 %p_cast673, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9738 'mul' 'mul_ln198_150' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9739 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_597)   --->   "%sext_ln204_172 = sext i16 %mul_ln198_150" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9739 'sext' 'sext_ln204_172' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_252 : Operation 9740 [1/1] (0.00ns)   --->   "%sext_ln192_164 = sext i8 %data_l1_1_load_28" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9740 'sext' 'sext_ln192_164' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_252 : Operation 9741 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_600)   --->   "%mul_ln198_36 = mul i16 %p_cast689, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9741 'mul' 'mul_ln198_36' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9742 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_603)   --->   "%mul_ln198_151 = mul i16 %p_cast683, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9742 'mul' 'mul_ln198_151' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9743 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_606)   --->   "%mul_ln198_152 = mul i16 %p_cast676, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9743 'mul' 'mul_ln198_152' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9744 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_609)   --->   "%mul_ln198_153 = mul i16 %p_cast673, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9744 'mul' 'mul_ln198_153' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9745 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_588 = add i17 %add_ln186_587, i17 %sext_ln204_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9745 'add' 'add_ln186_588' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9746 [1/1] (0.00ns)   --->   "%sext_ln186_295 = sext i17 %add_ln186_588" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9746 'sext' 'sext_ln186_295' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_252 : Operation 9747 [1/1] (0.88ns)   --->   "%add_ln186_37 = add i32 %sext_ln186_295, i32 %add_ln186_586" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9747 'add' 'add_ln186_37' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 9748 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_591 = add i17 %add_ln186_590, i17 %sext_ln204_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9748 'add' 'add_ln186_591' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9749 [1/1] (0.00ns)   --->   "%sext_ln186_297 = sext i17 %add_ln186_591" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9749 'sext' 'sext_ln186_297' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_252 : Operation 9750 [1/1] (0.88ns)   --->   "%add_ln186_148 = add i32 %sext_ln186_297, i32 %add_ln186_589" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9750 'add' 'add_ln186_148' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 9751 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_594 = add i17 %add_ln186_593, i17 %sext_ln204_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9751 'add' 'add_ln186_594' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_252 : Operation 9752 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_597 = add i17 %add_ln186_596, i17 %sext_ln204_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9752 'add' 'add_ln186_597' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 253 <SV = 224> <Delay = 1.52>
ST_253 : Operation 9753 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_600)   --->   "%mul_ln198_36 = mul i16 %p_cast689, i16 %sext_ln192_149" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9753 'mul' 'mul_ln198_36' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9754 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_600)   --->   "%sext_ln204_174 = sext i16 %mul_ln198_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9754 'sext' 'sext_ln204_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_253 : Operation 9755 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_603)   --->   "%mul_ln198_151 = mul i16 %p_cast683, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9755 'mul' 'mul_ln198_151' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9756 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_603)   --->   "%sext_ln204_175 = sext i16 %mul_ln198_151" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9756 'sext' 'sext_ln204_175' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_253 : Operation 9757 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_606)   --->   "%mul_ln198_152 = mul i16 %p_cast676, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9757 'mul' 'mul_ln198_152' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9758 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_609)   --->   "%mul_ln198_153 = mul i16 %p_cast673, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9758 'mul' 'mul_ln198_153' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9759 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_594 = add i17 %add_ln186_593, i17 %sext_ln204_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9759 'add' 'add_ln186_594' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9760 [1/1] (0.00ns)   --->   "%sext_ln186_299 = sext i17 %add_ln186_594" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9760 'sext' 'sext_ln186_299' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_253 : Operation 9761 [1/1] (0.88ns)   --->   "%add_ln186_149 = add i32 %sext_ln186_299, i32 %add_ln186_592" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9761 'add' 'add_ln186_149' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 9762 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_597 = add i17 %add_ln186_596, i17 %sext_ln204_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9762 'add' 'add_ln186_597' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9763 [1/1] (0.00ns)   --->   "%sext_ln186_302 = sext i17 %add_ln186_597" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9763 'sext' 'sext_ln186_302' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_253 : Operation 9764 [1/1] (0.88ns)   --->   "%add_ln186_150 = add i32 %sext_ln186_302, i32 %add_ln186_595" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9764 'add' 'add_ln186_150' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 9765 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_612)   --->   "%mul_ln198_37 = mul i16 %p_cast689, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9765 'mul' 'mul_ln198_37' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9766 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_615)   --->   "%mul_ln198_154 = mul i16 %p_cast683, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9766 'mul' 'mul_ln198_154' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9767 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_600 = add i17 %add_ln186_599, i17 %sext_ln204_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9767 'add' 'add_ln186_600' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_253 : Operation 9768 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_603 = add i17 %add_ln186_602, i17 %sext_ln204_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9768 'add' 'add_ln186_603' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 254 <SV = 225> <Delay = 1.52>
ST_254 : Operation 9769 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_606)   --->   "%mul_ln198_152 = mul i16 %p_cast676, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9769 'mul' 'mul_ln198_152' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9770 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_606)   --->   "%sext_ln204_176 = sext i16 %mul_ln198_152" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9770 'sext' 'sext_ln204_176' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_254 : Operation 9771 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_609)   --->   "%mul_ln198_153 = mul i16 %p_cast673, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9771 'mul' 'mul_ln198_153' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9772 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_609)   --->   "%sext_ln204_177 = sext i16 %mul_ln198_153" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9772 'sext' 'sext_ln204_177' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_254 : Operation 9773 [1/1] (0.00ns)   --->   "%sext_ln192_169 = sext i8 %data_l1_1_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9773 'sext' 'sext_ln192_169' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_254 : Operation 9774 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_612)   --->   "%mul_ln198_37 = mul i16 %p_cast689, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9774 'mul' 'mul_ln198_37' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9775 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_615)   --->   "%mul_ln198_154 = mul i16 %p_cast683, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9775 'mul' 'mul_ln198_154' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9776 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_618)   --->   "%mul_ln198_155 = mul i16 %p_cast676, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9776 'mul' 'mul_ln198_155' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9777 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_621)   --->   "%mul_ln198_156 = mul i16 %p_cast673, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9777 'mul' 'mul_ln198_156' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9778 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_600 = add i17 %add_ln186_599, i17 %sext_ln204_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9778 'add' 'add_ln186_600' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9779 [1/1] (0.00ns)   --->   "%sext_ln186_304 = sext i17 %add_ln186_600" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9779 'sext' 'sext_ln186_304' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_254 : Operation 9780 [1/1] (0.88ns)   --->   "%add_ln186_38 = add i32 %sext_ln186_304, i32 %add_ln186_598" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9780 'add' 'add_ln186_38' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 9781 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_603 = add i17 %add_ln186_602, i17 %sext_ln204_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9781 'add' 'add_ln186_603' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9782 [1/1] (0.00ns)   --->   "%sext_ln186_306 = sext i17 %add_ln186_603" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9782 'sext' 'sext_ln186_306' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_254 : Operation 9783 [1/1] (0.88ns)   --->   "%add_ln186_151 = add i32 %sext_ln186_306, i32 %add_ln186_601" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9783 'add' 'add_ln186_151' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 9784 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_606 = add i17 %add_ln186_605, i17 %sext_ln204_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9784 'add' 'add_ln186_606' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_254 : Operation 9785 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_609 = add i17 %add_ln186_608, i17 %sext_ln204_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9785 'add' 'add_ln186_609' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 255 <SV = 226> <Delay = 1.52>
ST_255 : Operation 9786 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_612)   --->   "%mul_ln198_37 = mul i16 %p_cast689, i16 %sext_ln192_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9786 'mul' 'mul_ln198_37' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9787 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_612)   --->   "%sext_ln204_179 = sext i16 %mul_ln198_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9787 'sext' 'sext_ln204_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_255 : Operation 9788 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_615)   --->   "%mul_ln198_154 = mul i16 %p_cast683, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9788 'mul' 'mul_ln198_154' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9789 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_615)   --->   "%sext_ln204_180 = sext i16 %mul_ln198_154" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9789 'sext' 'sext_ln204_180' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_255 : Operation 9790 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_618)   --->   "%mul_ln198_155 = mul i16 %p_cast676, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9790 'mul' 'mul_ln198_155' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9791 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_621)   --->   "%mul_ln198_156 = mul i16 %p_cast673, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9791 'mul' 'mul_ln198_156' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9792 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_606 = add i17 %add_ln186_605, i17 %sext_ln204_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9792 'add' 'add_ln186_606' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9793 [1/1] (0.00ns)   --->   "%sext_ln186_308 = sext i17 %add_ln186_606" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9793 'sext' 'sext_ln186_308' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_255 : Operation 9794 [1/1] (0.88ns)   --->   "%add_ln186_152 = add i32 %sext_ln186_308, i32 %add_ln186_604" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9794 'add' 'add_ln186_152' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 9795 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_609 = add i17 %add_ln186_608, i17 %sext_ln204_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9795 'add' 'add_ln186_609' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9796 [1/1] (0.00ns)   --->   "%sext_ln186_311 = sext i17 %add_ln186_609" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9796 'sext' 'sext_ln186_311' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_255 : Operation 9797 [1/1] (0.88ns)   --->   "%add_ln186_153 = add i32 %sext_ln186_311, i32 %add_ln186_607" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9797 'add' 'add_ln186_153' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 9798 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_624)   --->   "%mul_ln198_38 = mul i16 %p_cast689, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9798 'mul' 'mul_ln198_38' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9799 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_627)   --->   "%mul_ln198_157 = mul i16 %p_cast683, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9799 'mul' 'mul_ln198_157' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9800 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_612 = add i17 %add_ln186_611, i17 %sext_ln204_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9800 'add' 'add_ln186_612' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_255 : Operation 9801 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_615 = add i17 %add_ln186_614, i17 %sext_ln204_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9801 'add' 'add_ln186_615' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 256 <SV = 227> <Delay = 1.52>
ST_256 : Operation 9802 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_618)   --->   "%mul_ln198_155 = mul i16 %p_cast676, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9802 'mul' 'mul_ln198_155' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9803 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_618)   --->   "%sext_ln204_181 = sext i16 %mul_ln198_155" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9803 'sext' 'sext_ln204_181' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_256 : Operation 9804 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_621)   --->   "%mul_ln198_156 = mul i16 %p_cast673, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9804 'mul' 'mul_ln198_156' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9805 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_621)   --->   "%sext_ln204_182 = sext i16 %mul_ln198_156" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9805 'sext' 'sext_ln204_182' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_256 : Operation 9806 [1/1] (0.00ns)   --->   "%sext_ln192_174 = sext i8 %data_l1_1_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9806 'sext' 'sext_ln192_174' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_256 : Operation 9807 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_624)   --->   "%mul_ln198_38 = mul i16 %p_cast689, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9807 'mul' 'mul_ln198_38' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9808 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_627)   --->   "%mul_ln198_157 = mul i16 %p_cast683, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9808 'mul' 'mul_ln198_157' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9809 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_630)   --->   "%mul_ln198_158 = mul i16 %p_cast676, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9809 'mul' 'mul_ln198_158' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9810 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_633)   --->   "%mul_ln198_159 = mul i16 %p_cast673, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9810 'mul' 'mul_ln198_159' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9811 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_612 = add i17 %add_ln186_611, i17 %sext_ln204_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9811 'add' 'add_ln186_612' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9812 [1/1] (0.00ns)   --->   "%sext_ln186_313 = sext i17 %add_ln186_612" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9812 'sext' 'sext_ln186_313' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_256 : Operation 9813 [1/1] (0.88ns)   --->   "%add_ln186_39 = add i32 %sext_ln186_313, i32 %add_ln186_610" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9813 'add' 'add_ln186_39' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 9814 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_615 = add i17 %add_ln186_614, i17 %sext_ln204_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9814 'add' 'add_ln186_615' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9815 [1/1] (0.00ns)   --->   "%sext_ln186_315 = sext i17 %add_ln186_615" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9815 'sext' 'sext_ln186_315' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_256 : Operation 9816 [1/1] (0.88ns)   --->   "%add_ln186_154 = add i32 %sext_ln186_315, i32 %add_ln186_613" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9816 'add' 'add_ln186_154' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 9817 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_618 = add i17 %add_ln186_617, i17 %sext_ln204_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9817 'add' 'add_ln186_618' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_256 : Operation 9818 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_621 = add i17 %add_ln186_620, i17 %sext_ln204_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9818 'add' 'add_ln186_621' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 257 <SV = 228> <Delay = 1.52>
ST_257 : Operation 9819 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_624)   --->   "%mul_ln198_38 = mul i16 %p_cast689, i16 %sext_ln192_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9819 'mul' 'mul_ln198_38' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9820 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_624)   --->   "%sext_ln204_184 = sext i16 %mul_ln198_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9820 'sext' 'sext_ln204_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_257 : Operation 9821 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_627)   --->   "%mul_ln198_157 = mul i16 %p_cast683, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9821 'mul' 'mul_ln198_157' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9822 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_627)   --->   "%sext_ln204_185 = sext i16 %mul_ln198_157" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9822 'sext' 'sext_ln204_185' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_257 : Operation 9823 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_630)   --->   "%mul_ln198_158 = mul i16 %p_cast676, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9823 'mul' 'mul_ln198_158' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9824 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_633)   --->   "%mul_ln198_159 = mul i16 %p_cast673, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9824 'mul' 'mul_ln198_159' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9825 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_618 = add i17 %add_ln186_617, i17 %sext_ln204_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9825 'add' 'add_ln186_618' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9826 [1/1] (0.00ns)   --->   "%sext_ln186_317 = sext i17 %add_ln186_618" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9826 'sext' 'sext_ln186_317' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_257 : Operation 9827 [1/1] (0.88ns)   --->   "%add_ln186_155 = add i32 %sext_ln186_317, i32 %add_ln186_616" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9827 'add' 'add_ln186_155' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 9828 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_621 = add i17 %add_ln186_620, i17 %sext_ln204_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9828 'add' 'add_ln186_621' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9829 [1/1] (0.00ns)   --->   "%sext_ln186_320 = sext i17 %add_ln186_621" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9829 'sext' 'sext_ln186_320' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_257 : Operation 9830 [1/1] (0.88ns)   --->   "%add_ln186_156 = add i32 %sext_ln186_320, i32 %add_ln186_619" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9830 'add' 'add_ln186_156' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 9831 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_636)   --->   "%mul_ln198_39 = mul i16 %p_cast689, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9831 'mul' 'mul_ln198_39' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9832 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_639)   --->   "%mul_ln198_160 = mul i16 %p_cast683, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9832 'mul' 'mul_ln198_160' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9833 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_624 = add i17 %add_ln186_623, i17 %sext_ln204_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9833 'add' 'add_ln186_624' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_257 : Operation 9834 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_627 = add i17 %add_ln186_626, i17 %sext_ln204_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9834 'add' 'add_ln186_627' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 258 <SV = 229> <Delay = 1.52>
ST_258 : Operation 9835 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_630)   --->   "%mul_ln198_158 = mul i16 %p_cast676, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9835 'mul' 'mul_ln198_158' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9836 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_630)   --->   "%sext_ln204_186 = sext i16 %mul_ln198_158" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9836 'sext' 'sext_ln204_186' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_258 : Operation 9837 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_633)   --->   "%mul_ln198_159 = mul i16 %p_cast673, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9837 'mul' 'mul_ln198_159' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9838 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_633)   --->   "%sext_ln204_187 = sext i16 %mul_ln198_159" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9838 'sext' 'sext_ln204_187' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_258 : Operation 9839 [1/1] (0.00ns)   --->   "%sext_ln192_179 = sext i8 %data_l1_1_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9839 'sext' 'sext_ln192_179' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_258 : Operation 9840 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_636)   --->   "%mul_ln198_39 = mul i16 %p_cast689, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9840 'mul' 'mul_ln198_39' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9841 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_639)   --->   "%mul_ln198_160 = mul i16 %p_cast683, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9841 'mul' 'mul_ln198_160' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9842 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_642)   --->   "%mul_ln198_161 = mul i16 %p_cast676, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9842 'mul' 'mul_ln198_161' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9843 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_645)   --->   "%mul_ln198_162 = mul i16 %p_cast673, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9843 'mul' 'mul_ln198_162' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9844 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_624 = add i17 %add_ln186_623, i17 %sext_ln204_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9844 'add' 'add_ln186_624' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9845 [1/1] (0.00ns)   --->   "%sext_ln186_322 = sext i17 %add_ln186_624" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9845 'sext' 'sext_ln186_322' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_258 : Operation 9846 [1/1] (0.88ns)   --->   "%add_ln186_40 = add i32 %sext_ln186_322, i32 %add_ln186_622" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9846 'add' 'add_ln186_40' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 9847 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_627 = add i17 %add_ln186_626, i17 %sext_ln204_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9847 'add' 'add_ln186_627' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9848 [1/1] (0.00ns)   --->   "%sext_ln186_324 = sext i17 %add_ln186_627" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9848 'sext' 'sext_ln186_324' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_258 : Operation 9849 [1/1] (0.88ns)   --->   "%add_ln186_157 = add i32 %sext_ln186_324, i32 %add_ln186_625" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9849 'add' 'add_ln186_157' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_258 : Operation 9850 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_630 = add i17 %add_ln186_629, i17 %sext_ln204_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9850 'add' 'add_ln186_630' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_258 : Operation 9851 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_633 = add i17 %add_ln186_632, i17 %sext_ln204_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9851 'add' 'add_ln186_633' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 259 <SV = 230> <Delay = 1.52>
ST_259 : Operation 9852 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_636)   --->   "%mul_ln198_39 = mul i16 %p_cast689, i16 %sext_ln192_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9852 'mul' 'mul_ln198_39' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9853 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_636)   --->   "%sext_ln204_189 = sext i16 %mul_ln198_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9853 'sext' 'sext_ln204_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_259 : Operation 9854 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_639)   --->   "%mul_ln198_160 = mul i16 %p_cast683, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9854 'mul' 'mul_ln198_160' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9855 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_639)   --->   "%sext_ln204_190 = sext i16 %mul_ln198_160" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9855 'sext' 'sext_ln204_190' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_259 : Operation 9856 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_642)   --->   "%mul_ln198_161 = mul i16 %p_cast676, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9856 'mul' 'mul_ln198_161' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9857 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_645)   --->   "%mul_ln198_162 = mul i16 %p_cast673, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9857 'mul' 'mul_ln198_162' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9858 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_630 = add i17 %add_ln186_629, i17 %sext_ln204_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9858 'add' 'add_ln186_630' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9859 [1/1] (0.00ns)   --->   "%sext_ln186_326 = sext i17 %add_ln186_630" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9859 'sext' 'sext_ln186_326' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_259 : Operation 9860 [1/1] (0.88ns)   --->   "%add_ln186_158 = add i32 %sext_ln186_326, i32 %add_ln186_628" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9860 'add' 'add_ln186_158' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 9861 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_633 = add i17 %add_ln186_632, i17 %sext_ln204_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9861 'add' 'add_ln186_633' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9862 [1/1] (0.00ns)   --->   "%sext_ln186_329 = sext i17 %add_ln186_633" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9862 'sext' 'sext_ln186_329' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_259 : Operation 9863 [1/1] (0.88ns)   --->   "%add_ln186_159 = add i32 %sext_ln186_329, i32 %add_ln186_631" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9863 'add' 'add_ln186_159' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_259 : Operation 9864 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_648)   --->   "%mul_ln198_40 = mul i16 %p_cast689, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9864 'mul' 'mul_ln198_40' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9865 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_651)   --->   "%mul_ln198_163 = mul i16 %p_cast683, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9865 'mul' 'mul_ln198_163' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9866 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_636 = add i17 %add_ln186_635, i17 %sext_ln204_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9866 'add' 'add_ln186_636' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_259 : Operation 9867 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_639 = add i17 %add_ln186_638, i17 %sext_ln204_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9867 'add' 'add_ln186_639' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 260 <SV = 231> <Delay = 1.52>
ST_260 : Operation 9868 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_642)   --->   "%mul_ln198_161 = mul i16 %p_cast676, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9868 'mul' 'mul_ln198_161' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9869 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_642)   --->   "%sext_ln204_191 = sext i16 %mul_ln198_161" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9869 'sext' 'sext_ln204_191' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_260 : Operation 9870 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_645)   --->   "%mul_ln198_162 = mul i16 %p_cast673, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9870 'mul' 'mul_ln198_162' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9871 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_645)   --->   "%sext_ln204_192 = sext i16 %mul_ln198_162" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9871 'sext' 'sext_ln204_192' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_260 : Operation 9872 [1/1] (0.00ns)   --->   "%sext_ln192_184 = sext i8 %data_l1_1_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9872 'sext' 'sext_ln192_184' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_260 : Operation 9873 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_648)   --->   "%mul_ln198_40 = mul i16 %p_cast689, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9873 'mul' 'mul_ln198_40' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9874 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_651)   --->   "%mul_ln198_163 = mul i16 %p_cast683, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9874 'mul' 'mul_ln198_163' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9875 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_654)   --->   "%mul_ln198_164 = mul i16 %p_cast676, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9875 'mul' 'mul_ln198_164' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9876 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_657)   --->   "%mul_ln198_165 = mul i16 %p_cast673, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9876 'mul' 'mul_ln198_165' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9877 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_636 = add i17 %add_ln186_635, i17 %sext_ln204_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9877 'add' 'add_ln186_636' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9878 [1/1] (0.00ns)   --->   "%sext_ln186_331 = sext i17 %add_ln186_636" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9878 'sext' 'sext_ln186_331' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_260 : Operation 9879 [1/1] (0.88ns)   --->   "%add_ln186_41 = add i32 %sext_ln186_331, i32 %add_ln186_634" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9879 'add' 'add_ln186_41' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 9880 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_639 = add i17 %add_ln186_638, i17 %sext_ln204_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9880 'add' 'add_ln186_639' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9881 [1/1] (0.00ns)   --->   "%sext_ln186_333 = sext i17 %add_ln186_639" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9881 'sext' 'sext_ln186_333' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_260 : Operation 9882 [1/1] (0.88ns)   --->   "%add_ln186_160 = add i32 %sext_ln186_333, i32 %add_ln186_637" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9882 'add' 'add_ln186_160' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 9883 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_642 = add i17 %add_ln186_641, i17 %sext_ln204_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9883 'add' 'add_ln186_642' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_260 : Operation 9884 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_645 = add i17 %add_ln186_644, i17 %sext_ln204_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9884 'add' 'add_ln186_645' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 261 <SV = 232> <Delay = 1.52>
ST_261 : Operation 9885 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_648)   --->   "%mul_ln198_40 = mul i16 %p_cast689, i16 %sext_ln192_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9885 'mul' 'mul_ln198_40' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9886 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_648)   --->   "%sext_ln204_194 = sext i16 %mul_ln198_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9886 'sext' 'sext_ln204_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_261 : Operation 9887 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_651)   --->   "%mul_ln198_163 = mul i16 %p_cast683, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9887 'mul' 'mul_ln198_163' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9888 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_651)   --->   "%sext_ln204_195 = sext i16 %mul_ln198_163" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9888 'sext' 'sext_ln204_195' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_261 : Operation 9889 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_654)   --->   "%mul_ln198_164 = mul i16 %p_cast676, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9889 'mul' 'mul_ln198_164' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9890 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_657)   --->   "%mul_ln198_165 = mul i16 %p_cast673, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9890 'mul' 'mul_ln198_165' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9891 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_642 = add i17 %add_ln186_641, i17 %sext_ln204_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9891 'add' 'add_ln186_642' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9892 [1/1] (0.00ns)   --->   "%sext_ln186_335 = sext i17 %add_ln186_642" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9892 'sext' 'sext_ln186_335' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_261 : Operation 9893 [1/1] (0.88ns)   --->   "%add_ln186_161 = add i32 %sext_ln186_335, i32 %add_ln186_640" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9893 'add' 'add_ln186_161' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 9894 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_645 = add i17 %add_ln186_644, i17 %sext_ln204_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9894 'add' 'add_ln186_645' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9895 [1/1] (0.00ns)   --->   "%sext_ln186_338 = sext i17 %add_ln186_645" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9895 'sext' 'sext_ln186_338' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_261 : Operation 9896 [1/1] (0.88ns)   --->   "%add_ln186_162 = add i32 %sext_ln186_338, i32 %add_ln186_643" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9896 'add' 'add_ln186_162' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 9897 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_660)   --->   "%mul_ln198_41 = mul i16 %p_cast689, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9897 'mul' 'mul_ln198_41' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9898 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_663)   --->   "%mul_ln198_166 = mul i16 %p_cast683, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9898 'mul' 'mul_ln198_166' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9899 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_648 = add i17 %add_ln186_647, i17 %sext_ln204_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9899 'add' 'add_ln186_648' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_261 : Operation 9900 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_651 = add i17 %add_ln186_650, i17 %sext_ln204_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9900 'add' 'add_ln186_651' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 262 <SV = 233> <Delay = 1.52>
ST_262 : Operation 9901 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_654)   --->   "%mul_ln198_164 = mul i16 %p_cast676, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9901 'mul' 'mul_ln198_164' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9902 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_654)   --->   "%sext_ln204_196 = sext i16 %mul_ln198_164" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9902 'sext' 'sext_ln204_196' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_262 : Operation 9903 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_657)   --->   "%mul_ln198_165 = mul i16 %p_cast673, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9903 'mul' 'mul_ln198_165' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9904 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_657)   --->   "%sext_ln204_197 = sext i16 %mul_ln198_165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9904 'sext' 'sext_ln204_197' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_262 : Operation 9905 [1/1] (0.00ns)   --->   "%sext_ln192_189 = sext i8 %data_l1_1_load_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9905 'sext' 'sext_ln192_189' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_262 : Operation 9906 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_660)   --->   "%mul_ln198_41 = mul i16 %p_cast689, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9906 'mul' 'mul_ln198_41' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9907 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_663)   --->   "%mul_ln198_166 = mul i16 %p_cast683, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9907 'mul' 'mul_ln198_166' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9908 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_666)   --->   "%mul_ln198_167 = mul i16 %p_cast676, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9908 'mul' 'mul_ln198_167' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9909 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_669)   --->   "%mul_ln198_168 = mul i16 %p_cast673, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9909 'mul' 'mul_ln198_168' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9910 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_648 = add i17 %add_ln186_647, i17 %sext_ln204_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9910 'add' 'add_ln186_648' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9911 [1/1] (0.00ns)   --->   "%sext_ln186_340 = sext i17 %add_ln186_648" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9911 'sext' 'sext_ln186_340' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_262 : Operation 9912 [1/1] (0.88ns)   --->   "%add_ln186_42 = add i32 %sext_ln186_340, i32 %add_ln186_646" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9912 'add' 'add_ln186_42' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 9913 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_651 = add i17 %add_ln186_650, i17 %sext_ln204_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9913 'add' 'add_ln186_651' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9914 [1/1] (0.00ns)   --->   "%sext_ln186_342 = sext i17 %add_ln186_651" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9914 'sext' 'sext_ln186_342' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_262 : Operation 9915 [1/1] (0.88ns)   --->   "%add_ln186_163 = add i32 %sext_ln186_342, i32 %add_ln186_649" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9915 'add' 'add_ln186_163' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 9916 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_654 = add i17 %add_ln186_653, i17 %sext_ln204_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9916 'add' 'add_ln186_654' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_262 : Operation 9917 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_657 = add i17 %add_ln186_656, i17 %sext_ln204_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9917 'add' 'add_ln186_657' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 263 <SV = 234> <Delay = 1.52>
ST_263 : Operation 9918 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_660)   --->   "%mul_ln198_41 = mul i16 %p_cast689, i16 %sext_ln192_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9918 'mul' 'mul_ln198_41' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9919 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_660)   --->   "%sext_ln204_199 = sext i16 %mul_ln198_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9919 'sext' 'sext_ln204_199' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_263 : Operation 9920 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_663)   --->   "%mul_ln198_166 = mul i16 %p_cast683, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9920 'mul' 'mul_ln198_166' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9921 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_663)   --->   "%sext_ln204_200 = sext i16 %mul_ln198_166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9921 'sext' 'sext_ln204_200' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_263 : Operation 9922 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_666)   --->   "%mul_ln198_167 = mul i16 %p_cast676, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9922 'mul' 'mul_ln198_167' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9923 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_669)   --->   "%mul_ln198_168 = mul i16 %p_cast673, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9923 'mul' 'mul_ln198_168' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9924 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_654 = add i17 %add_ln186_653, i17 %sext_ln204_196" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9924 'add' 'add_ln186_654' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9925 [1/1] (0.00ns)   --->   "%sext_ln186_344 = sext i17 %add_ln186_654" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9925 'sext' 'sext_ln186_344' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_263 : Operation 9926 [1/1] (0.88ns)   --->   "%add_ln186_164 = add i32 %sext_ln186_344, i32 %add_ln186_652" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9926 'add' 'add_ln186_164' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 9927 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_657 = add i17 %add_ln186_656, i17 %sext_ln204_197" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9927 'add' 'add_ln186_657' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9928 [1/1] (0.00ns)   --->   "%sext_ln186_347 = sext i17 %add_ln186_657" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9928 'sext' 'sext_ln186_347' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_263 : Operation 9929 [1/1] (0.88ns)   --->   "%add_ln186_165 = add i32 %sext_ln186_347, i32 %add_ln186_655" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9929 'add' 'add_ln186_165' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 9930 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_672)   --->   "%mul_ln198_42 = mul i16 %p_cast689, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9930 'mul' 'mul_ln198_42' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9931 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_675)   --->   "%mul_ln198_169 = mul i16 %p_cast683, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9931 'mul' 'mul_ln198_169' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9932 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_660 = add i17 %add_ln186_659, i17 %sext_ln204_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9932 'add' 'add_ln186_660' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_263 : Operation 9933 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_663 = add i17 %add_ln186_662, i17 %sext_ln204_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9933 'add' 'add_ln186_663' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 264 <SV = 235> <Delay = 1.52>
ST_264 : Operation 9934 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_666)   --->   "%mul_ln198_167 = mul i16 %p_cast676, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9934 'mul' 'mul_ln198_167' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9935 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_666)   --->   "%sext_ln204_201 = sext i16 %mul_ln198_167" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9935 'sext' 'sext_ln204_201' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_264 : Operation 9936 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_669)   --->   "%mul_ln198_168 = mul i16 %p_cast673, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9936 'mul' 'mul_ln198_168' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9937 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_669)   --->   "%sext_ln204_202 = sext i16 %mul_ln198_168" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9937 'sext' 'sext_ln204_202' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_264 : Operation 9938 [1/1] (0.00ns)   --->   "%sext_ln192_194 = sext i8 %data_l1_1_load_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9938 'sext' 'sext_ln192_194' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_264 : Operation 9939 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_672)   --->   "%mul_ln198_42 = mul i16 %p_cast689, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9939 'mul' 'mul_ln198_42' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9940 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_675)   --->   "%mul_ln198_169 = mul i16 %p_cast683, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9940 'mul' 'mul_ln198_169' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9941 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_678)   --->   "%mul_ln198_170 = mul i16 %p_cast676, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9941 'mul' 'mul_ln198_170' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9942 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_681)   --->   "%mul_ln198_171 = mul i16 %p_cast673, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9942 'mul' 'mul_ln198_171' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9943 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_660 = add i17 %add_ln186_659, i17 %sext_ln204_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9943 'add' 'add_ln186_660' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9944 [1/1] (0.00ns)   --->   "%sext_ln186_349 = sext i17 %add_ln186_660" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9944 'sext' 'sext_ln186_349' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_264 : Operation 9945 [1/1] (0.88ns)   --->   "%add_ln186_43 = add i32 %sext_ln186_349, i32 %add_ln186_658" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9945 'add' 'add_ln186_43' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 9946 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_663 = add i17 %add_ln186_662, i17 %sext_ln204_200" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9946 'add' 'add_ln186_663' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9947 [1/1] (0.00ns)   --->   "%sext_ln186_351 = sext i17 %add_ln186_663" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9947 'sext' 'sext_ln186_351' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_264 : Operation 9948 [1/1] (0.88ns)   --->   "%add_ln186_166 = add i32 %sext_ln186_351, i32 %add_ln186_661" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9948 'add' 'add_ln186_166' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 9949 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_666 = add i17 %add_ln186_665, i17 %sext_ln204_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9949 'add' 'add_ln186_666' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_264 : Operation 9950 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_669 = add i17 %add_ln186_668, i17 %sext_ln204_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9950 'add' 'add_ln186_669' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 265 <SV = 236> <Delay = 1.52>
ST_265 : Operation 9951 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_672)   --->   "%mul_ln198_42 = mul i16 %p_cast689, i16 %sext_ln192_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9951 'mul' 'mul_ln198_42' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9952 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_672)   --->   "%sext_ln204_204 = sext i16 %mul_ln198_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9952 'sext' 'sext_ln204_204' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_265 : Operation 9953 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_675)   --->   "%mul_ln198_169 = mul i16 %p_cast683, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9953 'mul' 'mul_ln198_169' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9954 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_675)   --->   "%sext_ln204_205 = sext i16 %mul_ln198_169" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9954 'sext' 'sext_ln204_205' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_265 : Operation 9955 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_678)   --->   "%mul_ln198_170 = mul i16 %p_cast676, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9955 'mul' 'mul_ln198_170' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9956 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_681)   --->   "%mul_ln198_171 = mul i16 %p_cast673, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9956 'mul' 'mul_ln198_171' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9957 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_666 = add i17 %add_ln186_665, i17 %sext_ln204_201" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9957 'add' 'add_ln186_666' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9958 [1/1] (0.00ns)   --->   "%sext_ln186_353 = sext i17 %add_ln186_666" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9958 'sext' 'sext_ln186_353' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_265 : Operation 9959 [1/1] (0.88ns)   --->   "%add_ln186_167 = add i32 %sext_ln186_353, i32 %add_ln186_664" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9959 'add' 'add_ln186_167' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 9960 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_669 = add i17 %add_ln186_668, i17 %sext_ln204_202" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9960 'add' 'add_ln186_669' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9961 [1/1] (0.00ns)   --->   "%sext_ln186_356 = sext i17 %add_ln186_669" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9961 'sext' 'sext_ln186_356' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_265 : Operation 9962 [1/1] (0.88ns)   --->   "%add_ln186_168 = add i32 %sext_ln186_356, i32 %add_ln186_667" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9962 'add' 'add_ln186_168' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 9963 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_684)   --->   "%mul_ln198_43 = mul i16 %p_cast689, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9963 'mul' 'mul_ln198_43' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9964 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_687)   --->   "%mul_ln198_172 = mul i16 %p_cast683, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9964 'mul' 'mul_ln198_172' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9965 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_672 = add i17 %add_ln186_671, i17 %sext_ln204_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9965 'add' 'add_ln186_672' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_265 : Operation 9966 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_675 = add i17 %add_ln186_674, i17 %sext_ln204_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9966 'add' 'add_ln186_675' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 266 <SV = 237> <Delay = 1.52>
ST_266 : Operation 9967 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_678)   --->   "%mul_ln198_170 = mul i16 %p_cast676, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9967 'mul' 'mul_ln198_170' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9968 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_678)   --->   "%sext_ln204_206 = sext i16 %mul_ln198_170" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9968 'sext' 'sext_ln204_206' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_266 : Operation 9969 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_681)   --->   "%mul_ln198_171 = mul i16 %p_cast673, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9969 'mul' 'mul_ln198_171' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9970 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_681)   --->   "%sext_ln204_207 = sext i16 %mul_ln198_171" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9970 'sext' 'sext_ln204_207' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_266 : Operation 9971 [1/1] (0.00ns)   --->   "%sext_ln192_199 = sext i8 %data_l1_1_load_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 9971 'sext' 'sext_ln192_199' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_266 : Operation 9972 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_684)   --->   "%mul_ln198_43 = mul i16 %p_cast689, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9972 'mul' 'mul_ln198_43' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9973 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_687)   --->   "%mul_ln198_172 = mul i16 %p_cast683, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9973 'mul' 'mul_ln198_172' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9974 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_690)   --->   "%mul_ln198_173 = mul i16 %p_cast676, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9974 'mul' 'mul_ln198_173' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9975 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_693)   --->   "%mul_ln198_174 = mul i16 %p_cast673, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9975 'mul' 'mul_ln198_174' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9976 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_672 = add i17 %add_ln186_671, i17 %sext_ln204_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9976 'add' 'add_ln186_672' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9977 [1/1] (0.00ns)   --->   "%sext_ln186_358 = sext i17 %add_ln186_672" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9977 'sext' 'sext_ln186_358' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_266 : Operation 9978 [1/1] (0.88ns)   --->   "%add_ln186_44 = add i32 %sext_ln186_358, i32 %add_ln186_670" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9978 'add' 'add_ln186_44' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 9979 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_675 = add i17 %add_ln186_674, i17 %sext_ln204_205" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9979 'add' 'add_ln186_675' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9980 [1/1] (0.00ns)   --->   "%sext_ln186_360 = sext i17 %add_ln186_675" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9980 'sext' 'sext_ln186_360' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_266 : Operation 9981 [1/1] (0.88ns)   --->   "%add_ln186_169 = add i32 %sext_ln186_360, i32 %add_ln186_673" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9981 'add' 'add_ln186_169' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 9982 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_678 = add i17 %add_ln186_677, i17 %sext_ln204_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9982 'add' 'add_ln186_678' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_266 : Operation 9983 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_681 = add i17 %add_ln186_680, i17 %sext_ln204_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9983 'add' 'add_ln186_681' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 267 <SV = 238> <Delay = 1.52>
ST_267 : Operation 9984 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_684)   --->   "%mul_ln198_43 = mul i16 %p_cast689, i16 %sext_ln192_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9984 'mul' 'mul_ln198_43' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9985 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_684)   --->   "%sext_ln204_209 = sext i16 %mul_ln198_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9985 'sext' 'sext_ln204_209' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_267 : Operation 9986 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_687)   --->   "%mul_ln198_172 = mul i16 %p_cast683, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9986 'mul' 'mul_ln198_172' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9987 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_687)   --->   "%sext_ln204_210 = sext i16 %mul_ln198_172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 9987 'sext' 'sext_ln204_210' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_267 : Operation 9988 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_690)   --->   "%mul_ln198_173 = mul i16 %p_cast676, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9988 'mul' 'mul_ln198_173' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9989 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_693)   --->   "%mul_ln198_174 = mul i16 %p_cast673, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9989 'mul' 'mul_ln198_174' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9990 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_678 = add i17 %add_ln186_677, i17 %sext_ln204_206" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9990 'add' 'add_ln186_678' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9991 [1/1] (0.00ns)   --->   "%sext_ln186_362 = sext i17 %add_ln186_678" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9991 'sext' 'sext_ln186_362' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_267 : Operation 9992 [1/1] (0.88ns)   --->   "%add_ln186_170 = add i32 %sext_ln186_362, i32 %add_ln186_676" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9992 'add' 'add_ln186_170' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 9993 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_681 = add i17 %add_ln186_680, i17 %sext_ln204_207" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9993 'add' 'add_ln186_681' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9994 [1/1] (0.00ns)   --->   "%sext_ln186_365 = sext i17 %add_ln186_681" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9994 'sext' 'sext_ln186_365' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_267 : Operation 9995 [1/1] (0.88ns)   --->   "%add_ln186_171 = add i32 %sext_ln186_365, i32 %add_ln186_679" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9995 'add' 'add_ln186_171' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 9996 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_696)   --->   "%mul_ln198_44 = mul i16 %p_cast689, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9996 'mul' 'mul_ln198_44' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9997 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_699)   --->   "%mul_ln198_175 = mul i16 %p_cast683, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 9997 'mul' 'mul_ln198_175' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9998 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_684 = add i17 %add_ln186_683, i17 %sext_ln204_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9998 'add' 'add_ln186_684' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_267 : Operation 9999 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_687 = add i17 %add_ln186_686, i17 %sext_ln204_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 9999 'add' 'add_ln186_687' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 268 <SV = 239> <Delay = 1.52>
ST_268 : Operation 10000 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_690)   --->   "%mul_ln198_173 = mul i16 %p_cast676, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10000 'mul' 'mul_ln198_173' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10001 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_690)   --->   "%sext_ln204_211 = sext i16 %mul_ln198_173" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10001 'sext' 'sext_ln204_211' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_268 : Operation 10002 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_693)   --->   "%mul_ln198_174 = mul i16 %p_cast673, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10002 'mul' 'mul_ln198_174' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10003 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_693)   --->   "%sext_ln204_212 = sext i16 %mul_ln198_174" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10003 'sext' 'sext_ln204_212' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_268 : Operation 10004 [1/1] (0.00ns)   --->   "%sext_ln192_204 = sext i8 %data_l1_1_load_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10004 'sext' 'sext_ln192_204' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_268 : Operation 10005 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_696)   --->   "%mul_ln198_44 = mul i16 %p_cast689, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10005 'mul' 'mul_ln198_44' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10006 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_699)   --->   "%mul_ln198_175 = mul i16 %p_cast683, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10006 'mul' 'mul_ln198_175' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10007 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_702)   --->   "%mul_ln198_176 = mul i16 %p_cast676, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10007 'mul' 'mul_ln198_176' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10008 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_705)   --->   "%mul_ln198_177 = mul i16 %p_cast673, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10008 'mul' 'mul_ln198_177' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10009 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_684 = add i17 %add_ln186_683, i17 %sext_ln204_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10009 'add' 'add_ln186_684' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10010 [1/1] (0.00ns)   --->   "%sext_ln186_367 = sext i17 %add_ln186_684" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10010 'sext' 'sext_ln186_367' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_268 : Operation 10011 [1/1] (0.88ns)   --->   "%add_ln186_45 = add i32 %sext_ln186_367, i32 %add_ln186_682" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10011 'add' 'add_ln186_45' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 10012 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_687 = add i17 %add_ln186_686, i17 %sext_ln204_210" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10012 'add' 'add_ln186_687' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10013 [1/1] (0.00ns)   --->   "%sext_ln186_369 = sext i17 %add_ln186_687" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10013 'sext' 'sext_ln186_369' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_268 : Operation 10014 [1/1] (0.88ns)   --->   "%add_ln186_172 = add i32 %sext_ln186_369, i32 %add_ln186_685" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10014 'add' 'add_ln186_172' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_268 : Operation 10015 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_690 = add i17 %add_ln186_689, i17 %sext_ln204_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10015 'add' 'add_ln186_690' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_268 : Operation 10016 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_693 = add i17 %add_ln186_692, i17 %sext_ln204_212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10016 'add' 'add_ln186_693' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 269 <SV = 240> <Delay = 1.52>
ST_269 : Operation 10017 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_696)   --->   "%mul_ln198_44 = mul i16 %p_cast689, i16 %sext_ln192_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10017 'mul' 'mul_ln198_44' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10018 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_696)   --->   "%sext_ln204_214 = sext i16 %mul_ln198_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10018 'sext' 'sext_ln204_214' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_269 : Operation 10019 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_699)   --->   "%mul_ln198_175 = mul i16 %p_cast683, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10019 'mul' 'mul_ln198_175' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10020 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_699)   --->   "%sext_ln204_215 = sext i16 %mul_ln198_175" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10020 'sext' 'sext_ln204_215' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_269 : Operation 10021 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_702)   --->   "%mul_ln198_176 = mul i16 %p_cast676, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10021 'mul' 'mul_ln198_176' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10022 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_705)   --->   "%mul_ln198_177 = mul i16 %p_cast673, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10022 'mul' 'mul_ln198_177' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10023 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_690 = add i17 %add_ln186_689, i17 %sext_ln204_211" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10023 'add' 'add_ln186_690' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10024 [1/1] (0.00ns)   --->   "%sext_ln186_371 = sext i17 %add_ln186_690" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10024 'sext' 'sext_ln186_371' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_269 : Operation 10025 [1/1] (0.88ns)   --->   "%add_ln186_173 = add i32 %sext_ln186_371, i32 %add_ln186_688" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10025 'add' 'add_ln186_173' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 10026 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_693 = add i17 %add_ln186_692, i17 %sext_ln204_212" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10026 'add' 'add_ln186_693' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10027 [1/1] (0.00ns)   --->   "%sext_ln186_374 = sext i17 %add_ln186_693" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10027 'sext' 'sext_ln186_374' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_269 : Operation 10028 [1/1] (0.88ns)   --->   "%add_ln186_174 = add i32 %sext_ln186_374, i32 %add_ln186_691" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10028 'add' 'add_ln186_174' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_269 : Operation 10029 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_708)   --->   "%mul_ln198_45 = mul i16 %p_cast689, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10029 'mul' 'mul_ln198_45' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10030 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_711)   --->   "%mul_ln198_178 = mul i16 %p_cast683, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10030 'mul' 'mul_ln198_178' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10031 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_696 = add i17 %add_ln186_695, i17 %sext_ln204_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10031 'add' 'add_ln186_696' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_269 : Operation 10032 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_699 = add i17 %add_ln186_698, i17 %sext_ln204_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10032 'add' 'add_ln186_699' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 270 <SV = 241> <Delay = 1.52>
ST_270 : Operation 10033 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_702)   --->   "%mul_ln198_176 = mul i16 %p_cast676, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10033 'mul' 'mul_ln198_176' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10034 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_702)   --->   "%sext_ln204_216 = sext i16 %mul_ln198_176" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10034 'sext' 'sext_ln204_216' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_270 : Operation 10035 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_705)   --->   "%mul_ln198_177 = mul i16 %p_cast673, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10035 'mul' 'mul_ln198_177' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10036 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_705)   --->   "%sext_ln204_217 = sext i16 %mul_ln198_177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10036 'sext' 'sext_ln204_217' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_270 : Operation 10037 [1/1] (0.00ns)   --->   "%sext_ln192_209 = sext i8 %data_l1_1_load_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10037 'sext' 'sext_ln192_209' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_270 : Operation 10038 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_708)   --->   "%mul_ln198_45 = mul i16 %p_cast689, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10038 'mul' 'mul_ln198_45' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10039 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_711)   --->   "%mul_ln198_178 = mul i16 %p_cast683, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10039 'mul' 'mul_ln198_178' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10040 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_714)   --->   "%mul_ln198_179 = mul i16 %p_cast676, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10040 'mul' 'mul_ln198_179' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10041 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_717)   --->   "%mul_ln198_180 = mul i16 %p_cast673, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10041 'mul' 'mul_ln198_180' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10042 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_696 = add i17 %add_ln186_695, i17 %sext_ln204_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10042 'add' 'add_ln186_696' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10043 [1/1] (0.00ns)   --->   "%sext_ln186_376 = sext i17 %add_ln186_696" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10043 'sext' 'sext_ln186_376' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_270 : Operation 10044 [1/1] (0.88ns)   --->   "%add_ln186_46 = add i32 %sext_ln186_376, i32 %add_ln186_694" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10044 'add' 'add_ln186_46' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 10045 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_699 = add i17 %add_ln186_698, i17 %sext_ln204_215" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10045 'add' 'add_ln186_699' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10046 [1/1] (0.00ns)   --->   "%sext_ln186_378 = sext i17 %add_ln186_699" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10046 'sext' 'sext_ln186_378' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_270 : Operation 10047 [1/1] (0.88ns)   --->   "%add_ln186_175 = add i32 %sext_ln186_378, i32 %add_ln186_697" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10047 'add' 'add_ln186_175' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 10048 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_702 = add i17 %add_ln186_701, i17 %sext_ln204_216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10048 'add' 'add_ln186_702' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_270 : Operation 10049 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_705 = add i17 %add_ln186_704, i17 %sext_ln204_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10049 'add' 'add_ln186_705' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 271 <SV = 242> <Delay = 1.52>
ST_271 : Operation 10050 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_708)   --->   "%mul_ln198_45 = mul i16 %p_cast689, i16 %sext_ln192_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10050 'mul' 'mul_ln198_45' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10051 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_708)   --->   "%sext_ln204_219 = sext i16 %mul_ln198_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10051 'sext' 'sext_ln204_219' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_271 : Operation 10052 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_711)   --->   "%mul_ln198_178 = mul i16 %p_cast683, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10052 'mul' 'mul_ln198_178' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10053 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_711)   --->   "%sext_ln204_220 = sext i16 %mul_ln198_178" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10053 'sext' 'sext_ln204_220' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_271 : Operation 10054 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_714)   --->   "%mul_ln198_179 = mul i16 %p_cast676, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10054 'mul' 'mul_ln198_179' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10055 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_717)   --->   "%mul_ln198_180 = mul i16 %p_cast673, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10055 'mul' 'mul_ln198_180' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10056 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_702 = add i17 %add_ln186_701, i17 %sext_ln204_216" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10056 'add' 'add_ln186_702' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10057 [1/1] (0.00ns)   --->   "%sext_ln186_380 = sext i17 %add_ln186_702" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10057 'sext' 'sext_ln186_380' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_271 : Operation 10058 [1/1] (0.88ns)   --->   "%add_ln186_176 = add i32 %sext_ln186_380, i32 %add_ln186_700" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10058 'add' 'add_ln186_176' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 10059 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_705 = add i17 %add_ln186_704, i17 %sext_ln204_217" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10059 'add' 'add_ln186_705' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10060 [1/1] (0.00ns)   --->   "%sext_ln186_383 = sext i17 %add_ln186_705" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10060 'sext' 'sext_ln186_383' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_271 : Operation 10061 [1/1] (0.88ns)   --->   "%add_ln186_177 = add i32 %sext_ln186_383, i32 %add_ln186_703" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10061 'add' 'add_ln186_177' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 10062 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_720)   --->   "%mul_ln198_46 = mul i16 %p_cast689, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10062 'mul' 'mul_ln198_46' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10063 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_723)   --->   "%mul_ln198_181 = mul i16 %p_cast683, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10063 'mul' 'mul_ln198_181' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10064 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_708 = add i17 %add_ln186_707, i17 %sext_ln204_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10064 'add' 'add_ln186_708' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_271 : Operation 10065 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_711 = add i17 %add_ln186_710, i17 %sext_ln204_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10065 'add' 'add_ln186_711' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 272 <SV = 243> <Delay = 1.52>
ST_272 : Operation 10066 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_141, i9 %output_l1_0_addr_31, i32 %output_l1_0_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10066 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_272 : Operation 10067 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_714)   --->   "%mul_ln198_179 = mul i16 %p_cast676, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10067 'mul' 'mul_ln198_179' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10068 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_714)   --->   "%sext_ln204_221 = sext i16 %mul_ln198_179" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10068 'sext' 'sext_ln204_221' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_272 : Operation 10069 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_717)   --->   "%mul_ln198_180 = mul i16 %p_cast673, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10069 'mul' 'mul_ln198_180' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10070 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_717)   --->   "%sext_ln204_222 = sext i16 %mul_ln198_180" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10070 'sext' 'sext_ln204_222' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_272 : Operation 10071 [1/1] (0.00ns)   --->   "%sext_ln192_214 = sext i8 %data_l1_1_load_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10071 'sext' 'sext_ln192_214' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_272 : Operation 10072 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_720)   --->   "%mul_ln198_46 = mul i16 %p_cast689, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10072 'mul' 'mul_ln198_46' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10073 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_723)   --->   "%mul_ln198_181 = mul i16 %p_cast683, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10073 'mul' 'mul_ln198_181' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10074 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_726)   --->   "%mul_ln198_182 = mul i16 %p_cast676, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10074 'mul' 'mul_ln198_182' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10075 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_729)   --->   "%mul_ln198_183 = mul i16 %p_cast673, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10075 'mul' 'mul_ln198_183' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10076 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_708 = add i17 %add_ln186_707, i17 %sext_ln204_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10076 'add' 'add_ln186_708' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10077 [1/1] (0.00ns)   --->   "%sext_ln186_385 = sext i17 %add_ln186_708" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10077 'sext' 'sext_ln186_385' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_272 : Operation 10078 [1/1] (0.88ns)   --->   "%add_ln186_47 = add i32 %sext_ln186_385, i32 %add_ln186_706" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10078 'add' 'add_ln186_47' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 10079 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_711 = add i17 %add_ln186_710, i17 %sext_ln204_220" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10079 'add' 'add_ln186_711' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10080 [1/1] (0.00ns)   --->   "%sext_ln186_387 = sext i17 %add_ln186_711" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10080 'sext' 'sext_ln186_387' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_272 : Operation 10081 [1/1] (0.88ns)   --->   "%add_ln186_178 = add i32 %sext_ln186_387, i32 %add_ln186_709" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10081 'add' 'add_ln186_178' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 10082 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_714 = add i17 %add_ln186_713, i17 %sext_ln204_221" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10082 'add' 'add_ln186_714' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_272 : Operation 10083 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_717 = add i17 %add_ln186_716, i17 %sext_ln204_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10083 'add' 'add_ln186_717' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 273 <SV = 244> <Delay = 1.52>
ST_273 : Operation 10084 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_140, i9 %output_l1_1_addr_30, i32 %output_l1_1_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10084 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_273 : Operation 10085 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_144, i9 %output_l1_0_addr_32, i32 %output_l1_0_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10085 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_273 : Operation 10086 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_720)   --->   "%mul_ln198_46 = mul i16 %p_cast689, i16 %sext_ln192_199" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10086 'mul' 'mul_ln198_46' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10087 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_720)   --->   "%sext_ln204_224 = sext i16 %mul_ln198_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10087 'sext' 'sext_ln204_224' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_273 : Operation 10088 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_723)   --->   "%mul_ln198_181 = mul i16 %p_cast683, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10088 'mul' 'mul_ln198_181' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10089 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_723)   --->   "%sext_ln204_225 = sext i16 %mul_ln198_181" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10089 'sext' 'sext_ln204_225' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_273 : Operation 10090 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_726)   --->   "%mul_ln198_182 = mul i16 %p_cast676, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10090 'mul' 'mul_ln198_182' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10091 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_729)   --->   "%mul_ln198_183 = mul i16 %p_cast673, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10091 'mul' 'mul_ln198_183' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10092 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_714 = add i17 %add_ln186_713, i17 %sext_ln204_221" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10092 'add' 'add_ln186_714' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10093 [1/1] (0.00ns)   --->   "%sext_ln186_389 = sext i17 %add_ln186_714" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10093 'sext' 'sext_ln186_389' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_273 : Operation 10094 [1/1] (0.88ns)   --->   "%add_ln186_179 = add i32 %sext_ln186_389, i32 %add_ln186_712" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10094 'add' 'add_ln186_179' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 10095 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_717 = add i17 %add_ln186_716, i17 %sext_ln204_222" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10095 'add' 'add_ln186_717' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10096 [1/1] (0.00ns)   --->   "%sext_ln186_392 = sext i17 %add_ln186_717" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10096 'sext' 'sext_ln186_392' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_273 : Operation 10097 [1/1] (0.88ns)   --->   "%add_ln186_180 = add i32 %sext_ln186_392, i32 %add_ln186_715" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10097 'add' 'add_ln186_180' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 10098 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_732)   --->   "%mul_ln198_47 = mul i16 %p_cast689, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10098 'mul' 'mul_ln198_47' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10099 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_735)   --->   "%mul_ln198_184 = mul i16 %p_cast683, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10099 'mul' 'mul_ln198_184' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10100 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_720 = add i17 %add_ln186_719, i17 %sext_ln204_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10100 'add' 'add_ln186_720' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_273 : Operation 10101 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_723 = add i17 %add_ln186_722, i17 %sext_ln204_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10101 'add' 'add_ln186_723' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 274 <SV = 245> <Delay = 1.52>
ST_274 : Operation 10102 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_35, i9 %output_l1_3_addr_29, i32 %output_l1_3_load_29" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10102 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_274 : Operation 10103 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_142, i9 %output_l1_2_addr_30, i32 %output_l1_2_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10103 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_274 : Operation 10104 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_143, i9 %output_l1_1_addr_31, i32 %output_l1_1_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10104 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_274 : Operation 10105 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_146, i9 %output_l1_1_addr_32, i32 %output_l1_1_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10105 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_274 : Operation 10106 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_147, i9 %output_l1_0_addr_33, i32 %output_l1_0_load_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10106 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_274 : Operation 10107 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_150, i9 %output_l1_0_addr_34, i32 %output_l1_0_load_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10107 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_274 : Operation 10108 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_726)   --->   "%mul_ln198_182 = mul i16 %p_cast676, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10108 'mul' 'mul_ln198_182' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10109 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_726)   --->   "%sext_ln204_226 = sext i16 %mul_ln198_182" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10109 'sext' 'sext_ln204_226' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_274 : Operation 10110 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_729)   --->   "%mul_ln198_183 = mul i16 %p_cast673, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10110 'mul' 'mul_ln198_183' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10111 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_729)   --->   "%sext_ln204_227 = sext i16 %mul_ln198_183" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10111 'sext' 'sext_ln204_227' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_274 : Operation 10112 [1/1] (0.00ns)   --->   "%sext_ln192_219 = sext i8 %data_l1_1_load_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10112 'sext' 'sext_ln192_219' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_274 : Operation 10113 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_732)   --->   "%mul_ln198_47 = mul i16 %p_cast689, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10113 'mul' 'mul_ln198_47' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10114 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_735)   --->   "%mul_ln198_184 = mul i16 %p_cast683, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10114 'mul' 'mul_ln198_184' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10115 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_738)   --->   "%mul_ln198_185 = mul i16 %p_cast676, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10115 'mul' 'mul_ln198_185' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10116 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_741)   --->   "%mul_ln198_186 = mul i16 %p_cast673, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10116 'mul' 'mul_ln198_186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10117 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_720 = add i17 %add_ln186_719, i17 %sext_ln204_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10117 'add' 'add_ln186_720' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10118 [1/1] (0.00ns)   --->   "%sext_ln186_394 = sext i17 %add_ln186_720" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10118 'sext' 'sext_ln186_394' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_274 : Operation 10119 [1/1] (0.88ns)   --->   "%add_ln186_48 = add i32 %sext_ln186_394, i32 %add_ln186_718" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10119 'add' 'add_ln186_48' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 10120 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_723 = add i17 %add_ln186_722, i17 %sext_ln204_225" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10120 'add' 'add_ln186_723' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10121 [1/1] (0.00ns)   --->   "%sext_ln186_396 = sext i17 %add_ln186_723" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10121 'sext' 'sext_ln186_396' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_274 : Operation 10122 [1/1] (0.88ns)   --->   "%add_ln186_181 = add i32 %sext_ln186_396, i32 %add_ln186_721" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10122 'add' 'add_ln186_181' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 10123 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_726 = add i17 %add_ln186_725, i17 %sext_ln204_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10123 'add' 'add_ln186_726' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_274 : Operation 10124 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_729 = add i17 %add_ln186_728, i17 %sext_ln204_227" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10124 'add' 'add_ln186_729' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 275 <SV = 246> <Delay = 1.52>
ST_275 : Operation 10125 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_36, i9 %output_l1_3_addr_30, i32 %output_l1_3_load_30" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10125 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 10126 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_145, i9 %output_l1_2_addr_31, i32 %output_l1_2_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10126 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 10127 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_37, i9 %output_l1_3_addr_31, i32 %output_l1_3_load_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10127 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 10128 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_148, i9 %output_l1_2_addr_32, i32 %output_l1_2_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10128 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 10129 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_149, i9 %output_l1_1_addr_33, i32 %output_l1_1_load_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10129 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 10130 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_153, i9 %output_l1_0_addr_35, i32 %output_l1_0_load_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10130 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_275 : Operation 10131 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_732)   --->   "%mul_ln198_47 = mul i16 %p_cast689, i16 %sext_ln192_204" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10131 'mul' 'mul_ln198_47' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10132 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_732)   --->   "%sext_ln204_229 = sext i16 %mul_ln198_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10132 'sext' 'sext_ln204_229' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_275 : Operation 10133 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_735)   --->   "%mul_ln198_184 = mul i16 %p_cast683, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10133 'mul' 'mul_ln198_184' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10134 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_735)   --->   "%sext_ln204_230 = sext i16 %mul_ln198_184" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10134 'sext' 'sext_ln204_230' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_275 : Operation 10135 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_738)   --->   "%mul_ln198_185 = mul i16 %p_cast676, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10135 'mul' 'mul_ln198_185' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10136 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_741)   --->   "%mul_ln198_186 = mul i16 %p_cast673, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10136 'mul' 'mul_ln198_186' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10137 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_726 = add i17 %add_ln186_725, i17 %sext_ln204_226" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10137 'add' 'add_ln186_726' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10138 [1/1] (0.00ns)   --->   "%sext_ln186_398 = sext i17 %add_ln186_726" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10138 'sext' 'sext_ln186_398' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_275 : Operation 10139 [1/1] (0.88ns)   --->   "%add_ln186_182 = add i32 %sext_ln186_398, i32 %add_ln186_724" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10139 'add' 'add_ln186_182' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 10140 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_729 = add i17 %add_ln186_728, i17 %sext_ln204_227" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10140 'add' 'add_ln186_729' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10141 [1/1] (0.00ns)   --->   "%sext_ln186_401 = sext i17 %add_ln186_729" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10141 'sext' 'sext_ln186_401' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_275 : Operation 10142 [1/1] (0.88ns)   --->   "%add_ln186_183 = add i32 %sext_ln186_401, i32 %add_ln186_727" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10142 'add' 'add_ln186_183' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 10143 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_744)   --->   "%mul_ln198_48 = mul i16 %p_cast689, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10143 'mul' 'mul_ln198_48' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10144 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_747)   --->   "%mul_ln198_187 = mul i16 %p_cast683, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10144 'mul' 'mul_ln198_187' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10145 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_732 = add i17 %add_ln186_731, i17 %sext_ln204_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10145 'add' 'add_ln186_732' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_275 : Operation 10146 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_735 = add i17 %add_ln186_734, i17 %sext_ln204_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10146 'add' 'add_ln186_735' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 276 <SV = 247> <Delay = 1.52>
ST_276 : Operation 10147 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_38, i9 %output_l1_3_addr_32, i32 %output_l1_3_load_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10147 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_276 : Operation 10148 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_151, i9 %output_l1_2_addr_33, i32 %output_l1_2_load_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10148 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_276 : Operation 10149 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_152, i9 %output_l1_1_addr_34, i32 %output_l1_1_load_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10149 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_276 : Operation 10150 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_155, i9 %output_l1_1_addr_35, i32 %output_l1_1_load_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10150 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_276 : Operation 10151 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_156, i9 %output_l1_0_addr_36, i32 %output_l1_0_load_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10151 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_276 : Operation 10152 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_159, i9 %output_l1_0_addr_37, i32 %output_l1_0_load_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10152 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_276 : Operation 10153 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_738)   --->   "%mul_ln198_185 = mul i16 %p_cast676, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10153 'mul' 'mul_ln198_185' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10154 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_738)   --->   "%sext_ln204_231 = sext i16 %mul_ln198_185" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10154 'sext' 'sext_ln204_231' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_276 : Operation 10155 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_741)   --->   "%mul_ln198_186 = mul i16 %p_cast673, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10155 'mul' 'mul_ln198_186' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10156 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_741)   --->   "%sext_ln204_232 = sext i16 %mul_ln198_186" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10156 'sext' 'sext_ln204_232' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_276 : Operation 10157 [1/1] (0.00ns)   --->   "%sext_ln192_224 = sext i8 %data_l1_1_load_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10157 'sext' 'sext_ln192_224' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_276 : Operation 10158 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_744)   --->   "%mul_ln198_48 = mul i16 %p_cast689, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10158 'mul' 'mul_ln198_48' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10159 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_747)   --->   "%mul_ln198_187 = mul i16 %p_cast683, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10159 'mul' 'mul_ln198_187' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10160 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_750)   --->   "%mul_ln198_188 = mul i16 %p_cast676, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10160 'mul' 'mul_ln198_188' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10161 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_753)   --->   "%mul_ln198_189 = mul i16 %p_cast673, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10161 'mul' 'mul_ln198_189' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10162 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_732 = add i17 %add_ln186_731, i17 %sext_ln204_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10162 'add' 'add_ln186_732' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10163 [1/1] (0.00ns)   --->   "%sext_ln186_403 = sext i17 %add_ln186_732" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10163 'sext' 'sext_ln186_403' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_276 : Operation 10164 [1/1] (0.88ns)   --->   "%add_ln186_49 = add i32 %sext_ln186_403, i32 %add_ln186_730" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10164 'add' 'add_ln186_49' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 10165 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_735 = add i17 %add_ln186_734, i17 %sext_ln204_230" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10165 'add' 'add_ln186_735' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10166 [1/1] (0.00ns)   --->   "%sext_ln186_405 = sext i17 %add_ln186_735" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10166 'sext' 'sext_ln186_405' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_276 : Operation 10167 [1/1] (0.88ns)   --->   "%add_ln186_184 = add i32 %sext_ln186_405, i32 %add_ln186_733" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10167 'add' 'add_ln186_184' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 10168 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_738 = add i17 %add_ln186_737, i17 %sext_ln204_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10168 'add' 'add_ln186_738' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_276 : Operation 10169 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_741 = add i17 %add_ln186_740, i17 %sext_ln204_232" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10169 'add' 'add_ln186_741' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 277 <SV = 248> <Delay = 1.52>
ST_277 : Operation 10170 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_39, i9 %output_l1_3_addr_33, i32 %output_l1_3_load_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10170 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_277 : Operation 10171 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_154, i9 %output_l1_2_addr_34, i32 %output_l1_2_load_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10171 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_277 : Operation 10172 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_40, i9 %output_l1_3_addr_34, i32 %output_l1_3_load_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10172 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_277 : Operation 10173 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_157, i9 %output_l1_2_addr_35, i32 %output_l1_2_load_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10173 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_277 : Operation 10174 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_158, i9 %output_l1_1_addr_36, i32 %output_l1_1_load_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10174 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_277 : Operation 10175 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_162, i9 %output_l1_0_addr_38, i32 %output_l1_0_load_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10175 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_277 : Operation 10176 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_744)   --->   "%mul_ln198_48 = mul i16 %p_cast689, i16 %sext_ln192_209" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10176 'mul' 'mul_ln198_48' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10177 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_744)   --->   "%sext_ln204_234 = sext i16 %mul_ln198_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10177 'sext' 'sext_ln204_234' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_277 : Operation 10178 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_747)   --->   "%mul_ln198_187 = mul i16 %p_cast683, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10178 'mul' 'mul_ln198_187' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10179 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_747)   --->   "%sext_ln204_235 = sext i16 %mul_ln198_187" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10179 'sext' 'sext_ln204_235' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_277 : Operation 10180 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_750)   --->   "%mul_ln198_188 = mul i16 %p_cast676, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10180 'mul' 'mul_ln198_188' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10181 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_753)   --->   "%mul_ln198_189 = mul i16 %p_cast673, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10181 'mul' 'mul_ln198_189' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10182 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_738 = add i17 %add_ln186_737, i17 %sext_ln204_231" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10182 'add' 'add_ln186_738' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10183 [1/1] (0.00ns)   --->   "%sext_ln186_407 = sext i17 %add_ln186_738" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10183 'sext' 'sext_ln186_407' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_277 : Operation 10184 [1/1] (0.88ns)   --->   "%add_ln186_185 = add i32 %sext_ln186_407, i32 %add_ln186_736" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10184 'add' 'add_ln186_185' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 10185 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_741 = add i17 %add_ln186_740, i17 %sext_ln204_232" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10185 'add' 'add_ln186_741' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10186 [1/1] (0.00ns)   --->   "%sext_ln186_410 = sext i17 %add_ln186_741" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10186 'sext' 'sext_ln186_410' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_277 : Operation 10187 [1/1] (0.88ns)   --->   "%add_ln186_186 = add i32 %sext_ln186_410, i32 %add_ln186_739" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10187 'add' 'add_ln186_186' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 10188 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_756)   --->   "%mul_ln198_49 = mul i16 %p_cast689, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10188 'mul' 'mul_ln198_49' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10189 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_759)   --->   "%mul_ln198_190 = mul i16 %p_cast683, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10189 'mul' 'mul_ln198_190' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10190 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_744 = add i17 %add_ln186_743, i17 %sext_ln204_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10190 'add' 'add_ln186_744' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_277 : Operation 10191 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_747 = add i17 %add_ln186_746, i17 %sext_ln204_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10191 'add' 'add_ln186_747' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 278 <SV = 249> <Delay = 1.52>
ST_278 : Operation 10192 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_41, i9 %output_l1_3_addr_35, i32 %output_l1_3_load_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10192 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_278 : Operation 10193 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_160, i9 %output_l1_2_addr_36, i32 %output_l1_2_load_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10193 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_278 : Operation 10194 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_161, i9 %output_l1_1_addr_37, i32 %output_l1_1_load_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10194 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_278 : Operation 10195 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_164, i9 %output_l1_1_addr_38, i32 %output_l1_1_load_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10195 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_278 : Operation 10196 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_165, i9 %output_l1_0_addr_39, i32 %output_l1_0_load_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10196 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_278 : Operation 10197 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_168, i9 %output_l1_0_addr_40, i32 %output_l1_0_load_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10197 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_278 : Operation 10198 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_750)   --->   "%mul_ln198_188 = mul i16 %p_cast676, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10198 'mul' 'mul_ln198_188' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10199 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_750)   --->   "%sext_ln204_236 = sext i16 %mul_ln198_188" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10199 'sext' 'sext_ln204_236' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_278 : Operation 10200 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_753)   --->   "%mul_ln198_189 = mul i16 %p_cast673, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10200 'mul' 'mul_ln198_189' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10201 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_753)   --->   "%sext_ln204_237 = sext i16 %mul_ln198_189" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10201 'sext' 'sext_ln204_237' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_278 : Operation 10202 [1/1] (0.00ns)   --->   "%sext_ln192_229 = sext i8 %data_l1_1_load_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10202 'sext' 'sext_ln192_229' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_278 : Operation 10203 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_756)   --->   "%mul_ln198_49 = mul i16 %p_cast689, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10203 'mul' 'mul_ln198_49' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10204 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_759)   --->   "%mul_ln198_190 = mul i16 %p_cast683, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10204 'mul' 'mul_ln198_190' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10205 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_762)   --->   "%mul_ln198_191 = mul i16 %p_cast676, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10205 'mul' 'mul_ln198_191' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10206 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_765)   --->   "%mul_ln198_192 = mul i16 %p_cast673, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10206 'mul' 'mul_ln198_192' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10207 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_744 = add i17 %add_ln186_743, i17 %sext_ln204_234" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10207 'add' 'add_ln186_744' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10208 [1/1] (0.00ns)   --->   "%sext_ln186_412 = sext i17 %add_ln186_744" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10208 'sext' 'sext_ln186_412' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_278 : Operation 10209 [1/1] (0.88ns)   --->   "%add_ln186_50 = add i32 %sext_ln186_412, i32 %add_ln186_742" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10209 'add' 'add_ln186_50' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 10210 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_747 = add i17 %add_ln186_746, i17 %sext_ln204_235" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10210 'add' 'add_ln186_747' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10211 [1/1] (0.00ns)   --->   "%sext_ln186_414 = sext i17 %add_ln186_747" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10211 'sext' 'sext_ln186_414' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_278 : Operation 10212 [1/1] (0.88ns)   --->   "%add_ln186_187 = add i32 %sext_ln186_414, i32 %add_ln186_745" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10212 'add' 'add_ln186_187' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_278 : Operation 10213 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_750 = add i17 %add_ln186_749, i17 %sext_ln204_236" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10213 'add' 'add_ln186_750' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_278 : Operation 10214 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_753 = add i17 %add_ln186_752, i17 %sext_ln204_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10214 'add' 'add_ln186_753' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 279 <SV = 250> <Delay = 1.52>
ST_279 : Operation 10215 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_42, i9 %output_l1_3_addr_36, i32 %output_l1_3_load_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10215 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 10216 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_163, i9 %output_l1_2_addr_37, i32 %output_l1_2_load_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10216 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 10217 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_43, i9 %output_l1_3_addr_37, i32 %output_l1_3_load_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10217 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 10218 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_166, i9 %output_l1_2_addr_38, i32 %output_l1_2_load_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10218 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 10219 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_167, i9 %output_l1_1_addr_39, i32 %output_l1_1_load_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10219 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 10220 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_171, i9 %output_l1_0_addr_41, i32 %output_l1_0_load_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10220 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_279 : Operation 10221 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_756)   --->   "%mul_ln198_49 = mul i16 %p_cast689, i16 %sext_ln192_214" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10221 'mul' 'mul_ln198_49' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10222 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_756)   --->   "%sext_ln204_238 = sext i16 %mul_ln198_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10222 'sext' 'sext_ln204_238' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_279 : Operation 10223 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_759)   --->   "%mul_ln198_190 = mul i16 %p_cast683, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10223 'mul' 'mul_ln198_190' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10224 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_759)   --->   "%sext_ln204_239 = sext i16 %mul_ln198_190" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10224 'sext' 'sext_ln204_239' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_279 : Operation 10225 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_762)   --->   "%mul_ln198_191 = mul i16 %p_cast676, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10225 'mul' 'mul_ln198_191' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10226 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_765)   --->   "%mul_ln198_192 = mul i16 %p_cast673, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10226 'mul' 'mul_ln198_192' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10227 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_750 = add i17 %add_ln186_749, i17 %sext_ln204_236" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10227 'add' 'add_ln186_750' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10228 [1/1] (0.00ns)   --->   "%sext_ln186_416 = sext i17 %add_ln186_750" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10228 'sext' 'sext_ln186_416' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_279 : Operation 10229 [1/1] (0.88ns)   --->   "%add_ln186_188 = add i32 %sext_ln186_416, i32 %add_ln186_748" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10229 'add' 'add_ln186_188' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 10230 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_753 = add i17 %add_ln186_752, i17 %sext_ln204_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10230 'add' 'add_ln186_753' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10231 [1/1] (0.00ns)   --->   "%sext_ln186_419 = sext i17 %add_ln186_753" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10231 'sext' 'sext_ln186_419' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_279 : Operation 10232 [1/1] (0.88ns)   --->   "%add_ln186_189 = add i32 %sext_ln186_419, i32 %add_ln186_751" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10232 'add' 'add_ln186_189' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_279 : Operation 10233 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_768)   --->   "%mul_ln198_50 = mul i16 %p_cast689, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10233 'mul' 'mul_ln198_50' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10234 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_771)   --->   "%mul_ln198_193 = mul i16 %p_cast683, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10234 'mul' 'mul_ln198_193' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10235 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_756 = add i17 %add_ln186_755, i17 %sext_ln204_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10235 'add' 'add_ln186_756' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_279 : Operation 10236 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_759 = add i17 %add_ln186_758, i17 %sext_ln204_239" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10236 'add' 'add_ln186_759' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 280 <SV = 251> <Delay = 1.52>
ST_280 : Operation 10237 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_44, i9 %output_l1_3_addr_38, i32 %output_l1_3_load_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10237 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_280 : Operation 10238 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_169, i9 %output_l1_2_addr_39, i32 %output_l1_2_load_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10238 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_280 : Operation 10239 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_170, i9 %output_l1_1_addr_40, i32 %output_l1_1_load_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10239 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_280 : Operation 10240 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_173, i9 %output_l1_1_addr_41, i32 %output_l1_1_load_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10240 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_280 : Operation 10241 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_174, i9 %output_l1_0_addr_42, i32 %output_l1_0_load_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10241 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_280 : Operation 10242 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_177, i9 %output_l1_0_addr_43, i32 %output_l1_0_load_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10242 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_280 : Operation 10243 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_762)   --->   "%mul_ln198_191 = mul i16 %p_cast676, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10243 'mul' 'mul_ln198_191' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10244 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_762)   --->   "%sext_ln204_240 = sext i16 %mul_ln198_191" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10244 'sext' 'sext_ln204_240' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_280 : Operation 10245 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_765)   --->   "%mul_ln198_192 = mul i16 %p_cast673, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10245 'mul' 'mul_ln198_192' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10246 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_765)   --->   "%sext_ln151_50 = sext i16 %mul_ln198_192" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:151]   --->   Operation 10246 'sext' 'sext_ln151_50' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_280 : Operation 10247 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_768)   --->   "%mul_ln198_50 = mul i16 %p_cast689, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10247 'mul' 'mul_ln198_50' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10248 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_771)   --->   "%mul_ln198_193 = mul i16 %p_cast683, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10248 'mul' 'mul_ln198_193' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10249 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_774)   --->   "%mul_ln198_194 = mul i16 %p_cast676, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10249 'mul' 'mul_ln198_194' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10250 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_756 = add i17 %add_ln186_755, i17 %sext_ln204_238" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10250 'add' 'add_ln186_756' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10251 [1/1] (0.00ns)   --->   "%sext_ln186_421 = sext i17 %add_ln186_756" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10251 'sext' 'sext_ln186_421' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_280 : Operation 10252 [1/1] (0.88ns)   --->   "%add_ln186_51 = add i32 %sext_ln186_421, i32 %add_ln186_754" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10252 'add' 'add_ln186_51' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 10253 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_759 = add i17 %add_ln186_758, i17 %sext_ln204_239" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10253 'add' 'add_ln186_759' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10254 [1/1] (0.00ns)   --->   "%sext_ln186_423 = sext i17 %add_ln186_759" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10254 'sext' 'sext_ln186_423' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_280 : Operation 10255 [1/1] (0.88ns)   --->   "%add_ln186_190 = add i32 %sext_ln186_423, i32 %add_ln186_757" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10255 'add' 'add_ln186_190' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 10256 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_762 = add i17 %add_ln186_761, i17 %sext_ln204_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10256 'add' 'add_ln186_762' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10257 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_765 = add i17 %add_ln186_764, i17 %sext_ln151_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10257 'add' 'add_ln186_765' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_280 : Operation 10258 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_777)   --->   "%mul_ln198_51 = mul i16 %p_cast689, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10258 'mul' 'mul_ln198_51' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 281 <SV = 252> <Delay = 1.52>
ST_281 : Operation 10259 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_45, i9 %output_l1_3_addr_39, i32 %output_l1_3_load_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10259 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_281 : Operation 10260 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_172, i9 %output_l1_2_addr_40, i32 %output_l1_2_load_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10260 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_281 : Operation 10261 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_46, i9 %output_l1_3_addr_40, i32 %output_l1_3_load_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10261 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_281 : Operation 10262 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_175, i9 %output_l1_2_addr_41, i32 %output_l1_2_load_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10262 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_281 : Operation 10263 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_176, i9 %output_l1_1_addr_42, i32 %output_l1_1_load_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10263 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_281 : Operation 10264 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_180, i9 %output_l1_0_addr_44, i32 %output_l1_0_load_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10264 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_281 : Operation 10265 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_768)   --->   "%mul_ln198_50 = mul i16 %p_cast689, i16 %sext_ln192_219" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10265 'mul' 'mul_ln198_50' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10266 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_768)   --->   "%sext_ln204_241 = sext i16 %mul_ln198_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10266 'sext' 'sext_ln204_241' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_281 : Operation 10267 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_771)   --->   "%mul_ln198_193 = mul i16 %p_cast683, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10267 'mul' 'mul_ln198_193' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10268 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_771)   --->   "%sext_ln204_242 = sext i16 %mul_ln198_193" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10268 'sext' 'sext_ln204_242' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_281 : Operation 10269 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_774)   --->   "%mul_ln198_194 = mul i16 %p_cast676, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10269 'mul' 'mul_ln198_194' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10270 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_762 = add i17 %add_ln186_761, i17 %sext_ln204_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10270 'add' 'add_ln186_762' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10271 [1/1] (0.00ns)   --->   "%sext_ln186_425 = sext i17 %add_ln186_762" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10271 'sext' 'sext_ln186_425' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_281 : Operation 10272 [1/1] (0.88ns)   --->   "%add_ln186_191 = add i32 %sext_ln186_425, i32 %add_ln186_760" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10272 'add' 'add_ln186_191' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 10273 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_765 = add i17 %add_ln186_764, i17 %sext_ln151_50" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10273 'add' 'add_ln186_765' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10274 [1/1] (0.00ns)   --->   "%sext_ln186_428 = sext i17 %add_ln186_765" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10274 'sext' 'sext_ln186_428' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_281 : Operation 10275 [1/1] (0.88ns)   --->   "%add_ln186_192 = add i32 %sext_ln186_428, i32 %add_ln186_763" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10275 'add' 'add_ln186_192' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 10276 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_777)   --->   "%mul_ln198_51 = mul i16 %p_cast689, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10276 'mul' 'mul_ln198_51' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10277 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_780)   --->   "%mul_ln198_195 = mul i16 %p_cast683, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10277 'mul' 'mul_ln198_195' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10278 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_768 = add i17 %add_ln186_767, i17 %sext_ln204_241" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10278 'add' 'add_ln186_768' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10279 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_771 = add i17 %add_ln186_770, i17 %sext_ln204_242" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10279 'add' 'add_ln186_771' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_281 : Operation 10280 [3/3] (0.99ns) (grouped into DSP with root node add_ln186_783)   --->   "%mul_ln198_52 = mul i16 %p_cast689, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10280 'mul' 'mul_ln198_52' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 282 <SV = 253> <Delay = 1.52>
ST_282 : Operation 10281 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_47, i9 %output_l1_3_addr_41, i32 %output_l1_3_load_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10281 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_282 : Operation 10282 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_178, i9 %output_l1_2_addr_42, i32 %output_l1_2_load_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10282 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_282 : Operation 10283 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_179, i9 %output_l1_1_addr_43, i32 %output_l1_1_load_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10283 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_282 : Operation 10284 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_182, i9 %output_l1_1_addr_44, i32 %output_l1_1_load_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10284 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_282 : Operation 10285 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_183, i9 %output_l1_0_addr_45, i32 %output_l1_0_load_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10285 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_282 : Operation 10286 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_186, i9 %output_l1_0_addr_46, i32 %output_l1_0_load_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10286 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_282 : Operation 10287 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_774)   --->   "%mul_ln198_194 = mul i16 %p_cast676, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10287 'mul' 'mul_ln198_194' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 10288 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_774)   --->   "%sext_ln192_237 = sext i16 %mul_ln198_194" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10288 'sext' 'sext_ln192_237' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_282 : Operation 10289 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_777)   --->   "%mul_ln198_51 = mul i16 %p_cast689, i16 %sext_ln192_224" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10289 'mul' 'mul_ln198_51' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 10290 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_777)   --->   "%sext_ln204_243 = sext i16 %mul_ln198_51" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:204]   --->   Operation 10290 'sext' 'sext_ln204_243' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_282 : Operation 10291 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_780)   --->   "%mul_ln198_195 = mul i16 %p_cast683, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10291 'mul' 'mul_ln198_195' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 10292 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_768 = add i17 %add_ln186_767, i17 %sext_ln204_241" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10292 'add' 'add_ln186_768' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 10293 [1/1] (0.00ns)   --->   "%sext_ln186_430 = sext i17 %add_ln186_768" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10293 'sext' 'sext_ln186_430' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_282 : Operation 10294 [1/1] (0.88ns)   --->   "%add_ln186_52 = add i32 %sext_ln186_430, i32 %add_ln186_766" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10294 'add' 'add_ln186_52' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 10295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_771 = add i17 %add_ln186_770, i17 %sext_ln204_242" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10295 'add' 'add_ln186_771' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 10296 [1/1] (0.00ns)   --->   "%sext_ln186_432 = sext i17 %add_ln186_771" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10296 'sext' 'sext_ln186_432' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_282 : Operation 10297 [1/1] (0.88ns)   --->   "%add_ln186_193 = add i32 %sext_ln186_432, i32 %add_ln186_769" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10297 'add' 'add_ln186_193' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 10298 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_774 = add i17 %add_ln186_773, i17 %sext_ln192_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10298 'add' 'add_ln186_774' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 10299 [2/3] (0.99ns) (grouped into DSP with root node add_ln186_783)   --->   "%mul_ln198_52 = mul i16 %p_cast689, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10299 'mul' 'mul_ln198_52' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_282 : Operation 10300 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_777 = add i17 %add_ln186_776, i17 %sext_ln204_243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10300 'add' 'add_ln186_777' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 283 <SV = 254> <Delay = 1.52>
ST_283 : Operation 10301 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_48, i9 %output_l1_3_addr_42, i32 %output_l1_3_load_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10301 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_283 : Operation 10302 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_181, i9 %output_l1_2_addr_43, i32 %output_l1_2_load_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10302 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_283 : Operation 10303 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_49, i9 %output_l1_3_addr_43, i32 %output_l1_3_load_43" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10303 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_283 : Operation 10304 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_184, i9 %output_l1_2_addr_44, i32 %output_l1_2_load_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10304 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_283 : Operation 10305 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_185, i9 %output_l1_1_addr_45, i32 %output_l1_1_load_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10305 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_283 : Operation 10306 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_189, i9 %output_l1_0_addr_47, i32 %output_l1_0_load_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10306 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_283 : Operation 10307 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_780)   --->   "%mul_ln198_195 = mul i16 %p_cast683, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10307 'mul' 'mul_ln198_195' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 10308 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_780)   --->   "%sext_ln192_239 = sext i16 %mul_ln198_195" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10308 'sext' 'sext_ln192_239' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_283 : Operation 10309 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_774 = add i17 %add_ln186_773, i17 %sext_ln192_237" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10309 'add' 'add_ln186_774' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 10310 [1/1] (0.00ns)   --->   "%sext_ln186_434 = sext i17 %add_ln186_774" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10310 'sext' 'sext_ln186_434' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_283 : Operation 10311 [1/1] (0.88ns)   --->   "%add_ln186_194 = add i32 %sext_ln186_434, i32 %add_ln186_772" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10311 'add' 'add_ln186_194' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 10312 [1/3] (0.00ns) (grouped into DSP with root node add_ln186_783)   --->   "%mul_ln198_52 = mul i16 %p_cast689, i16 %sext_ln192_229" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198]   --->   Operation 10312 'mul' 'mul_ln198_52' <Predicate = (!icmp_ln108)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 10313 [1/1] (0.00ns) (grouped into DSP with root node add_ln186_783)   --->   "%sext_ln192_240 = sext i16 %mul_ln198_52" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192]   --->   Operation 10313 'sext' 'sext_ln192_240' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_283 : Operation 10314 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_777 = add i17 %add_ln186_776, i17 %sext_ln204_243" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10314 'add' 'add_ln186_777' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 10315 [1/1] (0.00ns)   --->   "%sext_ln186_436 = sext i17 %add_ln186_777" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10315 'sext' 'sext_ln186_436' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_283 : Operation 10316 [1/1] (0.88ns)   --->   "%add_ln186_53 = add i32 %sext_ln186_436, i32 %add_ln186_775" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10316 'add' 'add_ln186_53' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 10317 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_780 = add i17 %add_ln186_779, i17 %sext_ln192_239" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10317 'add' 'add_ln186_780' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_283 : Operation 10318 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_783 = add i17 %add_ln186_782, i17 %sext_ln192_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10318 'add' 'add_ln186_783' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 284 <SV = 255> <Delay = 1.52>
ST_284 : Operation 10319 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_50, i9 %output_l1_3_addr_44, i32 %output_l1_3_load_44" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10319 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_284 : Operation 10320 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_187, i9 %output_l1_2_addr_45, i32 %output_l1_2_load_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10320 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_284 : Operation 10321 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_188, i9 %output_l1_1_addr_46, i32 %output_l1_1_load_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10321 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_284 : Operation 10322 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_191, i9 %output_l1_1_addr_47, i32 %output_l1_1_load_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10322 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_284 : Operation 10323 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_192, i9 %output_l1_0_addr_48, i32 %output_l1_0_load_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10323 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_284 : Operation 10324 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_780 = add i17 %add_ln186_779, i17 %sext_ln192_239" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10324 'add' 'add_ln186_780' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 10325 [1/1] (0.00ns)   --->   "%sext_ln186_438 = sext i17 %add_ln186_780" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10325 'sext' 'sext_ln186_438' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_284 : Operation 10326 [1/1] (0.88ns)   --->   "%add_ln186_195 = add i32 %sext_ln186_438, i32 %add_ln186_778" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10326 'add' 'add_ln186_195' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 10327 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln186_783 = add i17 %add_ln186_782, i17 %sext_ln192_240" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10327 'add' 'add_ln186_783' <Predicate = (!icmp_ln108)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_284 : Operation 10328 [1/1] (0.00ns)   --->   "%sext_ln186_440 = sext i17 %add_ln186_783" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10328 'sext' 'sext_ln186_440' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_284 : Operation 10329 [1/1] (0.88ns)   --->   "%add_ln186_54 = add i32 %sext_ln186_440, i32 %add_ln186_781" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186]   --->   Operation 10329 'add' 'add_ln186_54' <Predicate = (!icmp_ln108)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 285 <SV = 256> <Delay = 1.15>
ST_285 : Operation 10330 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_51, i9 %output_l1_3_addr_45, i32 %output_l1_3_load_45" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10330 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_285 : Operation 10331 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_190, i9 %output_l1_2_addr_46, i32 %output_l1_2_load_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10331 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_285 : Operation 10332 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_52, i9 %output_l1_3_addr_46, i32 %output_l1_3_load_46" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10332 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_285 : Operation 10333 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_193, i9 %output_l1_2_addr_47, i32 %output_l1_2_load_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10333 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_285 : Operation 10334 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_194, i9 %output_l1_1_addr_48, i32 %output_l1_1_load_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10334 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 286 <SV = 257> <Delay = 1.15>
ST_286 : Operation 10335 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_11_VITIS_LOOP_110_12_str"   --->   Operation 10335 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_286 : Operation 10336 [1/1] (0.00ns)   --->   "%empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 10336 'speclooptripcount' 'empty_100' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_286 : Operation 10337 [1/1] (0.00ns)   --->   "%specpipeline_ln110 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 10337 'specpipeline' 'specpipeline_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_286 : Operation 10338 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110]   --->   Operation 10338 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_286 : Operation 10339 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_53, i9 %output_l1_3_addr_47, i32 %output_l1_3_load_47" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10339 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_286 : Operation 10340 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_195, i9 %output_l1_2_addr_48, i32 %output_l1_2_load_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10340 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_286 : Operation 10341 [1/1] (1.15ns)   --->   "%store_ln279 = store i32 %add_ln186_54, i9 %output_l1_3_addr_48, i32 %output_l1_3_load_48" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279]   --->   Operation 10341 'store' 'store_ln279' <Predicate = (!icmp_ln108)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_286 : Operation 10342 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb809"   --->   Operation 10342 'br' 'br_ln0' <Predicate = (!icmp_ln108)> <Delay = 0.00>

State 287 <SV = 31> <Delay = 0.00>
ST_287 : Operation 10343 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 10343 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 288 <SV = 12> <Delay = 1.86>
ST_288 : Operation 10344 [1/1] (0.00ns)   --->   "%indvar_flatten47 = phi i10 %add_ln294_1, void %bb799, i10, void %bb.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 10344 'phi' 'indvar_flatten47' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 10345 [1/1] (0.00ns)   --->   "%k_3 = phi i3 %select_ln295_1, void %bb799, i3, void %bb.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10345 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 10346 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i9 %select_ln295_6, void %bb799, i9, void %bb.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10346 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 10347 [1/1] (0.60ns)   --->   "%icmp_ln294 = icmp_eq  i10 %indvar_flatten47, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 10347 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 10348 [1/1] (0.72ns)   --->   "%add_ln294_1 = add i10 %indvar_flatten47, i10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 10348 'add' 'add_ln294_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 10349 [1/1] (0.00ns)   --->   "%br_ln294 = br i1 %icmp_ln294, void %bb799, void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 10349 'br' 'br_ln294' <Predicate = true> <Delay = 0.00>
ST_288 : Operation 10350 [1/1] (0.57ns)   --->   "%add_ln294 = add i3, i3 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:294]   --->   Operation 10350 'add' 'add_ln294' <Predicate = (!icmp_ln294)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 10351 [1/1] (0.59ns)   --->   "%icmp_ln295 = icmp_eq  i9 %indvar_flatten33, i9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10351 'icmp' 'icmp_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 10352 [1/1] (0.27ns)   --->   "%select_ln295_1 = select i1 %icmp_ln295, i3 %add_ln294, i3 %k_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10352 'select' 'select_ln295_1' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_288 : Operation 10353 [1/1] (0.00ns)   --->   "%zext_ln295 = zext i3 %select_ln295_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10353 'zext' 'zext_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_288 : Operation 10354 [3/3] (0.99ns) (grouped into DSP with root node add_ln297)   --->   "%mul_ln295 = mul i8, i8 %zext_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10354 'mul' 'mul_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_288 : Operation 10355 [1/1] (0.71ns)   --->   "%add_ln295_1 = add i9, i9 %indvar_flatten33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10355 'add' 'add_ln295_1' <Predicate = (!icmp_ln294)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_288 : Operation 10356 [1/1] (0.30ns)   --->   "%select_ln295_6 = select i1 %icmp_ln295, i9, i9 %add_ln295_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10356 'select' 'select_ln295_6' <Predicate = (!icmp_ln294)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 289 <SV = 13> <Delay = 0.99>
ST_289 : Operation 10357 [2/3] (0.99ns) (grouped into DSP with root node add_ln297)   --->   "%mul_ln295 = mul i8, i8 %zext_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10357 'mul' 'mul_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 290 <SV = 14> <Delay = 1.74>
ST_290 : Operation 10358 [1/1] (0.00ns)   --->   "%ki_1 = phi i3 %select_ln295_5, void %bb799, i3, void %bb.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10358 'phi' 'ki_1' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 10359 [1/1] (0.00ns)   --->   "%wh = phi i6 %add_ln296, void %bb799, i6, void %bb.preheader" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 10359 'phi' 'wh' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 10360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 10360 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_290 : Operation 10361 [1/1] (0.27ns)   --->   "%select_ln295 = select i1 %icmp_ln295, i3, i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10361 'select' 'select_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_290 : Operation 10362 [1/3] (0.00ns) (grouped into DSP with root node add_ln297)   --->   "%mul_ln295 = mul i8, i8 %zext_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10362 'mul' 'mul_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 10363 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_4)   --->   "%trunc_ln297 = trunc i3 %ki_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10363 'trunc' 'trunc_ln297' <Predicate = (!icmp_ln294 & !icmp_ln295)> <Delay = 0.00>
ST_290 : Operation 10364 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_4)   --->   "%select_ln295_2 = select i1 %icmp_ln295, i2, i2 %trunc_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10364 'select' 'select_ln295_2' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_290 : Operation 10365 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln295 = xor i1 %icmp_ln295, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10365 'xor' 'xor_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 10366 [1/1] (0.61ns)   --->   "%icmp_ln296 = icmp_eq  i6 %wh, i6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 10366 'icmp' 'icmp_ln296' <Predicate = (!icmp_ln294)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 10367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln296, i1 %xor_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10367 'and' 'and_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 10368 [1/1] (0.57ns)   --->   "%add_ln295 = add i3, i3 %select_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10368 'add' 'add_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 10369 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_3)   --->   "%or_ln295 = or i1 %and_ln295, i1 %icmp_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10369 'or' 'or_ln295' <Predicate = (!icmp_ln294)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 10370 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln295_3 = select i1 %or_ln295, i6, i6 %wh" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10370 'select' 'select_ln295_3' <Predicate = (!icmp_ln294)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_290 : Operation 10371 [1/1] (0.00ns) (grouped into LUT with out node select_ln295_4)   --->   "%trunc_ln297_1 = trunc i3 %add_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10371 'trunc' 'trunc_ln297_1' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_290 : Operation 10372 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln295_4 = select i1 %and_ln295, i2 %trunc_ln297_1, i2 %select_ln295_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10372 'select' 'select_ln295_4' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_290 : Operation 10373 [1/1] (0.27ns)   --->   "%select_ln295_5 = select i1 %and_ln295, i3 %add_ln295, i3 %select_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10373 'select' 'select_ln295_5' <Predicate = (!icmp_ln294)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_290 : Operation 10374 [1/1] (0.00ns)   --->   "%wh_cast = zext i6 %select_ln295_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295]   --->   Operation 10374 'zext' 'wh_cast' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_290 : Operation 10375 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln297 = add i8 %wh_cast, i8 %mul_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10375 'add' 'add_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_290 : Operation 10376 [1/1] (0.70ns)   --->   "%add_ln296 = add i6, i6 %select_ln295_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 10376 'add' 'add_ln296' <Predicate = (!icmp_ln294)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 291 <SV = 15> <Delay = 1.80>
ST_291 : Operation 10377 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln297 = add i8 %wh_cast, i8 %mul_ln295" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10377 'add' 'add_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_291 : Operation 10378 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i8 %add_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10378 'zext' 'zext_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_291 : Operation 10379 [1/1] (0.00ns)   --->   "%output_l1_0_addr_49 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10379 'getelementptr' 'output_l1_0_addr_49' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_291 : Operation 10380 [2/2] (1.15ns)   --->   "%output_l1_0_load_49 = load i9 %output_l1_0_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10380 'load' 'output_l1_0_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_291 : Operation 10381 [1/1] (0.00ns)   --->   "%output_l1_1_addr_49 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10381 'getelementptr' 'output_l1_1_addr_49' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_291 : Operation 10382 [2/2] (1.15ns)   --->   "%output_l1_1_load_49 = load i9 %output_l1_1_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10382 'load' 'output_l1_1_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_291 : Operation 10383 [1/1] (0.00ns)   --->   "%output_l1_2_addr_49 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10383 'getelementptr' 'output_l1_2_addr_49' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_291 : Operation 10384 [2/2] (1.15ns)   --->   "%output_l1_2_load_49 = load i9 %output_l1_2_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10384 'load' 'output_l1_2_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_291 : Operation 10385 [1/1] (0.00ns)   --->   "%output_l1_3_addr_49 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln297" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10385 'getelementptr' 'output_l1_3_addr_49' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_291 : Operation 10386 [2/2] (1.15ns)   --->   "%output_l1_3_load_49 = load i9 %output_l1_3_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10386 'load' 'output_l1_3_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>

State 292 <SV = 16> <Delay = 3.14>
ST_292 : Operation 10387 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_294_23_VITIS_LOOP_295_24_VITIS_LOOP_296_25_str"   --->   Operation 10387 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_292 : Operation 10388 [1/1] (0.00ns)   --->   "%empty_104 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 10388 'speclooptripcount' 'empty_104' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_292 : Operation 10389 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 10389 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_292 : Operation 10390 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_295_24_VITIS_LOOP_296_25_str"   --->   Operation 10390 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_292 : Operation 10391 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 10391 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_292 : Operation 10392 [1/1] (0.00ns)   --->   "%specloopname_ln296 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296]   --->   Operation 10392 'specloopname' 'specloopname_ln296' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_292 : Operation 10393 [1/2] (1.15ns)   --->   "%output_l1_0_load_49 = load i9 %output_l1_0_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10393 'load' 'output_l1_0_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_292 : Operation 10394 [1/2] (1.15ns)   --->   "%output_l1_1_load_49 = load i9 %output_l1_1_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10394 'load' 'output_l1_1_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_292 : Operation 10395 [1/2] (1.15ns)   --->   "%output_l1_2_load_49 = load i9 %output_l1_2_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10395 'load' 'output_l1_2_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_292 : Operation 10396 [1/2] (1.15ns)   --->   "%output_l1_3_load_49 = load i9 %output_l1_3_addr_49" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10396 'load' 'output_l1_3_load_49' <Predicate = (!icmp_ln294)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_292 : Operation 10397 [1/1] (0.39ns)   --->   "%p_Repl2_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load_49, i32 %output_l1_1_load_49, i32 %output_l1_2_load_49, i32 %output_l1_3_load_49, i2 %select_ln295_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10397 'mux' 'p_Repl2_s' <Predicate = (!icmp_ln294)> <Delay = 0.39> <CoreInst = "MuxnS">   --->   Core 16 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 10398 [1/1] (0.00ns)   --->   "%p_cast724 = zext i32 %p_Repl2_s" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297]   --->   Operation 10398 'zext' 'p_cast724' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_292 : Operation 10399 [1/1] (1.59ns)   --->   "%write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %p_cast724"   --->   Operation 10399 'write' 'write_ln543' <Predicate = (!icmp_ln294)> <Delay = 1.59> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_292 : Operation 10400 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 10400 'br' 'br_ln0' <Predicate = (!icmp_ln294)> <Delay = 0.00>

State 293 <SV = 15> <Delay = 0.00>
ST_293 : Operation 10401 [1/1] (0.00ns)   --->   "%ret_ln314 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:314]   --->   Operation 10401 'ret' 'ret_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [230]  (1.6 ns)

 <State 2>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [231]  (1.6 ns)

 <State 3>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [232]  (1.6 ns)

 <State 4>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [233]  (1.6 ns)

 <State 5>: 1.6ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [234]  (1.6 ns)

 <State 6>: 0.759ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) with incoming values : ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) [237]  (0 ns)
	'add' operation ('add_ln76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:76) [241]  (0.707 ns)
	blocking operation 0.052 ns on control path)

 <State 7>: 2.76ns
The critical path consists of the following:
	fifo read on port 'bias_in_V' [245]  (1.6 ns)
	'store' operation ('store_ln78', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:78) of variable 'trunc_ln708' on array 'bias_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [256]  (1.16 ns)

 <State 8>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) with incoming values : ('add_ln80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) [272]  (0.603 ns)

 <State 9>: 0.727ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) with incoming values : ('add_ln80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) [272]  (0 ns)
	'add' operation ('add_ln80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:80) [276]  (0.725 ns)
	blocking operation 0.00175 ns on control path)

 <State 10>: 2.76ns
The critical path consists of the following:
	fifo read on port 'weight_in_V' [280]  (1.6 ns)
	'store' operation ('store_ln82', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82) of variable 'trunc_ln708_1' on array 'weight_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [291]  (1.16 ns)

 <State 11>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) with incoming values : ('add_ln84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) [307]  (0.603 ns)

 <State 12>: 0.715ns
The critical path consists of the following:
	'phi' operation ('k', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) with incoming values : ('add_ln84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) [307]  (0 ns)
	'add' operation ('add_ln84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84) [311]  (0.715 ns)

 <State 13>: 2.76ns
The critical path consists of the following:
	fifo read on port 'data_in_V' [315]  (1.6 ns)
	'store' operation ('store_ln86', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:86) of variable 'trunc_ln708_2' on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [326]  (1.16 ns)

 <State 14>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ko', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) with incoming values : ('add_ln89', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [342]  (0.603 ns)

 <State 15>: 0.705ns
The critical path consists of the following:
	'phi' operation ('phi_mul', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) with incoming values : ('add_ln89_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [343]  (0 ns)
	'add' operation ('add_ln89_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [344]  (0.705 ns)

 <State 16>: 1.87ns
The critical path consists of the following:
	'phi' operation ('ki', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96) with incoming values : ('add_ln96', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:96) [650]  (0 ns)
	'add' operation ('empty_93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [660]  (0.708 ns)
	'getelementptr' operation ('bias_l2_0_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [664]  (0 ns)
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [665]  (1.16 ns)

 <State 17>: 2.71ns
The critical path consists of the following:
	'load' operation ('bias_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) on array 'bias_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:18 [665]  (1.16 ns)
	'mux' operation ('tmp_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [672]  (0.393 ns)
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [676]  (1.16 ns)

 <State 18>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [678]  (1.16 ns)

 <State 19>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [731]  (1.16 ns)

 <State 20>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [682]  (1.16 ns)

 <State 21>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [684]  (1.16 ns)

 <State 22>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [686]  (1.16 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [688]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [690]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [692]  (1.16 ns)

 <State 26>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [694]  (1.16 ns)

 <State 27>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [696]  (1.16 ns)

 <State 28>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [851]  (1.16 ns)

 <State 29>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [700]  (1.16 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [702]  (1.16 ns)

 <State 31>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [704]  (1.16 ns)

 <State 32>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [706]  (1.16 ns)

 <State 33>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [810]  (1.16 ns)

 <State 34>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [710]  (1.16 ns)

 <State 35>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [712]  (1.16 ns)

 <State 36>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [714]  (1.16 ns)

 <State 37>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [716]  (1.16 ns)

 <State 38>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [718]  (1.16 ns)

 <State 39>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [720]  (1.16 ns)

 <State 40>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [722]  (1.16 ns)

 <State 41>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:102) of variable 'conv79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89 on array 'output_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [724]  (1.16 ns)

 <State 42>: 0.715ns
The critical path consists of the following:
	'or' operation ('empty_94', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [882]  (0 ns)
	'add' operation ('empty_96', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:89) [890]  (0.715 ns)

 <State 43>: 4.03ns
The critical path consists of the following:
	'phi' operation ('r', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) with incoming values : ('select_ln108_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [907]  (0 ns)
	'add' operation ('empty_106', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [916]  (0.436 ns)
	'sub' operation ('p_mid1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [944]  (0.708 ns)
	'select' operation ('select_ln108_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [945]  (0.278 ns)
	'add' operation ('add_ln108_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [992]  (0.725 ns)
	'add' operation ('add_ln125_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:125) [1110]  (0.725 ns)
	'getelementptr' operation ('weight_l2_0_addr_8', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) [1113]  (0 ns)
	'load' operation ('weight_l2_0_load_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:124) on array 'weight_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:19 [1114]  (1.16 ns)

 <State 44>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_163', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3377]  (1.16 ns)
	'mux' operation ('tmp_190', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3384]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_190', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3385]  (1.16 ns)

 <State 45>: 2.73ns
The critical path consists of the following:
	'add' operation ('empty_109', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [921]  (0.572 ns)
	'select' operation ('select_ln108_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [968]  (0.293 ns)
	'add' operation ('add_ln141_168', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [3438]  (0.705 ns)
	'getelementptr' operation ('data_l2_0_addr_169', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3441]  (0 ns)
	'load' operation ('data_l2_0_load_168', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3442]  (1.16 ns)

 <State 46>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3429]  (1.16 ns)
	'mux' operation ('tmp_194', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3436]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_194', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3437]  (1.16 ns)

 <State 47>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_169', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3455]  (1.16 ns)
	'mux' operation ('tmp_196', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3462]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_196', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3463]  (1.16 ns)

 <State 48>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_171', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3481]  (1.16 ns)
	'mux' operation ('tmp_198', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3488]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_198', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3489]  (1.16 ns)

 <State 49>: 2.87ns
The critical path consists of the following:
	'select' operation ('select_ln108_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [973]  (0.293 ns)
	'add' operation ('add_ln141_175', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [3529]  (0.705 ns)
	'add' operation ('add_ln141_176', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [3542]  (0.715 ns)
	'getelementptr' operation ('data_l2_1_addr_177', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3545]  (0 ns)
	'load' operation ('data_l2_1_load_176', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3546]  (1.16 ns)

 <State 50>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_175', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3533]  (1.16 ns)
	'mux' operation ('tmp_202', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3540]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_202', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3541]  (1.16 ns)

 <State 51>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_177', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3559]  (1.16 ns)
	'mux' operation ('tmp_204', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3566]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_204', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3567]  (1.16 ns)

 <State 52>: 2.73ns
The critical path consists of the following:
	'add' operation ('empty_110', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [925]  (0.572 ns)
	'select' operation ('select_ln108_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [978]  (0.293 ns)
	'add' operation ('add_ln141_182', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [3620]  (0.705 ns)
	'getelementptr' operation ('data_l2_0_addr_183', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3623]  (0 ns)
	'load' operation ('data_l2_0_load_182', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3624]  (1.16 ns)

 <State 53>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_181', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3611]  (1.16 ns)
	'mux' operation ('tmp_208', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3618]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_208', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3619]  (1.16 ns)

 <State 54>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_183', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3637]  (1.16 ns)
	'mux' operation ('tmp_210', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3644]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_210', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3645]  (1.16 ns)

 <State 55>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3663]  (1.16 ns)
	'mux' operation ('tmp_212', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3670]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_212', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3671]  (1.16 ns)

 <State 56>: 4.3ns
The critical path consists of the following:
	'add' operation ('empty_111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [927]  (0.708 ns)
	'add' operation ('empty_112', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [930]  (0.706 ns)
	'select' operation ('select_ln108_11', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:108) [986]  (0.308 ns)
	'add' operation ('add_ln141_189', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [3711]  (0.705 ns)
	'add' operation ('add_ln141_190', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [3724]  (0.715 ns)
	'getelementptr' operation ('data_l2_1_addr_191', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3727]  (0 ns)
	'load' operation ('data_l2_1_load_190', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3728]  (1.16 ns)

 <State 57>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_189', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3715]  (1.16 ns)
	'mux' operation ('tmp_216', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3722]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_216', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3723]  (1.16 ns)

 <State 58>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_191', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3741]  (1.16 ns)
	'mux' operation ('tmp_218', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3748]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_218', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3749]  (1.16 ns)

 <State 59>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_193', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3767]  (1.16 ns)
	'mux' operation ('tmp_220', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3774]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_220', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3775]  (1.16 ns)

 <State 60>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1226]  (1.16 ns)
	'mux' operation ('tmp_27', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1233]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_27', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1234]  (1.16 ns)

 <State 61>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1239]  (1.16 ns)
	'mux' operation ('tmp_28', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1246]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_28', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1247]  (1.16 ns)

 <State 62>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1265]  (1.16 ns)
	'mux' operation ('tmp_30', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1272]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_30', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1273]  (1.16 ns)

 <State 63>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_5', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1291]  (1.16 ns)
	'mux' operation ('tmp_32', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1298]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_32', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1299]  (1.16 ns)

 <State 64>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1320]  (1.16 ns)
	'mux' operation ('tmp_34', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1327]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_34', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1328]  (1.16 ns)

 <State 65>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1346]  (1.16 ns)
	'mux' operation ('tmp_36', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1353]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_36', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1354]  (1.16 ns)

 <State 66>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_11', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1372]  (1.16 ns)
	'mux' operation ('tmp_38', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1379]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_38', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1380]  (1.16 ns)

 <State 67>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1398]  (1.16 ns)
	'mux' operation ('tmp_40', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1405]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_40', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1406]  (1.16 ns)

 <State 68>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1426]  (1.16 ns)
	'mux' operation ('tmp_42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1433]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1434]  (1.16 ns)

 <State 69>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_17', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1452]  (1.16 ns)
	'mux' operation ('tmp_44', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1459]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_44', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1460]  (1.16 ns)

 <State 70>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_19', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1478]  (1.16 ns)
	'mux' operation ('tmp_46', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1485]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_46', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1486]  (1.16 ns)

 <State 71>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_21', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1506]  (1.16 ns)
	'mux' operation ('tmp_48', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1513]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_48', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1514]  (1.16 ns)

 <State 72>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_23', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1532]  (1.16 ns)
	'mux' operation ('tmp_50', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1539]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_50', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1540]  (1.16 ns)

 <State 73>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_25', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1558]  (1.16 ns)
	'mux' operation ('tmp_52', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1565]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_52', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1566]  (1.16 ns)

 <State 74>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_27', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1584]  (1.16 ns)
	'mux' operation ('tmp_54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1591]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1592]  (1.16 ns)

 <State 75>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_29', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1610]  (1.16 ns)
	'mux' operation ('tmp_56', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1617]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_56', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1618]  (1.16 ns)

 <State 76>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_31', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1636]  (1.16 ns)
	'mux' operation ('tmp_58', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1643]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_58', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1644]  (1.16 ns)

 <State 77>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_33', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1662]  (1.16 ns)
	'mux' operation ('tmp_60', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1669]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_60', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1670]  (1.16 ns)

 <State 78>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_35', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1688]  (1.16 ns)
	'mux' operation ('tmp_62', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1695]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_62', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1696]  (1.16 ns)

 <State 79>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_37', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1714]  (1.16 ns)
	'mux' operation ('tmp_64', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1721]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_64', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1722]  (1.16 ns)

 <State 80>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_39', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1740]  (1.16 ns)
	'mux' operation ('tmp_66', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1747]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_66', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1748]  (1.16 ns)

 <State 81>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_41', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1766]  (1.16 ns)
	'mux' operation ('tmp_68', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1773]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_68', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1774]  (1.16 ns)

 <State 82>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_43', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1792]  (1.16 ns)
	'mux' operation ('tmp_70', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1799]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_70', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1800]  (1.16 ns)

 <State 83>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_45', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1818]  (1.16 ns)
	'mux' operation ('tmp_72', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1825]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_72', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1826]  (1.16 ns)

 <State 84>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_47', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1844]  (1.16 ns)
	'mux' operation ('tmp_74', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1851]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_74', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1852]  (1.16 ns)

 <State 85>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_56', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1967]  (1.16 ns)
	'mux' operation ('tmp_83', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1974]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_83', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1975]  (1.16 ns)

 <State 86>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_58', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1993]  (1.16 ns)
	'mux' operation ('tmp_85', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2000]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_85', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2001]  (1.16 ns)

 <State 87>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_60', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2019]  (1.16 ns)
	'mux' operation ('tmp_87', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2026]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_87', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2027]  (1.16 ns)

 <State 88>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_62', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2045]  (1.16 ns)
	'mux' operation ('tmp_89', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2052]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_89', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2053]  (1.16 ns)

 <State 89>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_64', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2073]  (1.16 ns)
	'mux' operation ('tmp_91', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2080]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_91', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2081]  (1.16 ns)

 <State 90>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_66', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2099]  (1.16 ns)
	'mux' operation ('tmp_93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2106]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_93', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2107]  (1.16 ns)

 <State 91>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_68', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2125]  (1.16 ns)
	'mux' operation ('tmp_95', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2132]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_95', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2133]  (1.16 ns)

 <State 92>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_70', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2151]  (1.16 ns)
	'mux' operation ('tmp_97', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2158]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_97', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2159]  (1.16 ns)

 <State 93>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_72', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2177]  (1.16 ns)
	'mux' operation ('tmp_99', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2184]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_99', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2185]  (1.16 ns)

 <State 94>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_74', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2203]  (1.16 ns)
	'mux' operation ('tmp_101', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2210]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_101', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2211]  (1.16 ns)

 <State 95>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2229]  (1.16 ns)
	'mux' operation ('tmp_103', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2236]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_103', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2237]  (1.16 ns)

 <State 96>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_78', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2255]  (1.16 ns)
	'mux' operation ('tmp_105', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2262]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_105', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2263]  (1.16 ns)

 <State 97>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2281]  (1.16 ns)
	'mux' operation ('tmp_107', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2288]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_107', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2289]  (1.16 ns)

 <State 98>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_82', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2307]  (1.16 ns)
	'mux' operation ('tmp_109', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2314]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_109', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2315]  (1.16 ns)

 <State 99>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_84', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2333]  (1.16 ns)
	'mux' operation ('tmp_111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2340]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2341]  (1.16 ns)

 <State 100>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_86', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2359]  (1.16 ns)
	'mux' operation ('tmp_113', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2366]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_113', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2367]  (1.16 ns)

 <State 101>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_88', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2385]  (1.16 ns)
	'mux' operation ('tmp_115', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2392]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_115', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2393]  (1.16 ns)

 <State 102>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_90', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2411]  (1.16 ns)
	'mux' operation ('tmp_117', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2418]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_117', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2419]  (1.16 ns)

 <State 103>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_92', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2437]  (1.16 ns)
	'mux' operation ('tmp_119', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2444]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_119', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2445]  (1.16 ns)

 <State 104>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_94', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2463]  (1.16 ns)
	'mux' operation ('tmp_121', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2470]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_121', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2471]  (1.16 ns)

 <State 105>: 3.27ns
The critical path consists of the following:
	'add' operation ('empty_102', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:110) [2511]  (0.705 ns)
	'add' operation ('add_ln141_105', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [2606]  (0.705 ns)
	'add' operation ('add_ln141_110', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:141) [2673]  (0.705 ns)
	'getelementptr' operation ('data_l2_1_addr_111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2676]  (0 ns)
	'load' operation ('data_l2_1_load_110', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2677]  (1.16 ns)

 <State 106>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_110', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2677]  (1.16 ns)
	'mux' operation ('tmp_137', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2684]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_137', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2685]  (1.16 ns)

 <State 107>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_112', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2705]  (1.16 ns)
	'mux' operation ('tmp_139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2712]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2713]  (1.16 ns)

 <State 108>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_114', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2731]  (1.16 ns)
	'mux' operation ('tmp_141', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2738]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_141', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2739]  (1.16 ns)

 <State 109>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_116', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2757]  (1.16 ns)
	'mux' operation ('tmp_143', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2764]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_143', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2765]  (1.16 ns)

 <State 110>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_118', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2783]  (1.16 ns)
	'mux' operation ('tmp_145', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2790]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_145', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2791]  (1.16 ns)

 <State 111>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_120', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2811]  (1.16 ns)
	'mux' operation ('tmp_147', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2818]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_147', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2819]  (1.16 ns)

 <State 112>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_122', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2837]  (1.16 ns)
	'mux' operation ('tmp_149', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2844]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_149', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2845]  (1.16 ns)

 <State 113>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_124', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2863]  (1.16 ns)
	'mux' operation ('tmp_151', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2870]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_151', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2871]  (1.16 ns)

 <State 114>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_126', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2889]  (1.16 ns)
	'mux' operation ('tmp_153', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2896]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_153', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2897]  (1.16 ns)

 <State 115>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_128', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2915]  (1.16 ns)
	'mux' operation ('tmp_155', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2922]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_155', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2923]  (1.16 ns)

 <State 116>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_130', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2941]  (1.16 ns)
	'mux' operation ('tmp_157', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2948]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_157', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2949]  (1.16 ns)

 <State 117>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_132', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2967]  (1.16 ns)
	'mux' operation ('tmp_159', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2974]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_159', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [2975]  (1.16 ns)

 <State 118>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2993]  (1.16 ns)
	'mux' operation ('tmp_161', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3000]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_161', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3001]  (1.16 ns)

 <State 119>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_136', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3019]  (1.16 ns)
	'mux' operation ('tmp_163', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3026]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_163', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3027]  (1.16 ns)

 <State 120>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_138', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3045]  (1.16 ns)
	'mux' operation ('tmp_165', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3052]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_165', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3053]  (1.16 ns)

 <State 121>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_140', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3071]  (1.16 ns)
	'mux' operation ('tmp_167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3078]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3079]  (1.16 ns)

 <State 122>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_142', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3097]  (1.16 ns)
	'mux' operation ('tmp_169', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3104]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_169', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3105]  (1.16 ns)

 <State 123>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_144', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3123]  (1.16 ns)
	'mux' operation ('tmp_171', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3130]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_171', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3131]  (1.16 ns)

 <State 124>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_146', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3149]  (1.16 ns)
	'mux' operation ('tmp_173', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3156]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_173', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3157]  (1.16 ns)

 <State 125>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_148', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3180]  (1.16 ns)
	'mux' operation ('tmp_175', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3187]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_175', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3188]  (1.16 ns)

 <State 126>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_150', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3206]  (1.16 ns)
	'mux' operation ('tmp_177', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3213]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_177', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3214]  (1.16 ns)

 <State 127>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_152', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3232]  (1.16 ns)
	'mux' operation ('tmp_179', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3239]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_179', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3240]  (1.16 ns)

 <State 128>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_154', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3258]  (1.16 ns)
	'mux' operation ('tmp_181', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3265]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_181', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3266]  (1.16 ns)

 <State 129>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_156', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3284]  (1.16 ns)
	'mux' operation ('tmp_183', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3291]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_183', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3292]  (1.16 ns)

 <State 130>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_158', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3310]  (1.16 ns)
	'mux' operation ('tmp_185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3317]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3318]  (1.16 ns)

 <State 131>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_2_load_160', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[2]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [3336]  (1.16 ns)
	'mux' operation ('tmp_187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [3343]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_187', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [3344]  (1.16 ns)

 <State 132>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1874]  (1.16 ns)
	'mux' operation ('tmp_76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1881]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_76', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1882]  (1.16 ns)

 <State 133>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_50', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1887]  (1.16 ns)
	'mux' operation ('tmp_77', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1894]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_77', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1895]  (1.16 ns)

 <State 134>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_3_load_52', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1913]  (1.16 ns)
	'mux' operation ('tmp_79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1920]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_79', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1921]  (1.16 ns)

 <State 135>: 2.71ns
The critical path consists of the following:
	'load' operation ('data_l2_1_load_54', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [1939]  (1.16 ns)
	'mux' operation ('tmp_81', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [1946]  (0.393 ns)
	'store' operation ('store_ln139', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139) of variable 'tmp_81', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140 on array 'data_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:25 [1947]  (1.16 ns)

 <State 136>: 3.75ns
The critical path consists of the following:
	'load' operation ('data_l2_0_load_98', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) on array 'data_l2[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:20 [2519]  (1.16 ns)
	'mux' operation ('tmp_125', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:140) [2526]  (0.393 ns)
	'mul' operation ('mul_ln192', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [3847]  (1.55 ns)
	'add' operation of DSP[3862] ('add_ln186_197', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [3862]  (0.645 ns)

 <State 137>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[4677] ('add_ln186_342', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4677]  (0.645 ns)
	'add' operation ('add_ln186_86', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4679]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_86', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [4690]  (1.16 ns)

 <State 138>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[3863] ('add_ln186_198', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [3863]  (0.645 ns)
	'add' operation ('add_ln186', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [3865]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [3866]  (1.16 ns)

 <State 139>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[3905] ('add_ln186_204', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [3905]  (0.645 ns)
	'add' operation ('add_ln186_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [3907]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [3909]  (1.16 ns)

 <State 140>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[3951] ('add_ln186_210', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [3951]  (0.645 ns)
	'add' operation ('add_ln186_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [3953]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [3963]  (1.16 ns)

 <State 141>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4033]  (1.55 ns)
	'add' operation of DSP[4065] ('add_ln186_227', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4065]  (0.645 ns)

 <State 142>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_59', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4045]  (1.55 ns)
	'add' operation of DSP[4079] ('add_ln186_233', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4079]  (0.645 ns)

 <State 143>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_7', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4098]  (1.55 ns)
	'add' operation of DSP[4131] ('add_ln186_239', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4131]  (0.645 ns)

 <State 144>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_62', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4110]  (1.55 ns)
	'add' operation of DSP[4145] ('add_ln186_245', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4145]  (0.645 ns)

 <State 145>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_8', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4164]  (1.55 ns)
	'add' operation of DSP[4197] ('add_ln186_251', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4197]  (0.645 ns)

 <State 146>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_65', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4176]  (1.55 ns)
	'add' operation of DSP[4211] ('add_ln186_257', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4211]  (0.645 ns)

 <State 147>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_9', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4230]  (1.55 ns)
	'add' operation of DSP[4263] ('add_ln186_263', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4263]  (0.645 ns)

 <State 148>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_68', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4242]  (1.55 ns)
	'add' operation of DSP[4277] ('add_ln186_269', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4277]  (0.645 ns)

 <State 149>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_10', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4296]  (1.55 ns)
	'add' operation of DSP[4329] ('add_ln186_275', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4329]  (0.645 ns)

 <State 150>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_71', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4308]  (1.55 ns)
	'add' operation of DSP[4343] ('add_ln186_281', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4343]  (0.645 ns)

 <State 151>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_11', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4362]  (1.55 ns)
	'add' operation of DSP[4395] ('add_ln186_287', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4395]  (0.645 ns)

 <State 152>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_74', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4374]  (1.55 ns)
	'add' operation of DSP[4409] ('add_ln186_293', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4409]  (0.645 ns)

 <State 153>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_12', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4428]  (1.55 ns)
	'add' operation of DSP[4461] ('add_ln186_299', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4461]  (0.645 ns)

 <State 154>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_77', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4440]  (1.55 ns)
	'add' operation of DSP[4475] ('add_ln186_305', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4475]  (0.645 ns)

 <State 155>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4494]  (1.55 ns)
	'add' operation of DSP[4528] ('add_ln186_311', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4528]  (0.645 ns)

 <State 156>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_80', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4506]  (1.55 ns)
	'add' operation of DSP[4542] ('add_ln186_317', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4542]  (0.645 ns)

 <State 157>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_14', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4561]  (1.55 ns)
	'add' operation of DSP[4595] ('add_ln186_323', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4595]  (0.645 ns)

 <State 158>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_83', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4573]  (1.55 ns)
	'add' operation of DSP[4609] ('add_ln186_329', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4609]  (0.645 ns)

 <State 159>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_85', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [4634]  (1.55 ns)
	'add' operation of DSP[4669] ('add_ln186_338', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [4669]  (0.645 ns)

 <State 160>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_21', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5033]  (1.55 ns)
	'add' operation of DSP[5068] ('add_ln186_407', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5068]  (0.645 ns)

 <State 161>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_104', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5045]  (1.55 ns)
	'add' operation of DSP[5082] ('add_ln186_413', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5082]  (0.645 ns)

 <State 162>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_22', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5101]  (1.55 ns)
	'add' operation of DSP[5136] ('add_ln186_419', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5136]  (0.645 ns)

 <State 163>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_107', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5113]  (1.55 ns)
	'add' operation of DSP[5150] ('add_ln186_425', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5150]  (0.645 ns)

 <State 164>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_23', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5169]  (1.55 ns)
	'add' operation of DSP[5204] ('add_ln186_431', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5204]  (0.645 ns)

 <State 165>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_110', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5181]  (1.55 ns)
	'add' operation of DSP[5218] ('add_ln186_437', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5218]  (0.645 ns)

 <State 166>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_24', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5237]  (1.55 ns)
	'add' operation of DSP[5272] ('add_ln186_443', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5272]  (0.645 ns)

 <State 167>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_113', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5249]  (1.55 ns)
	'add' operation of DSP[5286] ('add_ln186_449', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5286]  (0.645 ns)

 <State 168>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_25', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5305]  (1.55 ns)
	'add' operation of DSP[5340] ('add_ln186_455', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5340]  (0.645 ns)

 <State 169>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_116', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5317]  (1.55 ns)
	'add' operation of DSP[5354] ('add_ln186_461', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5354]  (0.645 ns)

 <State 170>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_26', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5373]  (1.55 ns)
	'add' operation of DSP[5408] ('add_ln186_467', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5408]  (0.645 ns)

 <State 171>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_119', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5385]  (1.55 ns)
	'add' operation of DSP[5422] ('add_ln186_473', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5422]  (0.645 ns)

 <State 172>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_27', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5441]  (1.55 ns)
	'add' operation of DSP[5476] ('add_ln186_479', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5476]  (0.645 ns)

 <State 173>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_122', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5453]  (1.55 ns)
	'add' operation of DSP[5490] ('add_ln186_485', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5490]  (0.645 ns)

 <State 174>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_28', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5509]  (1.55 ns)
	'add' operation of DSP[5544] ('add_ln186_491', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5544]  (0.645 ns)

 <State 175>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5491] ('add_ln186_486', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5491]  (0.645 ns)
	'add' operation ('add_ln186_122', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5493]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_122', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5504]  (1.16 ns)

 <State 176>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5545] ('add_ln186_492', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5545]  (0.645 ns)
	'add' operation ('add_ln186_29', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5547]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_29', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5570]  (1.16 ns)

 <State 177>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5559] ('add_ln186_498', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5559]  (0.645 ns)
	'add' operation ('add_ln186_125', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5561]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_125', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5572]  (1.16 ns)

 <State 178>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5613] ('add_ln186_504', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5613]  (0.645 ns)
	'add' operation ('add_ln186_30', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5615]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_30', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5638]  (1.16 ns)

 <State 179>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5627] ('add_ln186_510', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5627]  (0.645 ns)
	'add' operation ('add_ln186_128', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5629]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_128', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5640]  (1.16 ns)

 <State 180>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5681] ('add_ln186_516', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5681]  (0.645 ns)
	'add' operation ('add_ln186_31', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5683]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_31', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5706]  (1.16 ns)

 <State 181>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5695] ('add_ln186_522', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5695]  (0.645 ns)
	'add' operation ('add_ln186_131', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5697]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_131', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5708]  (1.16 ns)

 <State 182>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5749] ('add_ln186_528', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5749]  (0.645 ns)
	'add' operation ('add_ln186_32', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5751]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_32', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5774]  (1.16 ns)

 <State 183>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5763] ('add_ln186_534', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5763]  (0.645 ns)
	'add' operation ('add_ln186_134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5765]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_134', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5776]  (1.16 ns)

 <State 184>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5817] ('add_ln186_540', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5817]  (0.645 ns)
	'add' operation ('add_ln186_33', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5819]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_33', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5842]  (1.16 ns)

 <State 185>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5831] ('add_ln186_546', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5831]  (0.645 ns)
	'add' operation ('add_ln186_137', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5833]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_137', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[1]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5844]  (1.16 ns)

 <State 186>: 2.68ns
The critical path consists of the following:
	'add' operation of DSP[5885] ('add_ln186_552', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5885]  (0.645 ns)
	'add' operation ('add_ln186_34', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5887]  (0.88 ns)
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_34', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [5910]  (1.16 ns)

 <State 187>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_143', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5929]  (1.55 ns)
	'add' operation of DSP[5966] ('add_ln186_569', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5966]  (0.645 ns)

 <State 188>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_35', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5985]  (1.55 ns)
	'add' operation of DSP[6020] ('add_ln186_575', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6020]  (0.645 ns)

 <State 189>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_146', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [5997]  (1.55 ns)
	'add' operation of DSP[6034] ('add_ln186_581', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6034]  (0.645 ns)

 <State 190>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_36', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6053]  (1.55 ns)
	'add' operation of DSP[6088] ('add_ln186_587', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6088]  (0.645 ns)

 <State 191>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_149', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6065]  (1.55 ns)
	'add' operation of DSP[6102] ('add_ln186_593', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6102]  (0.645 ns)

 <State 192>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_37', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6121]  (1.55 ns)
	'add' operation of DSP[6156] ('add_ln186_599', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6156]  (0.645 ns)

 <State 193>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_152', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6133]  (1.55 ns)
	'add' operation of DSP[6170] ('add_ln186_605', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6170]  (0.645 ns)

 <State 194>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_38', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6189]  (1.55 ns)
	'add' operation of DSP[6224] ('add_ln186_611', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6224]  (0.645 ns)

 <State 195>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_155', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6201]  (1.55 ns)
	'add' operation of DSP[6238] ('add_ln186_617', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6238]  (0.645 ns)

 <State 196>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_39', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6257]  (1.55 ns)
	'add' operation of DSP[6292] ('add_ln186_623', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6292]  (0.645 ns)

 <State 197>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_158', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6269]  (1.55 ns)
	'add' operation of DSP[6306] ('add_ln186_629', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6306]  (0.645 ns)

 <State 198>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_40', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6325]  (1.55 ns)
	'add' operation of DSP[6360] ('add_ln186_635', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6360]  (0.645 ns)

 <State 199>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_161', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6337]  (1.55 ns)
	'add' operation of DSP[6374] ('add_ln186_641', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6374]  (0.645 ns)

 <State 200>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_41', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6393]  (1.55 ns)
	'add' operation of DSP[6428] ('add_ln186_647', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6428]  (0.645 ns)

 <State 201>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_164', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6405]  (1.55 ns)
	'add' operation of DSP[6442] ('add_ln186_653', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6442]  (0.645 ns)

 <State 202>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6461]  (1.55 ns)
	'add' operation of DSP[6496] ('add_ln186_659', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6496]  (0.645 ns)

 <State 203>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6473]  (1.55 ns)
	'add' operation of DSP[6510] ('add_ln186_665', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6510]  (0.645 ns)

 <State 204>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_43', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6529]  (1.55 ns)
	'add' operation of DSP[6564] ('add_ln186_671', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6564]  (0.645 ns)

 <State 205>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_170', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6541]  (1.55 ns)
	'add' operation of DSP[6578] ('add_ln186_677', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6578]  (0.645 ns)

 <State 206>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_44', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6597]  (1.55 ns)
	'add' operation of DSP[6632] ('add_ln186_683', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6632]  (0.645 ns)

 <State 207>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_173', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6609]  (1.55 ns)
	'add' operation of DSP[6646] ('add_ln186_689', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6646]  (0.645 ns)

 <State 208>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_45', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6665]  (1.55 ns)
	'add' operation of DSP[6700] ('add_ln186_695', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6700]  (0.645 ns)

 <State 209>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_176', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6677]  (1.55 ns)
	'add' operation of DSP[6714] ('add_ln186_701', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6714]  (0.645 ns)

 <State 210>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_46', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6733]  (1.55 ns)
	'add' operation of DSP[6768] ('add_ln186_707', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6768]  (0.645 ns)

 <State 211>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_179', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6745]  (1.55 ns)
	'add' operation of DSP[6782] ('add_ln186_713', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6782]  (0.645 ns)

 <State 212>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_47', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6801]  (1.55 ns)
	'add' operation of DSP[6836] ('add_ln186_719', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6836]  (0.645 ns)

 <State 213>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_182', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6813]  (1.55 ns)
	'add' operation of DSP[6850] ('add_ln186_725', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6850]  (0.645 ns)

 <State 214>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_48', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6869]  (1.55 ns)
	'add' operation of DSP[6902] ('add_ln186_731', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6902]  (0.645 ns)

 <State 215>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6881]  (1.55 ns)
	'add' operation of DSP[6916] ('add_ln186_737', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6916]  (0.645 ns)

 <State 216>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6934]  (1.55 ns)
	'add' operation of DSP[6963] ('add_ln186_743', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6963]  (0.645 ns)

 <State 217>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_188', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6946]  (1.55 ns)
	'add' operation of DSP[6977] ('add_ln186_749', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6977]  (0.645 ns)

 <State 218>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_50', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [6994]  (1.55 ns)
	'add' operation of DSP[7017] ('add_ln186_755', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7017]  (0.645 ns)

 <State 219>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_191', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [7006]  (1.55 ns)
	'add' operation of DSP[7031] ('add_ln186_761', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7031]  (0.645 ns)

 <State 220>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [7047]  (1.55 ns)
	'add' operation of DSP[7062] ('add_ln186_767', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7062]  (0.645 ns)

 <State 221>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_194', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [7057]  (1.55 ns)
	'add' operation of DSP[7076] ('add_ln186_773', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7076]  (0.645 ns)

 <State 222>: 2.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln192_195', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:192) [7087]  (1.55 ns)
	'add' operation of DSP[7099] ('add_ln186_779', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7099]  (0.645 ns)

 <State 223>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[7099] ('add_ln186_779', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7099]  (0.645 ns)

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 0ns
The critical path consists of the following:

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0ns
The critical path consists of the following:

 <State 229>: 0ns
The critical path consists of the following:

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 0ns
The critical path consists of the following:

 <State 232>: 0ns
The critical path consists of the following:

 <State 233>: 0ns
The critical path consists of the following:

 <State 234>: 0ns
The critical path consists of the following:

 <State 235>: 0ns
The critical path consists of the following:

 <State 236>: 0ns
The critical path consists of the following:

 <State 237>: 0ns
The critical path consists of the following:

 <State 238>: 0ns
The critical path consists of the following:

 <State 239>: 0ns
The critical path consists of the following:

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 0ns
The critical path consists of the following:

 <State 242>: 0ns
The critical path consists of the following:

 <State 243>: 0ns
The critical path consists of the following:

 <State 244>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[5899] ('mul_ln198_140', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198) [5795]  (0.996 ns)

 <State 245>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[5899] ('mul_ln198_140', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198) [5795]  (0.996 ns)

 <State 246>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[5953] ('mul_ln198_33', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:198) [5851]  (0.996 ns)

 <State 247>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[5899] ('add_ln186_558', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5899]  (0.645 ns)
	'add' operation ('add_ln186_140', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5901]  (0.88 ns)

 <State 248>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[5953] ('add_ln186_564', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5953]  (0.645 ns)
	'add' operation ('add_ln186_35', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5955]  (0.88 ns)

 <State 249>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[5967] ('add_ln186_570', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5967]  (0.645 ns)
	'add' operation ('add_ln186_143', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [5969]  (0.88 ns)

 <State 250>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6021] ('add_ln186_576', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6021]  (0.645 ns)
	'add' operation ('add_ln186_36', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6023]  (0.88 ns)

 <State 251>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6035] ('add_ln186_582', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6035]  (0.645 ns)
	'add' operation ('add_ln186_146', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6037]  (0.88 ns)

 <State 252>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6089] ('add_ln186_588', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6089]  (0.645 ns)
	'add' operation ('add_ln186_37', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6091]  (0.88 ns)

 <State 253>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6103] ('add_ln186_594', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6103]  (0.645 ns)
	'add' operation ('add_ln186_149', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6105]  (0.88 ns)

 <State 254>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6157] ('add_ln186_600', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6157]  (0.645 ns)
	'add' operation ('add_ln186_38', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6159]  (0.88 ns)

 <State 255>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6171] ('add_ln186_606', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6171]  (0.645 ns)
	'add' operation ('add_ln186_152', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6173]  (0.88 ns)

 <State 256>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6225] ('add_ln186_612', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6225]  (0.645 ns)
	'add' operation ('add_ln186_39', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6227]  (0.88 ns)

 <State 257>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6239] ('add_ln186_618', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6239]  (0.645 ns)
	'add' operation ('add_ln186_155', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6241]  (0.88 ns)

 <State 258>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6293] ('add_ln186_624', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6293]  (0.645 ns)
	'add' operation ('add_ln186_40', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6295]  (0.88 ns)

 <State 259>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6307] ('add_ln186_630', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6307]  (0.645 ns)
	'add' operation ('add_ln186_158', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6309]  (0.88 ns)

 <State 260>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6361] ('add_ln186_636', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6361]  (0.645 ns)
	'add' operation ('add_ln186_41', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6363]  (0.88 ns)

 <State 261>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6375] ('add_ln186_642', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6375]  (0.645 ns)
	'add' operation ('add_ln186_161', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6377]  (0.88 ns)

 <State 262>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6429] ('add_ln186_648', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6429]  (0.645 ns)
	'add' operation ('add_ln186_42', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6431]  (0.88 ns)

 <State 263>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6443] ('add_ln186_654', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6443]  (0.645 ns)
	'add' operation ('add_ln186_164', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6445]  (0.88 ns)

 <State 264>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6497] ('add_ln186_660', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6497]  (0.645 ns)
	'add' operation ('add_ln186_43', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6499]  (0.88 ns)

 <State 265>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6511] ('add_ln186_666', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6511]  (0.645 ns)
	'add' operation ('add_ln186_167', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6513]  (0.88 ns)

 <State 266>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6565] ('add_ln186_672', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6565]  (0.645 ns)
	'add' operation ('add_ln186_44', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6567]  (0.88 ns)

 <State 267>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6579] ('add_ln186_678', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6579]  (0.645 ns)
	'add' operation ('add_ln186_170', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6581]  (0.88 ns)

 <State 268>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6633] ('add_ln186_684', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6633]  (0.645 ns)
	'add' operation ('add_ln186_45', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6635]  (0.88 ns)

 <State 269>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6647] ('add_ln186_690', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6647]  (0.645 ns)
	'add' operation ('add_ln186_173', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6649]  (0.88 ns)

 <State 270>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6701] ('add_ln186_696', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6701]  (0.645 ns)
	'add' operation ('add_ln186_46', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6703]  (0.88 ns)

 <State 271>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6715] ('add_ln186_702', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6715]  (0.645 ns)
	'add' operation ('add_ln186_176', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6717]  (0.88 ns)

 <State 272>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6769] ('add_ln186_708', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6769]  (0.645 ns)
	'add' operation ('add_ln186_47', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6771]  (0.88 ns)

 <State 273>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6783] ('add_ln186_714', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6783]  (0.645 ns)
	'add' operation ('add_ln186_179', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6785]  (0.88 ns)

 <State 274>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6837] ('add_ln186_720', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6837]  (0.645 ns)
	'add' operation ('add_ln186_48', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6839]  (0.88 ns)

 <State 275>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6851] ('add_ln186_726', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6851]  (0.645 ns)
	'add' operation ('add_ln186_182', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6853]  (0.88 ns)

 <State 276>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6903] ('add_ln186_732', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6903]  (0.645 ns)
	'add' operation ('add_ln186_49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6905]  (0.88 ns)

 <State 277>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6917] ('add_ln186_738', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6917]  (0.645 ns)
	'add' operation ('add_ln186_185', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6919]  (0.88 ns)

 <State 278>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6964] ('add_ln186_744', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6964]  (0.645 ns)
	'add' operation ('add_ln186_50', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6966]  (0.88 ns)

 <State 279>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[6978] ('add_ln186_750', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6978]  (0.645 ns)
	'add' operation ('add_ln186_188', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [6980]  (0.88 ns)

 <State 280>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[7018] ('add_ln186_756', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7018]  (0.645 ns)
	'add' operation ('add_ln186_51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7020]  (0.88 ns)

 <State 281>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[7032] ('add_ln186_762', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7032]  (0.645 ns)
	'add' operation ('add_ln186_191', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7034]  (0.88 ns)

 <State 282>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[7063] ('add_ln186_768', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7063]  (0.645 ns)
	'add' operation ('add_ln186_52', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7065]  (0.88 ns)

 <State 283>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[7077] ('add_ln186_774', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7077]  (0.645 ns)
	'add' operation ('add_ln186_194', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7079]  (0.88 ns)

 <State 284>: 1.52ns
The critical path consists of the following:
	'add' operation of DSP[7100] ('add_ln186_780', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7100]  (0.645 ns)
	'add' operation ('add_ln186_195', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186) [7102]  (0.88 ns)

 <State 285>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_51', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [7043]  (1.16 ns)

 <State 286>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln279', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:279) of variable 'add_ln186_53', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:186 on array 'output_l1[3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [7103]  (1.16 ns)

 <State 287>: 0ns
The critical path consists of the following:

 <State 288>: 1.87ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten33', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) with incoming values : ('select_ln295_6', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7123]  (0 ns)
	'icmp' operation ('icmp_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7134]  (0.593 ns)
	'select' operation ('select_ln295_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7136]  (0.278 ns)
	'mul' operation of DSP[7155] ('mul_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7138]  (0.996 ns)

 <State 289>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[7155] ('mul_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7138]  (0.996 ns)

 <State 290>: 1.74ns
The critical path consists of the following:
	'phi' operation ('wh', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) with incoming values : ('add_ln296', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) [7125]  (0 ns)
	'icmp' operation ('icmp_ln296', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) [7143]  (0.619 ns)
	'and' operation ('and_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7144]  (0.122 ns)
	'or' operation ('or_ln295', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7147]  (0 ns)
	'select' operation ('select_ln295_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:295) [7148]  (0.293 ns)
	'add' operation ('add_ln296', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:296) [7168]  (0.706 ns)

 <State 291>: 1.8ns
The critical path consists of the following:
	'add' operation of DSP[7155] ('add_ln297', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) [7155]  (0.645 ns)
	'getelementptr' operation ('output_l1_0_addr_49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) [7157]  (0 ns)
	'load' operation ('output_l1_0_load_49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [7158]  (1.16 ns)

 <State 292>: 3.15ns
The critical path consists of the following:
	'load' operation ('output_l1_0_load_49', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) on array 'output_l1[0]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:26 [7158]  (1.16 ns)
	'mux' operation ('__Repl2__', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:297) [7165]  (0.393 ns)
	fifo write on port 'conv_out_V' [7167]  (1.6 ns)

 <State 293>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
