#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000012f04f9e030 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000012f04f9e1c0 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0000012f04fb1460 .functor NOT 1, L_0000012f0500a200, C4<0>, C4<0>, C4<0>;
L_0000012f04fb1620 .functor XOR 32, L_0000012f0500b240, L_0000012f0500b2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012f04fb0d60 .functor XOR 32, L_0000012f04fb1620, L_0000012f0500b740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012f04f9d080_0 .net *"_ivl_10", 31 0, L_0000012f0500b740;  1 drivers
v0000012f04f9c180_0 .net *"_ivl_12", 31 0, L_0000012f04fb0d60;  1 drivers
v0000012f04f9c680_0 .net *"_ivl_2", 31 0, L_0000012f0500ac00;  1 drivers
v0000012f04f9c720_0 .net *"_ivl_4", 31 0, L_0000012f0500b240;  1 drivers
v0000012f04f9c220_0 .net *"_ivl_6", 31 0, L_0000012f0500b2e0;  1 drivers
v0000012f0500b1a0_0 .net *"_ivl_8", 31 0, L_0000012f04fb1620;  1 drivers
v0000012f0500afc0_0 .var "clk", 0 0;
v0000012f0500a5c0_0 .net "in", 31 0, v0000012f04f9cf40_0;  1 drivers
v0000012f0500aac0_0 .net "out_dut", 31 0, L_0000012f0500b600;  1 drivers
v0000012f0500b100_0 .net "out_ref", 31 0, L_0000012f0500a700;  1 drivers
v0000012f05009f80_0 .var/2u "stats1", 159 0;
v0000012f0500a980_0 .var/2u "strobe", 0 0;
v0000012f0500a2a0_0 .net "tb_match", 0 0, L_0000012f0500a200;  1 drivers
v0000012f0500b380_0 .net "tb_mismatch", 0 0, L_0000012f04fb1460;  1 drivers
v0000012f0500a660_0 .net "wavedrom_enable", 0 0, v0000012f04f9cd60_0;  1 drivers
v0000012f05009da0_0 .net "wavedrom_title", 511 0, v0000012f04f9c4a0_0;  1 drivers
L_0000012f0500ac00 .concat [ 32 0 0 0], L_0000012f0500a700;
L_0000012f0500b240 .concat [ 32 0 0 0], L_0000012f0500a700;
L_0000012f0500b2e0 .concat [ 32 0 0 0], L_0000012f0500b600;
L_0000012f0500b740 .concat [ 32 0 0 0], L_0000012f0500a700;
L_0000012f0500a200 .cmp/eeq 32, L_0000012f0500ac00, L_0000012f04fb0d60;
S_0000012f04fa74e0 .scope module, "good1" "RefModule" 3 77, 4 2 0, S_0000012f04f9e1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000012f04f9c9a0_0 .net *"_ivl_1", 7 0, L_0000012f0500b060;  1 drivers
v0000012f04f9c860_0 .net *"_ivl_3", 7 0, L_0000012f0500a0c0;  1 drivers
v0000012f04f9c2c0_0 .net *"_ivl_5", 7 0, L_0000012f0500a8e0;  1 drivers
v0000012f04f9cea0_0 .net *"_ivl_7", 7 0, L_0000012f0500b6a0;  1 drivers
v0000012f04f9c5e0_0 .net "in", 31 0, v0000012f04f9cf40_0;  alias, 1 drivers
v0000012f04f9ca40_0 .net "out", 31 0, L_0000012f0500a700;  alias, 1 drivers
L_0000012f0500b060 .part v0000012f04f9cf40_0, 0, 8;
L_0000012f0500a0c0 .part v0000012f04f9cf40_0, 8, 8;
L_0000012f0500a8e0 .part v0000012f04f9cf40_0, 16, 8;
L_0000012f0500b6a0 .part v0000012f04f9cf40_0, 24, 8;
L_0000012f0500a700 .concat [ 8 8 8 8], L_0000012f0500b6a0, L_0000012f0500a8e0, L_0000012f0500a0c0, L_0000012f0500b060;
S_0000012f04fa7670 .scope module, "stim1" "stimulus_gen" 3 73, 3 5 0, S_0000012f04f9e1c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0000012f04f9cb80_0 .net "clk", 0 0, v0000012f0500afc0_0;  1 drivers
v0000012f04f9cf40_0 .var "in", 31 0;
v0000012f04f9cd60_0 .var "wavedrom_enable", 0 0;
v0000012f04f9c4a0_0 .var "wavedrom_title", 511 0;
E_0000012f04fb57f0/0 .event negedge, v0000012f04f9cb80_0;
E_0000012f04fb57f0/1 .event posedge, v0000012f04f9cb80_0;
E_0000012f04fb57f0 .event/or E_0000012f04fb57f0/0, E_0000012f04fb57f0/1;
S_0000012f04fa7800 .scope task, "wavedrom_start" "wavedrom_start" 3 17, 3 17 0, S_0000012f04fa7670;
 .timescale -12 -12;
v0000012f04f9c360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000012f04f72f30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 20, 3 20 0, S_0000012f04fa7670;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000012f04f730c0 .scope module, "top_module1" "TopModule" 3 81, 5 3 0, S_0000012f04f9e1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v0000012f04f9cae0_0 .net *"_ivl_1", 7 0, L_0000012f0500a7a0;  1 drivers
v0000012f04f9c540_0 .net *"_ivl_3", 7 0, L_0000012f0500b4c0;  1 drivers
v0000012f04f9ccc0_0 .net *"_ivl_5", 7 0, L_0000012f0500a160;  1 drivers
v0000012f04f9ce00_0 .net *"_ivl_7", 7 0, L_0000012f0500ab60;  1 drivers
v0000012f04f9cc20_0 .net "in", 31 0, v0000012f04f9cf40_0;  alias, 1 drivers
v0000012f04f9cfe0_0 .net "out", 31 0, L_0000012f0500b600;  alias, 1 drivers
L_0000012f0500a7a0 .part v0000012f04f9cf40_0, 0, 8;
L_0000012f0500b4c0 .part v0000012f04f9cf40_0, 8, 8;
L_0000012f0500a160 .part v0000012f04f9cf40_0, 16, 8;
L_0000012f0500ab60 .part v0000012f04f9cf40_0, 24, 8;
L_0000012f0500b600 .concat [ 8 8 8 8], L_0000012f0500ab60, L_0000012f0500a160, L_0000012f0500b4c0, L_0000012f0500a7a0;
S_0000012f04f73250 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 87, 3 87 0, S_0000012f04f9e1c0;
 .timescale -12 -12;
E_0000012f04fb56b0 .event edge, v0000012f0500a980_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000012f0500a980_0;
    %nor/r;
    %assign/vec4 v0000012f0500a980_0, 0;
    %wait E_0000012f04fb56b0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000012f04fa7670;
T_3 ;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012f04fb57f0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %assign/vec4 v0000012f04f9cf40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000012f04f72f30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012f04fb57f0;
    %vpi_func 3 32 "$random" 32 {0 0 0};
    %assign/vec4 v0000012f04f9cf40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000012f04f9e1c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f0500afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012f0500a980_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000012f04f9e1c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000012f0500afc0_0;
    %inv;
    %store/vec4 v0000012f0500afc0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000012f04f9e1c0;
T_6 ;
    %vpi_call/w 3 65 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 66 "$dumpvars", 32'sb00000000000000000000000000000001, v0000012f04f9cb80_0, v0000012f0500b380_0, v0000012f0500a5c0_0, v0000012f0500b100_0, v0000012f0500aac0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000012f04f9e1c0;
T_7 ;
    %load/vec4 v0000012f05009f80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 96 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000012f05009f80_0, 64, 32>, &PV<v0000012f05009f80_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 97 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 99 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000012f05009f80_0, 128, 32>, &PV<v0000012f05009f80_0, 0, 32> {0 0 0};
    %vpi_call/w 3 100 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 101 "$display", "Mismatches: %1d in %1d samples", &PV<v0000012f05009f80_0, 128, 32>, &PV<v0000012f05009f80_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000012f04f9e1c0;
T_8 ;
    %wait E_0000012f04fb57f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000012f05009f80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012f05009f80_0, 4, 32;
    %load/vec4 v0000012f0500a2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000012f05009f80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012f05009f80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000012f05009f80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012f05009f80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000012f0500b100_0;
    %load/vec4 v0000012f0500b100_0;
    %load/vec4 v0000012f0500aac0_0;
    %xor;
    %load/vec4 v0000012f0500b100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000012f05009f80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012f05009f80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000012f05009f80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000012f05009f80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000012f04f9e1c0;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 124 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 125 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob004_vector2_test.sv";
    "dataset_code-complete-iccad2023/Prob004_vector2_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob004_vector2/Prob004_vector2_sample01.sv";
