
stm32c0_button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040b8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000128  08004178  08004178  00014178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042a0  080042a0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080042a0  080042a0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080042a0  080042a0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042a0  080042a0  000142a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042a4  080042a4  000142a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080042a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000144  20000010  080042b8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000154  080042b8  00020154  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d399  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024da  00000000  00000000  0002d3d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  0002f8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc0  00000000  00000000  000306b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014b6e  00000000  00000000  00031378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010dc0  00000000  00000000  00045ee6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000807d1  00000000  00000000  00056ca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7477  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000318c  00000000  00000000  000d74c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004160 	.word	0x08004160

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08004160 	.word	0x08004160

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_fdiv>:
 8000220:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000222:	464f      	mov	r7, r9
 8000224:	4646      	mov	r6, r8
 8000226:	46d6      	mov	lr, sl
 8000228:	0245      	lsls	r5, r0, #9
 800022a:	b5c0      	push	{r6, r7, lr}
 800022c:	0047      	lsls	r7, r0, #1
 800022e:	1c0c      	adds	r4, r1, #0
 8000230:	0a6d      	lsrs	r5, r5, #9
 8000232:	0e3f      	lsrs	r7, r7, #24
 8000234:	0fc6      	lsrs	r6, r0, #31
 8000236:	2f00      	cmp	r7, #0
 8000238:	d100      	bne.n	800023c <__aeabi_fdiv+0x1c>
 800023a:	e070      	b.n	800031e <__aeabi_fdiv+0xfe>
 800023c:	2fff      	cmp	r7, #255	; 0xff
 800023e:	d100      	bne.n	8000242 <__aeabi_fdiv+0x22>
 8000240:	e075      	b.n	800032e <__aeabi_fdiv+0x10e>
 8000242:	00eb      	lsls	r3, r5, #3
 8000244:	2580      	movs	r5, #128	; 0x80
 8000246:	04ed      	lsls	r5, r5, #19
 8000248:	431d      	orrs	r5, r3
 800024a:	2300      	movs	r3, #0
 800024c:	4699      	mov	r9, r3
 800024e:	469a      	mov	sl, r3
 8000250:	3f7f      	subs	r7, #127	; 0x7f
 8000252:	0260      	lsls	r0, r4, #9
 8000254:	0a43      	lsrs	r3, r0, #9
 8000256:	4698      	mov	r8, r3
 8000258:	0063      	lsls	r3, r4, #1
 800025a:	0e1b      	lsrs	r3, r3, #24
 800025c:	0fe4      	lsrs	r4, r4, #31
 800025e:	2b00      	cmp	r3, #0
 8000260:	d04e      	beq.n	8000300 <__aeabi_fdiv+0xe0>
 8000262:	2bff      	cmp	r3, #255	; 0xff
 8000264:	d046      	beq.n	80002f4 <__aeabi_fdiv+0xd4>
 8000266:	4642      	mov	r2, r8
 8000268:	00d0      	lsls	r0, r2, #3
 800026a:	2280      	movs	r2, #128	; 0x80
 800026c:	04d2      	lsls	r2, r2, #19
 800026e:	4302      	orrs	r2, r0
 8000270:	4690      	mov	r8, r2
 8000272:	2200      	movs	r2, #0
 8000274:	3b7f      	subs	r3, #127	; 0x7f
 8000276:	0031      	movs	r1, r6
 8000278:	1aff      	subs	r7, r7, r3
 800027a:	464b      	mov	r3, r9
 800027c:	4061      	eors	r1, r4
 800027e:	b2c9      	uxtb	r1, r1
 8000280:	4313      	orrs	r3, r2
 8000282:	2b0f      	cmp	r3, #15
 8000284:	d900      	bls.n	8000288 <__aeabi_fdiv+0x68>
 8000286:	e0b5      	b.n	80003f4 <__aeabi_fdiv+0x1d4>
 8000288:	486e      	ldr	r0, [pc, #440]	; (8000444 <__aeabi_fdiv+0x224>)
 800028a:	009b      	lsls	r3, r3, #2
 800028c:	58c3      	ldr	r3, [r0, r3]
 800028e:	469f      	mov	pc, r3
 8000290:	2300      	movs	r3, #0
 8000292:	4698      	mov	r8, r3
 8000294:	0026      	movs	r6, r4
 8000296:	4645      	mov	r5, r8
 8000298:	4692      	mov	sl, r2
 800029a:	4653      	mov	r3, sl
 800029c:	2b02      	cmp	r3, #2
 800029e:	d100      	bne.n	80002a2 <__aeabi_fdiv+0x82>
 80002a0:	e089      	b.n	80003b6 <__aeabi_fdiv+0x196>
 80002a2:	2b03      	cmp	r3, #3
 80002a4:	d100      	bne.n	80002a8 <__aeabi_fdiv+0x88>
 80002a6:	e09e      	b.n	80003e6 <__aeabi_fdiv+0x1c6>
 80002a8:	2b01      	cmp	r3, #1
 80002aa:	d018      	beq.n	80002de <__aeabi_fdiv+0xbe>
 80002ac:	003b      	movs	r3, r7
 80002ae:	337f      	adds	r3, #127	; 0x7f
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	dd69      	ble.n	8000388 <__aeabi_fdiv+0x168>
 80002b4:	076a      	lsls	r2, r5, #29
 80002b6:	d004      	beq.n	80002c2 <__aeabi_fdiv+0xa2>
 80002b8:	220f      	movs	r2, #15
 80002ba:	402a      	ands	r2, r5
 80002bc:	2a04      	cmp	r2, #4
 80002be:	d000      	beq.n	80002c2 <__aeabi_fdiv+0xa2>
 80002c0:	3504      	adds	r5, #4
 80002c2:	012a      	lsls	r2, r5, #4
 80002c4:	d503      	bpl.n	80002ce <__aeabi_fdiv+0xae>
 80002c6:	4b60      	ldr	r3, [pc, #384]	; (8000448 <__aeabi_fdiv+0x228>)
 80002c8:	401d      	ands	r5, r3
 80002ca:	003b      	movs	r3, r7
 80002cc:	3380      	adds	r3, #128	; 0x80
 80002ce:	2bfe      	cmp	r3, #254	; 0xfe
 80002d0:	dd00      	ble.n	80002d4 <__aeabi_fdiv+0xb4>
 80002d2:	e070      	b.n	80003b6 <__aeabi_fdiv+0x196>
 80002d4:	01ad      	lsls	r5, r5, #6
 80002d6:	0a6d      	lsrs	r5, r5, #9
 80002d8:	b2d8      	uxtb	r0, r3
 80002da:	e002      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80002dc:	000e      	movs	r6, r1
 80002de:	2000      	movs	r0, #0
 80002e0:	2500      	movs	r5, #0
 80002e2:	05c0      	lsls	r0, r0, #23
 80002e4:	4328      	orrs	r0, r5
 80002e6:	07f6      	lsls	r6, r6, #31
 80002e8:	4330      	orrs	r0, r6
 80002ea:	bce0      	pop	{r5, r6, r7}
 80002ec:	46ba      	mov	sl, r7
 80002ee:	46b1      	mov	r9, r6
 80002f0:	46a8      	mov	r8, r5
 80002f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002f4:	4643      	mov	r3, r8
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d13f      	bne.n	800037a <__aeabi_fdiv+0x15a>
 80002fa:	2202      	movs	r2, #2
 80002fc:	3fff      	subs	r7, #255	; 0xff
 80002fe:	e003      	b.n	8000308 <__aeabi_fdiv+0xe8>
 8000300:	4643      	mov	r3, r8
 8000302:	2b00      	cmp	r3, #0
 8000304:	d12d      	bne.n	8000362 <__aeabi_fdiv+0x142>
 8000306:	2201      	movs	r2, #1
 8000308:	0031      	movs	r1, r6
 800030a:	464b      	mov	r3, r9
 800030c:	4061      	eors	r1, r4
 800030e:	b2c9      	uxtb	r1, r1
 8000310:	4313      	orrs	r3, r2
 8000312:	2b0f      	cmp	r3, #15
 8000314:	d834      	bhi.n	8000380 <__aeabi_fdiv+0x160>
 8000316:	484d      	ldr	r0, [pc, #308]	; (800044c <__aeabi_fdiv+0x22c>)
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	58c3      	ldr	r3, [r0, r3]
 800031c:	469f      	mov	pc, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d113      	bne.n	800034a <__aeabi_fdiv+0x12a>
 8000322:	2304      	movs	r3, #4
 8000324:	4699      	mov	r9, r3
 8000326:	3b03      	subs	r3, #3
 8000328:	2700      	movs	r7, #0
 800032a:	469a      	mov	sl, r3
 800032c:	e791      	b.n	8000252 <__aeabi_fdiv+0x32>
 800032e:	2d00      	cmp	r5, #0
 8000330:	d105      	bne.n	800033e <__aeabi_fdiv+0x11e>
 8000332:	2308      	movs	r3, #8
 8000334:	4699      	mov	r9, r3
 8000336:	3b06      	subs	r3, #6
 8000338:	27ff      	movs	r7, #255	; 0xff
 800033a:	469a      	mov	sl, r3
 800033c:	e789      	b.n	8000252 <__aeabi_fdiv+0x32>
 800033e:	230c      	movs	r3, #12
 8000340:	4699      	mov	r9, r3
 8000342:	3b09      	subs	r3, #9
 8000344:	27ff      	movs	r7, #255	; 0xff
 8000346:	469a      	mov	sl, r3
 8000348:	e783      	b.n	8000252 <__aeabi_fdiv+0x32>
 800034a:	0028      	movs	r0, r5
 800034c:	f000 f8c2 	bl	80004d4 <__clzsi2>
 8000350:	2776      	movs	r7, #118	; 0x76
 8000352:	1f43      	subs	r3, r0, #5
 8000354:	409d      	lsls	r5, r3
 8000356:	2300      	movs	r3, #0
 8000358:	427f      	negs	r7, r7
 800035a:	4699      	mov	r9, r3
 800035c:	469a      	mov	sl, r3
 800035e:	1a3f      	subs	r7, r7, r0
 8000360:	e777      	b.n	8000252 <__aeabi_fdiv+0x32>
 8000362:	4640      	mov	r0, r8
 8000364:	f000 f8b6 	bl	80004d4 <__clzsi2>
 8000368:	4642      	mov	r2, r8
 800036a:	1f43      	subs	r3, r0, #5
 800036c:	409a      	lsls	r2, r3
 800036e:	2376      	movs	r3, #118	; 0x76
 8000370:	425b      	negs	r3, r3
 8000372:	4690      	mov	r8, r2
 8000374:	1a1b      	subs	r3, r3, r0
 8000376:	2200      	movs	r2, #0
 8000378:	e77d      	b.n	8000276 <__aeabi_fdiv+0x56>
 800037a:	23ff      	movs	r3, #255	; 0xff
 800037c:	2203      	movs	r2, #3
 800037e:	e77a      	b.n	8000276 <__aeabi_fdiv+0x56>
 8000380:	000e      	movs	r6, r1
 8000382:	20ff      	movs	r0, #255	; 0xff
 8000384:	2500      	movs	r5, #0
 8000386:	e7ac      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 8000388:	2001      	movs	r0, #1
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	281b      	cmp	r0, #27
 800038e:	dca6      	bgt.n	80002de <__aeabi_fdiv+0xbe>
 8000390:	379e      	adds	r7, #158	; 0x9e
 8000392:	002a      	movs	r2, r5
 8000394:	40bd      	lsls	r5, r7
 8000396:	40c2      	lsrs	r2, r0
 8000398:	1e6b      	subs	r3, r5, #1
 800039a:	419d      	sbcs	r5, r3
 800039c:	4315      	orrs	r5, r2
 800039e:	076b      	lsls	r3, r5, #29
 80003a0:	d004      	beq.n	80003ac <__aeabi_fdiv+0x18c>
 80003a2:	230f      	movs	r3, #15
 80003a4:	402b      	ands	r3, r5
 80003a6:	2b04      	cmp	r3, #4
 80003a8:	d000      	beq.n	80003ac <__aeabi_fdiv+0x18c>
 80003aa:	3504      	adds	r5, #4
 80003ac:	016b      	lsls	r3, r5, #5
 80003ae:	d544      	bpl.n	800043a <__aeabi_fdiv+0x21a>
 80003b0:	2001      	movs	r0, #1
 80003b2:	2500      	movs	r5, #0
 80003b4:	e795      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003b6:	20ff      	movs	r0, #255	; 0xff
 80003b8:	2500      	movs	r5, #0
 80003ba:	e792      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003bc:	2580      	movs	r5, #128	; 0x80
 80003be:	2600      	movs	r6, #0
 80003c0:	20ff      	movs	r0, #255	; 0xff
 80003c2:	03ed      	lsls	r5, r5, #15
 80003c4:	e78d      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003c6:	2300      	movs	r3, #0
 80003c8:	4698      	mov	r8, r3
 80003ca:	2080      	movs	r0, #128	; 0x80
 80003cc:	03c0      	lsls	r0, r0, #15
 80003ce:	4205      	tst	r5, r0
 80003d0:	d009      	beq.n	80003e6 <__aeabi_fdiv+0x1c6>
 80003d2:	4643      	mov	r3, r8
 80003d4:	4203      	tst	r3, r0
 80003d6:	d106      	bne.n	80003e6 <__aeabi_fdiv+0x1c6>
 80003d8:	4645      	mov	r5, r8
 80003da:	4305      	orrs	r5, r0
 80003dc:	026d      	lsls	r5, r5, #9
 80003de:	0026      	movs	r6, r4
 80003e0:	20ff      	movs	r0, #255	; 0xff
 80003e2:	0a6d      	lsrs	r5, r5, #9
 80003e4:	e77d      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003e6:	2080      	movs	r0, #128	; 0x80
 80003e8:	03c0      	lsls	r0, r0, #15
 80003ea:	4305      	orrs	r5, r0
 80003ec:	026d      	lsls	r5, r5, #9
 80003ee:	20ff      	movs	r0, #255	; 0xff
 80003f0:	0a6d      	lsrs	r5, r5, #9
 80003f2:	e776      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 80003f4:	4642      	mov	r2, r8
 80003f6:	016b      	lsls	r3, r5, #5
 80003f8:	0150      	lsls	r0, r2, #5
 80003fa:	4283      	cmp	r3, r0
 80003fc:	d219      	bcs.n	8000432 <__aeabi_fdiv+0x212>
 80003fe:	221b      	movs	r2, #27
 8000400:	2500      	movs	r5, #0
 8000402:	3f01      	subs	r7, #1
 8000404:	2601      	movs	r6, #1
 8000406:	001c      	movs	r4, r3
 8000408:	006d      	lsls	r5, r5, #1
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	2c00      	cmp	r4, #0
 800040e:	db01      	blt.n	8000414 <__aeabi_fdiv+0x1f4>
 8000410:	4298      	cmp	r0, r3
 8000412:	d801      	bhi.n	8000418 <__aeabi_fdiv+0x1f8>
 8000414:	1a1b      	subs	r3, r3, r0
 8000416:	4335      	orrs	r5, r6
 8000418:	3a01      	subs	r2, #1
 800041a:	2a00      	cmp	r2, #0
 800041c:	d1f3      	bne.n	8000406 <__aeabi_fdiv+0x1e6>
 800041e:	1e5a      	subs	r2, r3, #1
 8000420:	4193      	sbcs	r3, r2
 8000422:	431d      	orrs	r5, r3
 8000424:	003b      	movs	r3, r7
 8000426:	337f      	adds	r3, #127	; 0x7f
 8000428:	000e      	movs	r6, r1
 800042a:	2b00      	cmp	r3, #0
 800042c:	dd00      	ble.n	8000430 <__aeabi_fdiv+0x210>
 800042e:	e741      	b.n	80002b4 <__aeabi_fdiv+0x94>
 8000430:	e7aa      	b.n	8000388 <__aeabi_fdiv+0x168>
 8000432:	221a      	movs	r2, #26
 8000434:	2501      	movs	r5, #1
 8000436:	1a1b      	subs	r3, r3, r0
 8000438:	e7e4      	b.n	8000404 <__aeabi_fdiv+0x1e4>
 800043a:	01ad      	lsls	r5, r5, #6
 800043c:	2000      	movs	r0, #0
 800043e:	0a6d      	lsrs	r5, r5, #9
 8000440:	e74f      	b.n	80002e2 <__aeabi_fdiv+0xc2>
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	08004178 	.word	0x08004178
 8000448:	f7ffffff 	.word	0xf7ffffff
 800044c:	080041b8 	.word	0x080041b8

08000450 <__aeabi_ui2f>:
 8000450:	b570      	push	{r4, r5, r6, lr}
 8000452:	1e05      	subs	r5, r0, #0
 8000454:	d00e      	beq.n	8000474 <__aeabi_ui2f+0x24>
 8000456:	f000 f83d 	bl	80004d4 <__clzsi2>
 800045a:	239e      	movs	r3, #158	; 0x9e
 800045c:	0004      	movs	r4, r0
 800045e:	1a1b      	subs	r3, r3, r0
 8000460:	2b96      	cmp	r3, #150	; 0x96
 8000462:	dc0c      	bgt.n	800047e <__aeabi_ui2f+0x2e>
 8000464:	2808      	cmp	r0, #8
 8000466:	dd01      	ble.n	800046c <__aeabi_ui2f+0x1c>
 8000468:	3c08      	subs	r4, #8
 800046a:	40a5      	lsls	r5, r4
 800046c:	026d      	lsls	r5, r5, #9
 800046e:	0a6d      	lsrs	r5, r5, #9
 8000470:	b2d8      	uxtb	r0, r3
 8000472:	e001      	b.n	8000478 <__aeabi_ui2f+0x28>
 8000474:	2000      	movs	r0, #0
 8000476:	2500      	movs	r5, #0
 8000478:	05c0      	lsls	r0, r0, #23
 800047a:	4328      	orrs	r0, r5
 800047c:	bd70      	pop	{r4, r5, r6, pc}
 800047e:	2b99      	cmp	r3, #153	; 0x99
 8000480:	dd09      	ble.n	8000496 <__aeabi_ui2f+0x46>
 8000482:	0002      	movs	r2, r0
 8000484:	0029      	movs	r1, r5
 8000486:	321b      	adds	r2, #27
 8000488:	4091      	lsls	r1, r2
 800048a:	1e4a      	subs	r2, r1, #1
 800048c:	4191      	sbcs	r1, r2
 800048e:	2205      	movs	r2, #5
 8000490:	1a12      	subs	r2, r2, r0
 8000492:	40d5      	lsrs	r5, r2
 8000494:	430d      	orrs	r5, r1
 8000496:	2c05      	cmp	r4, #5
 8000498:	dc12      	bgt.n	80004c0 <__aeabi_ui2f+0x70>
 800049a:	0029      	movs	r1, r5
 800049c:	4e0c      	ldr	r6, [pc, #48]	; (80004d0 <__aeabi_ui2f+0x80>)
 800049e:	4031      	ands	r1, r6
 80004a0:	076a      	lsls	r2, r5, #29
 80004a2:	d009      	beq.n	80004b8 <__aeabi_ui2f+0x68>
 80004a4:	200f      	movs	r0, #15
 80004a6:	4028      	ands	r0, r5
 80004a8:	2804      	cmp	r0, #4
 80004aa:	d005      	beq.n	80004b8 <__aeabi_ui2f+0x68>
 80004ac:	3104      	adds	r1, #4
 80004ae:	014a      	lsls	r2, r1, #5
 80004b0:	d502      	bpl.n	80004b8 <__aeabi_ui2f+0x68>
 80004b2:	239f      	movs	r3, #159	; 0x9f
 80004b4:	4031      	ands	r1, r6
 80004b6:	1b1b      	subs	r3, r3, r4
 80004b8:	0189      	lsls	r1, r1, #6
 80004ba:	0a4d      	lsrs	r5, r1, #9
 80004bc:	b2d8      	uxtb	r0, r3
 80004be:	e7db      	b.n	8000478 <__aeabi_ui2f+0x28>
 80004c0:	1f62      	subs	r2, r4, #5
 80004c2:	4095      	lsls	r5, r2
 80004c4:	0029      	movs	r1, r5
 80004c6:	4e02      	ldr	r6, [pc, #8]	; (80004d0 <__aeabi_ui2f+0x80>)
 80004c8:	4031      	ands	r1, r6
 80004ca:	076a      	lsls	r2, r5, #29
 80004cc:	d0f4      	beq.n	80004b8 <__aeabi_ui2f+0x68>
 80004ce:	e7e9      	b.n	80004a4 <__aeabi_ui2f+0x54>
 80004d0:	fbffffff 	.word	0xfbffffff

080004d4 <__clzsi2>:
 80004d4:	211c      	movs	r1, #28
 80004d6:	2301      	movs	r3, #1
 80004d8:	041b      	lsls	r3, r3, #16
 80004da:	4298      	cmp	r0, r3
 80004dc:	d301      	bcc.n	80004e2 <__clzsi2+0xe>
 80004de:	0c00      	lsrs	r0, r0, #16
 80004e0:	3910      	subs	r1, #16
 80004e2:	0a1b      	lsrs	r3, r3, #8
 80004e4:	4298      	cmp	r0, r3
 80004e6:	d301      	bcc.n	80004ec <__clzsi2+0x18>
 80004e8:	0a00      	lsrs	r0, r0, #8
 80004ea:	3908      	subs	r1, #8
 80004ec:	091b      	lsrs	r3, r3, #4
 80004ee:	4298      	cmp	r0, r3
 80004f0:	d301      	bcc.n	80004f6 <__clzsi2+0x22>
 80004f2:	0900      	lsrs	r0, r0, #4
 80004f4:	3904      	subs	r1, #4
 80004f6:	a202      	add	r2, pc, #8	; (adr r2, 8000500 <__clzsi2+0x2c>)
 80004f8:	5c10      	ldrb	r0, [r2, r0]
 80004fa:	1840      	adds	r0, r0, r1
 80004fc:	4770      	bx	lr
 80004fe:	46c0      	nop			; (mov r8, r8)
 8000500:	02020304 	.word	0x02020304
 8000504:	01010101 	.word	0x01010101
	...

08000510 <apInit>:
* Inputs        : void
* Outputs       :
* Return        : void
*****************************************************************************/
void apInit(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  ledInit();
 8000514:	f000 f8f6 	bl	8000704 <ledInit>
  pwmInit();
 8000518:	f000 f960 	bl	80007dc <pwmInit>
  adcInit();
 800051c:	f000 f86a 	bl	80005f4 <adcInit>
  buttonInit();
 8000520:	f000 f8b1 	bl	8000686 <buttonInit>

}
 8000524:	46c0      	nop			; (mov r8, r8)
 8000526:	46bd      	mov	sp, r7
 8000528:	bd80      	pop	{r7, pc}
	...

0800052c <apMain>:
* Inputs        : void
* Outputs       :
* Return        : void
*****************************************************************************/
void apMain(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  ledSetDuty(_DEF_CH1, 100);
 8000532:	2164      	movs	r1, #100	; 0x64
 8000534:	2000      	movs	r0, #0
 8000536:	f000 f935 	bl	80007a4 <ledSetDuty>
      HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
    }
    */

    //Non-Blocking & Encapsulation & Modularization
    if (millis() - pre_time >= 500)
 800053a:	f000 f995 	bl	8000868 <millis>
 800053e:	0002      	movs	r2, r0
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	1ad2      	subs	r2, r2, r3
 8000544:	23fa      	movs	r3, #250	; 0xfa
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	429a      	cmp	r2, r3
 800054a:	d306      	bcc.n	800055a <apMain+0x2e>
    {
      pre_time = millis();
 800054c:	f000 f98c 	bl	8000868 <millis>
 8000550:	0003      	movs	r3, r0
 8000552:	607b      	str	r3, [r7, #4]
      ledToggle(_DEF_CH1);
 8000554:	2000      	movs	r0, #0
 8000556:	f000 f908 	bl	800076a <ledToggle>

    }

    adc_vol = (float)adcReadVoltage(_DEF_CH1) / 100.0f;
 800055a:	2000      	movs	r0, #0
 800055c:	f000 f878 	bl	8000650 <adcReadVoltage>
 8000560:	0003      	movs	r3, r0
 8000562:	0018      	movs	r0, r3
 8000564:	f7ff ff74 	bl	8000450 <__aeabi_ui2f>
 8000568:	1c03      	adds	r3, r0, #0
 800056a:	491e      	ldr	r1, [pc, #120]	; (80005e4 <apMain+0xb8>)
 800056c:	1c18      	adds	r0, r3, #0
 800056e:	f7ff fe57 	bl	8000220 <__aeabi_fdiv>
 8000572:	1c03      	adds	r3, r0, #0
 8000574:	1c1a      	adds	r2, r3, #0
 8000576:	4b1c      	ldr	r3, [pc, #112]	; (80005e8 <apMain+0xbc>)
 8000578:	601a      	str	r2, [r3, #0]
    adc_vol_vref = (float)adcReadVoltage(_DEF_CH3) / 100.0f;
 800057a:	2002      	movs	r0, #2
 800057c:	f000 f868 	bl	8000650 <adcReadVoltage>
 8000580:	0003      	movs	r3, r0
 8000582:	0018      	movs	r0, r3
 8000584:	f7ff ff64 	bl	8000450 <__aeabi_ui2f>
 8000588:	1c03      	adds	r3, r0, #0
 800058a:	4916      	ldr	r1, [pc, #88]	; (80005e4 <apMain+0xb8>)
 800058c:	1c18      	adds	r0, r3, #0
 800058e:	f7ff fe47 	bl	8000220 <__aeabi_fdiv>
 8000592:	1c03      	adds	r3, r0, #0
 8000594:	1c1a      	adds	r2, r3, #0
 8000596:	4b15      	ldr	r3, [pc, #84]	; (80005ec <apMain+0xc0>)
 8000598:	601a      	str	r2, [r3, #0]

    button_data[_BUTTON_CH_SEL  ]   =  buttonGetPressed(_BUTTON_CH_SEL  );
 800059a:	2000      	movs	r0, #0
 800059c:	f000 f87a 	bl	8000694 <buttonGetPressed>
 80005a0:	0003      	movs	r3, r0
 80005a2:	001a      	movs	r2, r3
 80005a4:	4b12      	ldr	r3, [pc, #72]	; (80005f0 <apMain+0xc4>)
 80005a6:	701a      	strb	r2, [r3, #0]
    button_data[_BUTTON_CH_UP   ]   =  buttonGetPressed(_BUTTON_CH_UP   );
 80005a8:	2003      	movs	r0, #3
 80005aa:	f000 f873 	bl	8000694 <buttonGetPressed>
 80005ae:	0003      	movs	r3, r0
 80005b0:	001a      	movs	r2, r3
 80005b2:	4b0f      	ldr	r3, [pc, #60]	; (80005f0 <apMain+0xc4>)
 80005b4:	70da      	strb	r2, [r3, #3]
    button_data[_BUTTON_CH_DOWN ]   =  buttonGetPressed(_BUTTON_CH_DOWN );
 80005b6:	2002      	movs	r0, #2
 80005b8:	f000 f86c 	bl	8000694 <buttonGetPressed>
 80005bc:	0003      	movs	r3, r0
 80005be:	001a      	movs	r2, r3
 80005c0:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <apMain+0xc4>)
 80005c2:	709a      	strb	r2, [r3, #2]
    button_data[_BUTTON_CH_LEFT ]   =  buttonGetPressed(_BUTTON_CH_LEFT );
 80005c4:	2001      	movs	r0, #1
 80005c6:	f000 f865 	bl	8000694 <buttonGetPressed>
 80005ca:	0003      	movs	r3, r0
 80005cc:	001a      	movs	r2, r3
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <apMain+0xc4>)
 80005d0:	705a      	strb	r2, [r3, #1]
    button_data[_BUTTON_CH_RIGHT]   =  buttonGetPressed(_BUTTON_CH_RIGHT);
 80005d2:	2004      	movs	r0, #4
 80005d4:	f000 f85e 	bl	8000694 <buttonGetPressed>
 80005d8:	0003      	movs	r3, r0
 80005da:	001a      	movs	r2, r3
 80005dc:	4b04      	ldr	r3, [pc, #16]	; (80005f0 <apMain+0xc4>)
 80005de:	711a      	strb	r2, [r3, #4]
    if (millis() - pre_time >= 500)
 80005e0:	e7ab      	b.n	800053a <apMain+0xe>
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	42c80000 	.word	0x42c80000
 80005e8:	2000002c 	.word	0x2000002c
 80005ec:	20000030 	.word	0x20000030
 80005f0:	20000034 	.word	0x20000034

080005f4 <adcInit>:
* Inputs        : void
* Outputs       : true/false
* Return        : bool
*****************************************************************************/
bool adcInit(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	af00      	add	r7, sp, #0
  HAL_ADCEx_Calibration_Start(&hadc1);
 80005f8:	4b06      	ldr	r3, [pc, #24]	; (8000614 <adcInit+0x20>)
 80005fa:	0018      	movs	r0, r3
 80005fc:	f001 fc80 	bl	8001f00 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_data, 3);
 8000600:	4905      	ldr	r1, [pc, #20]	; (8000618 <adcInit+0x24>)
 8000602:	4b04      	ldr	r3, [pc, #16]	; (8000614 <adcInit+0x20>)
 8000604:	2203      	movs	r2, #3
 8000606:	0018      	movs	r0, r3
 8000608:	f001 f81a 	bl	8001640 <HAL_ADC_Start_DMA>
  return true;
 800060c:	2301      	movs	r3, #1
}
 800060e:	0018      	movs	r0, r3
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20000044 	.word	0x20000044
 8000618:	2000003c 	.word	0x2000003c

0800061c <adcRead>:
* Inputs        : uint8_t
* Outputs       :
* Return        : uint16_t
*****************************************************************************/
uint16_t adcRead(uint8_t ch)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	0002      	movs	r2, r0
 8000624:	1dfb      	adds	r3, r7, #7
 8000626:	701a      	strb	r2, [r3, #0]
  uint16_t ret = 0;
 8000628:	200e      	movs	r0, #14
 800062a:	183b      	adds	r3, r7, r0
 800062c:	2200      	movs	r2, #0
 800062e:	801a      	strh	r2, [r3, #0]

  ret = adc_data[ch];
 8000630:	1dfb      	adds	r3, r7, #7
 8000632:	7819      	ldrb	r1, [r3, #0]
 8000634:	183b      	adds	r3, r7, r0
 8000636:	4a05      	ldr	r2, [pc, #20]	; (800064c <adcRead+0x30>)
 8000638:	0049      	lsls	r1, r1, #1
 800063a:	5a8a      	ldrh	r2, [r1, r2]
 800063c:	801a      	strh	r2, [r3, #0]

  return ret;
 800063e:	183b      	adds	r3, r7, r0
 8000640:	881b      	ldrh	r3, [r3, #0]
}
 8000642:	0018      	movs	r0, r3
 8000644:	46bd      	mov	sp, r7
 8000646:	b004      	add	sp, #16
 8000648:	bd80      	pop	{r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	2000003c 	.word	0x2000003c

08000650 <adcReadVoltage>:
* Inputs        : uint8_t
* Outputs       :
* Return        : uint32_t
*****************************************************************************/
uint32_t adcReadVoltage(uint8_t ch)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b084      	sub	sp, #16
 8000654:	af00      	add	r7, sp, #0
 8000656:	0002      	movs	r2, r0
 8000658:	1dfb      	adds	r3, r7, #7
 800065a:	701a      	strb	r2, [r3, #0]
  uint32_t ret;
  uint32_t adc_data;

  adc_data = adcRead(ch);
 800065c:	1dfb      	adds	r3, r7, #7
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	0018      	movs	r0, r3
 8000662:	f7ff ffdb 	bl	800061c <adcRead>
 8000666:	0003      	movs	r3, r0
 8000668:	60fb      	str	r3, [r7, #12]
  ret = (330 * adc_data) / 4096;
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	0013      	movs	r3, r2
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	189b      	adds	r3, r3, r2
 8000672:	015a      	lsls	r2, r3, #5
 8000674:	189b      	adds	r3, r3, r2
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	0b1b      	lsrs	r3, r3, #12
 800067a:	60bb      	str	r3, [r7, #8]

  return ret;
 800067c:	68bb      	ldr	r3, [r7, #8]
}
 800067e:	0018      	movs	r0, r3
 8000680:	46bd      	mov	sp, r7
 8000682:	b004      	add	sp, #16
 8000684:	bd80      	pop	{r7, pc}

08000686 <buttonInit>:
* Inputs        : void
* Outputs       : true/false
* Return        : bool
*****************************************************************************/
bool buttonInit(void)
{
 8000686:	b580      	push	{r7, lr}
 8000688:	af00      	add	r7, sp, #0
  return true;
 800068a:	2301      	movs	r3, #1
}
 800068c:	0018      	movs	r0, r3
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <buttonGetPressed>:
* Inputs        : uint8_t
* Outputs       : true/false
* Return        : bool
*****************************************************************************/
bool buttonGetPressed(uint8_t ch)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b084      	sub	sp, #16
 8000698:	af00      	add	r7, sp, #0
 800069a:	0002      	movs	r2, r0
 800069c:	1dfb      	adds	r3, r7, #7
 800069e:	701a      	strb	r2, [r3, #0]
  bool ret = false;
 80006a0:	230f      	movs	r3, #15
 80006a2:	18fb      	adds	r3, r7, r3
 80006a4:	2200      	movs	r2, #0
 80006a6:	701a      	strb	r2, [r3, #0]
  uint32_t adc_voltage;

  if (ch >= BUTTON_MAX_CH)
 80006a8:	1dfb      	adds	r3, r7, #7
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b04      	cmp	r3, #4
 80006ae:	d901      	bls.n	80006b4 <buttonGetPressed+0x20>
  {
    return false;
 80006b0:	2300      	movs	r3, #0
 80006b2:	e020      	b.n	80006f6 <buttonGetPressed+0x62>
  }

  adc_voltage = adcReadVoltage(adc_ch);
 80006b4:	2300      	movs	r3, #0
 80006b6:	0018      	movs	r0, r3
 80006b8:	f7ff ffca 	bl	8000650 <adcReadVoltage>
 80006bc:	0003      	movs	r3, r0
 80006be:	60bb      	str	r3, [r7, #8]


  if (adc_voltage >= button_adc[ch].adc_min  &&  adc_voltage <= button_adc[ch].adc_max)
 80006c0:	1dfb      	adds	r3, r7, #7
 80006c2:	781a      	ldrb	r2, [r3, #0]
 80006c4:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <buttonGetPressed+0x6c>)
 80006c6:	0092      	lsls	r2, r2, #2
 80006c8:	5ad3      	ldrh	r3, [r2, r3]
 80006ca:	001a      	movs	r2, r3
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d30e      	bcc.n	80006f0 <buttonGetPressed+0x5c>
 80006d2:	1dfb      	adds	r3, r7, #7
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	4a0a      	ldr	r2, [pc, #40]	; (8000700 <buttonGetPressed+0x6c>)
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	18d3      	adds	r3, r2, r3
 80006dc:	3302      	adds	r3, #2
 80006de:	881b      	ldrh	r3, [r3, #0]
 80006e0:	001a      	movs	r2, r3
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	4293      	cmp	r3, r2
 80006e6:	d803      	bhi.n	80006f0 <buttonGetPressed+0x5c>
  {
    ret = true;
 80006e8:	230f      	movs	r3, #15
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	2201      	movs	r2, #1
 80006ee:	701a      	strb	r2, [r3, #0]
  }


  return ret;
 80006f0:	230f      	movs	r3, #15
 80006f2:	18fb      	adds	r3, r7, r3
 80006f4:	781b      	ldrb	r3, [r3, #0]
}
 80006f6:	0018      	movs	r0, r3
 80006f8:	46bd      	mov	sp, r7
 80006fa:	b004      	add	sp, #16
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	080041f8 	.word	0x080041f8

08000704 <ledInit>:
* Inputs        : void
* Outputs       : true/false
* Return        : bool
*****************************************************************************/
bool ledInit(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  return true;
 8000708:	2301      	movs	r3, #1
}
 800070a:	0018      	movs	r0, r3
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <ledOn>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledOn(uint8_t ch)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	0002      	movs	r2, r0
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	701a      	strb	r2, [r3, #0]
  switch(ch)
 800071c:	1dfb      	adds	r3, r7, #7
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d109      	bne.n	8000738 <ledOn+0x28>
  {
    case _DEF_CH1:
      //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
      pwmWrite(_DEF_CH1, 100 - led_duty[_DEF_CH1]);
 8000724:	4b06      	ldr	r3, [pc, #24]	; (8000740 <ledOn+0x30>)
 8000726:	881b      	ldrh	r3, [r3, #0]
 8000728:	2264      	movs	r2, #100	; 0x64
 800072a:	1ad3      	subs	r3, r2, r3
 800072c:	b29b      	uxth	r3, r3
 800072e:	0019      	movs	r1, r3
 8000730:	2000      	movs	r0, #0
 8000732:	f000 f861 	bl	80007f8 <pwmWrite>
      break;
 8000736:	46c0      	nop			; (mov r8, r8)
  }
}
 8000738:	46c0      	nop			; (mov r8, r8)
 800073a:	46bd      	mov	sp, r7
 800073c:	b002      	add	sp, #8
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20000000 	.word	0x20000000

08000744 <ledOff>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledOff(uint8_t ch)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	0002      	movs	r2, r0
 800074c:	1dfb      	adds	r3, r7, #7
 800074e:	701a      	strb	r2, [r3, #0]
  switch(ch)
 8000750:	1dfb      	adds	r3, r7, #7
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	2b00      	cmp	r3, #0
 8000756:	d104      	bne.n	8000762 <ledOff+0x1e>
  {
    case _DEF_CH1:
      //HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
      pwmWrite(_DEF_CH1, 100);
 8000758:	2164      	movs	r1, #100	; 0x64
 800075a:	2000      	movs	r0, #0
 800075c:	f000 f84c 	bl	80007f8 <pwmWrite>
      break;
 8000760:	46c0      	nop			; (mov r8, r8)
  }
}
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	46bd      	mov	sp, r7
 8000766:	b002      	add	sp, #8
 8000768:	bd80      	pop	{r7, pc}

0800076a <ledToggle>:
* Inputs        : ch
* Outputs       :
* Return        : void
*****************************************************************************/
void ledToggle(uint8_t ch)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	0002      	movs	r2, r0
 8000772:	1dfb      	adds	r3, r7, #7
 8000774:	701a      	strb	r2, [r3, #0]
  switch(ch)
 8000776:	1dfb      	adds	r3, r7, #7
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d10d      	bne.n	800079a <ledToggle+0x30>
  {
    case _DEF_CH1:
      //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
      if (pwmRead(_DEF_CH1) == 100)
 800077e:	2000      	movs	r0, #0
 8000780:	f000 f854 	bl	800082c <pwmRead>
 8000784:	0003      	movs	r3, r0
 8000786:	2b64      	cmp	r3, #100	; 0x64
 8000788:	d103      	bne.n	8000792 <ledToggle+0x28>
      {
        ledOn(_DEF_CH1);
 800078a:	2000      	movs	r0, #0
 800078c:	f7ff ffc0 	bl	8000710 <ledOn>
      }
      else
      {
        ledOff(_DEF_CH1);
      }
      break;
 8000790:	e002      	b.n	8000798 <ledToggle+0x2e>
        ledOff(_DEF_CH1);
 8000792:	2000      	movs	r0, #0
 8000794:	f7ff ffd6 	bl	8000744 <ledOff>
      break;
 8000798:	46c0      	nop			; (mov r8, r8)
  }
}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	b002      	add	sp, #8
 80007a0:	bd80      	pop	{r7, pc}
	...

080007a4 <ledSetDuty>:
* Inputs        : ch, duty_data
* Outputs       :
* Return        : void
*****************************************************************************/
void ledSetDuty(uint8_t ch, uint16_t duty_data)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	0002      	movs	r2, r0
 80007ac:	1dfb      	adds	r3, r7, #7
 80007ae:	701a      	strb	r2, [r3, #0]
 80007b0:	1d3b      	adds	r3, r7, #4
 80007b2:	1c0a      	adds	r2, r1, #0
 80007b4:	801a      	strh	r2, [r3, #0]
  switch(ch)
 80007b6:	1dfb      	adds	r3, r7, #7
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d107      	bne.n	80007ce <ledSetDuty+0x2a>
  {
    case _DEF_CH1:
      led_duty[ch] = duty_data;
 80007be:	1dfb      	adds	r3, r7, #7
 80007c0:	781a      	ldrb	r2, [r3, #0]
 80007c2:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <ledSetDuty+0x34>)
 80007c4:	0052      	lsls	r2, r2, #1
 80007c6:	1d39      	adds	r1, r7, #4
 80007c8:	8809      	ldrh	r1, [r1, #0]
 80007ca:	52d1      	strh	r1, [r2, r3]
      break;
 80007cc:	46c0      	nop			; (mov r8, r8)
  }

}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b002      	add	sp, #8
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	20000000 	.word	0x20000000

080007dc <pwmInit>:
* Inputs        : void
* Outputs       : true
* Return        : bool
*****************************************************************************/
bool pwmInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80007e0:	4b04      	ldr	r3, [pc, #16]	; (80007f4 <pwmInit+0x18>)
 80007e2:	2100      	movs	r1, #0
 80007e4:	0018      	movs	r0, r3
 80007e6:	f002 fd11 	bl	800320c <HAL_TIM_PWM_Start>

  return true;
 80007ea:	2301      	movs	r3, #1
}
 80007ec:	0018      	movs	r0, r3
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	46c0      	nop			; (mov r8, r8)
 80007f4:	20000104 	.word	0x20000104

080007f8 <pwmWrite>:
* Inputs        : ch, duty
* Outputs       : -
* Return        : void
*****************************************************************************/
void pwmWrite(uint8_t ch, uint16_t duty)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	0002      	movs	r2, r0
 8000800:	1dfb      	adds	r3, r7, #7
 8000802:	701a      	strb	r2, [r3, #0]
 8000804:	1d3b      	adds	r3, r7, #4
 8000806:	1c0a      	adds	r2, r1, #0
 8000808:	801a      	strh	r2, [r3, #0]
  switch(ch)
 800080a:	1dfb      	adds	r3, r7, #7
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d105      	bne.n	800081e <pwmWrite+0x26>
  {
    case _DEF_CH1:
      htim1.Instance->CCR1 = duty;
 8000812:	4b05      	ldr	r3, [pc, #20]	; (8000828 <pwmWrite+0x30>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	1d3a      	adds	r2, r7, #4
 8000818:	8812      	ldrh	r2, [r2, #0]
 800081a:	635a      	str	r2, [r3, #52]	; 0x34
      break;
 800081c:	46c0      	nop			; (mov r8, r8)
  }
}
 800081e:	46c0      	nop			; (mov r8, r8)
 8000820:	46bd      	mov	sp, r7
 8000822:	b002      	add	sp, #8
 8000824:	bd80      	pop	{r7, pc}
 8000826:	46c0      	nop			; (mov r8, r8)
 8000828:	20000104 	.word	0x20000104

0800082c <pwmRead>:
* Inputs        : ch
* Outputs       : pwm_data
* Return        : uint16_t
*****************************************************************************/
uint16_t pwmRead(uint8_t ch)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	0002      	movs	r2, r0
 8000834:	1dfb      	adds	r3, r7, #7
 8000836:	701a      	strb	r2, [r3, #0]
  uint16_t pwm_data = 0;
 8000838:	210e      	movs	r1, #14
 800083a:	187b      	adds	r3, r7, r1
 800083c:	2200      	movs	r2, #0
 800083e:	801a      	strh	r2, [r3, #0]


  switch(ch)
 8000840:	1dfb      	adds	r3, r7, #7
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d105      	bne.n	8000854 <pwmRead+0x28>
  {
    case _DEF_CH1:
      pwm_data = htim1.Instance->CCR1;
 8000848:	4b06      	ldr	r3, [pc, #24]	; (8000864 <pwmRead+0x38>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800084e:	187b      	adds	r3, r7, r1
 8000850:	801a      	strh	r2, [r3, #0]
      break;
 8000852:	46c0      	nop			; (mov r8, r8)
  }

  return pwm_data;
 8000854:	230e      	movs	r3, #14
 8000856:	18fb      	adds	r3, r7, r3
 8000858:	881b      	ldrh	r3, [r3, #0]

}
 800085a:	0018      	movs	r0, r3
 800085c:	46bd      	mov	sp, r7
 800085e:	b004      	add	sp, #16
 8000860:	bd80      	pop	{r7, pc}
 8000862:	46c0      	nop			; (mov r8, r8)
 8000864:	20000104 	.word	0x20000104

08000868 <millis>:
{
  HAL_Delay(time_ms);
}

uint32_t millis(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800086c:	f000 fbbe 	bl	8000fec <HAL_GetTick>
 8000870:	0003      	movs	r3, r0
}
 8000872:	0018      	movs	r0, r3
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}

08000878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800087c:	f000 fb3c 	bl	8000ef8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000880:	f000 f80d 	bl	800089e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000884:	f000 f9c4 	bl	8000c10 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000888:	f000 f8e2 	bl	8000a50 <MX_TIM1_Init>
  MX_DMA_Init();
 800088c:	f000 f9aa 	bl	8000be4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000890:	f000 f848 	bl	8000924 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  apInit();
 8000894:	f7ff fe3c 	bl	8000510 <apInit>
  apMain();
 8000898:	f7ff fe48 	bl	800052c <apMain>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800089c:	e7fe      	b.n	800089c <main+0x24>

0800089e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800089e:	b590      	push	{r4, r7, lr}
 80008a0:	b08d      	sub	sp, #52	; 0x34
 80008a2:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a4:	2414      	movs	r4, #20
 80008a6:	193b      	adds	r3, r7, r4
 80008a8:	0018      	movs	r0, r3
 80008aa:	231c      	movs	r3, #28
 80008ac:	001a      	movs	r2, r3
 80008ae:	2100      	movs	r1, #0
 80008b0:	f003 fc4e 	bl	8004150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b4:	003b      	movs	r3, r7
 80008b6:	0018      	movs	r0, r3
 80008b8:	2314      	movs	r3, #20
 80008ba:	001a      	movs	r2, r3
 80008bc:	2100      	movs	r1, #0
 80008be:	f003 fc47 	bl	8004150 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	2202      	movs	r2, #2
 80008c6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	2280      	movs	r2, #128	; 0x80
 80008cc:	0052      	lsls	r2, r2, #1
 80008ce:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80008d0:	193b      	adds	r3, r7, r4
 80008d2:	2200      	movs	r2, #0
 80008d4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d6:	193b      	adds	r3, r7, r4
 80008d8:	2240      	movs	r2, #64	; 0x40
 80008da:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008dc:	193b      	adds	r3, r7, r4
 80008de:	0018      	movs	r0, r3
 80008e0:	f001 ffa8 	bl	8002834 <HAL_RCC_OscConfig>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d001      	beq.n	80008ec <SystemClock_Config+0x4e>
  {
    Error_Handler();
 80008e8:	f000 f9a8 	bl	8000c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ec:	003b      	movs	r3, r7
 80008ee:	2207      	movs	r2, #7
 80008f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008f2:	003b      	movs	r3, r7
 80008f4:	2200      	movs	r2, #0
 80008f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008f8:	003b      	movs	r3, r7
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80008fe:	003b      	movs	r3, r7
 8000900:	2200      	movs	r2, #0
 8000902:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000904:	003b      	movs	r3, r7
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800090a:	003b      	movs	r3, r7
 800090c:	2101      	movs	r1, #1
 800090e:	0018      	movs	r0, r3
 8000910:	f002 f98a 	bl	8002c28 <HAL_RCC_ClockConfig>
 8000914:	1e03      	subs	r3, r0, #0
 8000916:	d001      	beq.n	800091c <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000918:	f000 f990 	bl	8000c3c <Error_Handler>
  }
}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	b00d      	add	sp, #52	; 0x34
 8000922:	bd90      	pop	{r4, r7, pc}

08000924 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b084      	sub	sp, #16
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	0018      	movs	r0, r3
 800092e:	230c      	movs	r3, #12
 8000930:	001a      	movs	r2, r3
 8000932:	2100      	movs	r1, #0
 8000934:	f003 fc0c 	bl	8004150 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000938:	4b40      	ldr	r3, [pc, #256]	; (8000a3c <MX_ADC1_Init+0x118>)
 800093a:	4a41      	ldr	r2, [pc, #260]	; (8000a40 <MX_ADC1_Init+0x11c>)
 800093c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800093e:	4b3f      	ldr	r3, [pc, #252]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000940:	2280      	movs	r2, #128	; 0x80
 8000942:	05d2      	lsls	r2, r2, #23
 8000944:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000946:	4b3d      	ldr	r3, [pc, #244]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000948:	2200      	movs	r2, #0
 800094a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800094c:	4b3b      	ldr	r3, [pc, #236]	; (8000a3c <MX_ADC1_Init+0x118>)
 800094e:	2200      	movs	r2, #0
 8000950:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000952:	4b3a      	ldr	r3, [pc, #232]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000954:	2280      	movs	r2, #128	; 0x80
 8000956:	0392      	lsls	r2, r2, #14
 8000958:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800095a:	4b38      	ldr	r3, [pc, #224]	; (8000a3c <MX_ADC1_Init+0x118>)
 800095c:	2204      	movs	r2, #4
 800095e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000960:	4b36      	ldr	r3, [pc, #216]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000962:	2200      	movs	r2, #0
 8000964:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000966:	4b35      	ldr	r3, [pc, #212]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000968:	2200      	movs	r2, #0
 800096a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800096c:	4b33      	ldr	r3, [pc, #204]	; (8000a3c <MX_ADC1_Init+0x118>)
 800096e:	2201      	movs	r2, #1
 8000970:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 3;
 8000972:	4b32      	ldr	r3, [pc, #200]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000974:	2203      	movs	r2, #3
 8000976:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000978:	4b30      	ldr	r3, [pc, #192]	; (8000a3c <MX_ADC1_Init+0x118>)
 800097a:	2200      	movs	r2, #0
 800097c:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800097e:	4b2f      	ldr	r3, [pc, #188]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000980:	2200      	movs	r2, #0
 8000982:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000984:	4b2d      	ldr	r3, [pc, #180]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000986:	222c      	movs	r2, #44	; 0x2c
 8000988:	2101      	movs	r1, #1
 800098a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800098c:	4b2b      	ldr	r3, [pc, #172]	; (8000a3c <MX_ADC1_Init+0x118>)
 800098e:	2200      	movs	r2, #0
 8000990:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000992:	4b2a      	ldr	r3, [pc, #168]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000994:	2207      	movs	r2, #7
 8000996:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000998:	4b28      	ldr	r3, [pc, #160]	; (8000a3c <MX_ADC1_Init+0x118>)
 800099a:	2200      	movs	r2, #0
 800099c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = ENABLE;
 800099e:	4b27      	ldr	r3, [pc, #156]	; (8000a3c <MX_ADC1_Init+0x118>)
 80009a0:	223c      	movs	r2, #60	; 0x3c
 80009a2:	2101      	movs	r1, #1
 80009a4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_8;
 80009a6:	4b25      	ldr	r3, [pc, #148]	; (8000a3c <MX_ADC1_Init+0x118>)
 80009a8:	2208      	movs	r2, #8
 80009aa:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 80009ac:	4b23      	ldr	r3, [pc, #140]	; (8000a3c <MX_ADC1_Init+0x118>)
 80009ae:	2280      	movs	r2, #128	; 0x80
 80009b0:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 80009b2:	4b22      	ldr	r3, [pc, #136]	; (8000a3c <MX_ADC1_Init+0x118>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	649a      	str	r2, [r3, #72]	; 0x48
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80009b8:	4b20      	ldr	r3, [pc, #128]	; (8000a3c <MX_ADC1_Init+0x118>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009be:	4b1f      	ldr	r3, [pc, #124]	; (8000a3c <MX_ADC1_Init+0x118>)
 80009c0:	0018      	movs	r0, r3
 80009c2:	f000 fc75 	bl	80012b0 <HAL_ADC_Init>
 80009c6:	1e03      	subs	r3, r0, #0
 80009c8:	d001      	beq.n	80009ce <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 80009ca:	f000 f937 	bl	8000c3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80009ce:	1d3b      	adds	r3, r7, #4
 80009d0:	4a1c      	ldr	r2, [pc, #112]	; (8000a44 <MX_ADC1_Init+0x120>)
 80009d2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009d4:	1d3b      	adds	r3, r7, #4
 80009d6:	2200      	movs	r2, #0
 80009d8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e0:	1d3a      	adds	r2, r7, #4
 80009e2:	4b16      	ldr	r3, [pc, #88]	; (8000a3c <MX_ADC1_Init+0x118>)
 80009e4:	0011      	movs	r1, r2
 80009e6:	0018      	movs	r0, r3
 80009e8:	f000 fed0 	bl	800178c <HAL_ADC_ConfigChannel>
 80009ec:	1e03      	subs	r3, r0, #0
 80009ee:	d001      	beq.n	80009f4 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 80009f0:	f000 f924 	bl	8000c3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80009f4:	1d3b      	adds	r3, r7, #4
 80009f6:	4a14      	ldr	r2, [pc, #80]	; (8000a48 <MX_ADC1_Init+0x124>)
 80009f8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80009fa:	1d3b      	adds	r3, r7, #4
 80009fc:	2204      	movs	r2, #4
 80009fe:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a00:	1d3a      	adds	r2, r7, #4
 8000a02:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000a04:	0011      	movs	r1, r2
 8000a06:	0018      	movs	r0, r3
 8000a08:	f000 fec0 	bl	800178c <HAL_ADC_ConfigChannel>
 8000a0c:	1e03      	subs	r3, r0, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8000a10:	f000 f914 	bl	8000c3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000a14:	1d3b      	adds	r3, r7, #4
 8000a16:	4a0d      	ldr	r2, [pc, #52]	; (8000a4c <MX_ADC1_Init+0x128>)
 8000a18:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a1a:	1d3b      	adds	r3, r7, #4
 8000a1c:	2208      	movs	r2, #8
 8000a1e:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a20:	1d3a      	adds	r2, r7, #4
 8000a22:	4b06      	ldr	r3, [pc, #24]	; (8000a3c <MX_ADC1_Init+0x118>)
 8000a24:	0011      	movs	r1, r2
 8000a26:	0018      	movs	r0, r3
 8000a28:	f000 feb0 	bl	800178c <HAL_ADC_ConfigChannel>
 8000a2c:	1e03      	subs	r3, r0, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 8000a30:	f000 f904 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a34:	46c0      	nop			; (mov r8, r8)
 8000a36:	46bd      	mov	sp, r7
 8000a38:	b004      	add	sp, #16
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	20000044 	.word	0x20000044
 8000a40:	40012400 	.word	0x40012400
 8000a44:	10000010 	.word	0x10000010
 8000a48:	a4000200 	.word	0xa4000200
 8000a4c:	a8000400 	.word	0xa8000400

08000a50 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b09c      	sub	sp, #112	; 0x70
 8000a54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a56:	2360      	movs	r3, #96	; 0x60
 8000a58:	18fb      	adds	r3, r7, r3
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	2310      	movs	r3, #16
 8000a5e:	001a      	movs	r2, r3
 8000a60:	2100      	movs	r1, #0
 8000a62:	f003 fb75 	bl	8004150 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a66:	2354      	movs	r3, #84	; 0x54
 8000a68:	18fb      	adds	r3, r7, r3
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	230c      	movs	r3, #12
 8000a6e:	001a      	movs	r2, r3
 8000a70:	2100      	movs	r1, #0
 8000a72:	f003 fb6d 	bl	8004150 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a76:	2338      	movs	r3, #56	; 0x38
 8000a78:	18fb      	adds	r3, r7, r3
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	231c      	movs	r3, #28
 8000a7e:	001a      	movs	r2, r3
 8000a80:	2100      	movs	r1, #0
 8000a82:	f003 fb65 	bl	8004150 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	0018      	movs	r0, r3
 8000a8a:	2334      	movs	r3, #52	; 0x34
 8000a8c:	001a      	movs	r2, r3
 8000a8e:	2100      	movs	r1, #0
 8000a90:	f003 fb5e 	bl	8004150 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a94:	4b51      	ldr	r3, [pc, #324]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000a96:	4a52      	ldr	r2, [pc, #328]	; (8000be0 <MX_TIM1_Init+0x190>)
 8000a98:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 47;
 8000a9a:	4b50      	ldr	r3, [pc, #320]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000a9c:	222f      	movs	r2, #47	; 0x2f
 8000a9e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aa0:	4b4e      	ldr	r3, [pc, #312]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8000aa6:	4b4d      	ldr	r3, [pc, #308]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000aa8:	2263      	movs	r2, #99	; 0x63
 8000aaa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aac:	4b4b      	ldr	r3, [pc, #300]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ab2:	4b4a      	ldr	r3, [pc, #296]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab8:	4b48      	ldr	r3, [pc, #288]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000abe:	4b47      	ldr	r3, [pc, #284]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f002 faeb 	bl	800309c <HAL_TIM_Base_Init>
 8000ac6:	1e03      	subs	r3, r0, #0
 8000ac8:	d001      	beq.n	8000ace <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000aca:	f000 f8b7 	bl	8000c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ace:	2160      	movs	r1, #96	; 0x60
 8000ad0:	187b      	adds	r3, r7, r1
 8000ad2:	2280      	movs	r2, #128	; 0x80
 8000ad4:	0152      	lsls	r2, r2, #5
 8000ad6:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ad8:	187a      	adds	r2, r7, r1
 8000ada:	4b40      	ldr	r3, [pc, #256]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000adc:	0011      	movs	r1, r2
 8000ade:	0018      	movs	r0, r3
 8000ae0:	f002 fd6c 	bl	80035bc <HAL_TIM_ConfigClockSource>
 8000ae4:	1e03      	subs	r3, r0, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000ae8:	f000 f8a8 	bl	8000c3c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000aec:	4b3b      	ldr	r3, [pc, #236]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000aee:	0018      	movs	r0, r3
 8000af0:	f002 fb2c 	bl	800314c <HAL_TIM_PWM_Init>
 8000af4:	1e03      	subs	r3, r0, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000af8:	f000 f8a0 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000afc:	2154      	movs	r1, #84	; 0x54
 8000afe:	187b      	adds	r3, r7, r1
 8000b00:	2200      	movs	r2, #0
 8000b02:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b04:	187b      	adds	r3, r7, r1
 8000b06:	2200      	movs	r2, #0
 8000b08:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b0a:	187b      	adds	r3, r7, r1
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b10:	187a      	adds	r2, r7, r1
 8000b12:	4b32      	ldr	r3, [pc, #200]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000b14:	0011      	movs	r1, r2
 8000b16:	0018      	movs	r0, r3
 8000b18:	f003 f9ee 	bl	8003ef8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b1c:	1e03      	subs	r3, r0, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000b20:	f000 f88c 	bl	8000c3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b24:	2138      	movs	r1, #56	; 0x38
 8000b26:	187b      	adds	r3, r7, r1
 8000b28:	2260      	movs	r2, #96	; 0x60
 8000b2a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000b2c:	187b      	adds	r3, r7, r1
 8000b2e:	2200      	movs	r2, #0
 8000b30:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b32:	187b      	adds	r3, r7, r1
 8000b34:	2200      	movs	r2, #0
 8000b36:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b38:	187b      	adds	r3, r7, r1
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b3e:	187b      	adds	r3, r7, r1
 8000b40:	2200      	movs	r2, #0
 8000b42:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b44:	187b      	adds	r3, r7, r1
 8000b46:	2200      	movs	r2, #0
 8000b48:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b4a:	187b      	adds	r3, r7, r1
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b50:	1879      	adds	r1, r7, r1
 8000b52:	4b22      	ldr	r3, [pc, #136]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	0018      	movs	r0, r3
 8000b58:	f002 fc30 	bl	80033bc <HAL_TIM_PWM_ConfigChannel>
 8000b5c:	1e03      	subs	r3, r0, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000b60:	f000 f86c 	bl	8000c3c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b76:	1d3b      	adds	r3, r7, #4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b7c:	1d3b      	adds	r3, r7, #4
 8000b7e:	2200      	movs	r2, #0
 8000b80:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	2280      	movs	r2, #128	; 0x80
 8000b86:	0192      	lsls	r2, r2, #6
 8000b88:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b8a:	1d3b      	adds	r3, r7, #4
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000b90:	1d3b      	adds	r3, r7, #4
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2200      	movs	r2, #0
 8000b9a:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b9c:	1d3b      	adds	r3, r7, #4
 8000b9e:	2280      	movs	r2, #128	; 0x80
 8000ba0:	0492      	lsls	r2, r2, #18
 8000ba2:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ba4:	1d3b      	adds	r3, r7, #4
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000baa:	1d3b      	adds	r3, r7, #4
 8000bac:	2200      	movs	r2, #0
 8000bae:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000bb6:	1d3a      	adds	r2, r7, #4
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000bba:	0011      	movs	r1, r2
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f003 f9fd 	bl	8003fbc <HAL_TIMEx_ConfigBreakDeadTime>
 8000bc2:	1e03      	subs	r3, r0, #0
 8000bc4:	d001      	beq.n	8000bca <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8000bc6:	f000 f839 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000bca:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <MX_TIM1_Init+0x18c>)
 8000bcc:	0018      	movs	r0, r3
 8000bce:	f000 f909 	bl	8000de4 <HAL_TIM_MspPostInit>

}
 8000bd2:	46c0      	nop			; (mov r8, r8)
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	b01c      	add	sp, #112	; 0x70
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	46c0      	nop			; (mov r8, r8)
 8000bdc:	20000104 	.word	0x20000104
 8000be0:	40012c00 	.word	0x40012c00

08000be4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000bea:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <MX_DMA_Init+0x28>)
 8000bec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000bee:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <MX_DMA_Init+0x28>)
 8000bf0:	2101      	movs	r1, #1
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	639a      	str	r2, [r3, #56]	; 0x38
 8000bf6:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <MX_DMA_Init+0x28>)
 8000bf8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	46bd      	mov	sp, r7
 8000c06:	b002      	add	sp, #8
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	46c0      	nop			; (mov r8, r8)
 8000c0c:	40021000 	.word	0x40021000

08000c10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <MX_GPIO_Init+0x28>)
 8000c18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c1a:	4b07      	ldr	r3, [pc, #28]	; (8000c38 <MX_GPIO_Init+0x28>)
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	635a      	str	r2, [r3, #52]	; 0x34
 8000c22:	4b05      	ldr	r3, [pc, #20]	; (8000c38 <MX_GPIO_Init+0x28>)
 8000c24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c26:	2201      	movs	r2, #1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]

}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	46bd      	mov	sp, r7
 8000c32:	b002      	add	sp, #8
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	46c0      	nop			; (mov r8, r8)
 8000c38:	40021000 	.word	0x40021000

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	e7fe      	b.n	8000c44 <Error_Handler+0x8>
	...

08000c48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	4b0f      	ldr	r3, [pc, #60]	; (8000c8c <HAL_MspInit+0x44>)
 8000c50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c52:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <HAL_MspInit+0x44>)
 8000c54:	2101      	movs	r1, #1
 8000c56:	430a      	orrs	r2, r1
 8000c58:	641a      	str	r2, [r3, #64]	; 0x40
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <HAL_MspInit+0x44>)
 8000c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c5e:	2201      	movs	r2, #1
 8000c60:	4013      	ands	r3, r2
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c66:	4b09      	ldr	r3, [pc, #36]	; (8000c8c <HAL_MspInit+0x44>)
 8000c68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c6a:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <HAL_MspInit+0x44>)
 8000c6c:	2180      	movs	r1, #128	; 0x80
 8000c6e:	0549      	lsls	r1, r1, #21
 8000c70:	430a      	orrs	r2, r1
 8000c72:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c74:	4b05      	ldr	r3, [pc, #20]	; (8000c8c <HAL_MspInit+0x44>)
 8000c76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c78:	2380      	movs	r3, #128	; 0x80
 8000c7a:	055b      	lsls	r3, r3, #21
 8000c7c:	4013      	ands	r3, r2
 8000c7e:	603b      	str	r3, [r7, #0]
 8000c80:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c82:	46c0      	nop			; (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	b002      	add	sp, #8
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	46c0      	nop			; (mov r8, r8)
 8000c8c:	40021000 	.word	0x40021000

08000c90 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c90:	b590      	push	{r4, r7, lr}
 8000c92:	b091      	sub	sp, #68	; 0x44
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c98:	232c      	movs	r3, #44	; 0x2c
 8000c9a:	18fb      	adds	r3, r7, r3
 8000c9c:	0018      	movs	r0, r3
 8000c9e:	2314      	movs	r3, #20
 8000ca0:	001a      	movs	r2, r3
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	f003 fa54 	bl	8004150 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca8:	2410      	movs	r4, #16
 8000caa:	193b      	adds	r3, r7, r4
 8000cac:	0018      	movs	r0, r3
 8000cae:	231c      	movs	r3, #28
 8000cb0:	001a      	movs	r2, r3
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	f003 fa4c 	bl	8004150 <memset>
  if(hadc->Instance==ADC1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a35      	ldr	r2, [pc, #212]	; (8000d94 <HAL_ADC_MspInit+0x104>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d164      	bne.n	8000d8c <HAL_ADC_MspInit+0xfc>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cc2:	193b      	adds	r3, r7, r4
 8000cc4:	2280      	movs	r2, #128	; 0x80
 8000cc6:	01d2      	lsls	r2, r2, #7
 8000cc8:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000cca:	193b      	adds	r3, r7, r4
 8000ccc:	2200      	movs	r2, #0
 8000cce:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cd0:	193b      	adds	r3, r7, r4
 8000cd2:	0018      	movs	r0, r3
 8000cd4:	f002 f8f4 	bl	8002ec0 <HAL_RCCEx_PeriphCLKConfig>
 8000cd8:	1e03      	subs	r3, r0, #0
 8000cda:	d001      	beq.n	8000ce0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000cdc:	f7ff ffae 	bl	8000c3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ce0:	4b2d      	ldr	r3, [pc, #180]	; (8000d98 <HAL_ADC_MspInit+0x108>)
 8000ce2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ce4:	4b2c      	ldr	r3, [pc, #176]	; (8000d98 <HAL_ADC_MspInit+0x108>)
 8000ce6:	2180      	movs	r1, #128	; 0x80
 8000ce8:	0349      	lsls	r1, r1, #13
 8000cea:	430a      	orrs	r2, r1
 8000cec:	641a      	str	r2, [r3, #64]	; 0x40
 8000cee:	4b2a      	ldr	r3, [pc, #168]	; (8000d98 <HAL_ADC_MspInit+0x108>)
 8000cf0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000cf2:	2380      	movs	r3, #128	; 0x80
 8000cf4:	035b      	lsls	r3, r3, #13
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	4b26      	ldr	r3, [pc, #152]	; (8000d98 <HAL_ADC_MspInit+0x108>)
 8000cfe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d00:	4b25      	ldr	r3, [pc, #148]	; (8000d98 <HAL_ADC_MspInit+0x108>)
 8000d02:	2101      	movs	r1, #1
 8000d04:	430a      	orrs	r2, r1
 8000d06:	635a      	str	r2, [r3, #52]	; 0x34
 8000d08:	4b23      	ldr	r3, [pc, #140]	; (8000d98 <HAL_ADC_MspInit+0x108>)
 8000d0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	4013      	ands	r3, r2
 8000d10:	60bb      	str	r3, [r7, #8]
 8000d12:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000d14:	212c      	movs	r1, #44	; 0x2c
 8000d16:	187b      	adds	r3, r7, r1
 8000d18:	2210      	movs	r2, #16
 8000d1a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2203      	movs	r2, #3
 8000d20:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2200      	movs	r2, #0
 8000d26:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d28:	187a      	adds	r2, r7, r1
 8000d2a:	23a0      	movs	r3, #160	; 0xa0
 8000d2c:	05db      	lsls	r3, r3, #23
 8000d2e:	0011      	movs	r1, r2
 8000d30:	0018      	movs	r0, r3
 8000d32:	f001 fc0d 	bl	8002550 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d36:	4b19      	ldr	r3, [pc, #100]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d38:	4a19      	ldr	r2, [pc, #100]	; (8000da0 <HAL_ADC_MspInit+0x110>)
 8000d3a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000d3c:	4b17      	ldr	r3, [pc, #92]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d3e:	2205      	movs	r2, #5
 8000d40:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d48:	4b14      	ldr	r3, [pc, #80]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d50:	2280      	movs	r2, #128	; 0x80
 8000d52:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000d54:	4b11      	ldr	r3, [pc, #68]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d56:	2280      	movs	r2, #128	; 0x80
 8000d58:	0052      	lsls	r2, r2, #1
 8000d5a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d5e:	2280      	movs	r2, #128	; 0x80
 8000d60:	00d2      	lsls	r2, r2, #3
 8000d62:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d64:	4b0d      	ldr	r3, [pc, #52]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d66:	2220      	movs	r2, #32
 8000d68:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d6a:	4b0c      	ldr	r3, [pc, #48]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d70:	4b0a      	ldr	r3, [pc, #40]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d72:	0018      	movs	r0, r3
 8000d74:	f001 fa4a 	bl	800220c <HAL_DMA_Init>
 8000d78:	1e03      	subs	r3, r0, #0
 8000d7a:	d001      	beq.n	8000d80 <HAL_ADC_MspInit+0xf0>
    {
      Error_Handler();
 8000d7c:	f7ff ff5e 	bl	8000c3c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	4a06      	ldr	r2, [pc, #24]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d84:	651a      	str	r2, [r3, #80]	; 0x50
 8000d86:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <HAL_ADC_MspInit+0x10c>)
 8000d88:	687a      	ldr	r2, [r7, #4]
 8000d8a:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d8c:	46c0      	nop			; (mov r8, r8)
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	b011      	add	sp, #68	; 0x44
 8000d92:	bd90      	pop	{r4, r7, pc}
 8000d94:	40012400 	.word	0x40012400
 8000d98:	40021000 	.word	0x40021000
 8000d9c:	200000a8 	.word	0x200000a8
 8000da0:	40020008 	.word	0x40020008

08000da4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	4a0a      	ldr	r2, [pc, #40]	; (8000ddc <HAL_TIM_Base_MspInit+0x38>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d10d      	bne.n	8000dd2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000db6:	4b0a      	ldr	r3, [pc, #40]	; (8000de0 <HAL_TIM_Base_MspInit+0x3c>)
 8000db8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dba:	4b09      	ldr	r3, [pc, #36]	; (8000de0 <HAL_TIM_Base_MspInit+0x3c>)
 8000dbc:	2180      	movs	r1, #128	; 0x80
 8000dbe:	0109      	lsls	r1, r1, #4
 8000dc0:	430a      	orrs	r2, r1
 8000dc2:	641a      	str	r2, [r3, #64]	; 0x40
 8000dc4:	4b06      	ldr	r3, [pc, #24]	; (8000de0 <HAL_TIM_Base_MspInit+0x3c>)
 8000dc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dc8:	2380      	movs	r3, #128	; 0x80
 8000dca:	011b      	lsls	r3, r3, #4
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000dd2:	46c0      	nop			; (mov r8, r8)
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b004      	add	sp, #16
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	40012c00 	.word	0x40012c00
 8000de0:	40021000 	.word	0x40021000

08000de4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000de4:	b590      	push	{r4, r7, lr}
 8000de6:	b089      	sub	sp, #36	; 0x24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	240c      	movs	r4, #12
 8000dee:	193b      	adds	r3, r7, r4
 8000df0:	0018      	movs	r0, r3
 8000df2:	2314      	movs	r3, #20
 8000df4:	001a      	movs	r2, r3
 8000df6:	2100      	movs	r1, #0
 8000df8:	f003 f9aa 	bl	8004150 <memset>
  if(htim->Instance==TIM1)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a14      	ldr	r2, [pc, #80]	; (8000e54 <HAL_TIM_MspPostInit+0x70>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d122      	bne.n	8000e4c <HAL_TIM_MspPostInit+0x68>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e06:	4b14      	ldr	r3, [pc, #80]	; (8000e58 <HAL_TIM_MspPostInit+0x74>)
 8000e08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e0a:	4b13      	ldr	r3, [pc, #76]	; (8000e58 <HAL_TIM_MspPostInit+0x74>)
 8000e0c:	2101      	movs	r1, #1
 8000e0e:	430a      	orrs	r2, r1
 8000e10:	635a      	str	r2, [r3, #52]	; 0x34
 8000e12:	4b11      	ldr	r3, [pc, #68]	; (8000e58 <HAL_TIM_MspPostInit+0x74>)
 8000e14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e16:	2201      	movs	r2, #1
 8000e18:	4013      	ands	r3, r2
 8000e1a:	60bb      	str	r3, [r7, #8]
 8000e1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA5     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000e1e:	0021      	movs	r1, r4
 8000e20:	187b      	adds	r3, r7, r1
 8000e22:	2220      	movs	r2, #32
 8000e24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e26:	187b      	adds	r3, r7, r1
 8000e28:	2202      	movs	r2, #2
 8000e2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	187b      	adds	r3, r7, r1
 8000e2e:	2200      	movs	r2, #0
 8000e30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e32:	187b      	adds	r3, r7, r1
 8000e34:	2200      	movs	r2, #0
 8000e36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM1;
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	2205      	movs	r2, #5
 8000e3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3e:	187a      	adds	r2, r7, r1
 8000e40:	23a0      	movs	r3, #160	; 0xa0
 8000e42:	05db      	lsls	r3, r3, #23
 8000e44:	0011      	movs	r1, r2
 8000e46:	0018      	movs	r0, r3
 8000e48:	f001 fb82 	bl	8002550 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e4c:	46c0      	nop			; (mov r8, r8)
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	b009      	add	sp, #36	; 0x24
 8000e52:	bd90      	pop	{r4, r7, pc}
 8000e54:	40012c00 	.word	0x40012c00
 8000e58:	40021000 	.word	0x40021000

08000e5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e60:	e7fe      	b.n	8000e60 <NMI_Handler+0x4>

08000e62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e66:	e7fe      	b.n	8000e66 <HardFault_Handler+0x4>

08000e68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e6c:	46c0      	nop			; (mov r8, r8)
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}

08000e72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e72:	b580      	push	{r7, lr}
 8000e74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}

08000e7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e80:	f000 f8a4 	bl	8000fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000e90:	4b03      	ldr	r3, [pc, #12]	; (8000ea0 <SystemInit+0x14>)
 8000e92:	2280      	movs	r2, #128	; 0x80
 8000e94:	0512      	lsls	r2, r2, #20
 8000e96:	609a      	str	r2, [r3, #8]
#endif
}
 8000e98:	46c0      	nop			; (mov r8, r8)
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ea4:	480d      	ldr	r0, [pc, #52]	; (8000edc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ea6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ea8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000eaa:	e003      	b.n	8000eb4 <LoopCopyDataInit>

08000eac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000eae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000eb0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000eb2:	3104      	adds	r1, #4

08000eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000eb4:	480b      	ldr	r0, [pc, #44]	; (8000ee4 <LoopForever+0xa>)
  ldr r3, =_edata
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ee8 <LoopForever+0xe>)
  adds r2, r0, r1
 8000eb8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000eba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000ebc:	d3f6      	bcc.n	8000eac <CopyDataInit>
  ldr r2, =_sbss
 8000ebe:	4a0b      	ldr	r2, [pc, #44]	; (8000eec <LoopForever+0x12>)
  b LoopFillZerobss
 8000ec0:	e002      	b.n	8000ec8 <LoopFillZerobss>

08000ec2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000ec2:	2300      	movs	r3, #0
  str  r3, [r2]
 8000ec4:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ec6:	3204      	adds	r2, #4

08000ec8 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000ec8:	4b09      	ldr	r3, [pc, #36]	; (8000ef0 <LoopForever+0x16>)
  cmp r2, r3
 8000eca:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000ecc:	d3f9      	bcc.n	8000ec2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ece:	f7ff ffdd 	bl	8000e8c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000ed2:	f003 f919 	bl	8004108 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ed6:	f7ff fccf 	bl	8000878 <main>

08000eda <LoopForever>:

LoopForever:
    b LoopForever
 8000eda:	e7fe      	b.n	8000eda <LoopForever>
  ldr   r0, =_estack
 8000edc:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 8000ee0:	080042a8 	.word	0x080042a8
  ldr r0, =_sdata
 8000ee4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ee8:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 8000eec:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 8000ef0:	20000154 	.word	0x20000154

08000ef4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ef4:	e7fe      	b.n	8000ef4 <ADC1_IRQHandler>
	...

08000ef8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000efe:	1dfb      	adds	r3, r7, #7
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f04:	4b0b      	ldr	r3, [pc, #44]	; (8000f34 <HAL_Init+0x3c>)
 8000f06:	681a      	ldr	r2, [r3, #0]
 8000f08:	4b0a      	ldr	r3, [pc, #40]	; (8000f34 <HAL_Init+0x3c>)
 8000f0a:	2180      	movs	r1, #128	; 0x80
 8000f0c:	0049      	lsls	r1, r1, #1
 8000f0e:	430a      	orrs	r2, r1
 8000f10:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f12:	2000      	movs	r0, #0
 8000f14:	f000 f810 	bl	8000f38 <HAL_InitTick>
 8000f18:	1e03      	subs	r3, r0, #0
 8000f1a:	d003      	beq.n	8000f24 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000f1c:	1dfb      	adds	r3, r7, #7
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
 8000f22:	e001      	b.n	8000f28 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f24:	f7ff fe90 	bl	8000c48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f28:	1dfb      	adds	r3, r7, #7
 8000f2a:	781b      	ldrb	r3, [r3, #0]
}
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	b002      	add	sp, #8
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40022000 	.word	0x40022000

08000f38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f38:	b590      	push	{r4, r7, lr}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f40:	230f      	movs	r3, #15
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	2200      	movs	r2, #0
 8000f46:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8000f48:	4b1d      	ldr	r3, [pc, #116]	; (8000fc0 <HAL_InitTick+0x88>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d02b      	beq.n	8000fa8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f50:	4b1c      	ldr	r3, [pc, #112]	; (8000fc4 <HAL_InitTick+0x8c>)
 8000f52:	681c      	ldr	r4, [r3, #0]
 8000f54:	4b1a      	ldr	r3, [pc, #104]	; (8000fc0 <HAL_InitTick+0x88>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	0019      	movs	r1, r3
 8000f5a:	23fa      	movs	r3, #250	; 0xfa
 8000f5c:	0098      	lsls	r0, r3, #2
 8000f5e:	f7ff f8d3 	bl	8000108 <__udivsi3>
 8000f62:	0003      	movs	r3, r0
 8000f64:	0019      	movs	r1, r3
 8000f66:	0020      	movs	r0, r4
 8000f68:	f7ff f8ce 	bl	8000108 <__udivsi3>
 8000f6c:	0003      	movs	r3, r0
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f001 f93f 	bl	80021f2 <HAL_SYSTICK_Config>
 8000f74:	1e03      	subs	r3, r0, #0
 8000f76:	d112      	bne.n	8000f9e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b03      	cmp	r3, #3
 8000f7c:	d80a      	bhi.n	8000f94 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f7e:	6879      	ldr	r1, [r7, #4]
 8000f80:	2301      	movs	r3, #1
 8000f82:	425b      	negs	r3, r3
 8000f84:	2200      	movs	r2, #0
 8000f86:	0018      	movs	r0, r3
 8000f88:	f001 f91e 	bl	80021c8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_InitTick+0x90>)
 8000f8e:	687a      	ldr	r2, [r7, #4]
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	e00d      	b.n	8000fb0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000f94:	230f      	movs	r3, #15
 8000f96:	18fb      	adds	r3, r7, r3
 8000f98:	2201      	movs	r2, #1
 8000f9a:	701a      	strb	r2, [r3, #0]
 8000f9c:	e008      	b.n	8000fb0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f9e:	230f      	movs	r3, #15
 8000fa0:	18fb      	adds	r3, r7, r3
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	701a      	strb	r2, [r3, #0]
 8000fa6:	e003      	b.n	8000fb0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fa8:	230f      	movs	r3, #15
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	2201      	movs	r2, #1
 8000fae:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000fb0:	230f      	movs	r3, #15
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	781b      	ldrb	r3, [r3, #0]
}
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b005      	add	sp, #20
 8000fbc:	bd90      	pop	{r4, r7, pc}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	2000000c 	.word	0x2000000c
 8000fc4:	20000004 	.word	0x20000004
 8000fc8:	20000008 	.word	0x20000008

08000fcc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fd0:	4b04      	ldr	r3, [pc, #16]	; (8000fe4 <HAL_IncTick+0x18>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <HAL_IncTick+0x1c>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	18d2      	adds	r2, r2, r3
 8000fda:	4b02      	ldr	r3, [pc, #8]	; (8000fe4 <HAL_IncTick+0x18>)
 8000fdc:	601a      	str	r2, [r3, #0]
}
 8000fde:	46c0      	nop			; (mov r8, r8)
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000150 	.word	0x20000150
 8000fe8:	2000000c 	.word	0x2000000c

08000fec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  return uwTick;
 8000ff0:	4b02      	ldr	r3, [pc, #8]	; (8000ffc <HAL_GetTick+0x10>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
}
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	20000150 	.word	0x20000150

08001000 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a05      	ldr	r2, [pc, #20]	; (8001024 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8001010:	401a      	ands	r2, r3
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	431a      	orrs	r2, r3
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	601a      	str	r2, [r3, #0]
}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	46bd      	mov	sp, r7
 800101e:	b002      	add	sp, #8
 8001020:	bd80      	pop	{r7, pc}
 8001022:	46c0      	nop			; (mov r8, r8)
 8001024:	ff3fffff 	.word	0xff3fffff

08001028 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	23c0      	movs	r3, #192	; 0xc0
 8001036:	041b      	lsls	r3, r3, #16
 8001038:	4013      	ands	r3, r2
}
 800103a:	0018      	movs	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	b002      	add	sp, #8
 8001040:	bd80      	pop	{r7, pc}

08001042 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	b084      	sub	sp, #16
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	68ba      	ldr	r2, [r7, #8]
 8001054:	2104      	movs	r1, #4
 8001056:	400a      	ands	r2, r1
 8001058:	2107      	movs	r1, #7
 800105a:	4091      	lsls	r1, r2
 800105c:	000a      	movs	r2, r1
 800105e:	43d2      	mvns	r2, r2
 8001060:	401a      	ands	r2, r3
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	2104      	movs	r1, #4
 8001066:	400b      	ands	r3, r1
 8001068:	6879      	ldr	r1, [r7, #4]
 800106a:	4099      	lsls	r1, r3
 800106c:	000b      	movs	r3, r1
 800106e:	431a      	orrs	r2, r3
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001074:	46c0      	nop			; (mov r8, r8)
 8001076:	46bd      	mov	sp, r7
 8001078:	b004      	add	sp, #16
 800107a:	bd80      	pop	{r7, pc}

0800107c <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	695b      	ldr	r3, [r3, #20]
 800108a:	683a      	ldr	r2, [r7, #0]
 800108c:	2104      	movs	r1, #4
 800108e:	400a      	ands	r2, r1
 8001090:	2107      	movs	r1, #7
 8001092:	4091      	lsls	r1, r2
 8001094:	000a      	movs	r2, r1
 8001096:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	2104      	movs	r1, #4
 800109c:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800109e:	40da      	lsrs	r2, r3
 80010a0:	0013      	movs	r3, r2
}
 80010a2:	0018      	movs	r0, r3
 80010a4:	46bd      	mov	sp, r7
 80010a6:	b002      	add	sp, #8
 80010a8:	bd80      	pop	{r7, pc}

080010aa <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	68da      	ldr	r2, [r3, #12]
 80010b6:	23c0      	movs	r3, #192	; 0xc0
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	4013      	ands	r3, r2
 80010bc:	d101      	bne.n	80010c2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80010c2:	2300      	movs	r3, #0
}
 80010c4:	0018      	movs	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	b002      	add	sp, #8
 80010ca:	bd80      	pop	{r7, pc}

080010cc <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b084      	sub	sp, #16
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010dc:	68ba      	ldr	r2, [r7, #8]
 80010de:	211f      	movs	r1, #31
 80010e0:	400a      	ands	r2, r1
 80010e2:	210f      	movs	r1, #15
 80010e4:	4091      	lsls	r1, r2
 80010e6:	000a      	movs	r2, r1
 80010e8:	43d2      	mvns	r2, r2
 80010ea:	401a      	ands	r2, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	0e9b      	lsrs	r3, r3, #26
 80010f0:	210f      	movs	r1, #15
 80010f2:	4019      	ands	r1, r3
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	201f      	movs	r0, #31
 80010f8:	4003      	ands	r3, r0
 80010fa:	4099      	lsls	r1, r3
 80010fc:	000b      	movs	r3, r1
 80010fe:	431a      	orrs	r2, r3
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001104:	46c0      	nop			; (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	b004      	add	sp, #16
 800110a:	bd80      	pop	{r7, pc}

0800110c <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	025b      	lsls	r3, r3, #9
 800111e:	0a5b      	lsrs	r3, r3, #9
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001126:	46c0      	nop			; (mov r8, r8)
 8001128:	46bd      	mov	sp, r7
 800112a:	b002      	add	sp, #8
 800112c:	bd80      	pop	{r7, pc}

0800112e <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
 8001136:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800113c:	683a      	ldr	r2, [r7, #0]
 800113e:	0252      	lsls	r2, r2, #9
 8001140:	0a52      	lsrs	r2, r2, #9
 8001142:	43d2      	mvns	r2, r2
 8001144:	401a      	ands	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	629a      	str	r2, [r3, #40]	; 0x28
}
 800114a:	46c0      	nop			; (mov r8, r8)
 800114c:	46bd      	mov	sp, r7
 800114e:	b002      	add	sp, #8
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	60b9      	str	r1, [r7, #8]
 800115e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	0212      	lsls	r2, r2, #8
 8001168:	43d2      	mvns	r2, r2
 800116a:	401a      	ands	r2, r3
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	6879      	ldr	r1, [r7, #4]
 8001172:	400b      	ands	r3, r1
 8001174:	4904      	ldr	r1, [pc, #16]	; (8001188 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001176:	400b      	ands	r3, r1
 8001178:	431a      	orrs	r2, r3
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800117e:	46c0      	nop			; (mov r8, r8)
 8001180:	46bd      	mov	sp, r7
 8001182:	b004      	add	sp, #16
 8001184:	bd80      	pop	{r7, pc}
 8001186:	46c0      	nop			; (mov r8, r8)
 8001188:	7fffff00 	.word	0x7fffff00

0800118c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	4a05      	ldr	r2, [pc, #20]	; (80011b0 <LL_ADC_EnableInternalRegulator+0x24>)
 800119a:	4013      	ands	r3, r2
 800119c:	2280      	movs	r2, #128	; 0x80
 800119e:	0552      	lsls	r2, r2, #21
 80011a0:	431a      	orrs	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80011a6:	46c0      	nop			; (mov r8, r8)
 80011a8:	46bd      	mov	sp, r7
 80011aa:	b002      	add	sp, #8
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	6fffffe8 	.word	0x6fffffe8

080011b4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	055b      	lsls	r3, r3, #21
 80011c4:	401a      	ands	r2, r3
 80011c6:	2380      	movs	r3, #128	; 0x80
 80011c8:	055b      	lsls	r3, r3, #21
 80011ca:	429a      	cmp	r2, r3
 80011cc:	d101      	bne.n	80011d2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80011ce:	2301      	movs	r3, #1
 80011d0:	e000      	b.n	80011d4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80011d2:	2300      	movs	r3, #0
}
 80011d4:	0018      	movs	r0, r3
 80011d6:	46bd      	mov	sp, r7
 80011d8:	b002      	add	sp, #8
 80011da:	bd80      	pop	{r7, pc}

080011dc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	689b      	ldr	r3, [r3, #8]
 80011e8:	4a04      	ldr	r2, [pc, #16]	; (80011fc <LL_ADC_Enable+0x20>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	2201      	movs	r2, #1
 80011ee:	431a      	orrs	r2, r3
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80011f4:	46c0      	nop			; (mov r8, r8)
 80011f6:	46bd      	mov	sp, r7
 80011f8:	b002      	add	sp, #8
 80011fa:	bd80      	pop	{r7, pc}
 80011fc:	7fffffe8 	.word	0x7fffffe8

08001200 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	4a04      	ldr	r2, [pc, #16]	; (8001220 <LL_ADC_Disable+0x20>)
 800120e:	4013      	ands	r3, r2
 8001210:	2202      	movs	r2, #2
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001218:	46c0      	nop			; (mov r8, r8)
 800121a:	46bd      	mov	sp, r7
 800121c:	b002      	add	sp, #8
 800121e:	bd80      	pop	{r7, pc}
 8001220:	7fffffe8 	.word	0x7fffffe8

08001224 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	2201      	movs	r2, #1
 8001232:	4013      	ands	r3, r2
 8001234:	2b01      	cmp	r3, #1
 8001236:	d101      	bne.n	800123c <LL_ADC_IsEnabled+0x18>
 8001238:	2301      	movs	r3, #1
 800123a:	e000      	b.n	800123e <LL_ADC_IsEnabled+0x1a>
 800123c:	2300      	movs	r3, #0
}
 800123e:	0018      	movs	r0, r3
 8001240:	46bd      	mov	sp, r7
 8001242:	b002      	add	sp, #8
 8001244:	bd80      	pop	{r7, pc}

08001246 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001246:	b580      	push	{r7, lr}
 8001248:	b082      	sub	sp, #8
 800124a:	af00      	add	r7, sp, #0
 800124c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	2202      	movs	r2, #2
 8001254:	4013      	ands	r3, r2
 8001256:	2b02      	cmp	r3, #2
 8001258:	d101      	bne.n	800125e <LL_ADC_IsDisableOngoing+0x18>
 800125a:	2301      	movs	r3, #1
 800125c:	e000      	b.n	8001260 <LL_ADC_IsDisableOngoing+0x1a>
 800125e:	2300      	movs	r3, #0
}
 8001260:	0018      	movs	r0, r3
 8001262:	46bd      	mov	sp, r7
 8001264:	b002      	add	sp, #8
 8001266:	bd80      	pop	{r7, pc}

08001268 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	4a04      	ldr	r2, [pc, #16]	; (8001288 <LL_ADC_REG_StartConversion+0x20>)
 8001276:	4013      	ands	r3, r2
 8001278:	2204      	movs	r2, #4
 800127a:	431a      	orrs	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001280:	46c0      	nop			; (mov r8, r8)
 8001282:	46bd      	mov	sp, r7
 8001284:	b002      	add	sp, #8
 8001286:	bd80      	pop	{r7, pc}
 8001288:	7fffffe8 	.word	0x7fffffe8

0800128c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	2204      	movs	r2, #4
 800129a:	4013      	ands	r3, r2
 800129c:	2b04      	cmp	r3, #4
 800129e:	d101      	bne.n	80012a4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012a0:	2301      	movs	r3, #1
 80012a2:	e000      	b.n	80012a6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	0018      	movs	r0, r3
 80012a8:	46bd      	mov	sp, r7
 80012aa:	b002      	add	sp, #8
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b088      	sub	sp, #32
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012b8:	231f      	movs	r3, #31
 80012ba:	18fb      	adds	r3, r7, r3
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80012c0:	2300      	movs	r3, #0
 80012c2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d101      	bne.n	80012d6 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e1a0      	b.n	8001618 <HAL_ADC_Init+0x368>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d10a      	bne.n	80012f4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	0018      	movs	r0, r3
 80012e2:	f7ff fcd5 	bl	8000c90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	2200      	movs	r2, #0
 80012ea:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2254      	movs	r2, #84	; 0x54
 80012f0:	2100      	movs	r1, #0
 80012f2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	0018      	movs	r0, r3
 80012fa:	f7ff ff5b 	bl	80011b4 <LL_ADC_IsInternalRegulatorEnabled>
 80012fe:	1e03      	subs	r3, r0, #0
 8001300:	d114      	bne.n	800132c <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	0018      	movs	r0, r3
 8001308:	f7ff ff40 	bl	800118c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800130c:	4bc4      	ldr	r3, [pc, #784]	; (8001620 <HAL_ADC_Init+0x370>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	49c4      	ldr	r1, [pc, #784]	; (8001624 <HAL_ADC_Init+0x374>)
 8001312:	0018      	movs	r0, r3
 8001314:	f7fe fef8 	bl	8000108 <__udivsi3>
 8001318:	0003      	movs	r3, r0
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800131e:	e002      	b.n	8001326 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	3b01      	subs	r3, #1
 8001324:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d1f9      	bne.n	8001320 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	0018      	movs	r0, r3
 8001332:	f7ff ff3f 	bl	80011b4 <LL_ADC_IsInternalRegulatorEnabled>
 8001336:	1e03      	subs	r3, r0, #0
 8001338:	d10f      	bne.n	800135a <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800133e:	2210      	movs	r2, #16
 8001340:	431a      	orrs	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800134a:	2201      	movs	r2, #1
 800134c:	431a      	orrs	r2, r3
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001352:	231f      	movs	r3, #31
 8001354:	18fb      	adds	r3, r7, r3
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	0018      	movs	r0, r3
 8001360:	f7ff ff94 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 8001364:	0003      	movs	r3, r0
 8001366:	60fb      	str	r3, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800136c:	2210      	movs	r2, #16
 800136e:	4013      	ands	r3, r2
 8001370:	d000      	beq.n	8001374 <HAL_ADC_Init+0xc4>
 8001372:	e144      	b.n	80015fe <HAL_ADC_Init+0x34e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d000      	beq.n	800137c <HAL_ADC_Init+0xcc>
 800137a:	e140      	b.n	80015fe <HAL_ADC_Init+0x34e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001380:	4aa9      	ldr	r2, [pc, #676]	; (8001628 <HAL_ADC_Init+0x378>)
 8001382:	4013      	ands	r3, r2
 8001384:	2202      	movs	r2, #2
 8001386:	431a      	orrs	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	0018      	movs	r0, r3
 8001392:	f7ff ff47 	bl	8001224 <LL_ADC_IsEnabled>
 8001396:	1e03      	subs	r3, r0, #0
 8001398:	d000      	beq.n	800139c <HAL_ADC_Init+0xec>
 800139a:	e0ad      	b.n	80014f8 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	7e1b      	ldrb	r3, [r3, #24]
 80013a4:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80013a6:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	7e5b      	ldrb	r3, [r3, #25]
 80013ac:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80013ae:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	7e9b      	ldrb	r3, [r3, #26]
 80013b4:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80013b6:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <HAL_ADC_Init+0x116>
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	015b      	lsls	r3, r3, #5
 80013c4:	e000      	b.n	80013c8 <HAL_ADC_Init+0x118>
 80013c6:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80013c8:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80013ce:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	691b      	ldr	r3, [r3, #16]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	da04      	bge.n	80013e2 <HAL_ADC_Init+0x132>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	691b      	ldr	r3, [r3, #16]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	085b      	lsrs	r3, r3, #1
 80013e0:	e001      	b.n	80013e6 <HAL_ADC_Init+0x136>
 80013e2:	2380      	movs	r3, #128	; 0x80
 80013e4:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80013e6:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	212c      	movs	r1, #44	; 0x2c
 80013ec:	5c5b      	ldrb	r3, [r3, r1]
 80013ee:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80013f0:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2220      	movs	r2, #32
 80013fc:	5c9b      	ldrb	r3, [r3, r2]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d115      	bne.n	800142e <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	7e9b      	ldrb	r3, [r3, #26]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d105      	bne.n	8001416 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	2280      	movs	r2, #128	; 0x80
 800140e:	0252      	lsls	r2, r2, #9
 8001410:	4313      	orrs	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
 8001414:	e00b      	b.n	800142e <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800141a:	2220      	movs	r2, #32
 800141c:	431a      	orrs	r2, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001426:	2201      	movs	r2, #1
 8001428:	431a      	orrs	r2, r3
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001432:	2b00      	cmp	r3, #0
 8001434:	d00a      	beq.n	800144c <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800143a:	23e0      	movs	r3, #224	; 0xe0
 800143c:	005b      	lsls	r3, r3, #1
 800143e:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001444:	4313      	orrs	r3, r2
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4313      	orrs	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	68db      	ldr	r3, [r3, #12]
 8001452:	4a76      	ldr	r2, [pc, #472]	; (800162c <HAL_ADC_Init+0x37c>)
 8001454:	4013      	ands	r3, r2
 8001456:	0019      	movs	r1, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	430a      	orrs	r2, r1
 8001460:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	0f9b      	lsrs	r3, r3, #30
 8001468:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800146e:	4313      	orrs	r3, r2
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	4313      	orrs	r3, r2
 8001474:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	223c      	movs	r2, #60	; 0x3c
 800147a:	5c9b      	ldrb	r3, [r3, r2]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d111      	bne.n	80014a4 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	0f9b      	lsrs	r3, r3, #30
 8001486:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800148c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001492:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001498:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800149a:	697b      	ldr	r3, [r7, #20]
 800149c:	4313      	orrs	r3, r2
 800149e:	2201      	movs	r2, #1
 80014a0:	4313      	orrs	r3, r2
 80014a2:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	691b      	ldr	r3, [r3, #16]
 80014aa:	4a61      	ldr	r2, [pc, #388]	; (8001630 <HAL_ADC_Init+0x380>)
 80014ac:	4013      	ands	r3, r2
 80014ae:	0019      	movs	r1, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	430a      	orrs	r2, r1
 80014b8:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685a      	ldr	r2, [r3, #4]
 80014be:	23c0      	movs	r3, #192	; 0xc0
 80014c0:	061b      	lsls	r3, r3, #24
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d018      	beq.n	80014f8 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80014ca:	2380      	movs	r3, #128	; 0x80
 80014cc:	05db      	lsls	r3, r3, #23
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d012      	beq.n	80014f8 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80014d6:	2380      	movs	r3, #128	; 0x80
 80014d8:	061b      	lsls	r3, r3, #24
 80014da:	429a      	cmp	r2, r3
 80014dc:	d00c      	beq.n	80014f8 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80014de:	4b55      	ldr	r3, [pc, #340]	; (8001634 <HAL_ADC_Init+0x384>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a55      	ldr	r2, [pc, #340]	; (8001638 <HAL_ADC_Init+0x388>)
 80014e4:	4013      	ands	r3, r2
 80014e6:	0019      	movs	r1, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	23f0      	movs	r3, #240	; 0xf0
 80014ee:	039b      	lsls	r3, r3, #14
 80014f0:	401a      	ands	r2, r3
 80014f2:	4b50      	ldr	r3, [pc, #320]	; (8001634 <HAL_ADC_Init+0x384>)
 80014f4:	430a      	orrs	r2, r1
 80014f6:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001500:	001a      	movs	r2, r3
 8001502:	2100      	movs	r1, #0
 8001504:	f7ff fd9d 	bl	8001042 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6818      	ldr	r0, [r3, #0]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001510:	494a      	ldr	r1, [pc, #296]	; (800163c <HAL_ADC_Init+0x38c>)
 8001512:	001a      	movs	r2, r3
 8001514:	f7ff fd95 	bl	8001042 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	691b      	ldr	r3, [r3, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d109      	bne.n	8001534 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	2110      	movs	r1, #16
 800152c:	4249      	negs	r1, r1
 800152e:	430a      	orrs	r2, r1
 8001530:	629a      	str	r2, [r3, #40]	; 0x28
 8001532:	e03a      	b.n	80015aa <HAL_ADC_Init+0x2fa>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	691a      	ldr	r2, [r3, #16]
 8001538:	2380      	movs	r3, #128	; 0x80
 800153a:	039b      	lsls	r3, r3, #14
 800153c:	429a      	cmp	r2, r3
 800153e:	d134      	bne.n	80015aa <HAL_ADC_Init+0x2fa>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001540:	2300      	movs	r3, #0
 8001542:	613b      	str	r3, [r7, #16]
 8001544:	e00c      	b.n	8001560 <HAL_ADC_Init+0x2b0>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	40da      	lsrs	r2, r3
 8001550:	0013      	movs	r3, r2
 8001552:	220f      	movs	r2, #15
 8001554:	4013      	ands	r3, r2
 8001556:	2b0f      	cmp	r3, #15
 8001558:	d006      	beq.n	8001568 <HAL_ADC_Init+0x2b8>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	3301      	adds	r3, #1
 800155e:	613b      	str	r3, [r7, #16]
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	2b07      	cmp	r3, #7
 8001564:	d9ef      	bls.n	8001546 <HAL_ADC_Init+0x296>
 8001566:	e000      	b.n	800156a <HAL_ADC_Init+0x2ba>
            ADC_CHSELR_SQ1)
        {
          break;
 8001568:	46c0      	nop			; (mov r8, r8)
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d109      	bne.n	8001584 <HAL_ADC_Init+0x2d4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2110      	movs	r1, #16
 800157c:	4249      	negs	r1, r1
 800157e:	430a      	orrs	r2, r1
 8001580:	629a      	str	r2, [r3, #40]	; 0x28
 8001582:	e012      	b.n	80015aa <HAL_ADC_Init+0x2fa>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	3b01      	subs	r3, #1
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	221c      	movs	r2, #28
 8001594:	4013      	ands	r3, r2
 8001596:	2210      	movs	r2, #16
 8001598:	4252      	negs	r2, r2
 800159a:	409a      	lsls	r2, r3
 800159c:	0011      	movs	r1, r2
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	430a      	orrs	r2, r1
 80015a8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	2100      	movs	r1, #0
 80015b0:	0018      	movs	r0, r3
 80015b2:	f7ff fd63 	bl	800107c <LL_ADC_GetSamplingTimeCommonChannels>
 80015b6:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015bc:	429a      	cmp	r2, r3
 80015be:	d10b      	bne.n	80015d8 <HAL_ADC_Init+0x328>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2200      	movs	r2, #0
 80015c4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015ca:	2203      	movs	r2, #3
 80015cc:	4393      	bics	r3, r2
 80015ce:	2201      	movs	r2, #1
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	659a      	str	r2, [r3, #88]	; 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015d6:	e01c      	b.n	8001612 <HAL_ADC_Init+0x362>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015dc:	2212      	movs	r2, #18
 80015de:	4393      	bics	r3, r2
 80015e0:	2210      	movs	r2, #16
 80015e2:	431a      	orrs	r2, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ec:	2201      	movs	r2, #1
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80015f4:	231f      	movs	r3, #31
 80015f6:	18fb      	adds	r3, r7, r3
 80015f8:	2201      	movs	r2, #1
 80015fa:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015fc:	e009      	b.n	8001612 <HAL_ADC_Init+0x362>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001602:	2210      	movs	r2, #16
 8001604:	431a      	orrs	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800160a:	231f      	movs	r3, #31
 800160c:	18fb      	adds	r3, r7, r3
 800160e:	2201      	movs	r2, #1
 8001610:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001612:	231f      	movs	r3, #31
 8001614:	18fb      	adds	r3, r7, r3
 8001616:	781b      	ldrb	r3, [r3, #0]
}
 8001618:	0018      	movs	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	b008      	add	sp, #32
 800161e:	bd80      	pop	{r7, pc}
 8001620:	20000004 	.word	0x20000004
 8001624:	00030d40 	.word	0x00030d40
 8001628:	fffffefd 	.word	0xfffffefd
 800162c:	fffe0201 	.word	0xfffe0201
 8001630:	1ffffc02 	.word	0x1ffffc02
 8001634:	40012708 	.word	0x40012708
 8001638:	ffc3ffff 	.word	0xffc3ffff
 800163c:	7fffff04 	.word	0x7fffff04

08001640 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001640:	b5b0      	push	{r4, r5, r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	0018      	movs	r0, r3
 8001652:	f7ff fe1b 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 8001656:	1e03      	subs	r3, r0, #0
 8001658:	d16c      	bne.n	8001734 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2254      	movs	r2, #84	; 0x54
 800165e:	5c9b      	ldrb	r3, [r3, r2]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d101      	bne.n	8001668 <HAL_ADC_Start_DMA+0x28>
 8001664:	2302      	movs	r3, #2
 8001666:	e06c      	b.n	8001742 <HAL_ADC_Start_DMA+0x102>
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2254      	movs	r2, #84	; 0x54
 800166c:	2101      	movs	r1, #1
 800166e:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	2201      	movs	r2, #1
 8001678:	4013      	ands	r3, r2
 800167a:	d113      	bne.n	80016a4 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	0018      	movs	r0, r3
 8001682:	f7ff fdcf 	bl	8001224 <LL_ADC_IsEnabled>
 8001686:	1e03      	subs	r3, r0, #0
 8001688:	d004      	beq.n	8001694 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	0018      	movs	r0, r3
 8001690:	f7ff fdb6 	bl	8001200 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	68da      	ldr	r2, [r3, #12]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2101      	movs	r1, #1
 80016a0:	430a      	orrs	r2, r1
 80016a2:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80016a4:	2517      	movs	r5, #23
 80016a6:	197c      	adds	r4, r7, r5
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	0018      	movs	r0, r3
 80016ac:	f000 fa44 	bl	8001b38 <ADC_Enable>
 80016b0:	0003      	movs	r3, r0
 80016b2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80016b4:	002c      	movs	r4, r5
 80016b6:	193b      	adds	r3, r7, r4
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d13e      	bne.n	800173c <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016c2:	4a22      	ldr	r2, [pc, #136]	; (800174c <HAL_ADC_Start_DMA+0x10c>)
 80016c4:	4013      	ands	r3, r2
 80016c6:	2280      	movs	r2, #128	; 0x80
 80016c8:	0052      	lsls	r2, r2, #1
 80016ca:	431a      	orrs	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2200      	movs	r2, #0
 80016d4:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016da:	4a1d      	ldr	r2, [pc, #116]	; (8001750 <HAL_ADC_Start_DMA+0x110>)
 80016dc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016e2:	4a1c      	ldr	r2, [pc, #112]	; (8001754 <HAL_ADC_Start_DMA+0x114>)
 80016e4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016ea:	4a1b      	ldr	r2, [pc, #108]	; (8001758 <HAL_ADC_Start_DMA+0x118>)
 80016ec:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	221c      	movs	r2, #28
 80016f4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2254      	movs	r2, #84	; 0x54
 80016fa:	2100      	movs	r1, #0
 80016fc:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	685a      	ldr	r2, [r3, #4]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2110      	movs	r1, #16
 800170a:	430a      	orrs	r2, r1
 800170c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	3340      	adds	r3, #64	; 0x40
 8001718:	0019      	movs	r1, r3
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	193c      	adds	r4, r7, r4
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	f000 fdfe 	bl	8002320 <HAL_DMA_Start_IT>
 8001724:	0003      	movs	r3, r0
 8001726:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	0018      	movs	r0, r3
 800172e:	f7ff fd9b 	bl	8001268 <LL_ADC_REG_StartConversion>
 8001732:	e003      	b.n	800173c <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001734:	2317      	movs	r3, #23
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	2202      	movs	r2, #2
 800173a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800173c:	2317      	movs	r3, #23
 800173e:	18fb      	adds	r3, r7, r3
 8001740:	781b      	ldrb	r3, [r3, #0]
}
 8001742:	0018      	movs	r0, r3
 8001744:	46bd      	mov	sp, r7
 8001746:	b006      	add	sp, #24
 8001748:	bdb0      	pop	{r4, r5, r7, pc}
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	fffff0fe 	.word	0xfffff0fe
 8001750:	08001ce5 	.word	0x08001ce5
 8001754:	08001dad 	.word	0x08001dad
 8001758:	08001dcb 	.word	0x08001dcb

0800175c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001764:	46c0      	nop			; (mov r8, r8)
 8001766:	46bd      	mov	sp, r7
 8001768:	b002      	add	sp, #8
 800176a:	bd80      	pop	{r7, pc}

0800176c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001774:	46c0      	nop			; (mov r8, r8)
 8001776:	46bd      	mov	sp, r7
 8001778:	b002      	add	sp, #8
 800177a:	bd80      	pop	{r7, pc}

0800177c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001784:	46c0      	nop			; (mov r8, r8)
 8001786:	46bd      	mov	sp, r7
 8001788:	b002      	add	sp, #8
 800178a:	bd80      	pop	{r7, pc}

0800178c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001796:	2317      	movs	r3, #23
 8001798:	18fb      	adds	r3, r7, r3
 800179a:	2200      	movs	r2, #0
 800179c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800179e:	2300      	movs	r3, #0
 80017a0:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2254      	movs	r2, #84	; 0x54
 80017a6:	5c9b      	ldrb	r3, [r3, r2]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d101      	bne.n	80017b0 <HAL_ADC_ConfigChannel+0x24>
 80017ac:	2302      	movs	r3, #2
 80017ae:	e1be      	b.n	8001b2e <HAL_ADC_ConfigChannel+0x3a2>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2254      	movs	r2, #84	; 0x54
 80017b4:	2101      	movs	r1, #1
 80017b6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	0018      	movs	r0, r3
 80017be:	f7ff fd65 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 80017c2:	1e03      	subs	r3, r0, #0
 80017c4:	d000      	beq.n	80017c8 <HAL_ADC_ConfigChannel+0x3c>
 80017c6:	e1a1      	b.n	8001b0c <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d100      	bne.n	80017d2 <HAL_ADC_ConfigChannel+0x46>
 80017d0:	e152      	b.n	8001a78 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	691a      	ldr	r2, [r3, #16]
 80017d6:	2380      	movs	r3, #128	; 0x80
 80017d8:	061b      	lsls	r3, r3, #24
 80017da:	429a      	cmp	r2, r3
 80017dc:	d004      	beq.n	80017e8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80017e2:	4ac2      	ldr	r2, [pc, #776]	; (8001aec <HAL_ADC_ConfigChannel+0x360>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d108      	bne.n	80017fa <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681a      	ldr	r2, [r3, #0]
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	0019      	movs	r1, r3
 80017f2:	0010      	movs	r0, r2
 80017f4:	f7ff fc8a 	bl	800110c <LL_ADC_REG_SetSequencerChAdd>
 80017f8:	e0ed      	b.n	80019d6 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	211f      	movs	r1, #31
 8001804:	400b      	ands	r3, r1
 8001806:	210f      	movs	r1, #15
 8001808:	4099      	lsls	r1, r3
 800180a:	000b      	movs	r3, r1
 800180c:	43db      	mvns	r3, r3
 800180e:	4013      	ands	r3, r2
 8001810:	0019      	movs	r1, r3
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	025b      	lsls	r3, r3, #9
 8001818:	0a5b      	lsrs	r3, r3, #9
 800181a:	d105      	bne.n	8001828 <HAL_ADC_ConfigChannel+0x9c>
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	0e9b      	lsrs	r3, r3, #26
 8001822:	221f      	movs	r2, #31
 8001824:	4013      	ands	r3, r2
 8001826:	e0bc      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2201      	movs	r2, #1
 800182e:	4013      	ands	r3, r2
 8001830:	d000      	beq.n	8001834 <HAL_ADC_ConfigChannel+0xa8>
 8001832:	e0b5      	b.n	80019a0 <HAL_ADC_ConfigChannel+0x214>
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2202      	movs	r2, #2
 800183a:	4013      	ands	r3, r2
 800183c:	d000      	beq.n	8001840 <HAL_ADC_ConfigChannel+0xb4>
 800183e:	e0ad      	b.n	800199c <HAL_ADC_ConfigChannel+0x210>
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	2204      	movs	r2, #4
 8001846:	4013      	ands	r3, r2
 8001848:	d000      	beq.n	800184c <HAL_ADC_ConfigChannel+0xc0>
 800184a:	e0a5      	b.n	8001998 <HAL_ADC_ConfigChannel+0x20c>
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2208      	movs	r2, #8
 8001852:	4013      	ands	r3, r2
 8001854:	d000      	beq.n	8001858 <HAL_ADC_ConfigChannel+0xcc>
 8001856:	e09d      	b.n	8001994 <HAL_ADC_ConfigChannel+0x208>
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2210      	movs	r2, #16
 800185e:	4013      	ands	r3, r2
 8001860:	d000      	beq.n	8001864 <HAL_ADC_ConfigChannel+0xd8>
 8001862:	e095      	b.n	8001990 <HAL_ADC_ConfigChannel+0x204>
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2220      	movs	r2, #32
 800186a:	4013      	ands	r3, r2
 800186c:	d000      	beq.n	8001870 <HAL_ADC_ConfigChannel+0xe4>
 800186e:	e08d      	b.n	800198c <HAL_ADC_ConfigChannel+0x200>
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2240      	movs	r2, #64	; 0x40
 8001876:	4013      	ands	r3, r2
 8001878:	d000      	beq.n	800187c <HAL_ADC_ConfigChannel+0xf0>
 800187a:	e085      	b.n	8001988 <HAL_ADC_ConfigChannel+0x1fc>
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	2280      	movs	r2, #128	; 0x80
 8001882:	4013      	ands	r3, r2
 8001884:	d000      	beq.n	8001888 <HAL_ADC_ConfigChannel+0xfc>
 8001886:	e07d      	b.n	8001984 <HAL_ADC_ConfigChannel+0x1f8>
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	681a      	ldr	r2, [r3, #0]
 800188c:	2380      	movs	r3, #128	; 0x80
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	4013      	ands	r3, r2
 8001892:	d000      	beq.n	8001896 <HAL_ADC_ConfigChannel+0x10a>
 8001894:	e074      	b.n	8001980 <HAL_ADC_ConfigChannel+0x1f4>
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	2380      	movs	r3, #128	; 0x80
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4013      	ands	r3, r2
 80018a0:	d000      	beq.n	80018a4 <HAL_ADC_ConfigChannel+0x118>
 80018a2:	e06b      	b.n	800197c <HAL_ADC_ConfigChannel+0x1f0>
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	2380      	movs	r3, #128	; 0x80
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	4013      	ands	r3, r2
 80018ae:	d000      	beq.n	80018b2 <HAL_ADC_ConfigChannel+0x126>
 80018b0:	e062      	b.n	8001978 <HAL_ADC_ConfigChannel+0x1ec>
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	2380      	movs	r3, #128	; 0x80
 80018b8:	011b      	lsls	r3, r3, #4
 80018ba:	4013      	ands	r3, r2
 80018bc:	d000      	beq.n	80018c0 <HAL_ADC_ConfigChannel+0x134>
 80018be:	e059      	b.n	8001974 <HAL_ADC_ConfigChannel+0x1e8>
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	2380      	movs	r3, #128	; 0x80
 80018c6:	015b      	lsls	r3, r3, #5
 80018c8:	4013      	ands	r3, r2
 80018ca:	d151      	bne.n	8001970 <HAL_ADC_ConfigChannel+0x1e4>
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	2380      	movs	r3, #128	; 0x80
 80018d2:	019b      	lsls	r3, r3, #6
 80018d4:	4013      	ands	r3, r2
 80018d6:	d149      	bne.n	800196c <HAL_ADC_ConfigChannel+0x1e0>
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	2380      	movs	r3, #128	; 0x80
 80018de:	01db      	lsls	r3, r3, #7
 80018e0:	4013      	ands	r3, r2
 80018e2:	d141      	bne.n	8001968 <HAL_ADC_ConfigChannel+0x1dc>
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	021b      	lsls	r3, r3, #8
 80018ec:	4013      	ands	r3, r2
 80018ee:	d139      	bne.n	8001964 <HAL_ADC_ConfigChannel+0x1d8>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681a      	ldr	r2, [r3, #0]
 80018f4:	2380      	movs	r3, #128	; 0x80
 80018f6:	025b      	lsls	r3, r3, #9
 80018f8:	4013      	ands	r3, r2
 80018fa:	d131      	bne.n	8001960 <HAL_ADC_ConfigChannel+0x1d4>
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	2380      	movs	r3, #128	; 0x80
 8001902:	029b      	lsls	r3, r3, #10
 8001904:	4013      	ands	r3, r2
 8001906:	d129      	bne.n	800195c <HAL_ADC_ConfigChannel+0x1d0>
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	2380      	movs	r3, #128	; 0x80
 800190e:	02db      	lsls	r3, r3, #11
 8001910:	4013      	ands	r3, r2
 8001912:	d121      	bne.n	8001958 <HAL_ADC_ConfigChannel+0x1cc>
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	2380      	movs	r3, #128	; 0x80
 800191a:	031b      	lsls	r3, r3, #12
 800191c:	4013      	ands	r3, r2
 800191e:	d119      	bne.n	8001954 <HAL_ADC_ConfigChannel+0x1c8>
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	2380      	movs	r3, #128	; 0x80
 8001926:	035b      	lsls	r3, r3, #13
 8001928:	4013      	ands	r3, r2
 800192a:	d111      	bne.n	8001950 <HAL_ADC_ConfigChannel+0x1c4>
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	2380      	movs	r3, #128	; 0x80
 8001932:	039b      	lsls	r3, r3, #14
 8001934:	4013      	ands	r3, r2
 8001936:	d109      	bne.n	800194c <HAL_ADC_ConfigChannel+0x1c0>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	2380      	movs	r3, #128	; 0x80
 800193e:	03db      	lsls	r3, r3, #15
 8001940:	4013      	ands	r3, r2
 8001942:	d001      	beq.n	8001948 <HAL_ADC_ConfigChannel+0x1bc>
 8001944:	2316      	movs	r3, #22
 8001946:	e02c      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001948:	2300      	movs	r3, #0
 800194a:	e02a      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 800194c:	2315      	movs	r3, #21
 800194e:	e028      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001950:	2314      	movs	r3, #20
 8001952:	e026      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001954:	2313      	movs	r3, #19
 8001956:	e024      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001958:	2312      	movs	r3, #18
 800195a:	e022      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 800195c:	2311      	movs	r3, #17
 800195e:	e020      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001960:	2310      	movs	r3, #16
 8001962:	e01e      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001964:	230f      	movs	r3, #15
 8001966:	e01c      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001968:	230e      	movs	r3, #14
 800196a:	e01a      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 800196c:	230d      	movs	r3, #13
 800196e:	e018      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001970:	230c      	movs	r3, #12
 8001972:	e016      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001974:	230b      	movs	r3, #11
 8001976:	e014      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001978:	230a      	movs	r3, #10
 800197a:	e012      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 800197c:	2309      	movs	r3, #9
 800197e:	e010      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001980:	2308      	movs	r3, #8
 8001982:	e00e      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001984:	2307      	movs	r3, #7
 8001986:	e00c      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001988:	2306      	movs	r3, #6
 800198a:	e00a      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 800198c:	2305      	movs	r3, #5
 800198e:	e008      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001990:	2304      	movs	r3, #4
 8001992:	e006      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001994:	2303      	movs	r3, #3
 8001996:	e004      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 8001998:	2302      	movs	r3, #2
 800199a:	e002      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 800199c:	2301      	movs	r3, #1
 800199e:	e000      	b.n	80019a2 <HAL_ADC_ConfigChannel+0x216>
 80019a0:	2300      	movs	r3, #0
 80019a2:	683a      	ldr	r2, [r7, #0]
 80019a4:	6852      	ldr	r2, [r2, #4]
 80019a6:	201f      	movs	r0, #31
 80019a8:	4002      	ands	r2, r0
 80019aa:	4093      	lsls	r3, r2
 80019ac:	000a      	movs	r2, r1
 80019ae:	431a      	orrs	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	089b      	lsrs	r3, r3, #2
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69db      	ldr	r3, [r3, #28]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d808      	bhi.n	80019d6 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6818      	ldr	r0, [r3, #0]
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	6859      	ldr	r1, [r3, #4]
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	001a      	movs	r2, r3
 80019d2:	f7ff fb7b 	bl	80010cc <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6818      	ldr	r0, [r3, #0]
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	6819      	ldr	r1, [r3, #0]
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	689b      	ldr	r3, [r3, #8]
 80019e2:	001a      	movs	r2, r3
 80019e4:	f7ff fbb6 	bl	8001154 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	db00      	blt.n	80019f2 <HAL_ADC_ConfigChannel+0x266>
 80019f0:	e096      	b.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80019f2:	4b3f      	ldr	r3, [pc, #252]	; (8001af0 <HAL_ADC_ConfigChannel+0x364>)
 80019f4:	0018      	movs	r0, r3
 80019f6:	f7ff fb17 	bl	8001028 <LL_ADC_GetCommonPathInternalCh>
 80019fa:	0003      	movs	r3, r0
 80019fc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a3c      	ldr	r2, [pc, #240]	; (8001af4 <HAL_ADC_ConfigChannel+0x368>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d123      	bne.n	8001a50 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001a08:	693a      	ldr	r2, [r7, #16]
 8001a0a:	2380      	movs	r3, #128	; 0x80
 8001a0c:	041b      	lsls	r3, r3, #16
 8001a0e:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a10:	d11e      	bne.n	8001a50 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	2280      	movs	r2, #128	; 0x80
 8001a16:	0412      	lsls	r2, r2, #16
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	4a35      	ldr	r2, [pc, #212]	; (8001af0 <HAL_ADC_ConfigChannel+0x364>)
 8001a1c:	0019      	movs	r1, r3
 8001a1e:	0010      	movs	r0, r2
 8001a20:	f7ff faee 	bl	8001000 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001a24:	4b34      	ldr	r3, [pc, #208]	; (8001af8 <HAL_ADC_ConfigChannel+0x36c>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4934      	ldr	r1, [pc, #208]	; (8001afc <HAL_ADC_ConfigChannel+0x370>)
 8001a2a:	0018      	movs	r0, r3
 8001a2c:	f7fe fb6c 	bl	8000108 <__udivsi3>
 8001a30:	0003      	movs	r3, r0
 8001a32:	001a      	movs	r2, r3
 8001a34:	0013      	movs	r3, r2
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	189b      	adds	r3, r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a40:	e002      	b.n	8001a48 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	3b01      	subs	r3, #1
 8001a46:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f9      	bne.n	8001a42 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a4e:	e067      	b.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a2a      	ldr	r2, [pc, #168]	; (8001b00 <HAL_ADC_ConfigChannel+0x374>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d162      	bne.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	03db      	lsls	r3, r3, #15
 8001a60:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001a62:	d15d      	bne.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	2280      	movs	r2, #128	; 0x80
 8001a68:	03d2      	lsls	r2, r2, #15
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	4a20      	ldr	r2, [pc, #128]	; (8001af0 <HAL_ADC_ConfigChannel+0x364>)
 8001a6e:	0019      	movs	r1, r3
 8001a70:	0010      	movs	r0, r2
 8001a72:	f7ff fac5 	bl	8001000 <LL_ADC_SetCommonPathInternalCh>
 8001a76:	e053      	b.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	691a      	ldr	r2, [r3, #16]
 8001a7c:	2380      	movs	r3, #128	; 0x80
 8001a7e:	061b      	lsls	r3, r3, #24
 8001a80:	429a      	cmp	r2, r3
 8001a82:	d004      	beq.n	8001a8e <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001a88:	4a18      	ldr	r2, [pc, #96]	; (8001aec <HAL_ADC_ConfigChannel+0x360>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d107      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	0019      	movs	r1, r3
 8001a98:	0010      	movs	r0, r2
 8001a9a:	f7ff fb48 	bl	800112e <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	da3c      	bge.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001aa6:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <HAL_ADC_ConfigChannel+0x364>)
 8001aa8:	0018      	movs	r0, r3
 8001aaa:	f7ff fabd 	bl	8001028 <LL_ADC_GetCommonPathInternalCh>
 8001aae:	0003      	movs	r3, r0
 8001ab0:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a0f      	ldr	r2, [pc, #60]	; (8001af4 <HAL_ADC_ConfigChannel+0x368>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d108      	bne.n	8001ace <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	4a11      	ldr	r2, [pc, #68]	; (8001b04 <HAL_ADC_ConfigChannel+0x378>)
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	4a0b      	ldr	r2, [pc, #44]	; (8001af0 <HAL_ADC_ConfigChannel+0x364>)
 8001ac4:	0019      	movs	r1, r3
 8001ac6:	0010      	movs	r0, r2
 8001ac8:	f7ff fa9a 	bl	8001000 <LL_ADC_SetCommonPathInternalCh>
 8001acc:	e028      	b.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a0b      	ldr	r2, [pc, #44]	; (8001b00 <HAL_ADC_ConfigChannel+0x374>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d123      	bne.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	4a0b      	ldr	r2, [pc, #44]	; (8001b08 <HAL_ADC_ConfigChannel+0x37c>)
 8001adc:	4013      	ands	r3, r2
 8001ade:	4a04      	ldr	r2, [pc, #16]	; (8001af0 <HAL_ADC_ConfigChannel+0x364>)
 8001ae0:	0019      	movs	r1, r3
 8001ae2:	0010      	movs	r0, r2
 8001ae4:	f7ff fa8c 	bl	8001000 <LL_ADC_SetCommonPathInternalCh>
 8001ae8:	e01a      	b.n	8001b20 <HAL_ADC_ConfigChannel+0x394>
 8001aea:	46c0      	nop			; (mov r8, r8)
 8001aec:	80000004 	.word	0x80000004
 8001af0:	40012708 	.word	0x40012708
 8001af4:	a4000200 	.word	0xa4000200
 8001af8:	20000004 	.word	0x20000004
 8001afc:	00030d40 	.word	0x00030d40
 8001b00:	a8000400 	.word	0xa8000400
 8001b04:	ff7fffff 	.word	0xff7fffff
 8001b08:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b10:	2220      	movs	r2, #32
 8001b12:	431a      	orrs	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001b18:	2317      	movs	r3, #23
 8001b1a:	18fb      	adds	r3, r7, r3
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2254      	movs	r2, #84	; 0x54
 8001b24:	2100      	movs	r1, #0
 8001b26:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001b28:	2317      	movs	r3, #23
 8001b2a:	18fb      	adds	r3, r7, r3
 8001b2c:	781b      	ldrb	r3, [r3, #0]
}
 8001b2e:	0018      	movs	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b006      	add	sp, #24
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	46c0      	nop			; (mov r8, r8)

08001b38 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b084      	sub	sp, #16
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001b40:	2300      	movs	r3, #0
 8001b42:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	0018      	movs	r0, r3
 8001b4a:	f7ff fb6b 	bl	8001224 <LL_ADC_IsEnabled>
 8001b4e:	1e03      	subs	r3, r0, #0
 8001b50:	d162      	bne.n	8001c18 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	4a32      	ldr	r2, [pc, #200]	; (8001c24 <ADC_Enable+0xec>)
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	d00d      	beq.n	8001b7a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b62:	2210      	movs	r2, #16
 8001b64:	431a      	orrs	r2, r3
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6e:	2201      	movs	r2, #1
 8001b70:	431a      	orrs	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e04f      	b.n	8001c1a <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	0018      	movs	r0, r3
 8001b80:	f7ff fb2c 	bl	80011dc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001b84:	4b28      	ldr	r3, [pc, #160]	; (8001c28 <ADC_Enable+0xf0>)
 8001b86:	0018      	movs	r0, r3
 8001b88:	f7ff fa4e 	bl	8001028 <LL_ADC_GetCommonPathInternalCh>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	041b      	lsls	r3, r3, #16
 8001b92:	4013      	ands	r3, r2
 8001b94:	d00f      	beq.n	8001bb6 <ADC_Enable+0x7e>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8001b96:	4b25      	ldr	r3, [pc, #148]	; (8001c2c <ADC_Enable+0xf4>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4925      	ldr	r1, [pc, #148]	; (8001c30 <ADC_Enable+0xf8>)
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	f7fe fab3 	bl	8000108 <__udivsi3>
 8001ba2:	0003      	movs	r3, r0
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001ba8:	e002      	b.n	8001bb0 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f9      	bne.n	8001baa <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	7e5b      	ldrb	r3, [r3, #25]
 8001bba:	2b01      	cmp	r3, #1
 8001bbc:	d02c      	beq.n	8001c18 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001bbe:	f7ff fa15 	bl	8000fec <HAL_GetTick>
 8001bc2:	0003      	movs	r3, r0
 8001bc4:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001bc6:	e020      	b.n	8001c0a <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	0018      	movs	r0, r3
 8001bce:	f7ff fb29 	bl	8001224 <LL_ADC_IsEnabled>
 8001bd2:	1e03      	subs	r3, r0, #0
 8001bd4:	d104      	bne.n	8001be0 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	0018      	movs	r0, r3
 8001bdc:	f7ff fafe 	bl	80011dc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001be0:	f7ff fa04 	bl	8000fec <HAL_GetTick>
 8001be4:	0002      	movs	r2, r0
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d90d      	bls.n	8001c0a <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf2:	2210      	movs	r2, #16
 8001bf4:	431a      	orrs	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bfe:	2201      	movs	r2, #1
 8001c00:	431a      	orrs	r2, r3
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e007      	b.n	8001c1a <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2201      	movs	r2, #1
 8001c12:	4013      	ands	r3, r2
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d1d7      	bne.n	8001bc8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	b004      	add	sp, #16
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	80000017 	.word	0x80000017
 8001c28:	40012708 	.word	0x40012708
 8001c2c:	20000004 	.word	0x20000004
 8001c30:	00030d40 	.word	0x00030d40

08001c34 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	0018      	movs	r0, r3
 8001c42:	f7ff fb00 	bl	8001246 <LL_ADC_IsDisableOngoing>
 8001c46:	0003      	movs	r3, r0
 8001c48:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f7ff fae8 	bl	8001224 <LL_ADC_IsEnabled>
 8001c54:	1e03      	subs	r3, r0, #0
 8001c56:	d040      	beq.n	8001cda <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d13d      	bne.n	8001cda <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	2205      	movs	r2, #5
 8001c66:	4013      	ands	r3, r2
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d10d      	bne.n	8001c88 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	0018      	movs	r0, r3
 8001c72:	f7ff fac5 	bl	8001200 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2203      	movs	r2, #3
 8001c7c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001c7e:	f7ff f9b5 	bl	8000fec <HAL_GetTick>
 8001c82:	0003      	movs	r3, r0
 8001c84:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001c86:	e022      	b.n	8001cce <ADC_Disable+0x9a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8c:	2210      	movs	r2, #16
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c98:	2201      	movs	r2, #1
 8001c9a:	431a      	orrs	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e01b      	b.n	8001cdc <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ca4:	f7ff f9a2 	bl	8000fec <HAL_GetTick>
 8001ca8:	0002      	movs	r2, r0
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	d90d      	bls.n	8001cce <ADC_Disable+0x9a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cb6:	2210      	movs	r2, #16
 8001cb8:	431a      	orrs	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e006      	b.n	8001cdc <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	d1e4      	bne.n	8001ca4 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	0018      	movs	r0, r3
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	b004      	add	sp, #16
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf6:	2250      	movs	r2, #80	; 0x50
 8001cf8:	4013      	ands	r3, r2
 8001cfa:	d141      	bne.n	8001d80 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d00:	2280      	movs	r2, #128	; 0x80
 8001d02:	0092      	lsls	r2, r2, #2
 8001d04:	431a      	orrs	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	0018      	movs	r0, r3
 8001d10:	f7ff f9cb 	bl	80010aa <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d14:	1e03      	subs	r3, r0, #0
 8001d16:	d02e      	beq.n	8001d76 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	7e9b      	ldrb	r3, [r3, #26]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d12a      	bne.n	8001d76 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2208      	movs	r2, #8
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b08      	cmp	r3, #8
 8001d2c:	d123      	bne.n	8001d76 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	0018      	movs	r0, r3
 8001d34:	f7ff faaa 	bl	800128c <LL_ADC_REG_IsConversionOngoing>
 8001d38:	1e03      	subs	r3, r0, #0
 8001d3a:	d110      	bne.n	8001d5e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	685a      	ldr	r2, [r3, #4]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	210c      	movs	r1, #12
 8001d48:	438a      	bics	r2, r1
 8001d4a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d50:	4a15      	ldr	r2, [pc, #84]	; (8001da8 <ADC_DMAConvCplt+0xc4>)
 8001d52:	4013      	ands	r3, r2
 8001d54:	2201      	movs	r2, #1
 8001d56:	431a      	orrs	r2, r3
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	659a      	str	r2, [r3, #88]	; 0x58
 8001d5c:	e00b      	b.n	8001d76 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d62:	2220      	movs	r2, #32
 8001d64:	431a      	orrs	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d6e:	2201      	movs	r2, #1
 8001d70:	431a      	orrs	r2, r3
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	0018      	movs	r0, r3
 8001d7a:	f7ff fcef 	bl	800175c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001d7e:	e00f      	b.n	8001da0 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d84:	2210      	movs	r2, #16
 8001d86:	4013      	ands	r3, r2
 8001d88:	d004      	beq.n	8001d94 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	0018      	movs	r0, r3
 8001d8e:	f7ff fcf5 	bl	800177c <HAL_ADC_ErrorCallback>
}
 8001d92:	e005      	b.n	8001da0 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d9a:	687a      	ldr	r2, [r7, #4]
 8001d9c:	0010      	movs	r0, r2
 8001d9e:	4798      	blx	r3
}
 8001da0:	46c0      	nop			; (mov r8, r8)
 8001da2:	46bd      	mov	sp, r7
 8001da4:	b004      	add	sp, #16
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	fffffefe 	.word	0xfffffefe

08001dac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001db8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	f7ff fcd5 	bl	800176c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001dc2:	46c0      	nop			; (mov r8, r8)
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	b004      	add	sp, #16
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ddc:	2240      	movs	r2, #64	; 0x40
 8001dde:	431a      	orrs	r2, r3
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001de8:	2204      	movs	r2, #4
 8001dea:	431a      	orrs	r2, r3
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	0018      	movs	r0, r3
 8001df4:	f7ff fcc2 	bl	800177c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001df8:	46c0      	nop			; (mov r8, r8)
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	b004      	add	sp, #16
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <LL_ADC_SetCalibrationFactor>:
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	22b4      	movs	r2, #180	; 0xb4
 8001e0e:	589b      	ldr	r3, [r3, r2]
 8001e10:	227f      	movs	r2, #127	; 0x7f
 8001e12:	4393      	bics	r3, r2
 8001e14:	001a      	movs	r2, r3
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	21b4      	movs	r1, #180	; 0xb4
 8001e1e:	505a      	str	r2, [r3, r1]
}
 8001e20:	46c0      	nop			; (mov r8, r8)
 8001e22:	46bd      	mov	sp, r7
 8001e24:	b002      	add	sp, #8
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <LL_ADC_GetCalibrationFactor>:
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	22b4      	movs	r2, #180	; 0xb4
 8001e34:	589b      	ldr	r3, [r3, r2]
 8001e36:	227f      	movs	r2, #127	; 0x7f
 8001e38:	4013      	ands	r3, r2
}
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	b002      	add	sp, #8
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <LL_ADC_Enable>:
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	4a04      	ldr	r2, [pc, #16]	; (8001e64 <LL_ADC_Enable+0x20>)
 8001e52:	4013      	ands	r3, r2
 8001e54:	2201      	movs	r2, #1
 8001e56:	431a      	orrs	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	609a      	str	r2, [r3, #8]
}
 8001e5c:	46c0      	nop			; (mov r8, r8)
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	b002      	add	sp, #8
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	7fffffe8 	.word	0x7fffffe8

08001e68 <LL_ADC_Disable>:
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b082      	sub	sp, #8
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	689b      	ldr	r3, [r3, #8]
 8001e74:	4a04      	ldr	r2, [pc, #16]	; (8001e88 <LL_ADC_Disable+0x20>)
 8001e76:	4013      	ands	r3, r2
 8001e78:	2202      	movs	r2, #2
 8001e7a:	431a      	orrs	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	609a      	str	r2, [r3, #8]
}
 8001e80:	46c0      	nop			; (mov r8, r8)
 8001e82:	46bd      	mov	sp, r7
 8001e84:	b002      	add	sp, #8
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	7fffffe8 	.word	0x7fffffe8

08001e8c <LL_ADC_IsEnabled>:
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	2201      	movs	r2, #1
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d101      	bne.n	8001ea4 <LL_ADC_IsEnabled+0x18>
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e000      	b.n	8001ea6 <LL_ADC_IsEnabled+0x1a>
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b002      	add	sp, #8
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <LL_ADC_StartCalibration>:
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	4a05      	ldr	r2, [pc, #20]	; (8001ed4 <LL_ADC_StartCalibration+0x24>)
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2280      	movs	r2, #128	; 0x80
 8001ec2:	0612      	lsls	r2, r2, #24
 8001ec4:	431a      	orrs	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	609a      	str	r2, [r3, #8]
}
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	b002      	add	sp, #8
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	46c0      	nop			; (mov r8, r8)
 8001ed4:	7fffffe8 	.word	0x7fffffe8

08001ed8 <LL_ADC_IsCalibrationOnGoing>:
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	0fdb      	lsrs	r3, r3, #31
 8001ee6:	07da      	lsls	r2, r3, #31
 8001ee8:	2380      	movs	r3, #128	; 0x80
 8001eea:	061b      	lsls	r3, r3, #24
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d101      	bne.n	8001ef4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e000      	b.n	8001ef6 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	0018      	movs	r0, r3
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	b002      	add	sp, #8
 8001efc:	bd80      	pop	{r7, pc}
	...

08001f00 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8001f00:	b590      	push	{r4, r7, lr}
 8001f02:	b089      	sub	sp, #36	; 0x24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_adc_dma_transfer; /* Note: Variable not declared as volatile because register read is already declared as volatile */
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2254      	movs	r2, #84	; 0x54
 8001f14:	5c9b      	ldrb	r3, [r3, r2]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d101      	bne.n	8001f1e <HAL_ADCEx_Calibration_Start+0x1e>
 8001f1a:	2302      	movs	r3, #2
 8001f1c:	e0bb      	b.n	8002096 <HAL_ADCEx_Calibration_Start+0x196>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2254      	movs	r2, #84	; 0x54
 8001f22:	2101      	movs	r1, #1
 8001f24:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001f26:	2317      	movs	r3, #23
 8001f28:	18fc      	adds	r4, r7, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	0018      	movs	r0, r3
 8001f2e:	f7ff fe81 	bl	8001c34 <ADC_Disable>
 8001f32:	0003      	movs	r3, r0
 8001f34:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	0018      	movs	r0, r3
 8001f3c:	f7ff ffa6 	bl	8001e8c <LL_ADC_IsEnabled>
 8001f40:	1e03      	subs	r3, r0, #0
 8001f42:	d000      	beq.n	8001f46 <HAL_ADCEx_Calibration_Start+0x46>
 8001f44:	e09a      	b.n	800207c <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4a:	4a55      	ldr	r2, [pc, #340]	; (80020a0 <HAL_ADCEx_Calibration_Start+0x1a0>)
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	2202      	movs	r2, #2
 8001f50:	431a      	orrs	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	4013      	ands	r3, r2
 8001f60:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2103      	movs	r1, #3
 8001f6e:	438a      	bics	r2, r1
 8001f70:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001f72:	2300      	movs	r3, #0
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	e02e      	b.n	8001fd6 <HAL_ADCEx_Calibration_Start+0xd6>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	0018      	movs	r0, r3
 8001f7e:	f7ff ff97 	bl	8001eb0 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001f82:	e015      	b.n	8001fb0 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	3301      	adds	r3, #1
 8001f88:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	23ae      	movs	r3, #174	; 0xae
 8001f8e:	029b      	lsls	r3, r3, #10
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d30d      	bcc.n	8001fb0 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f98:	2212      	movs	r2, #18
 8001f9a:	4393      	bics	r3, r2
 8001f9c:	2210      	movs	r2, #16
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2254      	movs	r2, #84	; 0x54
 8001fa8:	2100      	movs	r1, #0
 8001faa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e072      	b.n	8002096 <HAL_ADCEx_Calibration_Start+0x196>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	0018      	movs	r0, r3
 8001fb6:	f7ff ff8f 	bl	8001ed8 <LL_ADC_IsCalibrationOnGoing>
 8001fba:	1e03      	subs	r3, r0, #0
 8001fbc:	d1e2      	bne.n	8001f84 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f7ff ff30 	bl	8001e28 <LL_ADC_GetCalibrationFactor>
 8001fc8:	0002      	movs	r2, r0
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	189b      	adds	r3, r3, r2
 8001fce:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	61fb      	str	r3, [r7, #28]
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	2b07      	cmp	r3, #7
 8001fda:	d9cd      	bls.n	8001f78 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8001fdc:	69f9      	ldr	r1, [r7, #28]
 8001fde:	69b8      	ldr	r0, [r7, #24]
 8001fe0:	f7fe f892 	bl	8000108 <__udivsi3>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	0018      	movs	r0, r3
 8001fee:	f7ff ff29 	bl	8001e44 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	69ba      	ldr	r2, [r7, #24]
 8001ff8:	0011      	movs	r1, r2
 8001ffa:	0018      	movs	r0, r3
 8001ffc:	f7ff ff00 	bl	8001e00 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	0018      	movs	r0, r3
 8002006:	f7ff ff2f 	bl	8001e68 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800200a:	f7fe ffef 	bl	8000fec <HAL_GetTick>
 800200e:	0003      	movs	r3, r0
 8002010:	60fb      	str	r3, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002012:	e01b      	b.n	800204c <HAL_ADCEx_Calibration_Start+0x14c>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002014:	f7fe ffea 	bl	8000fec <HAL_GetTick>
 8002018:	0002      	movs	r2, r0
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	1ad3      	subs	r3, r2, r3
 800201e:	2b02      	cmp	r3, #2
 8002020:	d914      	bls.n	800204c <HAL_ADCEx_Calibration_Start+0x14c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	0018      	movs	r0, r3
 8002028:	f7ff ff30 	bl	8001e8c <LL_ADC_IsEnabled>
 800202c:	1e03      	subs	r3, r0, #0
 800202e:	d00d      	beq.n	800204c <HAL_ADCEx_Calibration_Start+0x14c>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002034:	2210      	movs	r2, #16
 8002036:	431a      	orrs	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002040:	2201      	movs	r2, #1
 8002042:	431a      	orrs	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002048:	2301      	movs	r3, #1
 800204a:	e024      	b.n	8002096 <HAL_ADCEx_Calibration_Start+0x196>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	0018      	movs	r0, r3
 8002052:	f7ff ff1b 	bl	8001e8c <LL_ADC_IsEnabled>
 8002056:	1e03      	subs	r3, r0, #0
 8002058:	d1dc      	bne.n	8002014 <HAL_ADCEx_Calibration_Start+0x114>
        }
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68d9      	ldr	r1, [r3, #12]
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	430a      	orrs	r2, r1
 8002068:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800206e:	2203      	movs	r2, #3
 8002070:	4393      	bics	r3, r2
 8002072:	2201      	movs	r2, #1
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	659a      	str	r2, [r3, #88]	; 0x58
 800207a:	e005      	b.n	8002088 <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002080:	2210      	movs	r2, #16
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2254      	movs	r2, #84	; 0x54
 800208c:	2100      	movs	r1, #0
 800208e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002090:	2317      	movs	r3, #23
 8002092:	18fb      	adds	r3, r7, r3
 8002094:	781b      	ldrb	r3, [r3, #0]
}
 8002096:	0018      	movs	r0, r3
 8002098:	46bd      	mov	sp, r7
 800209a:	b009      	add	sp, #36	; 0x24
 800209c:	bd90      	pop	{r4, r7, pc}
 800209e:	46c0      	nop			; (mov r8, r8)
 80020a0:	fffffefd 	.word	0xfffffefd

080020a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020a4:	b590      	push	{r4, r7, lr}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	0002      	movs	r2, r0
 80020ac:	6039      	str	r1, [r7, #0]
 80020ae:	1dfb      	adds	r3, r7, #7
 80020b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80020b2:	1dfb      	adds	r3, r7, #7
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	2b7f      	cmp	r3, #127	; 0x7f
 80020b8:	d828      	bhi.n	800210c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020ba:	4a2f      	ldr	r2, [pc, #188]	; (8002178 <__NVIC_SetPriority+0xd4>)
 80020bc:	1dfb      	adds	r3, r7, #7
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	b25b      	sxtb	r3, r3
 80020c2:	089b      	lsrs	r3, r3, #2
 80020c4:	33c0      	adds	r3, #192	; 0xc0
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	589b      	ldr	r3, [r3, r2]
 80020ca:	1dfa      	adds	r2, r7, #7
 80020cc:	7812      	ldrb	r2, [r2, #0]
 80020ce:	0011      	movs	r1, r2
 80020d0:	2203      	movs	r2, #3
 80020d2:	400a      	ands	r2, r1
 80020d4:	00d2      	lsls	r2, r2, #3
 80020d6:	21ff      	movs	r1, #255	; 0xff
 80020d8:	4091      	lsls	r1, r2
 80020da:	000a      	movs	r2, r1
 80020dc:	43d2      	mvns	r2, r2
 80020de:	401a      	ands	r2, r3
 80020e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	019b      	lsls	r3, r3, #6
 80020e6:	22ff      	movs	r2, #255	; 0xff
 80020e8:	401a      	ands	r2, r3
 80020ea:	1dfb      	adds	r3, r7, #7
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	0018      	movs	r0, r3
 80020f0:	2303      	movs	r3, #3
 80020f2:	4003      	ands	r3, r0
 80020f4:	00db      	lsls	r3, r3, #3
 80020f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80020f8:	481f      	ldr	r0, [pc, #124]	; (8002178 <__NVIC_SetPriority+0xd4>)
 80020fa:	1dfb      	adds	r3, r7, #7
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	b25b      	sxtb	r3, r3
 8002100:	089b      	lsrs	r3, r3, #2
 8002102:	430a      	orrs	r2, r1
 8002104:	33c0      	adds	r3, #192	; 0xc0
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800210a:	e031      	b.n	8002170 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800210c:	4a1b      	ldr	r2, [pc, #108]	; (800217c <__NVIC_SetPriority+0xd8>)
 800210e:	1dfb      	adds	r3, r7, #7
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	0019      	movs	r1, r3
 8002114:	230f      	movs	r3, #15
 8002116:	400b      	ands	r3, r1
 8002118:	3b08      	subs	r3, #8
 800211a:	089b      	lsrs	r3, r3, #2
 800211c:	3306      	adds	r3, #6
 800211e:	009b      	lsls	r3, r3, #2
 8002120:	18d3      	adds	r3, r2, r3
 8002122:	3304      	adds	r3, #4
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	1dfa      	adds	r2, r7, #7
 8002128:	7812      	ldrb	r2, [r2, #0]
 800212a:	0011      	movs	r1, r2
 800212c:	2203      	movs	r2, #3
 800212e:	400a      	ands	r2, r1
 8002130:	00d2      	lsls	r2, r2, #3
 8002132:	21ff      	movs	r1, #255	; 0xff
 8002134:	4091      	lsls	r1, r2
 8002136:	000a      	movs	r2, r1
 8002138:	43d2      	mvns	r2, r2
 800213a:	401a      	ands	r2, r3
 800213c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	019b      	lsls	r3, r3, #6
 8002142:	22ff      	movs	r2, #255	; 0xff
 8002144:	401a      	ands	r2, r3
 8002146:	1dfb      	adds	r3, r7, #7
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	0018      	movs	r0, r3
 800214c:	2303      	movs	r3, #3
 800214e:	4003      	ands	r3, r0
 8002150:	00db      	lsls	r3, r3, #3
 8002152:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002154:	4809      	ldr	r0, [pc, #36]	; (800217c <__NVIC_SetPriority+0xd8>)
 8002156:	1dfb      	adds	r3, r7, #7
 8002158:	781b      	ldrb	r3, [r3, #0]
 800215a:	001c      	movs	r4, r3
 800215c:	230f      	movs	r3, #15
 800215e:	4023      	ands	r3, r4
 8002160:	3b08      	subs	r3, #8
 8002162:	089b      	lsrs	r3, r3, #2
 8002164:	430a      	orrs	r2, r1
 8002166:	3306      	adds	r3, #6
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	18c3      	adds	r3, r0, r3
 800216c:	3304      	adds	r3, #4
 800216e:	601a      	str	r2, [r3, #0]
}
 8002170:	46c0      	nop			; (mov r8, r8)
 8002172:	46bd      	mov	sp, r7
 8002174:	b003      	add	sp, #12
 8002176:	bd90      	pop	{r4, r7, pc}
 8002178:	e000e100 	.word	0xe000e100
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	1e5a      	subs	r2, r3, #1
 800218c:	2380      	movs	r3, #128	; 0x80
 800218e:	045b      	lsls	r3, r3, #17
 8002190:	429a      	cmp	r2, r3
 8002192:	d301      	bcc.n	8002198 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002194:	2301      	movs	r3, #1
 8002196:	e010      	b.n	80021ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002198:	4b0a      	ldr	r3, [pc, #40]	; (80021c4 <SysTick_Config+0x44>)
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	3a01      	subs	r2, #1
 800219e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021a0:	2301      	movs	r3, #1
 80021a2:	425b      	negs	r3, r3
 80021a4:	2103      	movs	r1, #3
 80021a6:	0018      	movs	r0, r3
 80021a8:	f7ff ff7c 	bl	80020a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021ac:	4b05      	ldr	r3, [pc, #20]	; (80021c4 <SysTick_Config+0x44>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021b2:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <SysTick_Config+0x44>)
 80021b4:	2207      	movs	r2, #7
 80021b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	0018      	movs	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	b002      	add	sp, #8
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	46c0      	nop			; (mov r8, r8)
 80021c4:	e000e010 	.word	0xe000e010

080021c8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b084      	sub	sp, #16
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60b9      	str	r1, [r7, #8]
 80021d0:	607a      	str	r2, [r7, #4]
 80021d2:	210f      	movs	r1, #15
 80021d4:	187b      	adds	r3, r7, r1
 80021d6:	1c02      	adds	r2, r0, #0
 80021d8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	187b      	adds	r3, r7, r1
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	b25b      	sxtb	r3, r3
 80021e2:	0011      	movs	r1, r2
 80021e4:	0018      	movs	r0, r3
 80021e6:	f7ff ff5d 	bl	80020a4 <__NVIC_SetPriority>
}
 80021ea:	46c0      	nop			; (mov r8, r8)
 80021ec:	46bd      	mov	sp, r7
 80021ee:	b004      	add	sp, #16
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b082      	sub	sp, #8
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	0018      	movs	r0, r3
 80021fe:	f7ff ffbf 	bl	8002180 <SysTick_Config>
 8002202:	0003      	movs	r3, r0
}
 8002204:	0018      	movs	r0, r3
 8002206:	46bd      	mov	sp, r7
 8002208:	b002      	add	sp, #8
 800220a:	bd80      	pop	{r7, pc}

0800220c <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e077      	b.n	800230e <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a3d      	ldr	r2, [pc, #244]	; (8002318 <HAL_DMA_Init+0x10c>)
 8002224:	4694      	mov	ip, r2
 8002226:	4463      	add	r3, ip
 8002228:	2114      	movs	r1, #20
 800222a:	0018      	movs	r0, r3
 800222c:	f7fd ff6c 	bl	8000108 <__udivsi3>
 8002230:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8002232:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2225      	movs	r2, #37	; 0x25
 800223c:	2102      	movs	r1, #2
 800223e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4934      	ldr	r1, [pc, #208]	; (800231c <HAL_DMA_Init+0x110>)
 800224c:	400a      	ands	r2, r1
 800224e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6819      	ldr	r1, [r3, #0]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	431a      	orrs	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	431a      	orrs	r2, r3
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	431a      	orrs	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6a1b      	ldr	r3, [r3, #32]
 800227c:	431a      	orrs	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	0018      	movs	r0, r3
 800228a:	f000 f911 	bl	80024b0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	2380      	movs	r3, #128	; 0x80
 8002294:	01db      	lsls	r3, r3, #7
 8002296:	429a      	cmp	r2, r3
 8002298:	d102      	bne.n	80022a0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a8:	21ff      	movs	r1, #255	; 0xff
 80022aa:	400a      	ands	r2, r1
 80022ac:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80022b6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d011      	beq.n	80022e4 <HAL_DMA_Init+0xd8>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	2b04      	cmp	r3, #4
 80022c6:	d80d      	bhi.n	80022e4 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	0018      	movs	r0, r3
 80022cc:	f000 f91c 	bl	8002508 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022dc:	687a      	ldr	r2, [r7, #4]
 80022de:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80022e0:	605a      	str	r2, [r3, #4]
 80022e2:	e008      	b.n	80022f6 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2200      	movs	r2, #0
 80022ee:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2200      	movs	r2, #0
 80022f4:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2225      	movs	r2, #37	; 0x25
 8002300:	2101      	movs	r1, #1
 8002302:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2224      	movs	r2, #36	; 0x24
 8002308:	2100      	movs	r1, #0
 800230a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800230c:	2300      	movs	r3, #0
}
 800230e:	0018      	movs	r0, r3
 8002310:	46bd      	mov	sp, r7
 8002312:	b002      	add	sp, #8
 8002314:	bd80      	pop	{r7, pc}
 8002316:	46c0      	nop			; (mov r8, r8)
 8002318:	bffdfff8 	.word	0xbffdfff8
 800231c:	ffff800f 	.word	0xffff800f

08002320 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b086      	sub	sp, #24
 8002324:	af00      	add	r7, sp, #0
 8002326:	60f8      	str	r0, [r7, #12]
 8002328:	60b9      	str	r1, [r7, #8]
 800232a:	607a      	str	r2, [r7, #4]
 800232c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800232e:	2317      	movs	r3, #23
 8002330:	18fb      	adds	r3, r7, r3
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2224      	movs	r2, #36	; 0x24
 800233a:	5c9b      	ldrb	r3, [r3, r2]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d101      	bne.n	8002344 <HAL_DMA_Start_IT+0x24>
 8002340:	2302      	movs	r3, #2
 8002342:	e070      	b.n	8002426 <HAL_DMA_Start_IT+0x106>
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2224      	movs	r2, #36	; 0x24
 8002348:	2101      	movs	r1, #1
 800234a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2225      	movs	r2, #37	; 0x25
 8002350:	5c9b      	ldrb	r3, [r3, r2]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	2b01      	cmp	r3, #1
 8002356:	d157      	bne.n	8002408 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	2225      	movs	r2, #37	; 0x25
 800235c:	2102      	movs	r1, #2
 800235e:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2200      	movs	r2, #0
 8002364:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2101      	movs	r1, #1
 8002372:	438a      	bics	r2, r1
 8002374:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	68b9      	ldr	r1, [r7, #8]
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f857 	bl	8002430 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002386:	2b00      	cmp	r3, #0
 8002388:	d008      	beq.n	800239c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	210e      	movs	r1, #14
 8002396:	430a      	orrs	r2, r1
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	e00f      	b.n	80023bc <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2104      	movs	r1, #4
 80023a8:	438a      	bics	r2, r1
 80023aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	210a      	movs	r1, #10
 80023b8:	430a      	orrs	r2, r1
 80023ba:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	2380      	movs	r3, #128	; 0x80
 80023c4:	025b      	lsls	r3, r3, #9
 80023c6:	4013      	ands	r3, r2
 80023c8:	d008      	beq.n	80023dc <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d4:	2180      	movs	r1, #128	; 0x80
 80023d6:	0049      	lsls	r1, r1, #1
 80023d8:	430a      	orrs	r2, r1
 80023da:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d008      	beq.n	80023f6 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023e8:	681a      	ldr	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80023ee:	2180      	movs	r1, #128	; 0x80
 80023f0:	0049      	lsls	r1, r1, #1
 80023f2:	430a      	orrs	r2, r1
 80023f4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2101      	movs	r1, #1
 8002402:	430a      	orrs	r2, r1
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	e007      	b.n	8002418 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2224      	movs	r2, #36	; 0x24
 800240c:	2100      	movs	r1, #0
 800240e:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002410:	2317      	movs	r3, #23
 8002412:	18fb      	adds	r3, r7, r3
 8002414:	2202      	movs	r2, #2
 8002416:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2224      	movs	r2, #36	; 0x24
 800241c:	2100      	movs	r1, #0
 800241e:	5499      	strb	r1, [r3, r2]

  return status;
 8002420:	2317      	movs	r3, #23
 8002422:	18fb      	adds	r3, r7, r3
 8002424:	781b      	ldrb	r3, [r3, #0]
}
 8002426:	0018      	movs	r0, r3
 8002428:	46bd      	mov	sp, r7
 800242a:	b006      	add	sp, #24
 800242c:	bd80      	pop	{r7, pc}
	...

08002430 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
 800243c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002446:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800244c:	2b00      	cmp	r3, #0
 800244e:	d004      	beq.n	800245a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002458:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800245a:	4b14      	ldr	r3, [pc, #80]	; (80024ac <DMA_SetConfig+0x7c>)
 800245c:	6859      	ldr	r1, [r3, #4]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	221c      	movs	r2, #28
 8002464:	4013      	ands	r3, r2
 8002466:	2201      	movs	r2, #1
 8002468:	409a      	lsls	r2, r3
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <DMA_SetConfig+0x7c>)
 800246c:	430a      	orrs	r2, r1
 800246e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	2b10      	cmp	r3, #16
 800247e:	d108      	bne.n	8002492 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002490:	e007      	b.n	80024a2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	60da      	str	r2, [r3, #12]
}
 80024a2:	46c0      	nop			; (mov r8, r8)
 80024a4:	46bd      	mov	sp, r7
 80024a6:	b004      	add	sp, #16
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	46c0      	nop			; (mov r8, r8)
 80024ac:	40020000 	.word	0x40020000

080024b0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	001a      	movs	r2, r3
 80024be:	23ff      	movs	r3, #255	; 0xff
 80024c0:	4013      	ands	r3, r2
 80024c2:	3b08      	subs	r3, #8
 80024c4:	2114      	movs	r1, #20
 80024c6:	0018      	movs	r0, r3
 80024c8:	f7fd fe1e 	bl	8000108 <__udivsi3>
 80024cc:	0003      	movs	r3, r0
 80024ce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d4:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 80024d6:	4a0a      	ldr	r2, [pc, #40]	; (8002500 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80024d8:	4694      	mov	ip, r2
 80024da:	4463      	add	r3, ip
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	001a      	movs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	645a      	str	r2, [r3, #68]	; 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a07      	ldr	r2, [pc, #28]	; (8002504 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80024e8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	221c      	movs	r2, #28
 80024ee:	4013      	ands	r3, r2
 80024f0:	2201      	movs	r2, #1
 80024f2:	409a      	lsls	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80024f8:	46c0      	nop			; (mov r8, r8)
 80024fa:	46bd      	mov	sp, r7
 80024fc:	b004      	add	sp, #16
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	10008200 	.word	0x10008200
 8002504:	40020880 	.word	0x40020880

08002508 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b084      	sub	sp, #16
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	22ff      	movs	r2, #255	; 0xff
 8002516:	4013      	ands	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4a0a      	ldr	r2, [pc, #40]	; (8002548 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800251e:	4694      	mov	ip, r2
 8002520:	4463      	add	r3, ip
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	001a      	movs	r2, r3
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	651a      	str	r2, [r3, #80]	; 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a07      	ldr	r2, [pc, #28]	; (800254c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800252e:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3b01      	subs	r3, #1
 8002534:	2203      	movs	r2, #3
 8002536:	4013      	ands	r3, r2
 8002538:	2201      	movs	r2, #1
 800253a:	409a      	lsls	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8002540:	46c0      	nop			; (mov r8, r8)
 8002542:	46bd      	mov	sp, r7
 8002544:	b004      	add	sp, #16
 8002546:	bd80      	pop	{r7, pc}
 8002548:	1000823f 	.word	0x1000823f
 800254c:	40020940 	.word	0x40020940

08002550 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800255a:	2300      	movs	r3, #0
 800255c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800255e:	e153      	b.n	8002808 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2101      	movs	r1, #1
 8002566:	693a      	ldr	r2, [r7, #16]
 8002568:	4091      	lsls	r1, r2
 800256a:	000a      	movs	r2, r1
 800256c:	4013      	ands	r3, r2
 800256e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d100      	bne.n	8002578 <HAL_GPIO_Init+0x28>
 8002576:	e144      	b.n	8002802 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	2b02      	cmp	r3, #2
 800257e:	d003      	beq.n	8002588 <HAL_GPIO_Init+0x38>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	2b12      	cmp	r3, #18
 8002586:	d125      	bne.n	80025d4 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	08da      	lsrs	r2, r3, #3
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3208      	adds	r2, #8
 8002590:	0092      	lsls	r2, r2, #2
 8002592:	58d3      	ldr	r3, [r2, r3]
 8002594:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	2207      	movs	r2, #7
 800259a:	4013      	ands	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	220f      	movs	r2, #15
 80025a0:	409a      	lsls	r2, r3
 80025a2:	0013      	movs	r3, r2
 80025a4:	43da      	mvns	r2, r3
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	4013      	ands	r3, r2
 80025aa:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	691b      	ldr	r3, [r3, #16]
 80025b0:	220f      	movs	r2, #15
 80025b2:	401a      	ands	r2, r3
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	2107      	movs	r1, #7
 80025b8:	400b      	ands	r3, r1
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	409a      	lsls	r2, r3
 80025be:	0013      	movs	r3, r2
 80025c0:	697a      	ldr	r2, [r7, #20]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	08da      	lsrs	r2, r3, #3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	3208      	adds	r2, #8
 80025ce:	0092      	lsls	r2, r2, #2
 80025d0:	6979      	ldr	r1, [r7, #20]
 80025d2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	2203      	movs	r2, #3
 80025e0:	409a      	lsls	r2, r3
 80025e2:	0013      	movs	r3, r2
 80025e4:	43da      	mvns	r2, r3
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	4013      	ands	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	2203      	movs	r2, #3
 80025f2:	401a      	ands	r2, r3
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	409a      	lsls	r2, r3
 80025fa:	0013      	movs	r3, r2
 80025fc:	697a      	ldr	r2, [r7, #20]
 80025fe:	4313      	orrs	r3, r2
 8002600:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d00b      	beq.n	8002628 <HAL_GPIO_Init+0xd8>
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	2b02      	cmp	r3, #2
 8002616:	d007      	beq.n	8002628 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800261c:	2b11      	cmp	r3, #17
 800261e:	d003      	beq.n	8002628 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2b12      	cmp	r3, #18
 8002626:	d130      	bne.n	800268a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2203      	movs	r2, #3
 8002634:	409a      	lsls	r2, r3
 8002636:	0013      	movs	r3, r2
 8002638:	43da      	mvns	r2, r3
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	4013      	ands	r3, r2
 800263e:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	409a      	lsls	r2, r3
 800264a:	0013      	movs	r3, r2
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	4313      	orrs	r3, r2
 8002650:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	697a      	ldr	r2, [r7, #20]
 8002656:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 800265e:	2201      	movs	r2, #1
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	409a      	lsls	r2, r3
 8002664:	0013      	movs	r3, r2
 8002666:	43da      	mvns	r2, r3
 8002668:	697b      	ldr	r3, [r7, #20]
 800266a:	4013      	ands	r3, r2
 800266c:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	091b      	lsrs	r3, r3, #4
 8002674:	2201      	movs	r2, #1
 8002676:	401a      	ands	r2, r3
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	409a      	lsls	r2, r3
 800267c:	0013      	movs	r3, r2
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	4313      	orrs	r3, r2
 8002682:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2b03      	cmp	r3, #3
 8002690:	d017      	beq.n	80026c2 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68db      	ldr	r3, [r3, #12]
 8002696:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	005b      	lsls	r3, r3, #1
 800269c:	2203      	movs	r2, #3
 800269e:	409a      	lsls	r2, r3
 80026a0:	0013      	movs	r3, r2
 80026a2:	43da      	mvns	r2, r3
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	4013      	ands	r3, r2
 80026a8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	689a      	ldr	r2, [r3, #8]
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	409a      	lsls	r2, r3
 80026b4:	0013      	movs	r3, r2
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	697a      	ldr	r2, [r7, #20]
 80026c0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	685a      	ldr	r2, [r3, #4]
 80026c6:	2380      	movs	r3, #128	; 0x80
 80026c8:	055b      	lsls	r3, r3, #21
 80026ca:	4013      	ands	r3, r2
 80026cc:	d100      	bne.n	80026d0 <HAL_GPIO_Init+0x180>
 80026ce:	e098      	b.n	8002802 <HAL_GPIO_Init+0x2b2>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80026d0:	4a53      	ldr	r2, [pc, #332]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	089b      	lsrs	r3, r3, #2
 80026d6:	3318      	adds	r3, #24
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	589b      	ldr	r3, [r3, r2]
 80026dc:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	2203      	movs	r2, #3
 80026e2:	4013      	ands	r3, r2
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	220f      	movs	r2, #15
 80026e8:	409a      	lsls	r2, r3
 80026ea:	0013      	movs	r3, r2
 80026ec:	43da      	mvns	r2, r3
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	4013      	ands	r3, r2
 80026f2:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	23a0      	movs	r3, #160	; 0xa0
 80026f8:	05db      	lsls	r3, r3, #23
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d019      	beq.n	8002732 <HAL_GPIO_Init+0x1e2>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a48      	ldr	r2, [pc, #288]	; (8002824 <HAL_GPIO_Init+0x2d4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d013      	beq.n	800272e <HAL_GPIO_Init+0x1de>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a47      	ldr	r2, [pc, #284]	; (8002828 <HAL_GPIO_Init+0x2d8>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d00d      	beq.n	800272a <HAL_GPIO_Init+0x1da>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a46      	ldr	r2, [pc, #280]	; (800282c <HAL_GPIO_Init+0x2dc>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d007      	beq.n	8002726 <HAL_GPIO_Init+0x1d6>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4a45      	ldr	r2, [pc, #276]	; (8002830 <HAL_GPIO_Init+0x2e0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d101      	bne.n	8002722 <HAL_GPIO_Init+0x1d2>
 800271e:	2304      	movs	r3, #4
 8002720:	e008      	b.n	8002734 <HAL_GPIO_Init+0x1e4>
 8002722:	2305      	movs	r3, #5
 8002724:	e006      	b.n	8002734 <HAL_GPIO_Init+0x1e4>
 8002726:	2303      	movs	r3, #3
 8002728:	e004      	b.n	8002734 <HAL_GPIO_Init+0x1e4>
 800272a:	2302      	movs	r3, #2
 800272c:	e002      	b.n	8002734 <HAL_GPIO_Init+0x1e4>
 800272e:	2301      	movs	r3, #1
 8002730:	e000      	b.n	8002734 <HAL_GPIO_Init+0x1e4>
 8002732:	2300      	movs	r3, #0
 8002734:	693a      	ldr	r2, [r7, #16]
 8002736:	2103      	movs	r1, #3
 8002738:	400a      	ands	r2, r1
 800273a:	00d2      	lsls	r2, r2, #3
 800273c:	4093      	lsls	r3, r2
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	4313      	orrs	r3, r2
 8002742:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002744:	4936      	ldr	r1, [pc, #216]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 8002746:	693b      	ldr	r3, [r7, #16]
 8002748:	089b      	lsrs	r3, r3, #2
 800274a:	3318      	adds	r3, #24
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002752:	4a33      	ldr	r2, [pc, #204]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	58d3      	ldr	r3, [r2, r3]
 8002758:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	43da      	mvns	r2, r3
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	4013      	ands	r3, r2
 8002762:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	025b      	lsls	r3, r3, #9
 800276c:	4013      	ands	r3, r2
 800276e:	d003      	beq.n	8002778 <HAL_GPIO_Init+0x228>
        {
          tmp |= iocurrent;
 8002770:	697a      	ldr	r2, [r7, #20]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4313      	orrs	r3, r2
 8002776:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002778:	4929      	ldr	r1, [pc, #164]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 800277a:	2280      	movs	r2, #128	; 0x80
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8002780:	4a27      	ldr	r2, [pc, #156]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 8002782:	2384      	movs	r3, #132	; 0x84
 8002784:	58d3      	ldr	r3, [r2, r3]
 8002786:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	43da      	mvns	r2, r3
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	4013      	ands	r3, r2
 8002790:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	685a      	ldr	r2, [r3, #4]
 8002796:	2380      	movs	r3, #128	; 0x80
 8002798:	029b      	lsls	r3, r3, #10
 800279a:	4013      	ands	r3, r2
 800279c:	d003      	beq.n	80027a6 <HAL_GPIO_Init+0x256>
        {
          tmp |= iocurrent;
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80027a6:	491e      	ldr	r1, [pc, #120]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 80027a8:	2284      	movs	r2, #132	; 0x84
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80027ae:	4b1c      	ldr	r3, [pc, #112]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	43da      	mvns	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	4013      	ands	r3, r2
 80027bc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685a      	ldr	r2, [r3, #4]
 80027c2:	2380      	movs	r3, #128	; 0x80
 80027c4:	035b      	lsls	r3, r3, #13
 80027c6:	4013      	ands	r3, r2
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x282>
        {
          tmp |= iocurrent;
 80027ca:	697a      	ldr	r2, [r7, #20]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80027d2:	4b13      	ldr	r3, [pc, #76]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 80027d4:	697a      	ldr	r2, [r7, #20]
 80027d6:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 80027d8:	4b11      	ldr	r3, [pc, #68]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	43da      	mvns	r2, r3
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	4013      	ands	r3, r2
 80027e6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	2380      	movs	r3, #128	; 0x80
 80027ee:	039b      	lsls	r3, r3, #14
 80027f0:	4013      	ands	r3, r2
 80027f2:	d003      	beq.n	80027fc <HAL_GPIO_Init+0x2ac>
        {
          tmp |= iocurrent;
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 80027fc:	4b08      	ldr	r3, [pc, #32]	; (8002820 <HAL_GPIO_Init+0x2d0>)
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	3301      	adds	r3, #1
 8002806:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	40da      	lsrs	r2, r3
 8002810:	1e13      	subs	r3, r2, #0
 8002812:	d000      	beq.n	8002816 <HAL_GPIO_Init+0x2c6>
 8002814:	e6a4      	b.n	8002560 <HAL_GPIO_Init+0x10>
  }
}
 8002816:	46c0      	nop			; (mov r8, r8)
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b006      	add	sp, #24
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40021800 	.word	0x40021800
 8002824:	50000400 	.word	0x50000400
 8002828:	50000800 	.word	0x50000800
 800282c:	50000c00 	.word	0x50000c00
 8002830:	50001400 	.word	0x50001400

08002834 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b086      	sub	sp, #24
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e1e5      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	2201      	movs	r2, #1
 800284c:	4013      	ands	r3, r2
 800284e:	d100      	bne.n	8002852 <HAL_RCC_OscConfig+0x1e>
 8002850:	e06f      	b.n	8002932 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002852:	4bc4      	ldr	r3, [pc, #784]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	2238      	movs	r2, #56	; 0x38
 8002858:	4013      	ands	r3, r2
 800285a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	2b08      	cmp	r3, #8
 8002860:	d10b      	bne.n	800287a <HAL_RCC_OscConfig+0x46>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002862:	4bc0      	ldr	r3, [pc, #768]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	2380      	movs	r3, #128	; 0x80
 8002868:	029b      	lsls	r3, r3, #10
 800286a:	4013      	ands	r3, r2
 800286c:	d061      	beq.n	8002932 <HAL_RCC_OscConfig+0xfe>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d15d      	bne.n	8002932 <HAL_RCC_OscConfig+0xfe>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e1cb      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685a      	ldr	r2, [r3, #4]
 800287e:	2380      	movs	r3, #128	; 0x80
 8002880:	025b      	lsls	r3, r3, #9
 8002882:	429a      	cmp	r2, r3
 8002884:	d107      	bne.n	8002896 <HAL_RCC_OscConfig+0x62>
 8002886:	4bb7      	ldr	r3, [pc, #732]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	4bb6      	ldr	r3, [pc, #728]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 800288c:	2180      	movs	r1, #128	; 0x80
 800288e:	0249      	lsls	r1, r1, #9
 8002890:	430a      	orrs	r2, r1
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	e020      	b.n	80028d8 <HAL_RCC_OscConfig+0xa4>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685a      	ldr	r2, [r3, #4]
 800289a:	23a0      	movs	r3, #160	; 0xa0
 800289c:	02db      	lsls	r3, r3, #11
 800289e:	429a      	cmp	r2, r3
 80028a0:	d10e      	bne.n	80028c0 <HAL_RCC_OscConfig+0x8c>
 80028a2:	4bb0      	ldr	r3, [pc, #704]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	4baf      	ldr	r3, [pc, #700]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028a8:	2180      	movs	r1, #128	; 0x80
 80028aa:	02c9      	lsls	r1, r1, #11
 80028ac:	430a      	orrs	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	4bac      	ldr	r3, [pc, #688]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4bab      	ldr	r3, [pc, #684]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028b6:	2180      	movs	r1, #128	; 0x80
 80028b8:	0249      	lsls	r1, r1, #9
 80028ba:	430a      	orrs	r2, r1
 80028bc:	601a      	str	r2, [r3, #0]
 80028be:	e00b      	b.n	80028d8 <HAL_RCC_OscConfig+0xa4>
 80028c0:	4ba8      	ldr	r3, [pc, #672]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	4ba7      	ldr	r3, [pc, #668]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028c6:	49a8      	ldr	r1, [pc, #672]	; (8002b68 <HAL_RCC_OscConfig+0x334>)
 80028c8:	400a      	ands	r2, r1
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	4ba5      	ldr	r3, [pc, #660]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4ba4      	ldr	r3, [pc, #656]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028d2:	49a6      	ldr	r1, [pc, #664]	; (8002b6c <HAL_RCC_OscConfig+0x338>)
 80028d4:	400a      	ands	r2, r1
 80028d6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d014      	beq.n	800290a <HAL_RCC_OscConfig+0xd6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fb84 	bl	8000fec <HAL_GetTick>
 80028e4:	0003      	movs	r3, r0
 80028e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028ea:	f7fe fb7f 	bl	8000fec <HAL_GetTick>
 80028ee:	0002      	movs	r2, r0
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b64      	cmp	r3, #100	; 0x64
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0xc8>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e18a      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028fc:	4b99      	ldr	r3, [pc, #612]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	2380      	movs	r3, #128	; 0x80
 8002902:	029b      	lsls	r3, r3, #10
 8002904:	4013      	ands	r3, r2
 8002906:	d0f0      	beq.n	80028ea <HAL_RCC_OscConfig+0xb6>
 8002908:	e013      	b.n	8002932 <HAL_RCC_OscConfig+0xfe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800290a:	f7fe fb6f 	bl	8000fec <HAL_GetTick>
 800290e:	0003      	movs	r3, r0
 8002910:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002912:	e008      	b.n	8002926 <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002914:	f7fe fb6a 	bl	8000fec <HAL_GetTick>
 8002918:	0002      	movs	r2, r0
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	2b64      	cmp	r3, #100	; 0x64
 8002920:	d901      	bls.n	8002926 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002922:	2303      	movs	r3, #3
 8002924:	e175      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002926:	4b8f      	ldr	r3, [pc, #572]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	2380      	movs	r3, #128	; 0x80
 800292c:	029b      	lsls	r3, r3, #10
 800292e:	4013      	ands	r3, r2
 8002930:	d1f0      	bne.n	8002914 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2202      	movs	r2, #2
 8002938:	4013      	ands	r3, r2
 800293a:	d100      	bne.n	800293e <HAL_RCC_OscConfig+0x10a>
 800293c:	e08c      	b.n	8002a58 <HAL_RCC_OscConfig+0x224>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800293e:	4b89      	ldr	r3, [pc, #548]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	2238      	movs	r2, #56	; 0x38
 8002944:	4013      	ands	r3, r2
 8002946:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d135      	bne.n	80029ba <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800294e:	4b85      	ldr	r3, [pc, #532]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	2380      	movs	r3, #128	; 0x80
 8002954:	00db      	lsls	r3, r3, #3
 8002956:	4013      	ands	r3, r2
 8002958:	d005      	beq.n	8002966 <HAL_RCC_OscConfig+0x132>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e155      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002966:	4b7f      	ldr	r3, [pc, #508]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4a81      	ldr	r2, [pc, #516]	; (8002b70 <HAL_RCC_OscConfig+0x33c>)
 800296c:	4013      	ands	r3, r2
 800296e:	0019      	movs	r1, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	021a      	lsls	r2, r3, #8
 8002976:	4b7b      	ldr	r3, [pc, #492]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d112      	bne.n	80029a8 <HAL_RCC_OscConfig+0x174>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002982:	4b78      	ldr	r3, [pc, #480]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4a7b      	ldr	r2, [pc, #492]	; (8002b74 <HAL_RCC_OscConfig+0x340>)
 8002988:	4013      	ands	r3, r2
 800298a:	0019      	movs	r1, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691a      	ldr	r2, [r3, #16]
 8002990:	4b74      	ldr	r3, [pc, #464]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002992:	430a      	orrs	r2, r1
 8002994:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002996:	4b73      	ldr	r3, [pc, #460]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	0adb      	lsrs	r3, r3, #11
 800299c:	2207      	movs	r2, #7
 800299e:	4013      	ands	r3, r2
 80029a0:	4a75      	ldr	r2, [pc, #468]	; (8002b78 <HAL_RCC_OscConfig+0x344>)
 80029a2:	40da      	lsrs	r2, r3
 80029a4:	4b75      	ldr	r3, [pc, #468]	; (8002b7c <HAL_RCC_OscConfig+0x348>)
 80029a6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80029a8:	4b75      	ldr	r3, [pc, #468]	; (8002b80 <HAL_RCC_OscConfig+0x34c>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	0018      	movs	r0, r3
 80029ae:	f7fe fac3 	bl	8000f38 <HAL_InitTick>
 80029b2:	1e03      	subs	r3, r0, #0
 80029b4:	d050      	beq.n	8002a58 <HAL_RCC_OscConfig+0x224>
        {
          return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e12b      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d030      	beq.n	8002a24 <HAL_RCC_OscConfig+0x1f0>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80029c2:	4b68      	ldr	r3, [pc, #416]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a6b      	ldr	r2, [pc, #428]	; (8002b74 <HAL_RCC_OscConfig+0x340>)
 80029c8:	4013      	ands	r3, r2
 80029ca:	0019      	movs	r1, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	691a      	ldr	r2, [r3, #16]
 80029d0:	4b64      	ldr	r3, [pc, #400]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80029d2:	430a      	orrs	r2, r1
 80029d4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80029d6:	4b63      	ldr	r3, [pc, #396]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	4b62      	ldr	r3, [pc, #392]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 80029dc:	2180      	movs	r1, #128	; 0x80
 80029de:	0049      	lsls	r1, r1, #1
 80029e0:	430a      	orrs	r2, r1
 80029e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e4:	f7fe fb02 	bl	8000fec <HAL_GetTick>
 80029e8:	0003      	movs	r3, r0
 80029ea:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029ee:	f7fe fafd 	bl	8000fec <HAL_GetTick>
 80029f2:	0002      	movs	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e108      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a00:	4b58      	ldr	r3, [pc, #352]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	2380      	movs	r3, #128	; 0x80
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	4013      	ands	r3, r2
 8002a0a:	d0f0      	beq.n	80029ee <HAL_RCC_OscConfig+0x1ba>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a0c:	4b55      	ldr	r3, [pc, #340]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	4a57      	ldr	r2, [pc, #348]	; (8002b70 <HAL_RCC_OscConfig+0x33c>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	0019      	movs	r1, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	021a      	lsls	r2, r3, #8
 8002a1c:	4b51      	ldr	r3, [pc, #324]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]
 8002a22:	e019      	b.n	8002a58 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8002a24:	4b4f      	ldr	r3, [pc, #316]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a26:	681a      	ldr	r2, [r3, #0]
 8002a28:	4b4e      	ldr	r3, [pc, #312]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a2a:	4956      	ldr	r1, [pc, #344]	; (8002b84 <HAL_RCC_OscConfig+0x350>)
 8002a2c:	400a      	ands	r2, r1
 8002a2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a30:	f7fe fadc 	bl	8000fec <HAL_GetTick>
 8002a34:	0003      	movs	r3, r0
 8002a36:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a38:	e008      	b.n	8002a4c <HAL_RCC_OscConfig+0x218>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a3a:	f7fe fad7 	bl	8000fec <HAL_GetTick>
 8002a3e:	0002      	movs	r2, r0
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	1ad3      	subs	r3, r2, r3
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d901      	bls.n	8002a4c <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e0e2      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002a4c:	4b45      	ldr	r3, [pc, #276]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	2380      	movs	r3, #128	; 0x80
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	4013      	ands	r3, r2
 8002a56:	d1f0      	bne.n	8002a3a <HAL_RCC_OscConfig+0x206>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	2208      	movs	r2, #8
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d047      	beq.n	8002af2 <HAL_RCC_OscConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002a62:	4b40      	ldr	r3, [pc, #256]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	2238      	movs	r2, #56	; 0x38
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b18      	cmp	r3, #24
 8002a6c:	d10a      	bne.n	8002a84 <HAL_RCC_OscConfig+0x250>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR2) & RCC_CSR2_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002a6e:	4b3d      	ldr	r3, [pc, #244]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a72:	2202      	movs	r2, #2
 8002a74:	4013      	ands	r3, r2
 8002a76:	d03c      	beq.n	8002af2 <HAL_RCC_OscConfig+0x2be>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d138      	bne.n	8002af2 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e0c6      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d019      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x28c>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002a8c:	4b35      	ldr	r3, [pc, #212]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a8e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a90:	4b34      	ldr	r3, [pc, #208]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002a92:	2101      	movs	r1, #1
 8002a94:	430a      	orrs	r2, r1
 8002a96:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a98:	f7fe faa8 	bl	8000fec <HAL_GetTick>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002aa2:	f7fe faa3 	bl	8000fec <HAL_GetTick>
 8002aa6:	0002      	movs	r2, r0
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e0ae      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002ab4:	4b2b      	ldr	r3, [pc, #172]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002ab6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ab8:	2202      	movs	r2, #2
 8002aba:	4013      	ands	r3, r2
 8002abc:	d0f1      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x26e>
 8002abe:	e018      	b.n	8002af2 <HAL_RCC_OscConfig+0x2be>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002ac0:	4b28      	ldr	r3, [pc, #160]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002ac2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ac4:	4b27      	ldr	r3, [pc, #156]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	438a      	bics	r2, r1
 8002aca:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002acc:	f7fe fa8e 	bl	8000fec <HAL_GetTick>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002ad4:	e008      	b.n	8002ae8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ad6:	f7fe fa89 	bl	8000fec <HAL_GetTick>
 8002ada:	0002      	movs	r2, r0
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	1ad3      	subs	r3, r2, r3
 8002ae0:	2b02      	cmp	r3, #2
 8002ae2:	d901      	bls.n	8002ae8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e094      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002ae8:	4b1e      	ldr	r3, [pc, #120]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002aea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aec:	2202      	movs	r2, #2
 8002aee:	4013      	ands	r3, r2
 8002af0:	d1f1      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	2204      	movs	r2, #4
 8002af8:	4013      	ands	r3, r2
 8002afa:	d100      	bne.n	8002afe <HAL_RCC_OscConfig+0x2ca>
 8002afc:	e088      	b.n	8002c10 <HAL_RCC_OscConfig+0x3dc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002afe:	230f      	movs	r3, #15
 8002b00:	18fb      	adds	r3, r7, r3
 8002b02:	2200      	movs	r2, #0
 8002b04:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002b06:	4b17      	ldr	r3, [pc, #92]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	2238      	movs	r2, #56	; 0x38
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	2b20      	cmp	r3, #32
 8002b10:	d10c      	bne.n	8002b2c <HAL_RCC_OscConfig+0x2f8>
    {
      if ((((RCC->CSR1) & RCC_CSR1_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002b12:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b16:	2202      	movs	r2, #2
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d100      	bne.n	8002b1e <HAL_RCC_OscConfig+0x2ea>
 8002b1c:	e078      	b.n	8002c10 <HAL_RCC_OscConfig+0x3dc>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d000      	beq.n	8002b28 <HAL_RCC_OscConfig+0x2f4>
 8002b26:	e073      	b.n	8002c10 <HAL_RCC_OscConfig+0x3dc>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e072      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x30e>
 8002b34:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b38:	4b0a      	ldr	r3, [pc, #40]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b40:	e02e      	b.n	8002ba0 <HAL_RCC_OscConfig+0x36c>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	2b05      	cmp	r3, #5
 8002b48:	d11e      	bne.n	8002b88 <HAL_RCC_OscConfig+0x354>
 8002b4a:	4b06      	ldr	r3, [pc, #24]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b4e:	4b05      	ldr	r3, [pc, #20]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b50:	2104      	movs	r1, #4
 8002b52:	430a      	orrs	r2, r1
 8002b54:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b56:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b5a:	4b02      	ldr	r3, [pc, #8]	; (8002b64 <HAL_RCC_OscConfig+0x330>)
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	430a      	orrs	r2, r1
 8002b60:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b62:	e01d      	b.n	8002ba0 <HAL_RCC_OscConfig+0x36c>
 8002b64:	40021000 	.word	0x40021000
 8002b68:	fffeffff 	.word	0xfffeffff
 8002b6c:	fffbffff 	.word	0xfffbffff
 8002b70:	ffff80ff 	.word	0xffff80ff
 8002b74:	ffffc7ff 	.word	0xffffc7ff
 8002b78:	02dc6c00 	.word	0x02dc6c00
 8002b7c:	20000004 	.word	0x20000004
 8002b80:	20000008 	.word	0x20000008
 8002b84:	fffffeff 	.word	0xfffffeff
 8002b88:	4b24      	ldr	r3, [pc, #144]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002b8a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b8c:	4b23      	ldr	r3, [pc, #140]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002b8e:	2101      	movs	r1, #1
 8002b90:	438a      	bics	r2, r1
 8002b92:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b94:	4b21      	ldr	r3, [pc, #132]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002b96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002b98:	4b20      	ldr	r3, [pc, #128]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002b9a:	2104      	movs	r1, #4
 8002b9c:	438a      	bics	r2, r1
 8002b9e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d014      	beq.n	8002bd2 <HAL_RCC_OscConfig+0x39e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ba8:	f7fe fa20 	bl	8000fec <HAL_GetTick>
 8002bac:	0003      	movs	r3, r0
 8002bae:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002bb0:	e009      	b.n	8002bc6 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb2:	f7fe fa1b 	bl	8000fec <HAL_GetTick>
 8002bb6:	0002      	movs	r2, r0
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	1ad3      	subs	r3, r2, r3
 8002bbc:	4a18      	ldr	r2, [pc, #96]	; (8002c20 <HAL_RCC_OscConfig+0x3ec>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e025      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002bc6:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bca:	2202      	movs	r2, #2
 8002bcc:	4013      	ands	r3, r2
 8002bce:	d0f0      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x37e>
 8002bd0:	e013      	b.n	8002bfa <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd2:	f7fe fa0b 	bl	8000fec <HAL_GetTick>
 8002bd6:	0003      	movs	r3, r0
 8002bd8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002bda:	e009      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bdc:	f7fe fa06 	bl	8000fec <HAL_GetTick>
 8002be0:	0002      	movs	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	4a0e      	ldr	r2, [pc, #56]	; (8002c20 <HAL_RCC_OscConfig+0x3ec>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e010      	b.n	8002c12 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002bf0:	4b0a      	ldr	r3, [pc, #40]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	d1f0      	bne.n	8002bdc <HAL_RCC_OscConfig+0x3a8>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002bfa:	230f      	movs	r3, #15
 8002bfc:	18fb      	adds	r3, r7, r3
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d105      	bne.n	8002c10 <HAL_RCC_OscConfig+0x3dc>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002c04:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002c06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c08:	4b04      	ldr	r3, [pc, #16]	; (8002c1c <HAL_RCC_OscConfig+0x3e8>)
 8002c0a:	4906      	ldr	r1, [pc, #24]	; (8002c24 <HAL_RCC_OscConfig+0x3f0>)
 8002c0c:	400a      	ands	r2, r1
 8002c0e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	0018      	movs	r0, r3
 8002c14:	46bd      	mov	sp, r7
 8002c16:	b006      	add	sp, #24
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	40021000 	.word	0x40021000
 8002c20:	00001388 	.word	0x00001388
 8002c24:	efffffff 	.word	0xefffffff

08002c28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d101      	bne.n	8002c3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e0e9      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002c3c:	4b76      	ldr	r3, [pc, #472]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2207      	movs	r2, #7
 8002c42:	4013      	ands	r3, r2
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d91e      	bls.n	8002c88 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c4a:	4b73      	ldr	r3, [pc, #460]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2207      	movs	r2, #7
 8002c50:	4393      	bics	r3, r2
 8002c52:	0019      	movs	r1, r3
 8002c54:	4b70      	ldr	r3, [pc, #448]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	430a      	orrs	r2, r1
 8002c5a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002c5c:	f7fe f9c6 	bl	8000fec <HAL_GetTick>
 8002c60:	0003      	movs	r3, r0
 8002c62:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c64:	e009      	b.n	8002c7a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c66:	f7fe f9c1 	bl	8000fec <HAL_GetTick>
 8002c6a:	0002      	movs	r2, r0
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	4a6a      	ldr	r2, [pc, #424]	; (8002e1c <HAL_RCC_ClockConfig+0x1f4>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e0ca      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002c7a:	4b67      	ldr	r3, [pc, #412]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2207      	movs	r2, #7
 8002c80:	4013      	ands	r3, r2
 8002c82:	683a      	ldr	r2, [r7, #0]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d1ee      	bne.n	8002c66 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	2202      	movs	r2, #2
 8002c8e:	4013      	ands	r3, r2
 8002c90:	d017      	beq.n	8002cc2 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2204      	movs	r2, #4
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d008      	beq.n	8002cae <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002c9c:	4b60      	ldr	r3, [pc, #384]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	4a60      	ldr	r2, [pc, #384]	; (8002e24 <HAL_RCC_ClockConfig+0x1fc>)
 8002ca2:	401a      	ands	r2, r3
 8002ca4:	4b5e      	ldr	r3, [pc, #376]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002ca6:	21b0      	movs	r1, #176	; 0xb0
 8002ca8:	0109      	lsls	r1, r1, #4
 8002caa:	430a      	orrs	r2, r1
 8002cac:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cae:	4b5c      	ldr	r3, [pc, #368]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	4a5d      	ldr	r2, [pc, #372]	; (8002e28 <HAL_RCC_ClockConfig+0x200>)
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	0019      	movs	r1, r3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	4b58      	ldr	r3, [pc, #352]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	4013      	ands	r3, r2
 8002cca:	d055      	beq.n	8002d78 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8002ccc:	4b54      	ldr	r3, [pc, #336]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	221c      	movs	r2, #28
 8002cd2:	4393      	bics	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689a      	ldr	r2, [r3, #8]
 8002cda:	4b51      	ldr	r3, [pc, #324]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d107      	bne.n	8002cf8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ce8:	4b4d      	ldr	r3, [pc, #308]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	2380      	movs	r3, #128	; 0x80
 8002cee:	029b      	lsls	r3, r3, #10
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	d11f      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	e08b      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d107      	bne.n	8002d10 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d00:	4b47      	ldr	r3, [pc, #284]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d113      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e07f      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d106      	bne.n	8002d26 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002d18:	4b41      	ldr	r3, [pc, #260]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d1c:	2202      	movs	r2, #2
 8002d1e:	4013      	ands	r3, r2
 8002d20:	d108      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e074      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002d26:	4b3e      	ldr	r3, [pc, #248]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	d101      	bne.n	8002d34 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e06d      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d34:	4b3a      	ldr	r3, [pc, #232]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	2207      	movs	r2, #7
 8002d3a:	4393      	bics	r3, r2
 8002d3c:	0019      	movs	r1, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685a      	ldr	r2, [r3, #4]
 8002d42:	4b37      	ldr	r3, [pc, #220]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d44:	430a      	orrs	r2, r1
 8002d46:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d48:	f7fe f950 	bl	8000fec <HAL_GetTick>
 8002d4c:	0003      	movs	r3, r0
 8002d4e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d50:	e009      	b.n	8002d66 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d52:	f7fe f94b 	bl	8000fec <HAL_GetTick>
 8002d56:	0002      	movs	r2, r0
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	1ad3      	subs	r3, r2, r3
 8002d5c:	4a2f      	ldr	r2, [pc, #188]	; (8002e1c <HAL_RCC_ClockConfig+0x1f4>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e054      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d66:	4b2e      	ldr	r3, [pc, #184]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	2238      	movs	r2, #56	; 0x38
 8002d6c:	401a      	ands	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d1ec      	bne.n	8002d52 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002d78:	4b27      	ldr	r3, [pc, #156]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2207      	movs	r2, #7
 8002d7e:	4013      	ands	r3, r2
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d21e      	bcs.n	8002dc4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d86:	4b24      	ldr	r3, [pc, #144]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2207      	movs	r2, #7
 8002d8c:	4393      	bics	r3, r2
 8002d8e:	0019      	movs	r1, r3
 8002d90:	4b21      	ldr	r3, [pc, #132]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002d92:	683a      	ldr	r2, [r7, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002d98:	f7fe f928 	bl	8000fec <HAL_GetTick>
 8002d9c:	0003      	movs	r3, r0
 8002d9e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002da0:	e009      	b.n	8002db6 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002da2:	f7fe f923 	bl	8000fec <HAL_GetTick>
 8002da6:	0002      	movs	r2, r0
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	1ad3      	subs	r3, r2, r3
 8002dac:	4a1b      	ldr	r2, [pc, #108]	; (8002e1c <HAL_RCC_ClockConfig+0x1f4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e02c      	b.n	8002e10 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002db6:	4b18      	ldr	r3, [pc, #96]	; (8002e18 <HAL_RCC_ClockConfig+0x1f0>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	2207      	movs	r2, #7
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d1ee      	bne.n	8002da2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2204      	movs	r2, #4
 8002dca:	4013      	ands	r3, r2
 8002dcc:	d009      	beq.n	8002de2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002dce:	4b14      	ldr	r3, [pc, #80]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	4a16      	ldr	r2, [pc, #88]	; (8002e2c <HAL_RCC_ClockConfig+0x204>)
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	0019      	movs	r1, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	691a      	ldr	r2, [r3, #16]
 8002ddc:	4b10      	ldr	r3, [pc, #64]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002dde:	430a      	orrs	r2, r1
 8002de0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002de2:	f000 f82b 	bl	8002e3c <HAL_RCC_GetSysClockFreq>
 8002de6:	0001      	movs	r1, r0
 8002de8:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <HAL_RCC_ClockConfig+0x1f8>)
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	0a1b      	lsrs	r3, r3, #8
 8002dee:	220f      	movs	r2, #15
 8002df0:	401a      	ands	r2, r3
 8002df2:	4b0f      	ldr	r3, [pc, #60]	; (8002e30 <HAL_RCC_ClockConfig+0x208>)
 8002df4:	0092      	lsls	r2, r2, #2
 8002df6:	58d3      	ldr	r3, [r2, r3]
 8002df8:	221f      	movs	r2, #31
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	000a      	movs	r2, r1
 8002dfe:	40da      	lsrs	r2, r3
 8002e00:	4b0c      	ldr	r3, [pc, #48]	; (8002e34 <HAL_RCC_ClockConfig+0x20c>)
 8002e02:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002e04:	4b0c      	ldr	r3, [pc, #48]	; (8002e38 <HAL_RCC_ClockConfig+0x210>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	0018      	movs	r0, r3
 8002e0a:	f7fe f895 	bl	8000f38 <HAL_InitTick>
 8002e0e:	0003      	movs	r3, r0
}
 8002e10:	0018      	movs	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b004      	add	sp, #16
 8002e16:	bd80      	pop	{r7, pc}
 8002e18:	40022000 	.word	0x40022000
 8002e1c:	00001388 	.word	0x00001388
 8002e20:	40021000 	.word	0x40021000
 8002e24:	ffff84ff 	.word	0xffff84ff
 8002e28:	fffff0ff 	.word	0xfffff0ff
 8002e2c:	ffff8fff 	.word	0xffff8fff
 8002e30:	0800420c 	.word	0x0800420c
 8002e34:	20000004 	.word	0x20000004
 8002e38:	20000008 	.word	0x20000008

08002e3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002e42:	4b1c      	ldr	r3, [pc, #112]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0x78>)
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	2238      	movs	r2, #56	; 0x38
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d10f      	bne.n	8002e6c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002e4c:	4b19      	ldr	r3, [pc, #100]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0x78>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	0adb      	lsrs	r3, r3, #11
 8002e52:	2207      	movs	r2, #7
 8002e54:	4013      	ands	r3, r2
 8002e56:	2201      	movs	r2, #1
 8002e58:	409a      	lsls	r2, r3
 8002e5a:	0013      	movs	r3, r2
 8002e5c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002e5e:	6839      	ldr	r1, [r7, #0]
 8002e60:	4815      	ldr	r0, [pc, #84]	; (8002eb8 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002e62:	f7fd f951 	bl	8000108 <__udivsi3>
 8002e66:	0003      	movs	r3, r0
 8002e68:	607b      	str	r3, [r7, #4]
 8002e6a:	e01e      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002e6c:	4b11      	ldr	r3, [pc, #68]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0x78>)
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	2238      	movs	r2, #56	; 0x38
 8002e72:	4013      	ands	r3, r2
 8002e74:	2b08      	cmp	r3, #8
 8002e76:	d102      	bne.n	8002e7e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002e78:	4b10      	ldr	r3, [pc, #64]	; (8002ebc <HAL_RCC_GetSysClockFreq+0x80>)
 8002e7a:	607b      	str	r3, [r7, #4]
 8002e7c:	e015      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002e7e:	4b0d      	ldr	r3, [pc, #52]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0x78>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	2238      	movs	r2, #56	; 0x38
 8002e84:	4013      	ands	r3, r2
 8002e86:	2b20      	cmp	r3, #32
 8002e88:	d103      	bne.n	8002e92 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002e8a:	2380      	movs	r3, #128	; 0x80
 8002e8c:	021b      	lsls	r3, r3, #8
 8002e8e:	607b      	str	r3, [r7, #4]
 8002e90:	e00b      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002e92:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0x78>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2238      	movs	r2, #56	; 0x38
 8002e98:	4013      	ands	r3, r2
 8002e9a:	2b18      	cmp	r3, #24
 8002e9c:	d103      	bne.n	8002ea6 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002e9e:	23fa      	movs	r3, #250	; 0xfa
 8002ea0:	01db      	lsls	r3, r3, #7
 8002ea2:	607b      	str	r3, [r7, #4]
 8002ea4:	e001      	b.n	8002eaa <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 8002eaa:	687b      	ldr	r3, [r7, #4]
}
 8002eac:	0018      	movs	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b002      	add	sp, #8
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	40021000 	.word	0x40021000
 8002eb8:	02dc6c00 	.word	0x02dc6c00
 8002ebc:	007a1200 	.word	0x007a1200

08002ec0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to RTC domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002ec8:	2313      	movs	r3, #19
 8002eca:	18fb      	adds	r3, r7, r3
 8002ecc:	2200      	movs	r2, #0
 8002ece:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ed0:	2312      	movs	r3, #18
 8002ed2:	18fb      	adds	r3, r7, r3
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	2380      	movs	r3, #128	; 0x80
 8002ede:	029b      	lsls	r3, r3, #10
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	d100      	bne.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002ee4:	e079      	b.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ee6:	2011      	movs	r0, #17
 8002ee8:	183b      	adds	r3, r7, r0
 8002eea:	2200      	movs	r2, #0
 8002eec:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eee:	4b64      	ldr	r3, [pc, #400]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002ef0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ef2:	2380      	movs	r3, #128	; 0x80
 8002ef4:	055b      	lsls	r3, r3, #21
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	d110      	bne.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002efa:	4b61      	ldr	r3, [pc, #388]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002efc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002efe:	4b60      	ldr	r3, [pc, #384]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f00:	2180      	movs	r1, #128	; 0x80
 8002f02:	0549      	lsls	r1, r1, #21
 8002f04:	430a      	orrs	r2, r1
 8002f06:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f08:	4b5d      	ldr	r3, [pc, #372]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f0c:	2380      	movs	r3, #128	; 0x80
 8002f0e:	055b      	lsls	r3, r3, #21
 8002f10:	4013      	ands	r3, r2
 8002f12:	60bb      	str	r3, [r7, #8]
 8002f14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f16:	183b      	adds	r3, r7, r0
 8002f18:	2201      	movs	r2, #1
 8002f1a:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8002f1c:	4b58      	ldr	r3, [pc, #352]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f1e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f20:	23c0      	movs	r3, #192	; 0xc0
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	4013      	ands	r3, r2
 8002f26:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d019      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d014      	beq.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002f38:	4b51      	ldr	r3, [pc, #324]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f3c:	4a51      	ldr	r2, [pc, #324]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002f3e:	4013      	ands	r3, r2
 8002f40:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f42:	4b4f      	ldr	r3, [pc, #316]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f46:	4b4e      	ldr	r3, [pc, #312]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f48:	2180      	movs	r1, #128	; 0x80
 8002f4a:	0249      	lsls	r1, r1, #9
 8002f4c:	430a      	orrs	r2, r1
 8002f4e:	65da      	str	r2, [r3, #92]	; 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002f50:	4b4b      	ldr	r3, [pc, #300]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002f54:	4b4a      	ldr	r3, [pc, #296]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f56:	494c      	ldr	r1, [pc, #304]	; (8003088 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002f58:	400a      	ands	r2, r1
 8002f5a:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8002f5c:	4b48      	ldr	r3, [pc, #288]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2201      	movs	r2, #1
 8002f66:	4013      	ands	r3, r2
 8002f68:	d016      	beq.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6a:	f7fe f83f 	bl	8000fec <HAL_GetTick>
 8002f6e:	0003      	movs	r3, r0
 8002f70:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002f72:	e00c      	b.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xce>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f74:	f7fe f83a 	bl	8000fec <HAL_GetTick>
 8002f78:	0002      	movs	r2, r0
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	4a43      	ldr	r2, [pc, #268]	; (800308c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d904      	bls.n	8002f8e <HAL_RCCEx_PeriphCLKConfig+0xce>
        {
          ret = HAL_TIMEOUT;
 8002f84:	2313      	movs	r3, #19
 8002f86:	18fb      	adds	r3, r7, r3
 8002f88:	2203      	movs	r2, #3
 8002f8a:	701a      	strb	r2, [r3, #0]
          break;
 8002f8c:	e004      	b.n	8002f98 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002f8e:	4b3c      	ldr	r3, [pc, #240]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f92:	2202      	movs	r2, #2
 8002f94:	4013      	ands	r3, r2
 8002f96:	d0ed      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0xb4>
        }
      }
    }

    if (ret == HAL_OK)
 8002f98:	2313      	movs	r3, #19
 8002f9a:	18fb      	adds	r3, r7, r3
 8002f9c:	781b      	ldrb	r3, [r3, #0]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10a      	bne.n	8002fb8 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fa2:	4b37      	ldr	r3, [pc, #220]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fa6:	4a37      	ldr	r2, [pc, #220]	; (8003084 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002fa8:	4013      	ands	r3, r2
 8002faa:	0019      	movs	r1, r3
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	699a      	ldr	r2, [r3, #24]
 8002fb0:	4b33      	ldr	r3, [pc, #204]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	65da      	str	r2, [r3, #92]	; 0x5c
 8002fb6:	e005      	b.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x104>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fb8:	2312      	movs	r3, #18
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	2213      	movs	r2, #19
 8002fbe:	18ba      	adds	r2, r7, r2
 8002fc0:	7812      	ldrb	r2, [r2, #0]
 8002fc2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fc4:	2311      	movs	r3, #17
 8002fc6:	18fb      	adds	r3, r7, r3
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d105      	bne.n	8002fda <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fce:	4b2c      	ldr	r3, [pc, #176]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002fd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fd2:	4b2b      	ldr	r3, [pc, #172]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002fd4:	492e      	ldr	r1, [pc, #184]	; (8003090 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd6:	400a      	ands	r2, r1
 8002fd8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	d009      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fe4:	4b26      	ldr	r3, [pc, #152]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe8:	2203      	movs	r2, #3
 8002fea:	4393      	bics	r3, r2
 8002fec:	0019      	movs	r1, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	689a      	ldr	r2, [r3, #8]
 8002ff2:	4b23      	ldr	r3, [pc, #140]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002ff4:	430a      	orrs	r2, r1
 8002ff6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2240      	movs	r2, #64	; 0x40
 8002ffe:	4013      	ands	r3, r2
 8003000:	d009      	beq.n	8003016 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003002:	4b1f      	ldr	r3, [pc, #124]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003006:	4a23      	ldr	r2, [pc, #140]	; (8003094 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003008:	4013      	ands	r3, r2
 800300a:	0019      	movs	r1, r3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003012:	430a      	orrs	r2, r1
 8003014:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	2380      	movs	r3, #128	; 0x80
 800301c:	01db      	lsls	r3, r3, #7
 800301e:	4013      	ands	r3, r2
 8003020:	d008      	beq.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x174>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003022:	4b17      	ldr	r3, [pc, #92]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	0899      	lsrs	r1, r3, #2
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695a      	ldr	r2, [r3, #20]
 800302e:	4b14      	ldr	r3, [pc, #80]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003030:	430a      	orrs	r2, r1
 8003032:	655a      	str	r2, [r3, #84]	; 0x54

  }

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	2380      	movs	r3, #128	; 0x80
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	4013      	ands	r3, r2
 800303e:	d009      	beq.n	8003054 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003040:	4b0f      	ldr	r3, [pc, #60]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003044:	4a14      	ldr	r2, [pc, #80]	; (8003098 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003046:	4013      	ands	r3, r2
 8003048:	0019      	movs	r1, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003050:	430a      	orrs	r2, r1
 8003052:	655a      	str	r2, [r3, #84]	; 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	da09      	bge.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 800305c:	4b08      	ldr	r3, [pc, #32]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	22e0      	movs	r2, #224	; 0xe0
 8003062:	4393      	bics	r3, r2
 8003064:	0019      	movs	r1, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685a      	ldr	r2, [r3, #4]
 800306a:	4b05      	ldr	r3, [pc, #20]	; (8003080 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800306c:	430a      	orrs	r2, r1
 800306e:	601a      	str	r2, [r3, #0]
  }
  return status;
 8003070:	2312      	movs	r3, #18
 8003072:	18fb      	adds	r3, r7, r3
 8003074:	781b      	ldrb	r3, [r3, #0]
}
 8003076:	0018      	movs	r0, r3
 8003078:	46bd      	mov	sp, r7
 800307a:	b006      	add	sp, #24
 800307c:	bd80      	pop	{r7, pc}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	40021000 	.word	0x40021000
 8003084:	fffffcff 	.word	0xfffffcff
 8003088:	fffeffff 	.word	0xfffeffff
 800308c:	00001388 	.word	0x00001388
 8003090:	efffffff 	.word	0xefffffff
 8003094:	ffffcfff 	.word	0xffffcfff
 8003098:	ffff3fff 	.word	0xffff3fff

0800309c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e04a      	b.n	8003144 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	223d      	movs	r2, #61	; 0x3d
 80030b2:	5c9b      	ldrb	r3, [r3, r2]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d107      	bne.n	80030ca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	223c      	movs	r2, #60	; 0x3c
 80030be:	2100      	movs	r1, #0
 80030c0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	0018      	movs	r0, r3
 80030c6:	f7fd fe6d 	bl	8000da4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	223d      	movs	r2, #61	; 0x3d
 80030ce:	2102      	movs	r1, #2
 80030d0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	3304      	adds	r3, #4
 80030da:	0019      	movs	r1, r3
 80030dc:	0010      	movs	r0, r2
 80030de:	f000 fb43 	bl	8003768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2248      	movs	r2, #72	; 0x48
 80030e6:	2101      	movs	r1, #1
 80030e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	223e      	movs	r2, #62	; 0x3e
 80030ee:	2101      	movs	r1, #1
 80030f0:	5499      	strb	r1, [r3, r2]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	223f      	movs	r2, #63	; 0x3f
 80030f6:	2101      	movs	r1, #1
 80030f8:	5499      	strb	r1, [r3, r2]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2240      	movs	r2, #64	; 0x40
 80030fe:	2101      	movs	r1, #1
 8003100:	5499      	strb	r1, [r3, r2]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2241      	movs	r2, #65	; 0x41
 8003106:	2101      	movs	r1, #1
 8003108:	5499      	strb	r1, [r3, r2]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2242      	movs	r2, #66	; 0x42
 800310e:	2101      	movs	r1, #1
 8003110:	5499      	strb	r1, [r3, r2]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2243      	movs	r2, #67	; 0x43
 8003116:	2101      	movs	r1, #1
 8003118:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2244      	movs	r2, #68	; 0x44
 800311e:	2101      	movs	r1, #1
 8003120:	5499      	strb	r1, [r3, r2]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2245      	movs	r2, #69	; 0x45
 8003126:	2101      	movs	r1, #1
 8003128:	5499      	strb	r1, [r3, r2]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2246      	movs	r2, #70	; 0x46
 800312e:	2101      	movs	r1, #1
 8003130:	5499      	strb	r1, [r3, r2]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2247      	movs	r2, #71	; 0x47
 8003136:	2101      	movs	r1, #1
 8003138:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	223d      	movs	r2, #61	; 0x3d
 800313e:	2101      	movs	r1, #1
 8003140:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003142:	2300      	movs	r3, #0
}
 8003144:	0018      	movs	r0, r3
 8003146:	46bd      	mov	sp, r7
 8003148:	b002      	add	sp, #8
 800314a:	bd80      	pop	{r7, pc}

0800314c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e04a      	b.n	80031f4 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	223d      	movs	r2, #61	; 0x3d
 8003162:	5c9b      	ldrb	r3, [r3, r2]
 8003164:	b2db      	uxtb	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d107      	bne.n	800317a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	223c      	movs	r2, #60	; 0x3c
 800316e:	2100      	movs	r1, #0
 8003170:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	0018      	movs	r0, r3
 8003176:	f000 f841 	bl	80031fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	223d      	movs	r2, #61	; 0x3d
 800317e:	2102      	movs	r1, #2
 8003180:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	3304      	adds	r3, #4
 800318a:	0019      	movs	r1, r3
 800318c:	0010      	movs	r0, r2
 800318e:	f000 faeb 	bl	8003768 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2248      	movs	r2, #72	; 0x48
 8003196:	2101      	movs	r1, #1
 8003198:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	223e      	movs	r2, #62	; 0x3e
 800319e:	2101      	movs	r1, #1
 80031a0:	5499      	strb	r1, [r3, r2]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	223f      	movs	r2, #63	; 0x3f
 80031a6:	2101      	movs	r1, #1
 80031a8:	5499      	strb	r1, [r3, r2]
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2240      	movs	r2, #64	; 0x40
 80031ae:	2101      	movs	r1, #1
 80031b0:	5499      	strb	r1, [r3, r2]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2241      	movs	r2, #65	; 0x41
 80031b6:	2101      	movs	r1, #1
 80031b8:	5499      	strb	r1, [r3, r2]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2242      	movs	r2, #66	; 0x42
 80031be:	2101      	movs	r1, #1
 80031c0:	5499      	strb	r1, [r3, r2]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2243      	movs	r2, #67	; 0x43
 80031c6:	2101      	movs	r1, #1
 80031c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	2244      	movs	r2, #68	; 0x44
 80031ce:	2101      	movs	r1, #1
 80031d0:	5499      	strb	r1, [r3, r2]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2245      	movs	r2, #69	; 0x45
 80031d6:	2101      	movs	r1, #1
 80031d8:	5499      	strb	r1, [r3, r2]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	2246      	movs	r2, #70	; 0x46
 80031de:	2101      	movs	r1, #1
 80031e0:	5499      	strb	r1, [r3, r2]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2247      	movs	r2, #71	; 0x47
 80031e6:	2101      	movs	r1, #1
 80031e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	223d      	movs	r2, #61	; 0x3d
 80031ee:	2101      	movs	r1, #1
 80031f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	0018      	movs	r0, r3
 80031f6:	46bd      	mov	sp, r7
 80031f8:	b002      	add	sp, #8
 80031fa:	bd80      	pop	{r7, pc}

080031fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003204:	46c0      	nop			; (mov r8, r8)
 8003206:	46bd      	mov	sp, r7
 8003208:	b002      	add	sp, #8
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d108      	bne.n	800322e <HAL_TIM_PWM_Start+0x22>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	223e      	movs	r2, #62	; 0x3e
 8003220:	5c9b      	ldrb	r3, [r3, r2]
 8003222:	b2db      	uxtb	r3, r3
 8003224:	3b01      	subs	r3, #1
 8003226:	1e5a      	subs	r2, r3, #1
 8003228:	4193      	sbcs	r3, r2
 800322a:	b2db      	uxtb	r3, r3
 800322c:	e037      	b.n	800329e <HAL_TIM_PWM_Start+0x92>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	2b04      	cmp	r3, #4
 8003232:	d108      	bne.n	8003246 <HAL_TIM_PWM_Start+0x3a>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	223f      	movs	r2, #63	; 0x3f
 8003238:	5c9b      	ldrb	r3, [r3, r2]
 800323a:	b2db      	uxtb	r3, r3
 800323c:	3b01      	subs	r3, #1
 800323e:	1e5a      	subs	r2, r3, #1
 8003240:	4193      	sbcs	r3, r2
 8003242:	b2db      	uxtb	r3, r3
 8003244:	e02b      	b.n	800329e <HAL_TIM_PWM_Start+0x92>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b08      	cmp	r3, #8
 800324a:	d108      	bne.n	800325e <HAL_TIM_PWM_Start+0x52>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2240      	movs	r2, #64	; 0x40
 8003250:	5c9b      	ldrb	r3, [r3, r2]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	3b01      	subs	r3, #1
 8003256:	1e5a      	subs	r2, r3, #1
 8003258:	4193      	sbcs	r3, r2
 800325a:	b2db      	uxtb	r3, r3
 800325c:	e01f      	b.n	800329e <HAL_TIM_PWM_Start+0x92>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	2b0c      	cmp	r3, #12
 8003262:	d108      	bne.n	8003276 <HAL_TIM_PWM_Start+0x6a>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2241      	movs	r2, #65	; 0x41
 8003268:	5c9b      	ldrb	r3, [r3, r2]
 800326a:	b2db      	uxtb	r3, r3
 800326c:	3b01      	subs	r3, #1
 800326e:	1e5a      	subs	r2, r3, #1
 8003270:	4193      	sbcs	r3, r2
 8003272:	b2db      	uxtb	r3, r3
 8003274:	e013      	b.n	800329e <HAL_TIM_PWM_Start+0x92>
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b10      	cmp	r3, #16
 800327a:	d108      	bne.n	800328e <HAL_TIM_PWM_Start+0x82>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2242      	movs	r2, #66	; 0x42
 8003280:	5c9b      	ldrb	r3, [r3, r2]
 8003282:	b2db      	uxtb	r3, r3
 8003284:	3b01      	subs	r3, #1
 8003286:	1e5a      	subs	r2, r3, #1
 8003288:	4193      	sbcs	r3, r2
 800328a:	b2db      	uxtb	r3, r3
 800328c:	e007      	b.n	800329e <HAL_TIM_PWM_Start+0x92>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2243      	movs	r2, #67	; 0x43
 8003292:	5c9b      	ldrb	r3, [r3, r2]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	1e5a      	subs	r2, r3, #1
 800329a:	4193      	sbcs	r3, r2
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e07b      	b.n	800339e <HAL_TIM_PWM_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d104      	bne.n	80032b6 <HAL_TIM_PWM_Start+0xaa>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	223e      	movs	r2, #62	; 0x3e
 80032b0:	2102      	movs	r1, #2
 80032b2:	5499      	strb	r1, [r3, r2]
 80032b4:	e023      	b.n	80032fe <HAL_TIM_PWM_Start+0xf2>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d104      	bne.n	80032c6 <HAL_TIM_PWM_Start+0xba>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	223f      	movs	r2, #63	; 0x3f
 80032c0:	2102      	movs	r1, #2
 80032c2:	5499      	strb	r1, [r3, r2]
 80032c4:	e01b      	b.n	80032fe <HAL_TIM_PWM_Start+0xf2>
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	2b08      	cmp	r3, #8
 80032ca:	d104      	bne.n	80032d6 <HAL_TIM_PWM_Start+0xca>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2240      	movs	r2, #64	; 0x40
 80032d0:	2102      	movs	r1, #2
 80032d2:	5499      	strb	r1, [r3, r2]
 80032d4:	e013      	b.n	80032fe <HAL_TIM_PWM_Start+0xf2>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	2b0c      	cmp	r3, #12
 80032da:	d104      	bne.n	80032e6 <HAL_TIM_PWM_Start+0xda>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2241      	movs	r2, #65	; 0x41
 80032e0:	2102      	movs	r1, #2
 80032e2:	5499      	strb	r1, [r3, r2]
 80032e4:	e00b      	b.n	80032fe <HAL_TIM_PWM_Start+0xf2>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	2b10      	cmp	r3, #16
 80032ea:	d104      	bne.n	80032f6 <HAL_TIM_PWM_Start+0xea>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2242      	movs	r2, #66	; 0x42
 80032f0:	2102      	movs	r1, #2
 80032f2:	5499      	strb	r1, [r3, r2]
 80032f4:	e003      	b.n	80032fe <HAL_TIM_PWM_Start+0xf2>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2243      	movs	r2, #67	; 0x43
 80032fa:	2102      	movs	r1, #2
 80032fc:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6839      	ldr	r1, [r7, #0]
 8003304:	2201      	movs	r2, #1
 8003306:	0018      	movs	r0, r3
 8003308:	f000 fdd2 	bl	8003eb0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a25      	ldr	r2, [pc, #148]	; (80033a8 <HAL_TIM_PWM_Start+0x19c>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d009      	beq.n	800332a <HAL_TIM_PWM_Start+0x11e>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a24      	ldr	r2, [pc, #144]	; (80033ac <HAL_TIM_PWM_Start+0x1a0>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d004      	beq.n	800332a <HAL_TIM_PWM_Start+0x11e>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a22      	ldr	r2, [pc, #136]	; (80033b0 <HAL_TIM_PWM_Start+0x1a4>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d101      	bne.n	800332e <HAL_TIM_PWM_Start+0x122>
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <HAL_TIM_PWM_Start+0x124>
 800332e:	2300      	movs	r3, #0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d008      	beq.n	8003346 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2180      	movs	r1, #128	; 0x80
 8003340:	0209      	lsls	r1, r1, #8
 8003342:	430a      	orrs	r2, r1
 8003344:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a17      	ldr	r2, [pc, #92]	; (80033a8 <HAL_TIM_PWM_Start+0x19c>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d004      	beq.n	800335a <HAL_TIM_PWM_Start+0x14e>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a17      	ldr	r2, [pc, #92]	; (80033b4 <HAL_TIM_PWM_Start+0x1a8>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d116      	bne.n	8003388 <HAL_TIM_PWM_Start+0x17c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	4a15      	ldr	r2, [pc, #84]	; (80033b8 <HAL_TIM_PWM_Start+0x1ac>)
 8003362:	4013      	ands	r3, r2
 8003364:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b06      	cmp	r3, #6
 800336a:	d016      	beq.n	800339a <HAL_TIM_PWM_Start+0x18e>
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	2380      	movs	r3, #128	; 0x80
 8003370:	025b      	lsls	r3, r3, #9
 8003372:	429a      	cmp	r2, r3
 8003374:	d011      	beq.n	800339a <HAL_TIM_PWM_Start+0x18e>
    {
      __HAL_TIM_ENABLE(htim);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2101      	movs	r1, #1
 8003382:	430a      	orrs	r2, r1
 8003384:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003386:	e008      	b.n	800339a <HAL_TIM_PWM_Start+0x18e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2101      	movs	r1, #1
 8003394:	430a      	orrs	r2, r1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e000      	b.n	800339c <HAL_TIM_PWM_Start+0x190>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800339a:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	0018      	movs	r0, r3
 80033a0:	46bd      	mov	sp, r7
 80033a2:	b004      	add	sp, #16
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	40012c00 	.word	0x40012c00
 80033ac:	40014400 	.word	0x40014400
 80033b0:	40014800 	.word	0x40014800
 80033b4:	40000400 	.word	0x40000400
 80033b8:	00010007 	.word	0x00010007

080033bc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033c8:	2317      	movs	r3, #23
 80033ca:	18fb      	adds	r3, r7, r3
 80033cc:	2200      	movs	r2, #0
 80033ce:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	223c      	movs	r2, #60	; 0x3c
 80033d4:	5c9b      	ldrb	r3, [r3, r2]
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d101      	bne.n	80033de <HAL_TIM_PWM_ConfigChannel+0x22>
 80033da:	2302      	movs	r3, #2
 80033dc:	e0e5      	b.n	80035aa <HAL_TIM_PWM_ConfigChannel+0x1ee>
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	223c      	movs	r2, #60	; 0x3c
 80033e2:	2101      	movs	r1, #1
 80033e4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2b14      	cmp	r3, #20
 80033ea:	d900      	bls.n	80033ee <HAL_TIM_PWM_ConfigChannel+0x32>
 80033ec:	e0d1      	b.n	8003592 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	009a      	lsls	r2, r3, #2
 80033f2:	4b70      	ldr	r3, [pc, #448]	; (80035b4 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 80033f4:	18d3      	adds	r3, r2, r3
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68ba      	ldr	r2, [r7, #8]
 8003400:	0011      	movs	r1, r2
 8003402:	0018      	movs	r0, r3
 8003404:	f000 fa1c 	bl	8003840 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	699a      	ldr	r2, [r3, #24]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2108      	movs	r1, #8
 8003414:	430a      	orrs	r2, r1
 8003416:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	699a      	ldr	r2, [r3, #24]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2104      	movs	r1, #4
 8003424:	438a      	bics	r2, r1
 8003426:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6999      	ldr	r1, [r3, #24]
 800342e:	68bb      	ldr	r3, [r7, #8]
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	619a      	str	r2, [r3, #24]
      break;
 800343a:	e0af      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	0011      	movs	r1, r2
 8003444:	0018      	movs	r0, r3
 8003446:	f000 fa7b 	bl	8003940 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	699a      	ldr	r2, [r3, #24]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2180      	movs	r1, #128	; 0x80
 8003456:	0109      	lsls	r1, r1, #4
 8003458:	430a      	orrs	r2, r1
 800345a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	699a      	ldr	r2, [r3, #24]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4954      	ldr	r1, [pc, #336]	; (80035b8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003468:	400a      	ands	r2, r1
 800346a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6999      	ldr	r1, [r3, #24]
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	691b      	ldr	r3, [r3, #16]
 8003476:	021a      	lsls	r2, r3, #8
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	430a      	orrs	r2, r1
 800347e:	619a      	str	r2, [r3, #24]
      break;
 8003480:	e08c      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	0011      	movs	r1, r2
 800348a:	0018      	movs	r0, r3
 800348c:	f000 fad6 	bl	8003a3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	69da      	ldr	r2, [r3, #28]
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2108      	movs	r1, #8
 800349c:	430a      	orrs	r2, r1
 800349e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	69da      	ldr	r2, [r3, #28]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2104      	movs	r1, #4
 80034ac:	438a      	bics	r2, r1
 80034ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	69d9      	ldr	r1, [r3, #28]
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	691a      	ldr	r2, [r3, #16]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	61da      	str	r2, [r3, #28]
      break;
 80034c2:	e06b      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68ba      	ldr	r2, [r7, #8]
 80034ca:	0011      	movs	r1, r2
 80034cc:	0018      	movs	r0, r3
 80034ce:	f000 fb37 	bl	8003b40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	69da      	ldr	r2, [r3, #28]
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2180      	movs	r1, #128	; 0x80
 80034de:	0109      	lsls	r1, r1, #4
 80034e0:	430a      	orrs	r2, r1
 80034e2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	69da      	ldr	r2, [r3, #28]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4932      	ldr	r1, [pc, #200]	; (80035b8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80034f0:	400a      	ands	r2, r1
 80034f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	69d9      	ldr	r1, [r3, #28]
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	021a      	lsls	r2, r3, #8
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	61da      	str	r2, [r3, #28]
      break;
 8003508:	e048      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	0011      	movs	r1, r2
 8003512:	0018      	movs	r0, r3
 8003514:	f000 fb78 	bl	8003c08 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2108      	movs	r1, #8
 8003524:	430a      	orrs	r2, r1
 8003526:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2104      	movs	r1, #4
 8003534:	438a      	bics	r2, r1
 8003536:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	691a      	ldr	r2, [r3, #16]
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800354a:	e027      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	68ba      	ldr	r2, [r7, #8]
 8003552:	0011      	movs	r1, r2
 8003554:	0018      	movs	r0, r3
 8003556:	f000 fbb1 	bl	8003cbc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	2180      	movs	r1, #128	; 0x80
 8003566:	0109      	lsls	r1, r1, #4
 8003568:	430a      	orrs	r2, r1
 800356a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4910      	ldr	r1, [pc, #64]	; (80035b8 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8003578:	400a      	ands	r2, r1
 800357a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	021a      	lsls	r2, r3, #8
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	430a      	orrs	r2, r1
 800358e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003590:	e004      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8003592:	2317      	movs	r3, #23
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	2201      	movs	r2, #1
 8003598:	701a      	strb	r2, [r3, #0]
      break;
 800359a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	223c      	movs	r2, #60	; 0x3c
 80035a0:	2100      	movs	r1, #0
 80035a2:	5499      	strb	r1, [r3, r2]

  return status;
 80035a4:	2317      	movs	r3, #23
 80035a6:	18fb      	adds	r3, r7, r3
 80035a8:	781b      	ldrb	r3, [r3, #0]
}
 80035aa:	0018      	movs	r0, r3
 80035ac:	46bd      	mov	sp, r7
 80035ae:	b006      	add	sp, #24
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	46c0      	nop			; (mov r8, r8)
 80035b4:	0800424c 	.word	0x0800424c
 80035b8:	fffffbff 	.word	0xfffffbff

080035bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
 80035c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035c6:	230f      	movs	r3, #15
 80035c8:	18fb      	adds	r3, r7, r3
 80035ca:	2200      	movs	r2, #0
 80035cc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	223c      	movs	r2, #60	; 0x3c
 80035d2:	5c9b      	ldrb	r3, [r3, r2]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d101      	bne.n	80035dc <HAL_TIM_ConfigClockSource+0x20>
 80035d8:	2302      	movs	r3, #2
 80035da:	e0bc      	b.n	8003756 <HAL_TIM_ConfigClockSource+0x19a>
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	223c      	movs	r2, #60	; 0x3c
 80035e0:	2101      	movs	r1, #1
 80035e2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	223d      	movs	r2, #61	; 0x3d
 80035e8:	2102      	movs	r1, #2
 80035ea:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	4a5a      	ldr	r2, [pc, #360]	; (8003760 <HAL_TIM_ConfigClockSource+0x1a4>)
 80035f8:	4013      	ands	r3, r2
 80035fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035fc:	68bb      	ldr	r3, [r7, #8]
 80035fe:	4a59      	ldr	r2, [pc, #356]	; (8003764 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003600:	4013      	ands	r3, r2
 8003602:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2280      	movs	r2, #128	; 0x80
 8003612:	0192      	lsls	r2, r2, #6
 8003614:	4293      	cmp	r3, r2
 8003616:	d040      	beq.n	800369a <HAL_TIM_ConfigClockSource+0xde>
 8003618:	2280      	movs	r2, #128	; 0x80
 800361a:	0192      	lsls	r2, r2, #6
 800361c:	4293      	cmp	r3, r2
 800361e:	d900      	bls.n	8003622 <HAL_TIM_ConfigClockSource+0x66>
 8003620:	e088      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 8003622:	2280      	movs	r2, #128	; 0x80
 8003624:	0152      	lsls	r2, r2, #5
 8003626:	4293      	cmp	r3, r2
 8003628:	d100      	bne.n	800362c <HAL_TIM_ConfigClockSource+0x70>
 800362a:	e088      	b.n	800373e <HAL_TIM_ConfigClockSource+0x182>
 800362c:	2280      	movs	r2, #128	; 0x80
 800362e:	0152      	lsls	r2, r2, #5
 8003630:	4293      	cmp	r3, r2
 8003632:	d900      	bls.n	8003636 <HAL_TIM_ConfigClockSource+0x7a>
 8003634:	e07e      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 8003636:	2b70      	cmp	r3, #112	; 0x70
 8003638:	d018      	beq.n	800366c <HAL_TIM_ConfigClockSource+0xb0>
 800363a:	d900      	bls.n	800363e <HAL_TIM_ConfigClockSource+0x82>
 800363c:	e07a      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 800363e:	2b60      	cmp	r3, #96	; 0x60
 8003640:	d04f      	beq.n	80036e2 <HAL_TIM_ConfigClockSource+0x126>
 8003642:	d900      	bls.n	8003646 <HAL_TIM_ConfigClockSource+0x8a>
 8003644:	e076      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 8003646:	2b50      	cmp	r3, #80	; 0x50
 8003648:	d03b      	beq.n	80036c2 <HAL_TIM_ConfigClockSource+0x106>
 800364a:	d900      	bls.n	800364e <HAL_TIM_ConfigClockSource+0x92>
 800364c:	e072      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 800364e:	2b40      	cmp	r3, #64	; 0x40
 8003650:	d057      	beq.n	8003702 <HAL_TIM_ConfigClockSource+0x146>
 8003652:	d900      	bls.n	8003656 <HAL_TIM_ConfigClockSource+0x9a>
 8003654:	e06e      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 8003656:	2b30      	cmp	r3, #48	; 0x30
 8003658:	d063      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x166>
 800365a:	d86b      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 800365c:	2b20      	cmp	r3, #32
 800365e:	d060      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x166>
 8003660:	d868      	bhi.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
 8003662:	2b00      	cmp	r3, #0
 8003664:	d05d      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x166>
 8003666:	2b10      	cmp	r3, #16
 8003668:	d05b      	beq.n	8003722 <HAL_TIM_ConfigClockSource+0x166>
 800366a:	e063      	b.n	8003734 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	6899      	ldr	r1, [r3, #8]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685a      	ldr	r2, [r3, #4]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	f000 fbf8 	bl	8003e70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	689b      	ldr	r3, [r3, #8]
 8003686:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2277      	movs	r2, #119	; 0x77
 800368c:	4313      	orrs	r3, r2
 800368e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68ba      	ldr	r2, [r7, #8]
 8003696:	609a      	str	r2, [r3, #8]
      break;
 8003698:	e052      	b.n	8003740 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6818      	ldr	r0, [r3, #0]
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	6899      	ldr	r1, [r3, #8]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	f000 fbe1 	bl	8003e70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2180      	movs	r1, #128	; 0x80
 80036ba:	01c9      	lsls	r1, r1, #7
 80036bc:	430a      	orrs	r2, r1
 80036be:	609a      	str	r2, [r3, #8]
      break;
 80036c0:	e03e      	b.n	8003740 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6818      	ldr	r0, [r3, #0]
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	6859      	ldr	r1, [r3, #4]
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	001a      	movs	r2, r3
 80036d0:	f000 fb52 	bl	8003d78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2150      	movs	r1, #80	; 0x50
 80036da:	0018      	movs	r0, r3
 80036dc:	f000 fbac 	bl	8003e38 <TIM_ITRx_SetConfig>
      break;
 80036e0:	e02e      	b.n	8003740 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6818      	ldr	r0, [r3, #0]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	6859      	ldr	r1, [r3, #4]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	001a      	movs	r2, r3
 80036f0:	f000 fb70 	bl	8003dd4 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2160      	movs	r1, #96	; 0x60
 80036fa:	0018      	movs	r0, r3
 80036fc:	f000 fb9c 	bl	8003e38 <TIM_ITRx_SetConfig>
      break;
 8003700:	e01e      	b.n	8003740 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6818      	ldr	r0, [r3, #0]
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	6859      	ldr	r1, [r3, #4]
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	001a      	movs	r2, r3
 8003710:	f000 fb32 	bl	8003d78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	2140      	movs	r1, #64	; 0x40
 800371a:	0018      	movs	r0, r3
 800371c:	f000 fb8c 	bl	8003e38 <TIM_ITRx_SetConfig>
      break;
 8003720:	e00e      	b.n	8003740 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	0019      	movs	r1, r3
 800372c:	0010      	movs	r0, r2
 800372e:	f000 fb83 	bl	8003e38 <TIM_ITRx_SetConfig>
      break;
 8003732:	e005      	b.n	8003740 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003734:	230f      	movs	r3, #15
 8003736:	18fb      	adds	r3, r7, r3
 8003738:	2201      	movs	r2, #1
 800373a:	701a      	strb	r2, [r3, #0]
      break;
 800373c:	e000      	b.n	8003740 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800373e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	223d      	movs	r2, #61	; 0x3d
 8003744:	2101      	movs	r1, #1
 8003746:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	223c      	movs	r2, #60	; 0x3c
 800374c:	2100      	movs	r1, #0
 800374e:	5499      	strb	r1, [r3, r2]

  return status;
 8003750:	230f      	movs	r3, #15
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	781b      	ldrb	r3, [r3, #0]
}
 8003756:	0018      	movs	r0, r3
 8003758:	46bd      	mov	sp, r7
 800375a:	b004      	add	sp, #16
 800375c:	bd80      	pop	{r7, pc}
 800375e:	46c0      	nop			; (mov r8, r8)
 8003760:	ffceff88 	.word	0xffceff88
 8003764:	ffff00ff 	.word	0xffff00ff

08003768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b084      	sub	sp, #16
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
 8003770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	4a2b      	ldr	r2, [pc, #172]	; (8003828 <TIM_Base_SetConfig+0xc0>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d003      	beq.n	8003788 <TIM_Base_SetConfig+0x20>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a2a      	ldr	r2, [pc, #168]	; (800382c <TIM_Base_SetConfig+0xc4>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d108      	bne.n	800379a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2270      	movs	r2, #112	; 0x70
 800378c:	4393      	bics	r3, r2
 800378e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	68fa      	ldr	r2, [r7, #12]
 8003796:	4313      	orrs	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4a22      	ldr	r2, [pc, #136]	; (8003828 <TIM_Base_SetConfig+0xc0>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d00f      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a21      	ldr	r2, [pc, #132]	; (800382c <TIM_Base_SetConfig+0xc4>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d00b      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a20      	ldr	r2, [pc, #128]	; (8003830 <TIM_Base_SetConfig+0xc8>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d007      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a1f      	ldr	r2, [pc, #124]	; (8003834 <TIM_Base_SetConfig+0xcc>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d003      	beq.n	80037c2 <TIM_Base_SetConfig+0x5a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a1e      	ldr	r2, [pc, #120]	; (8003838 <TIM_Base_SetConfig+0xd0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d108      	bne.n	80037d4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	4a1d      	ldr	r2, [pc, #116]	; (800383c <TIM_Base_SetConfig+0xd4>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	68db      	ldr	r3, [r3, #12]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	4313      	orrs	r3, r2
 80037d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2280      	movs	r2, #128	; 0x80
 80037d8:	4393      	bics	r3, r2
 80037da:	001a      	movs	r2, r3
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	4313      	orrs	r3, r2
 80037e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a0a      	ldr	r2, [pc, #40]	; (8003828 <TIM_Base_SetConfig+0xc0>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d007      	beq.n	8003812 <TIM_Base_SetConfig+0xaa>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	4a0b      	ldr	r2, [pc, #44]	; (8003834 <TIM_Base_SetConfig+0xcc>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d003      	beq.n	8003812 <TIM_Base_SetConfig+0xaa>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <TIM_Base_SetConfig+0xd0>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d103      	bne.n	800381a <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	691a      	ldr	r2, [r3, #16]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2201      	movs	r2, #1
 800381e:	615a      	str	r2, [r3, #20]
}
 8003820:	46c0      	nop			; (mov r8, r8)
 8003822:	46bd      	mov	sp, r7
 8003824:	b004      	add	sp, #16
 8003826:	bd80      	pop	{r7, pc}
 8003828:	40012c00 	.word	0x40012c00
 800382c:	40000400 	.word	0x40000400
 8003830:	40002000 	.word	0x40002000
 8003834:	40014400 	.word	0x40014400
 8003838:	40014800 	.word	0x40014800
 800383c:	fffffcff 	.word	0xfffffcff

08003840 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b086      	sub	sp, #24
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a1b      	ldr	r3, [r3, #32]
 800384e:	2201      	movs	r2, #1
 8003850:	4393      	bics	r3, r2
 8003852:	001a      	movs	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6a1b      	ldr	r3, [r3, #32]
 800385c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	4a2e      	ldr	r2, [pc, #184]	; (8003928 <TIM_OC1_SetConfig+0xe8>)
 800386e:	4013      	ands	r3, r2
 8003870:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2203      	movs	r2, #3
 8003876:	4393      	bics	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	68fa      	ldr	r2, [r7, #12]
 8003880:	4313      	orrs	r3, r2
 8003882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	2202      	movs	r2, #2
 8003888:	4393      	bics	r3, r2
 800388a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	697a      	ldr	r2, [r7, #20]
 8003892:	4313      	orrs	r3, r2
 8003894:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a24      	ldr	r2, [pc, #144]	; (800392c <TIM_OC1_SetConfig+0xec>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d007      	beq.n	80038ae <TIM_OC1_SetConfig+0x6e>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a23      	ldr	r2, [pc, #140]	; (8003930 <TIM_OC1_SetConfig+0xf0>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d003      	beq.n	80038ae <TIM_OC1_SetConfig+0x6e>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a22      	ldr	r2, [pc, #136]	; (8003934 <TIM_OC1_SetConfig+0xf4>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d10c      	bne.n	80038c8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2208      	movs	r2, #8
 80038b2:	4393      	bics	r3, r2
 80038b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	4313      	orrs	r3, r2
 80038be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	2204      	movs	r2, #4
 80038c4:	4393      	bics	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a18      	ldr	r2, [pc, #96]	; (800392c <TIM_OC1_SetConfig+0xec>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d007      	beq.n	80038e0 <TIM_OC1_SetConfig+0xa0>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a17      	ldr	r2, [pc, #92]	; (8003930 <TIM_OC1_SetConfig+0xf0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <TIM_OC1_SetConfig+0xa0>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a16      	ldr	r2, [pc, #88]	; (8003934 <TIM_OC1_SetConfig+0xf4>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d111      	bne.n	8003904 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	4a15      	ldr	r2, [pc, #84]	; (8003938 <TIM_OC1_SetConfig+0xf8>)
 80038e4:	4013      	ands	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	4a14      	ldr	r2, [pc, #80]	; (800393c <TIM_OC1_SetConfig+0xfc>)
 80038ec:	4013      	ands	r3, r2
 80038ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	695b      	ldr	r3, [r3, #20]
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	685a      	ldr	r2, [r3, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	697a      	ldr	r2, [r7, #20]
 800391c:	621a      	str	r2, [r3, #32]
}
 800391e:	46c0      	nop			; (mov r8, r8)
 8003920:	46bd      	mov	sp, r7
 8003922:	b006      	add	sp, #24
 8003924:	bd80      	pop	{r7, pc}
 8003926:	46c0      	nop			; (mov r8, r8)
 8003928:	fffeff8f 	.word	0xfffeff8f
 800392c:	40012c00 	.word	0x40012c00
 8003930:	40014400 	.word	0x40014400
 8003934:	40014800 	.word	0x40014800
 8003938:	fffffeff 	.word	0xfffffeff
 800393c:	fffffdff 	.word	0xfffffdff

08003940 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	2210      	movs	r2, #16
 8003950:	4393      	bics	r3, r2
 8003952:	001a      	movs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	4a2c      	ldr	r2, [pc, #176]	; (8003a20 <TIM_OC2_SetConfig+0xe0>)
 800396e:	4013      	ands	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	4a2b      	ldr	r2, [pc, #172]	; (8003a24 <TIM_OC2_SetConfig+0xe4>)
 8003976:	4013      	ands	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	021b      	lsls	r3, r3, #8
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	4313      	orrs	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	2220      	movs	r2, #32
 800398a:	4393      	bics	r3, r2
 800398c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	011b      	lsls	r3, r3, #4
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	4313      	orrs	r3, r2
 8003998:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a22      	ldr	r2, [pc, #136]	; (8003a28 <TIM_OC2_SetConfig+0xe8>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d10d      	bne.n	80039be <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	2280      	movs	r2, #128	; 0x80
 80039a6:	4393      	bics	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	2240      	movs	r2, #64	; 0x40
 80039ba:	4393      	bics	r3, r2
 80039bc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a19      	ldr	r2, [pc, #100]	; (8003a28 <TIM_OC2_SetConfig+0xe8>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d007      	beq.n	80039d6 <TIM_OC2_SetConfig+0x96>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a18      	ldr	r2, [pc, #96]	; (8003a2c <TIM_OC2_SetConfig+0xec>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d003      	beq.n	80039d6 <TIM_OC2_SetConfig+0x96>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a17      	ldr	r2, [pc, #92]	; (8003a30 <TIM_OC2_SetConfig+0xf0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d113      	bne.n	80039fe <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	4a16      	ldr	r2, [pc, #88]	; (8003a34 <TIM_OC2_SetConfig+0xf4>)
 80039da:	4013      	ands	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	4a15      	ldr	r2, [pc, #84]	; (8003a38 <TIM_OC2_SetConfig+0xf8>)
 80039e2:	4013      	ands	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	699b      	ldr	r3, [r3, #24]
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685a      	ldr	r2, [r3, #4]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	697a      	ldr	r2, [r7, #20]
 8003a16:	621a      	str	r2, [r3, #32]
}
 8003a18:	46c0      	nop			; (mov r8, r8)
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	b006      	add	sp, #24
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	feff8fff 	.word	0xfeff8fff
 8003a24:	fffffcff 	.word	0xfffffcff
 8003a28:	40012c00 	.word	0x40012c00
 8003a2c:	40014400 	.word	0x40014400
 8003a30:	40014800 	.word	0x40014800
 8003a34:	fffffbff 	.word	0xfffffbff
 8003a38:	fffff7ff 	.word	0xfffff7ff

08003a3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	4a33      	ldr	r2, [pc, #204]	; (8003b18 <TIM_OC3_SetConfig+0xdc>)
 8003a4c:	401a      	ands	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	69db      	ldr	r3, [r3, #28]
 8003a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	4a2d      	ldr	r2, [pc, #180]	; (8003b1c <TIM_OC3_SetConfig+0xe0>)
 8003a68:	4013      	ands	r3, r2
 8003a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2203      	movs	r2, #3
 8003a70:	4393      	bics	r3, r2
 8003a72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68fa      	ldr	r2, [r7, #12]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	4a27      	ldr	r2, [pc, #156]	; (8003b20 <TIM_OC3_SetConfig+0xe4>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	021b      	lsls	r3, r3, #8
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	4a23      	ldr	r2, [pc, #140]	; (8003b24 <TIM_OC3_SetConfig+0xe8>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d10d      	bne.n	8003ab6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	4a22      	ldr	r2, [pc, #136]	; (8003b28 <TIM_OC3_SetConfig+0xec>)
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	021b      	lsls	r3, r3, #8
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	4a1e      	ldr	r2, [pc, #120]	; (8003b2c <TIM_OC3_SetConfig+0xf0>)
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a1a      	ldr	r2, [pc, #104]	; (8003b24 <TIM_OC3_SetConfig+0xe8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d007      	beq.n	8003ace <TIM_OC3_SetConfig+0x92>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a1b      	ldr	r2, [pc, #108]	; (8003b30 <TIM_OC3_SetConfig+0xf4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d003      	beq.n	8003ace <TIM_OC3_SetConfig+0x92>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a1a      	ldr	r2, [pc, #104]	; (8003b34 <TIM_OC3_SetConfig+0xf8>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d113      	bne.n	8003af6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003ace:	693b      	ldr	r3, [r7, #16]
 8003ad0:	4a19      	ldr	r2, [pc, #100]	; (8003b38 <TIM_OC3_SetConfig+0xfc>)
 8003ad2:	4013      	ands	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4a18      	ldr	r2, [pc, #96]	; (8003b3c <TIM_OC3_SetConfig+0x100>)
 8003ada:	4013      	ands	r3, r2
 8003adc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	695b      	ldr	r3, [r3, #20]
 8003ae2:	011b      	lsls	r3, r3, #4
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	699b      	ldr	r3, [r3, #24]
 8003aee:	011b      	lsls	r3, r3, #4
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	621a      	str	r2, [r3, #32]
}
 8003b10:	46c0      	nop			; (mov r8, r8)
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b006      	add	sp, #24
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	fffffeff 	.word	0xfffffeff
 8003b1c:	fffeff8f 	.word	0xfffeff8f
 8003b20:	fffffdff 	.word	0xfffffdff
 8003b24:	40012c00 	.word	0x40012c00
 8003b28:	fffff7ff 	.word	0xfffff7ff
 8003b2c:	fffffbff 	.word	0xfffffbff
 8003b30:	40014400 	.word	0x40014400
 8003b34:	40014800 	.word	0x40014800
 8003b38:	ffffefff 	.word	0xffffefff
 8003b3c:	ffffdfff 	.word	0xffffdfff

08003b40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b086      	sub	sp, #24
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a1b      	ldr	r3, [r3, #32]
 8003b4e:	4a26      	ldr	r2, [pc, #152]	; (8003be8 <TIM_OC4_SetConfig+0xa8>)
 8003b50:	401a      	ands	r2, r3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a1b      	ldr	r3, [r3, #32]
 8003b5a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	69db      	ldr	r3, [r3, #28]
 8003b66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4a20      	ldr	r2, [pc, #128]	; (8003bec <TIM_OC4_SetConfig+0xac>)
 8003b6c:	4013      	ands	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	4a1f      	ldr	r2, [pc, #124]	; (8003bf0 <TIM_OC4_SetConfig+0xb0>)
 8003b74:	4013      	ands	r3, r2
 8003b76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4a1b      	ldr	r2, [pc, #108]	; (8003bf4 <TIM_OC4_SetConfig+0xb4>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	689b      	ldr	r3, [r3, #8]
 8003b90:	031b      	lsls	r3, r3, #12
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	4313      	orrs	r3, r2
 8003b96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a17      	ldr	r2, [pc, #92]	; (8003bf8 <TIM_OC4_SetConfig+0xb8>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d007      	beq.n	8003bb0 <TIM_OC4_SetConfig+0x70>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	4a16      	ldr	r2, [pc, #88]	; (8003bfc <TIM_OC4_SetConfig+0xbc>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d003      	beq.n	8003bb0 <TIM_OC4_SetConfig+0x70>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	4a15      	ldr	r2, [pc, #84]	; (8003c00 <TIM_OC4_SetConfig+0xc0>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d109      	bne.n	8003bc4 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	4a14      	ldr	r2, [pc, #80]	; (8003c04 <TIM_OC4_SetConfig+0xc4>)
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	019b      	lsls	r3, r3, #6
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	697a      	ldr	r2, [r7, #20]
 8003bc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	685a      	ldr	r2, [r3, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	621a      	str	r2, [r3, #32]
}
 8003bde:	46c0      	nop			; (mov r8, r8)
 8003be0:	46bd      	mov	sp, r7
 8003be2:	b006      	add	sp, #24
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	46c0      	nop			; (mov r8, r8)
 8003be8:	ffffefff 	.word	0xffffefff
 8003bec:	feff8fff 	.word	0xfeff8fff
 8003bf0:	fffffcff 	.word	0xfffffcff
 8003bf4:	ffffdfff 	.word	0xffffdfff
 8003bf8:	40012c00 	.word	0x40012c00
 8003bfc:	40014400 	.word	0x40014400
 8003c00:	40014800 	.word	0x40014800
 8003c04:	ffffbfff 	.word	0xffffbfff

08003c08 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b086      	sub	sp, #24
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6a1b      	ldr	r3, [r3, #32]
 8003c16:	4a23      	ldr	r2, [pc, #140]	; (8003ca4 <TIM_OC5_SetConfig+0x9c>)
 8003c18:	401a      	ands	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	4a1d      	ldr	r2, [pc, #116]	; (8003ca8 <TIM_OC5_SetConfig+0xa0>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68fa      	ldr	r2, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	4a19      	ldr	r2, [pc, #100]	; (8003cac <TIM_OC5_SetConfig+0xa4>)
 8003c46:	4013      	ands	r3, r2
 8003c48:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	041b      	lsls	r3, r3, #16
 8003c50:	693a      	ldr	r2, [r7, #16]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a15      	ldr	r2, [pc, #84]	; (8003cb0 <TIM_OC5_SetConfig+0xa8>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d007      	beq.n	8003c6e <TIM_OC5_SetConfig+0x66>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a14      	ldr	r2, [pc, #80]	; (8003cb4 <TIM_OC5_SetConfig+0xac>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d003      	beq.n	8003c6e <TIM_OC5_SetConfig+0x66>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a13      	ldr	r2, [pc, #76]	; (8003cb8 <TIM_OC5_SetConfig+0xb0>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d109      	bne.n	8003c82 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003c6e:	697b      	ldr	r3, [r7, #20]
 8003c70:	4a0c      	ldr	r2, [pc, #48]	; (8003ca4 <TIM_OC5_SetConfig+0x9c>)
 8003c72:	4013      	ands	r3, r2
 8003c74:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	021b      	lsls	r3, r3, #8
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	621a      	str	r2, [r3, #32]
}
 8003c9c:	46c0      	nop			; (mov r8, r8)
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	b006      	add	sp, #24
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	fffeffff 	.word	0xfffeffff
 8003ca8:	fffeff8f 	.word	0xfffeff8f
 8003cac:	fffdffff 	.word	0xfffdffff
 8003cb0:	40012c00 	.word	0x40012c00
 8003cb4:	40014400 	.word	0x40014400
 8003cb8:	40014800 	.word	0x40014800

08003cbc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b086      	sub	sp, #24
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	4a24      	ldr	r2, [pc, #144]	; (8003d5c <TIM_OC6_SetConfig+0xa0>)
 8003ccc:	401a      	ands	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6a1b      	ldr	r3, [r3, #32]
 8003cd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4a1e      	ldr	r2, [pc, #120]	; (8003d60 <TIM_OC6_SetConfig+0xa4>)
 8003ce8:	4013      	ands	r3, r2
 8003cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	021b      	lsls	r3, r3, #8
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4a1a      	ldr	r2, [pc, #104]	; (8003d64 <TIM_OC6_SetConfig+0xa8>)
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	051b      	lsls	r3, r3, #20
 8003d06:	693a      	ldr	r2, [r7, #16]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4a16      	ldr	r2, [pc, #88]	; (8003d68 <TIM_OC6_SetConfig+0xac>)
 8003d10:	4293      	cmp	r3, r2
 8003d12:	d007      	beq.n	8003d24 <TIM_OC6_SetConfig+0x68>
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	4a15      	ldr	r2, [pc, #84]	; (8003d6c <TIM_OC6_SetConfig+0xb0>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d003      	beq.n	8003d24 <TIM_OC6_SetConfig+0x68>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	4a14      	ldr	r2, [pc, #80]	; (8003d70 <TIM_OC6_SetConfig+0xb4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d109      	bne.n	8003d38 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	4a13      	ldr	r2, [pc, #76]	; (8003d74 <TIM_OC6_SetConfig+0xb8>)
 8003d28:	4013      	ands	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	695b      	ldr	r3, [r3, #20]
 8003d30:	029b      	lsls	r3, r3, #10
 8003d32:	697a      	ldr	r2, [r7, #20]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68fa      	ldr	r2, [r7, #12]
 8003d42:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	685a      	ldr	r2, [r3, #4]
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	693a      	ldr	r2, [r7, #16]
 8003d50:	621a      	str	r2, [r3, #32]
}
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	46bd      	mov	sp, r7
 8003d56:	b006      	add	sp, #24
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	46c0      	nop			; (mov r8, r8)
 8003d5c:	ffefffff 	.word	0xffefffff
 8003d60:	feff8fff 	.word	0xfeff8fff
 8003d64:	ffdfffff 	.word	0xffdfffff
 8003d68:	40012c00 	.word	0x40012c00
 8003d6c:	40014400 	.word	0x40014400
 8003d70:	40014800 	.word	0x40014800
 8003d74:	fffbffff 	.word	0xfffbffff

08003d78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	4393      	bics	r3, r2
 8003d92:	001a      	movs	r2, r3
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	699b      	ldr	r3, [r3, #24]
 8003d9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	22f0      	movs	r2, #240	; 0xf0
 8003da2:	4393      	bics	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	011b      	lsls	r3, r3, #4
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	4313      	orrs	r3, r2
 8003dae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	220a      	movs	r2, #10
 8003db4:	4393      	bics	r3, r2
 8003db6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	697a      	ldr	r2, [r7, #20]
 8003dca:	621a      	str	r2, [r3, #32]
}
 8003dcc:	46c0      	nop			; (mov r8, r8)
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	b006      	add	sp, #24
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b086      	sub	sp, #24
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	2210      	movs	r2, #16
 8003de6:	4393      	bics	r3, r2
 8003de8:	001a      	movs	r2, r3
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	4a0d      	ldr	r2, [pc, #52]	; (8003e34 <TIM_TI2_ConfigInputStage+0x60>)
 8003dfe:	4013      	ands	r3, r2
 8003e00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	031b      	lsls	r3, r3, #12
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	22a0      	movs	r2, #160	; 0xa0
 8003e10:	4393      	bics	r3, r2
 8003e12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	011b      	lsls	r3, r3, #4
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	697a      	ldr	r2, [r7, #20]
 8003e22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	621a      	str	r2, [r3, #32]
}
 8003e2a:	46c0      	nop			; (mov r8, r8)
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	b006      	add	sp, #24
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	46c0      	nop			; (mov r8, r8)
 8003e34:	ffff0fff 	.word	0xffff0fff

08003e38 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4a08      	ldr	r2, [pc, #32]	; (8003e6c <TIM_ITRx_SetConfig+0x34>)
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	4313      	orrs	r3, r2
 8003e56:	2207      	movs	r2, #7
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68fa      	ldr	r2, [r7, #12]
 8003e60:	609a      	str	r2, [r3, #8]
}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	46bd      	mov	sp, r7
 8003e66:	b004      	add	sp, #16
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	46c0      	nop			; (mov r8, r8)
 8003e6c:	ffcfff8f 	.word	0xffcfff8f

08003e70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
 8003e7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	4a09      	ldr	r2, [pc, #36]	; (8003eac <TIM_ETR_SetConfig+0x3c>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	021a      	lsls	r2, r3, #8
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	431a      	orrs	r2, r3
 8003e94:	68bb      	ldr	r3, [r7, #8]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	609a      	str	r2, [r3, #8]
}
 8003ea4:	46c0      	nop			; (mov r8, r8)
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	b006      	add	sp, #24
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	ffff00ff 	.word	0xffff00ff

08003eb0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	221f      	movs	r2, #31
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	409a      	lsls	r2, r3
 8003ec6:	0013      	movs	r3, r2
 8003ec8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	43d2      	mvns	r2, r2
 8003ed2:	401a      	ands	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	6a1a      	ldr	r2, [r3, #32]
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	211f      	movs	r1, #31
 8003ee0:	400b      	ands	r3, r1
 8003ee2:	6879      	ldr	r1, [r7, #4]
 8003ee4:	4099      	lsls	r1, r3
 8003ee6:	000b      	movs	r3, r1
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	621a      	str	r2, [r3, #32]
}
 8003eee:	46c0      	nop			; (mov r8, r8)
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	b006      	add	sp, #24
 8003ef4:	bd80      	pop	{r7, pc}
	...

08003ef8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	223c      	movs	r2, #60	; 0x3c
 8003f06:	5c9b      	ldrb	r3, [r3, r2]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d101      	bne.n	8003f10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f0c:	2302      	movs	r3, #2
 8003f0e:	e04a      	b.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	223c      	movs	r2, #60	; 0x3c
 8003f14:	2101      	movs	r1, #1
 8003f16:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	223d      	movs	r2, #61	; 0x3d
 8003f1c:	2102      	movs	r1, #2
 8003f1e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4a1e      	ldr	r2, [pc, #120]	; (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d108      	bne.n	8003f4c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	4a1d      	ldr	r2, [pc, #116]	; (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003f3e:	4013      	ands	r3, r2
 8003f40:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	68fa      	ldr	r2, [r7, #12]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2270      	movs	r2, #112	; 0x70
 8003f50:	4393      	bics	r3, r2
 8003f52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a11      	ldr	r2, [pc, #68]	; (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d004      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a10      	ldr	r2, [pc, #64]	; (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d10c      	bne.n	8003f94 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	2280      	movs	r2, #128	; 0x80
 8003f7e:	4393      	bics	r3, r2
 8003f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	223d      	movs	r2, #61	; 0x3d
 8003f98:	2101      	movs	r1, #1
 8003f9a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	223c      	movs	r2, #60	; 0x3c
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	0018      	movs	r0, r3
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	b004      	add	sp, #16
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	46c0      	nop			; (mov r8, r8)
 8003fb0:	40012c00 	.word	0x40012c00
 8003fb4:	ff0fffff 	.word	0xff0fffff
 8003fb8:	40000400 	.word	0x40000400

08003fbc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	223c      	movs	r2, #60	; 0x3c
 8003fce:	5c9b      	ldrb	r3, [r3, r2]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d101      	bne.n	8003fd8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	e079      	b.n	80040cc <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	223c      	movs	r2, #60	; 0x3c
 8003fdc:	2101      	movs	r1, #1
 8003fde:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	22ff      	movs	r2, #255	; 0xff
 8003fe4:	4393      	bics	r3, r2
 8003fe6:	001a      	movs	r2, r3
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	4a38      	ldr	r2, [pc, #224]	; (80040d4 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003ff4:	401a      	ands	r2, r3
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	4a35      	ldr	r2, [pc, #212]	; (80040d8 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8004002:	401a      	ands	r2, r3
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	4313      	orrs	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	4a33      	ldr	r2, [pc, #204]	; (80040dc <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8004010:	401a      	ands	r2, r3
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4313      	orrs	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	4a30      	ldr	r2, [pc, #192]	; (80040e0 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800401e:	401a      	ands	r2, r3
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	691b      	ldr	r3, [r3, #16]
 8004024:	4313      	orrs	r3, r2
 8004026:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	4a2e      	ldr	r2, [pc, #184]	; (80040e4 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800402c:	401a      	ands	r2, r3
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	4313      	orrs	r3, r2
 8004034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	4a2b      	ldr	r2, [pc, #172]	; (80040e8 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800403a:	401a      	ands	r2, r3
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004040:	4313      	orrs	r3, r2
 8004042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	4a29      	ldr	r2, [pc, #164]	; (80040ec <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8004048:	401a      	ands	r2, r3
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	041b      	lsls	r3, r3, #16
 8004050:	4313      	orrs	r3, r2
 8004052:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a25      	ldr	r2, [pc, #148]	; (80040f0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d106      	bne.n	800406c <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	4a24      	ldr	r2, [pc, #144]	; (80040f4 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8004062:	401a      	ands	r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	4313      	orrs	r3, r2
 800406a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a1f      	ldr	r2, [pc, #124]	; (80040f0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d121      	bne.n	80040ba <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	4a1f      	ldr	r2, [pc, #124]	; (80040f8 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800407a:	401a      	ands	r2, r3
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004080:	051b      	lsls	r3, r3, #20
 8004082:	4313      	orrs	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	4a1c      	ldr	r2, [pc, #112]	; (80040fc <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 800408a:	401a      	ands	r2, r3
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	4313      	orrs	r3, r2
 8004092:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	4a1a      	ldr	r2, [pc, #104]	; (8004100 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8004098:	401a      	ands	r2, r3
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409e:	4313      	orrs	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a12      	ldr	r2, [pc, #72]	; (80040f0 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80040a8:	4293      	cmp	r3, r2
 80040aa:	d106      	bne.n	80040ba <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	4a15      	ldr	r2, [pc, #84]	; (8004104 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 80040b0:	401a      	ands	r2, r3
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b6:	4313      	orrs	r3, r2
 80040b8:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68fa      	ldr	r2, [r7, #12]
 80040c0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	223c      	movs	r2, #60	; 0x3c
 80040c6:	2100      	movs	r1, #0
 80040c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040ca:	2300      	movs	r3, #0
}
 80040cc:	0018      	movs	r0, r3
 80040ce:	46bd      	mov	sp, r7
 80040d0:	b004      	add	sp, #16
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	fffffcff 	.word	0xfffffcff
 80040d8:	fffffbff 	.word	0xfffffbff
 80040dc:	fffff7ff 	.word	0xfffff7ff
 80040e0:	ffffefff 	.word	0xffffefff
 80040e4:	ffffdfff 	.word	0xffffdfff
 80040e8:	ffffbfff 	.word	0xffffbfff
 80040ec:	fff0ffff 	.word	0xfff0ffff
 80040f0:	40012c00 	.word	0x40012c00
 80040f4:	efffffff 	.word	0xefffffff
 80040f8:	ff0fffff 	.word	0xff0fffff
 80040fc:	feffffff 	.word	0xfeffffff
 8004100:	fdffffff 	.word	0xfdffffff
 8004104:	dfffffff 	.word	0xdfffffff

08004108 <__libc_init_array>:
 8004108:	b570      	push	{r4, r5, r6, lr}
 800410a:	2600      	movs	r6, #0
 800410c:	4d0c      	ldr	r5, [pc, #48]	; (8004140 <__libc_init_array+0x38>)
 800410e:	4c0d      	ldr	r4, [pc, #52]	; (8004144 <__libc_init_array+0x3c>)
 8004110:	1b64      	subs	r4, r4, r5
 8004112:	10a4      	asrs	r4, r4, #2
 8004114:	42a6      	cmp	r6, r4
 8004116:	d109      	bne.n	800412c <__libc_init_array+0x24>
 8004118:	2600      	movs	r6, #0
 800411a:	f000 f821 	bl	8004160 <_init>
 800411e:	4d0a      	ldr	r5, [pc, #40]	; (8004148 <__libc_init_array+0x40>)
 8004120:	4c0a      	ldr	r4, [pc, #40]	; (800414c <__libc_init_array+0x44>)
 8004122:	1b64      	subs	r4, r4, r5
 8004124:	10a4      	asrs	r4, r4, #2
 8004126:	42a6      	cmp	r6, r4
 8004128:	d105      	bne.n	8004136 <__libc_init_array+0x2e>
 800412a:	bd70      	pop	{r4, r5, r6, pc}
 800412c:	00b3      	lsls	r3, r6, #2
 800412e:	58eb      	ldr	r3, [r5, r3]
 8004130:	4798      	blx	r3
 8004132:	3601      	adds	r6, #1
 8004134:	e7ee      	b.n	8004114 <__libc_init_array+0xc>
 8004136:	00b3      	lsls	r3, r6, #2
 8004138:	58eb      	ldr	r3, [r5, r3]
 800413a:	4798      	blx	r3
 800413c:	3601      	adds	r6, #1
 800413e:	e7f2      	b.n	8004126 <__libc_init_array+0x1e>
 8004140:	080042a0 	.word	0x080042a0
 8004144:	080042a0 	.word	0x080042a0
 8004148:	080042a0 	.word	0x080042a0
 800414c:	080042a4 	.word	0x080042a4

08004150 <memset>:
 8004150:	0003      	movs	r3, r0
 8004152:	1882      	adds	r2, r0, r2
 8004154:	4293      	cmp	r3, r2
 8004156:	d100      	bne.n	800415a <memset+0xa>
 8004158:	4770      	bx	lr
 800415a:	7019      	strb	r1, [r3, #0]
 800415c:	3301      	adds	r3, #1
 800415e:	e7f9      	b.n	8004154 <memset+0x4>

08004160 <_init>:
 8004160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004162:	46c0      	nop			; (mov r8, r8)
 8004164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004166:	bc08      	pop	{r3}
 8004168:	469e      	mov	lr, r3
 800416a:	4770      	bx	lr

0800416c <_fini>:
 800416c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800416e:	46c0      	nop			; (mov r8, r8)
 8004170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004172:	bc08      	pop	{r3}
 8004174:	469e      	mov	lr, r3
 8004176:	4770      	bx	lr
