// Seed: 2706334721
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    output tri1 id_2,
    output tri id_3,
    output supply1 id_4
);
  wire id_7;
  not (id_0, id_7);
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3,
    input supply0 id_4,
    output wor id_5
);
  module_0();
  wor id_7 = id_3;
endmodule
module module_3 (
    output uwire id_0,
    output wire id_1,
    input tri id_2,
    input wor id_3
    , id_6,
    input supply1 id_4
);
  wire id_7;
  module_0();
endmodule
