## CALC2 Verification Environment
SystemVerilog

Maintainer: Sowmith Nethula


```
source /path/to/questasim.env
vsim
do run.do
```
or

```
vsim -c -do run.do
```
