OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
[INFO ODB-0128] Design: user_proj_example
[INFO ODB-0130]     Created 609 pins.
[INFO ODB-0131]     Created 31576 components and 113588 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 82816 connections.
[INFO ODB-0133]     Created 9297 nets and 30520 connections.
[INFO ODB-0134] Finished DEF file: /home/fatihgulakar/638_proje/shooting_game_verilog/openlane/user_proj_example/runs/user_proj_example/results/placement/user_proj_example.def
###############################################################################
# Created by write_sdc
# Wed Jun 15 13:22:27 2022
###############################################################################
current_design user_proj_example
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name wb_clk_i -period 10.0000 [get_ports {wb_clk_i}]
set_clock_transition 0.1500 [get_clocks {wb_clk_i}]
set_clock_uncertainty 0.2500 wb_clk_i
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_in[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[100]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[101]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[102]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[103]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[104]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[105]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[106]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[107]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[108]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[109]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[110]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[111]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[112]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[113]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[114]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[115]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[116]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[117]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[118]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[119]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[120]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[121]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[122]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[123]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[124]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[125]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[126]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[127]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[32]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[33]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[34]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[35]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[36]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[37]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[38]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[39]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[40]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[41]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[42]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[43]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[44]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[45]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[46]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[47]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[48]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[49]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[50]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[51]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[52]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[53]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[54]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[55]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[56]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[57]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[58]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[59]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[60]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[61]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[62]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[63]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[64]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[65]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[66]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[67]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[68]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[69]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[70]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[71]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[72]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[73]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[74]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[75]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[76]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[77]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[78]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[79]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[80]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[81]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[82]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[83]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[84]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[85]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[86]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[87]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[88]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[89]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[90]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[91]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[92]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[93]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[94]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[95]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[96]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[97]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[98]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[99]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_oenb[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wb_rst_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_adr_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_cyc_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[10]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[11]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[12]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[13]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[14]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[15]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[16]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[17]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[18]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[19]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[20]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[21]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[22]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[23]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[24]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[25]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[26]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[27]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[28]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[29]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[30]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[31]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[4]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[5]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[6]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[7]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[8]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_i[9]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[0]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[1]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[2]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_sel_i[3]}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_stb_i}]
set_input_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_we_i}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_oeb[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {io_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {irq[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[100]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[101]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[102]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[103]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[104]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[105]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[106]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[107]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[108]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[109]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[110]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[111]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[112]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[113]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[114]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[115]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[116]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[117]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[118]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[119]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[120]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[121]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[122]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[123]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[124]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[125]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[126]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[127]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[32]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[33]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[34]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[35]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[36]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[37]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[38]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[39]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[40]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[41]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[42]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[43]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[44]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[45]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[46]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[47]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[48]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[49]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[50]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[51]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[52]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[53]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[54]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[55]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[56]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[57]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[58]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[59]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[60]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[61]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[62]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[63]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[64]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[65]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[66]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[67]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[68]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[69]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[70]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[71]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[72]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[73]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[74]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[75]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[76]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[77]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[78]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[79]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[80]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[81]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[82]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[83]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[84]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[85]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[86]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[87]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[88]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[89]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[90]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[91]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[92]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[93]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[94]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[95]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[96]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[97]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[98]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[99]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {la_data_out[9]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_ack_o}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[0]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[10]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[11]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[12]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[13]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[14]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[15]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[16]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[17]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[18]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[19]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[1]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[20]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[21]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[22]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[23]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[24]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[25]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[26]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[27]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[28]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[29]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[2]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[30]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[31]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[3]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[4]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[5]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[6]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[7]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[8]}]
set_output_delay 2.0000 -clock [get_clocks {wb_clk_i}] -add_delay [get_ports {wbs_dat_o[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {wbs_ack_o}]
set_load -pin_load 0.0334 [get_ports {io_oeb[37]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[36]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[35]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[34]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[33]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[32]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[31]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[30]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[29]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[28]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[27]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[26]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[25]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[24]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[23]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[22]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[21]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[20]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[19]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[18]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[17]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[16]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[15]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[14]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[13]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[12]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[11]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[10]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[9]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[8]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[7]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[6]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[5]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[4]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[3]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[2]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[1]}]
set_load -pin_load 0.0334 [get_ports {io_oeb[0]}]
set_load -pin_load 0.0334 [get_ports {io_out[37]}]
set_load -pin_load 0.0334 [get_ports {io_out[36]}]
set_load -pin_load 0.0334 [get_ports {io_out[35]}]
set_load -pin_load 0.0334 [get_ports {io_out[34]}]
set_load -pin_load 0.0334 [get_ports {io_out[33]}]
set_load -pin_load 0.0334 [get_ports {io_out[32]}]
set_load -pin_load 0.0334 [get_ports {io_out[31]}]
set_load -pin_load 0.0334 [get_ports {io_out[30]}]
set_load -pin_load 0.0334 [get_ports {io_out[29]}]
set_load -pin_load 0.0334 [get_ports {io_out[28]}]
set_load -pin_load 0.0334 [get_ports {io_out[27]}]
set_load -pin_load 0.0334 [get_ports {io_out[26]}]
set_load -pin_load 0.0334 [get_ports {io_out[25]}]
set_load -pin_load 0.0334 [get_ports {io_out[24]}]
set_load -pin_load 0.0334 [get_ports {io_out[23]}]
set_load -pin_load 0.0334 [get_ports {io_out[22]}]
set_load -pin_load 0.0334 [get_ports {io_out[21]}]
set_load -pin_load 0.0334 [get_ports {io_out[20]}]
set_load -pin_load 0.0334 [get_ports {io_out[19]}]
set_load -pin_load 0.0334 [get_ports {io_out[18]}]
set_load -pin_load 0.0334 [get_ports {io_out[17]}]
set_load -pin_load 0.0334 [get_ports {io_out[16]}]
set_load -pin_load 0.0334 [get_ports {io_out[15]}]
set_load -pin_load 0.0334 [get_ports {io_out[14]}]
set_load -pin_load 0.0334 [get_ports {io_out[13]}]
set_load -pin_load 0.0334 [get_ports {io_out[12]}]
set_load -pin_load 0.0334 [get_ports {io_out[11]}]
set_load -pin_load 0.0334 [get_ports {io_out[10]}]
set_load -pin_load 0.0334 [get_ports {io_out[9]}]
set_load -pin_load 0.0334 [get_ports {io_out[8]}]
set_load -pin_load 0.0334 [get_ports {io_out[7]}]
set_load -pin_load 0.0334 [get_ports {io_out[6]}]
set_load -pin_load 0.0334 [get_ports {io_out[5]}]
set_load -pin_load 0.0334 [get_ports {io_out[4]}]
set_load -pin_load 0.0334 [get_ports {io_out[3]}]
set_load -pin_load 0.0334 [get_ports {io_out[2]}]
set_load -pin_load 0.0334 [get_ports {io_out[1]}]
set_load -pin_load 0.0334 [get_ports {io_out[0]}]
set_load -pin_load 0.0334 [get_ports {irq[2]}]
set_load -pin_load 0.0334 [get_ports {irq[1]}]
set_load -pin_load 0.0334 [get_ports {irq[0]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[127]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[126]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[125]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[124]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[123]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[122]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[121]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[120]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[119]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[118]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[117]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[116]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[115]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[114]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[113]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[112]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[111]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[110]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[109]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[108]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[107]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[106]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[105]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[104]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[103]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[102]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[101]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[100]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[99]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[98]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[97]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[96]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[95]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[94]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[93]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[92]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[91]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[90]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[89]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[88]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[87]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[86]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[85]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[84]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[83]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[82]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[81]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[80]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[79]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[78]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[77]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[76]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[75]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[74]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[73]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[72]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[71]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[70]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[69]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[68]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[67]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[66]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[65]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[64]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[63]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[62]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[61]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[60]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[59]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[58]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[57]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[56]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[55]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[54]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[53]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[52]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[51]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[50]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[49]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[48]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[47]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[46]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[45]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[44]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[43]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[42]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[41]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[40]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[39]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[38]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[37]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[36]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[35]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[34]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[33]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[32]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[31]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[30]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[29]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[28]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[27]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[26]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[25]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[24]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[23]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[22]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[21]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[20]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[19]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[18]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[17]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[16]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[15]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[14]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[13]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[12]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[11]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[10]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[9]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[8]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[7]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[6]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[5]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[4]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[3]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[2]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[1]}]
set_load -pin_load 0.0334 [get_ports {la_data_out[0]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[31]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[30]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[29]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[28]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[27]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[26]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[25]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[24]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[23]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[22]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[21]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[20]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[19]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[18]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[17]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[16]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[15]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[14]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[13]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[12]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[11]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[10]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[9]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[8]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[7]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[6]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[5]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[4]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[3]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[2]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[1]}]
set_load -pin_load 0.0334 [get_ports {wbs_dat_o[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_clk_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wb_rst_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_cyc_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_stb_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_we_i}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {io_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_data_in[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[127]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[126]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[125]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[124]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[123]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[122]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[121]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[120]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[119]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[118]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[117]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[116]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[115]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[114]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[113]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[112]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[111]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[110]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[109]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[108]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[107]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[106]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[105]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[104]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[103]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[102]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[101]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[100]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[99]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[98]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[97]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[96]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[95]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[94]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[93]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[92]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[91]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[90]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[89]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[88]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[87]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[86]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[85]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[84]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[83]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[82]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[81]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[80]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[79]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[78]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[77]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[76]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[75]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[74]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[73]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[72]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[71]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[70]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[69]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[68]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[67]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[66]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[65]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[64]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[63]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[62]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[61]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[60]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[59]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[58]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[57]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[56]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[55]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[54]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[53]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[52]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[51]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[50]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[49]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[48]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[47]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[46]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[45]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[44]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[43]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[42]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[41]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[40]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[39]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[38]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[37]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[36]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[35]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[34]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[33]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[32]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {la_oenb[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_adr_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_dat_i[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {wbs_sel_i[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): game.board_clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0039] Number of created patterns = 49104.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           36          1           86          
[WARNING CTS-0043] 3168 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 49104.
[INFO CTS-0047]     Number of keys in characterization LUT: 1903.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "wb_clk_i" found for clock "wb_clk_i".
[WARNING CTS-0041] Net "wb_clk_i" has 1 sinks. Skipping...
[WARNING CTS-0041] Net "_02866_" has 1 sinks. Skipping...
[INFO CTS-0010]  Clock net "game.board_clk" has 38 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 2 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net game.board_clk.
[INFO CTS-0028]  Total number of sinks: 38.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 16 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(962585, 39380), (1104265, 183660)].
[INFO CTS-0024]  Normalized sink region: [(74.045, 3.02923), (84.9435, 14.1277)].
[INFO CTS-0025]     Width:  10.8985.
[INFO CTS-0026]     Height: 11.0985.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 19
    Sub-region size: 10.8985 X 5.5492
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 10
    Sub-region size: 5.4492 X 5.5492
[INFO CTS-0034]     Segment length (rounded): 2.
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: false
 Out of 16 sinks, 2 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 38.
[INFO CTS-0036]  Average source sink dist: 40936.05 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 9:2, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "game.board_clk"
[INFO CTS-0099]  Sinks 38
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 235.97 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[WARNING RSZ-0065] max wire length less than 2319u increases wire delays.
[INFO RSZ-0047] Found 3 long wires.
[INFO RSZ-0048] Inserted 7 buffers in 3 nets.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement        189.1 u
average displacement        0.0 u
max displacement            4.1 u
original HPWL          562910.8 u
legalized HPWL         570879.9 u
delta HPWL                    1 %

[INFO DPL-0020] Mirrored 4306 instances
[INFO DPL-0021] HPWL before          570879.9 u
[INFO DPL-0022] HPWL after           562987.2 u
[INFO DPL-0023] HPWL delta               -1.4 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 5.
[INFO CTS-0005] Total number of Clock Subnets: 5.
[INFO CTS-0006] Total number of Sinks: 38.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16557_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.07    0.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    0.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    0.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20    1.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    1.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    1.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    1.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    1.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.78 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.16    1.94 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    1.94 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.39    2.34 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.34 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    2.54 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.54 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    2.70 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    2.70 v _16005_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    2.89 v _16005_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08115_ (net)
                  0.08    0.00    2.89 v _16009_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    2.94 ^ _16009_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00314_ (net)
                  0.03    0.00    2.94 ^ _16557_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.94   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16557_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.40   clock uncertainty
                         -0.21    2.19   clock reconvergence pessimism
                          0.33    2.52   library removal time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16554_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.07    0.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    0.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    0.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20    1.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    1.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    1.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    1.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    1.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.78 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.16    1.94 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    1.94 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.39    2.34 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.34 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    2.54 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.54 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    2.70 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    2.70 v _16005_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    2.89 v _16005_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08115_ (net)
                  0.08    0.00    2.89 v _16006_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    2.94 ^ _16006_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00311_ (net)
                  0.03    0.00    2.94 ^ _16554_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.94   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16554_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.40   clock uncertainty
                         -0.21    2.19   clock reconvergence pessimism
                          0.33    2.52   library removal time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16553_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.07    0.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    0.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    0.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20    1.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    1.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    1.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    1.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    1.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.78 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.16    1.94 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    1.94 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.39    2.34 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.34 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    2.54 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.54 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    2.70 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    2.70 v _15999_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    2.89 v _15999_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _08114_ (net)
                  0.08    0.00    2.89 v _16004_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06    2.95 ^ _16004_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00310_ (net)
                  0.04    0.00    2.95 ^ _16553_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.95   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16553_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.40   clock uncertainty
                         -0.21    2.19   clock reconvergence pessimism
                          0.33    2.52   library removal time
                                  2.52   data required time
-----------------------------------------------------------------------------
                                  2.52   data required time
                                 -2.95   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16561_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.07    0.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    0.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    0.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20    1.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    1.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    1.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    1.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    1.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.78 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.16    1.94 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    1.94 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.39    2.34 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.34 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    2.54 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.54 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    2.70 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    2.70 v _16011_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    2.89 v _16011_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08116_ (net)
                  0.08    0.00    2.89 v _16014_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.94 ^ _16014_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00318_ (net)
                  0.03    0.00    2.94 ^ _16561_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.94   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_1__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    2.13 ^ clkbuf_2_1__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_1__leaf_game.board_clk (net)
                  0.06    0.00    2.13 ^ _16561_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.38   clock uncertainty
                         -0.19    2.19   clock reconvergence pessimism
                          0.32    2.51   library removal time
                                  2.51   data required time
-----------------------------------------------------------------------------
                                  2.51   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16562_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.07    0.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    0.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    0.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    0.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20    1.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17    1.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12    1.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18    1.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18    1.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.78 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.16    1.94 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    1.94 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.39    2.34 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.34 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.20    2.54 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.54 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.16    2.70 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    2.70 v _16011_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.19    2.89 v _16011_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.03                           _08116_ (net)
                  0.08    0.00    2.89 v _16015_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.94 ^ _16015_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00319_ (net)
                  0.03    0.00    2.94 ^ _16562_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  2.94   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_1__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    2.13 ^ clkbuf_2_1__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_1__leaf_game.board_clk (net)
                  0.06    0.00    2.13 ^ _16562_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.25    2.38   clock uncertainty
                         -0.19    2.19   clock reconvergence pessimism
                          0.32    2.51   library removal time
                                  2.51   data required time
-----------------------------------------------------------------------------
                                  2.51   data required time
                                 -2.94   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16711_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ io_in[2] (in)
     1    0.00                           io_in[2] (net)
                  0.02    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19    2.20 ^ input3/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           net3 (net)
                  0.14    0.00    2.20 ^ _16236_/A2 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.14    2.35 ^ _16236_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _00769_ (net)
                  0.04    0.00    2.35 ^ _16711_/D (sky130_fd_sc_hd__dfxtp_4)
                                  2.35   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    2.13 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_3__leaf_game.board_clk (net)
                  0.06    0.00    2.13 ^ _16711_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    2.38   clock uncertainty
                          0.00    2.38   clock reconvergence pessimism
                         -0.03    2.36   library hold time
                                  2.36   data required time
-----------------------------------------------------------------------------
                                  2.36   data required time
                                 -2.35   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16723_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.00    2.00 v io_in[2] (in)
     1    0.00                           io_in[2] (net)
                  0.01    0.00    2.00 v input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.17    2.18 v input3/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           net3 (net)
                  0.10    0.00    2.18 v _16271_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.11    2.29 v _16271_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _08212_ (net)
                  0.03    0.00    2.29 v _16272_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.08    2.37 v _16272_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _00781_ (net)
                  0.03    0.00    2.37 v _16723_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.37   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    2.13 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_3__leaf_game.board_clk (net)
                  0.06    0.00    2.13 ^ _16723_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    2.38   clock uncertainty
                          0.00    2.38   clock reconvergence pessimism
                         -0.03    2.35   library hold time
                                  2.35   data required time
-----------------------------------------------------------------------------
                                  2.35   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16712_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ io_in[2] (in)
     1    0.00                           io_in[2] (net)
                  0.02    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19    2.20 ^ input3/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           net3 (net)
                  0.14    0.00    2.20 ^ _16237_/B (sky130_fd_sc_hd__xor2_1)
                  0.06    0.11    2.31 v _16237_/X (sky130_fd_sc_hd__xor2_1)
     2    0.01                           _08189_ (net)
                  0.06    0.00    2.31 v _16238_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.08    0.10    2.41 ^ _16238_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _00770_ (net)
                  0.08    0.00    2.41 ^ _16712_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.41   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    2.13 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_3__leaf_game.board_clk (net)
                  0.06    0.00    2.13 ^ _16712_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.38   clock uncertainty
                          0.00    2.38   clock reconvergence pessimism
                         -0.04    2.35   library hold time
                                  2.35   data required time
-----------------------------------------------------------------------------
                                  2.35   data required time
                                 -2.41   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16714_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ io_in[2] (in)
     1    0.00                           io_in[2] (net)
                  0.02    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19    2.20 ^ input3/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           net3 (net)
                  0.14    0.00    2.20 ^ _16239_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.10    2.30 v _16239_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.01                           _08190_ (net)
                  0.07    0.00    2.30 v _16244_/B1 (sky130_fd_sc_hd__o211a_1)
                  0.03    0.12    2.42 v _16244_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _00772_ (net)
                  0.03    0.00    2.42 v _16714_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.42   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    2.13 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_3__leaf_game.board_clk (net)
                  0.06    0.00    2.14 ^ _16714_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.39   clock uncertainty
                          0.00    2.39   clock reconvergence pessimism
                         -0.04    2.34   library hold time
                                  2.34   data required time
-----------------------------------------------------------------------------
                                  2.34   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


Startpoint: io_in[2] (input port clocked by wb_clk_i)
Endpoint: _16713_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ io_in[2] (in)
     1    0.00                           io_in[2] (net)
                  0.02    0.00    2.01 ^ input3/A (sky130_fd_sc_hd__clkbuf_4)
                  0.14    0.19    2.20 ^ input3/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.05                           net3 (net)
                  0.14    0.00    2.20 ^ _16239_/B (sky130_fd_sc_hd__xnor2_2)
                  0.07    0.10    2.30 v _16239_/Y (sky130_fd_sc_hd__xnor2_2)
     3    0.01                           _08190_ (net)
                  0.07    0.00    2.30 v _16242_/B1 (sky130_fd_sc_hd__o211a_1)
                  0.03    0.12    2.42 v _16242_/X (sky130_fd_sc_hd__o211a_1)
     1    0.00                           _00771_ (net)
                  0.03    0.00    2.42 v _16713_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.42   data arrival time

                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.16    2.13 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_3__leaf_game.board_clk (net)
                  0.06    0.00    2.14 ^ _16713_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    2.39   clock uncertainty
                          0.00    2.39   clock reconvergence pessimism
                         -0.04    2.34   library hold time
                                  2.34   data required time
-----------------------------------------------------------------------------
                                  2.34   data required time
                                 -2.42   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16570_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.44    2.58 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.58 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    2.81 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.81 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.00 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _08118_ (net)
                  0.07    0.00    3.00 v _16024_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.22    3.22 v _16024_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _08119_ (net)
                  0.10    0.00    3.22 v _16026_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    3.29 ^ _16026_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00327_ (net)
                  0.04    0.00    3.29 ^ _16570_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.29   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.11    0.07   10.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00   10.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00   10.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00   10.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00   10.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18   10.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00   10.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00   10.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20   11.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   11.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00   11.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12   11.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00   11.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   11.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00   11.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   11.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   11.78 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   11.92 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   11.92 ^ _16570_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.67   clock uncertainty
                          0.19   11.86   clock reconvergence pessimism
                          0.22   12.08   library recovery time
                                 12.08   data required time
-----------------------------------------------------------------------------
                                 12.08   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  8.79   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16569_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.44    2.58 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.58 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    2.81 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.81 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.00 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _08118_ (net)
                  0.07    0.00    3.00 v _16024_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.22    3.22 v _16024_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _08119_ (net)
                  0.10    0.00    3.22 v _16025_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    3.29 ^ _16025_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00326_ (net)
                  0.04    0.00    3.29 ^ _16569_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.29   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.11    0.07   10.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00   10.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00   10.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00   10.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00   10.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18   10.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00   10.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00   10.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20   11.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   11.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00   11.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12   11.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00   11.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   11.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00   11.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   11.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   11.78 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   11.92 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   11.92 ^ _16569_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   11.67   clock uncertainty
                          0.19   11.86   clock reconvergence pessimism
                          0.24   12.10   library recovery time
                                 12.10   data required time
-----------------------------------------------------------------------------
                                 12.10   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  8.81   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16593_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.44    2.58 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.58 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    2.81 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.81 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.00 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _08118_ (net)
                  0.07    0.00    3.00 v _16048_/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.20    3.20 v _16048_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _08123_ (net)
                  0.09    0.00    3.20 v _16053_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    3.27 ^ _16053_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00349_ (net)
                  0.04    0.00    3.27 ^ _16593_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.27   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.11    0.07   10.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00   10.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00   10.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00   10.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00   10.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18   10.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00   10.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00   10.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20   11.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   11.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00   11.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12   11.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00   11.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   11.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00   11.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   11.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   11.78 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.15   11.93 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_3__leaf_game.board_clk (net)
                  0.06    0.00   11.93 ^ _16593_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.68   clock uncertainty
                          0.19   11.87   clock reconvergence pessimism
                          0.23   12.09   library recovery time
                                 12.09   data required time
-----------------------------------------------------------------------------
                                 12.09   data required time
                                 -3.27   data arrival time
-----------------------------------------------------------------------------
                                  8.83   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16549_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.44    2.58 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.58 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    2.81 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.81 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17    2.98 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    2.98 v _15999_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.08    0.21    3.20 v _15999_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _08114_ (net)
                  0.08    0.00    3.20 v _16000_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06    3.26 ^ _16000_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00306_ (net)
                  0.04    0.00    3.26 ^ _16549_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.26   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.11    0.07   10.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00   10.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00   10.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00   10.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00   10.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18   10.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00   10.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00   10.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20   11.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   11.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00   11.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12   11.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00   11.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   11.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00   11.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   11.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   11.78 ^ clkbuf_2_3__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.15   11.93 ^ clkbuf_2_3__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.04                           clknet_2_3__leaf_game.board_clk (net)
                  0.06    0.00   11.93 ^ _16549_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.68   clock uncertainty
                          0.19   11.87   clock reconvergence pessimism
                          0.23   12.09   library recovery time
                                 12.09   data required time
-----------------------------------------------------------------------------
                                 12.09   data required time
                                 -3.26   data arrival time
-----------------------------------------------------------------------------
                                  8.83   slack (MET)


Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16548_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.44    2.58 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.58 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    2.81 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.81 v _15992_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.08    0.17    2.98 v _15992_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _08112_ (net)
                  0.08    0.00    2.98 v _15993_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.21    3.20 v _15993_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08113_ (net)
                  0.08    0.00    3.20 v _15998_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.06    3.26 ^ _15998_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00305_ (net)
                  0.04    0.00    3.26 ^ _16548_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  3.26   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.11    0.07   10.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00   10.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00   10.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00   10.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00   10.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18   10.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00   10.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00   10.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20   11.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   11.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00   11.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12   11.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00   11.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   11.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00   11.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   11.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   11.78 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   11.92 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   11.92 ^ _16548_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.25   11.67   clock uncertainty
                          0.19   11.86   clock reconvergence pessimism
                          0.24   12.10   library recovery time
                                 12.10   data required time
-----------------------------------------------------------------------------
                                 12.10   data required time
                                 -3.26   data arrival time
-----------------------------------------------------------------------------
                                  8.84   slack (MET)


Startpoint: _16813_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _16813_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.12    0.78    0.78 ^ _16813_/Q (sky130_fd_sc_hd__dfstp_4)
     3    0.04                           game.color.p2_x[3] (net)
                  0.12    0.00    0.78 ^ _09665_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.22    1.01 ^ _09665_/X (sky130_fd_sc_hd__a21o_2)
     5    0.02                           _02195_ (net)
                  0.13    0.00    1.01 ^ _09701_/B (sky130_fd_sc_hd__and4_2)
                  0.17    0.36    1.36 ^ _09701_/X (sky130_fd_sc_hd__and4_2)
     4    0.03                           _02231_ (net)
                  0.17    0.00    1.36 ^ _09702_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    1.59 ^ _09702_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _02232_ (net)
                  0.14    0.00    1.59 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.53    2.12 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.12 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.26 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.26 ^ _09733_/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.22    2.48 ^ _09733_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _02263_ (net)
                  0.15    0.00    2.48 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.08    2.56 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.56 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.08    0.54    3.10 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.08    0.00    3.10 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.81 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.81 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.41    4.21 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.08    0.00    4.21 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.20    4.42 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     1    0.03                           _03350_ (net)
                  0.10    0.00    4.42 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.29    0.32    4.74 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     1    0.04                           _03367_ (net)
                  0.29    0.01    4.74 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.14    4.88 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     1    0.02                           _03373_ (net)
                  0.10    0.00    4.89 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.24    0.77    5.66 v _11293_/X (sky130_fd_sc_hd__or4_4)
     4    0.11                           _03662_ (net)
                  0.25    0.03    5.69 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.24    5.93 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.93 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.16 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.16 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.13    0.23    6.39 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.13    0.00    6.39 ^ _11882_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.18    0.23    6.62 ^ _11882_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04251_ (net)
                  0.18    0.00    6.62 ^ _14312_/A (sky130_fd_sc_hd__nor3_1)
                  0.07    0.09    6.71 v _14312_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _06680_ (net)
                  0.07    0.00    6.71 v _14313_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.03    0.19    6.90 v _14313_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _06681_ (net)
                  0.03    0.00    6.90 v _14314_/B1_N (sky130_fd_sc_hd__o21bai_2)
                  0.08    0.22    7.11 v _14314_/Y (sky130_fd_sc_hd__o21bai_2)
     2    0.01                           _06682_ (net)
                  0.08    0.00    7.11 v _14368_/C1 (sky130_fd_sc_hd__a211o_1)
                  0.06    0.26    7.37 v _14368_/X (sky130_fd_sc_hd__a211o_1)
     1    0.00                           _06734_ (net)
                  0.06    0.00    7.37 v _14369_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.33    0.46    7.83 v _14369_/X (sky130_fd_sc_hd__o21a_4)
     2    0.26                           net9 (net)
                  0.35    0.07    7.89 v _17158_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.20    8.09 v _17158_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net16 (net)
                  0.03    0.00    8.09 v output16/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    8.28 v output16/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[4] (net)
                  0.09    0.00    8.28 v la_data_out[4] (out)
                                  8.28   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.53   slack (VIOLATED)


Startpoint: _16879_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _16879_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.47    0.47 ^ _16879_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           game.color.p1_y[6] (net)
                  0.11    0.00    0.47 ^ _08271_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.11    0.19    0.66 ^ _08271_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _00801_ (net)
                  0.11    0.00    0.66 ^ _08328_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    0.71 v _08328_/Y (sky130_fd_sc_hd__inv_2)
     2    0.01                           _00858_ (net)
                  0.03    0.00    0.71 v _08329_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.19    0.89 v _08329_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _00859_ (net)
                  0.08    0.00    0.89 v _08333_/B (sky130_fd_sc_hd__or4_2)
                  0.14    0.75    1.64 v _08333_/X (sky130_fd_sc_hd__or4_2)
     2    0.01                           _00863_ (net)
                  0.14    0.00    1.64 v _08334_/C (sky130_fd_sc_hd__or3_2)
                  0.13    0.55    2.19 v _08334_/X (sky130_fd_sc_hd__or3_2)
     3    0.02                           _00864_ (net)
                  0.13    0.00    2.19 v _11402_/A2 (sky130_fd_sc_hd__a32o_1)
                  0.06    0.31    2.50 v _11402_/X (sky130_fd_sc_hd__a32o_1)
     2    0.01                           _03771_ (net)
                  0.06    0.00    2.50 v _11409_/A (sky130_fd_sc_hd__or4b_1)
                  0.12    0.61    3.11 v _11409_/X (sky130_fd_sc_hd__or4b_1)
     1    0.01                           _03778_ (net)
                  0.12    0.00    3.11 v _11412_/C1 (sky130_fd_sc_hd__a2111o_1)
                  0.07    0.40    3.51 v _11412_/X (sky130_fd_sc_hd__a2111o_1)
     2    0.01                           _03781_ (net)
                  0.07    0.00    3.51 v _11433_/B (sky130_fd_sc_hd__or3_1)
                  0.10    0.42    3.93 v _11433_/X (sky130_fd_sc_hd__or3_1)
     1    0.01                           _03802_ (net)
                  0.10    0.00    3.93 v _11446_/A1 (sky130_fd_sc_hd__a211o_1)
                  0.08    0.33    4.26 v _11446_/X (sky130_fd_sc_hd__a211o_1)
     1    0.01                           _03815_ (net)
                  0.08    0.00    4.26 v _11447_/C1 (sky130_fd_sc_hd__o221a_4)
                  0.09    0.18    4.44 v _11447_/X (sky130_fd_sc_hd__o221a_4)
     1    0.03                           _03816_ (net)
                  0.09    0.00    4.44 v _11450_/A2 (sky130_fd_sc_hd__o21a_1)
                  0.09    0.25    4.69 v _11450_/X (sky130_fd_sc_hd__o21a_1)
     1    0.02                           _03819_ (net)
                  0.09    0.00    4.69 v _11452_/A2 (sky130_fd_sc_hd__o22a_4)
                  0.13    0.34    5.03 v _11452_/X (sky130_fd_sc_hd__o22a_4)
     1    0.07                           _03821_ (net)
                  0.13    0.02    5.05 v _11626_/B1 (sky130_fd_sc_hd__a211o_4)
                  0.11    0.42    5.47 v _11626_/X (sky130_fd_sc_hd__a211o_4)
     2    0.04                           _03995_ (net)
                  0.11    0.01    5.48 v _11629_/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.19    5.67 v _11629_/X (sky130_fd_sc_hd__buf_6)
     5    0.06                           _03998_ (net)
                  0.07    0.00    5.67 v _11649_/A2 (sky130_fd_sc_hd__a311o_1)
                  0.09    0.38    6.05 v _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.09    0.00    6.05 v _11882_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.21    6.26 v _11882_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04251_ (net)
                  0.09    0.00    6.26 v _13095_/A (sky130_fd_sc_hd__or3b_1)
                  0.10    0.46    6.72 v _13095_/X (sky130_fd_sc_hd__or3b_1)
     2    0.01                           _05464_ (net)
                  0.10    0.00    6.72 v _14273_/A (sky130_fd_sc_hd__nor3_1)
                  0.31    0.34    7.06 ^ _14273_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.01                           _06642_ (net)
                  0.31    0.00    7.06 ^ _14274_/C1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.19    7.25 ^ _14274_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _06643_ (net)
                  0.08    0.00    7.25 ^ _14275_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.49    0.47    7.71 ^ _14275_/X (sky130_fd_sc_hd__o21a_4)
     2    0.16                           net12 (net)
                  0.49    0.02    7.73 ^ _17159_/A (sky130_fd_sc_hd__buf_6)
                  0.16    0.28    8.01 ^ _17159_/X (sky130_fd_sc_hd__buf_6)
     1    0.08                           net17 (net)
                  0.16    0.02    8.02 ^ output17/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.25    8.28 ^ output17/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[6] (net)
                  0.17    0.00    8.28 ^ la_data_out[6] (out)
                                  8.28   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.53   slack (VIOLATED)


Startpoint: _16813_ (rising edge-triggered flip-flop)
Endpoint: io_out[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _16813_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.12    0.78    0.78 ^ _16813_/Q (sky130_fd_sc_hd__dfstp_4)
     3    0.04                           game.color.p2_x[3] (net)
                  0.12    0.00    0.78 ^ _09665_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.22    1.01 ^ _09665_/X (sky130_fd_sc_hd__a21o_2)
     5    0.02                           _02195_ (net)
                  0.13    0.00    1.01 ^ _09701_/B (sky130_fd_sc_hd__and4_2)
                  0.17    0.36    1.36 ^ _09701_/X (sky130_fd_sc_hd__and4_2)
     4    0.03                           _02231_ (net)
                  0.17    0.00    1.36 ^ _09702_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    1.59 ^ _09702_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _02232_ (net)
                  0.14    0.00    1.59 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.53    2.12 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.12 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.26 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.26 ^ _09733_/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.22    2.48 ^ _09733_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _02263_ (net)
                  0.15    0.00    2.48 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.08    2.56 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.56 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.08    0.54    3.10 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.08    0.00    3.10 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.81 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.81 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.41    4.21 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.08    0.00    4.21 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.20    4.42 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     1    0.03                           _03350_ (net)
                  0.10    0.00    4.42 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.29    0.32    4.74 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     1    0.04                           _03367_ (net)
                  0.29    0.01    4.74 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.14    4.88 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     1    0.02                           _03373_ (net)
                  0.10    0.00    4.89 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.24    0.77    5.66 v _11293_/X (sky130_fd_sc_hd__or4_4)
     4    0.11                           _03662_ (net)
                  0.25    0.03    5.69 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.24    5.93 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.93 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.16 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.16 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.13    0.23    6.39 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.13    0.00    6.39 ^ _11886_/B (sky130_fd_sc_hd__and3b_2)
                  0.12    0.28    6.67 ^ _11886_/X (sky130_fd_sc_hd__and3b_2)
     4    0.02                           _04255_ (net)
                  0.12    0.00    6.67 ^ _14363_/B (sky130_fd_sc_hd__nand2_1)
                  0.04    0.06    6.73 v _14363_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _06729_ (net)
                  0.04    0.00    6.73 v _14364_/B1 (sky130_fd_sc_hd__o2bb2a_1)
                  0.06    0.31    7.04 v _14364_/X (sky130_fd_sc_hd__o2bb2a_1)
     1    0.00                           _06730_ (net)
                  0.06    0.00    7.04 v _14365_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.10    7.14 ^ _14365_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.01                           _06731_ (net)
                  0.08    0.00    7.14 ^ _14369_/A1 (sky130_fd_sc_hd__o21a_4)
                  0.78    0.67    7.81 ^ _14369_/X (sky130_fd_sc_hd__o21a_4)
     2    0.26                           net9 (net)
                  0.78    0.04    7.85 ^ output9/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.36    8.21 ^ output9/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           io_out[10] (net)
                  0.18    0.00    8.21 ^ io_out[10] (out)
                                  8.21   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -8.21   data arrival time
-----------------------------------------------------------------------------
                                 -0.46   slack (VIOLATED)


Startpoint: _16813_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _16813_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.12    0.78    0.78 ^ _16813_/Q (sky130_fd_sc_hd__dfstp_4)
     3    0.04                           game.color.p2_x[3] (net)
                  0.12    0.00    0.78 ^ _09665_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.22    1.01 ^ _09665_/X (sky130_fd_sc_hd__a21o_2)
     5    0.02                           _02195_ (net)
                  0.13    0.00    1.01 ^ _09701_/B (sky130_fd_sc_hd__and4_2)
                  0.17    0.36    1.36 ^ _09701_/X (sky130_fd_sc_hd__and4_2)
     4    0.03                           _02231_ (net)
                  0.17    0.00    1.36 ^ _09702_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    1.59 ^ _09702_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _02232_ (net)
                  0.14    0.00    1.59 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.53    2.12 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.12 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.26 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.26 ^ _09733_/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.22    2.48 ^ _09733_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _02263_ (net)
                  0.15    0.00    2.48 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.08    2.56 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.56 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.08    0.54    3.10 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.08    0.00    3.10 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.81 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.81 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.41    4.21 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.08    0.00    4.21 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.20    4.42 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     1    0.03                           _03350_ (net)
                  0.10    0.00    4.42 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.29    0.32    4.74 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     1    0.04                           _03367_ (net)
                  0.29    0.01    4.74 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.14    4.88 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     1    0.02                           _03373_ (net)
                  0.10    0.00    4.89 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.24    0.77    5.66 v _11293_/X (sky130_fd_sc_hd__or4_4)
     4    0.11                           _03662_ (net)
                  0.25    0.03    5.69 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.24    5.93 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.93 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.16 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.16 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.13    0.23    6.39 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.13    0.00    6.39 ^ _11650_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.13    0.21    6.60 ^ _11650_/X (sky130_fd_sc_hd__o21a_1)
     2    0.01                           _04019_ (net)
                  0.13    0.00    6.60 ^ _11920_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.12    6.72 v _11920_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04289_ (net)
                  0.08    0.00    6.72 v _14315_/B1_N (sky130_fd_sc_hd__o21bai_1)
                  0.12    0.22    6.93 v _14315_/Y (sky130_fd_sc_hd__o21bai_1)
     3    0.01                           _06683_ (net)
                  0.12    0.00    6.93 v _14316_/A_N (sky130_fd_sc_hd__and2b_1)
                  0.07    0.25    7.18 ^ _14316_/X (sky130_fd_sc_hd__and2b_1)
     1    0.01                           _06684_ (net)
                  0.07    0.00    7.18 ^ _14357_/A2 (sky130_fd_sc_hd__o31a_4)
                  0.62    0.57    7.75 ^ _14357_/X (sky130_fd_sc_hd__o31a_4)
     2    0.22                           net13 (net)
                  0.63    0.06    7.82 ^ _17160_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.15    7.97 ^ _17160_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net18 (net)
                  0.05    0.00    7.97 ^ output18/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.21    8.18 ^ output18/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[7] (net)
                  0.17    0.00    8.18 ^ la_data_out[7] (out)
                                  8.18   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -8.18   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)


Startpoint: _16813_ (rising edge-triggered flip-flop)
Endpoint: io_out[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _16813_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.12    0.78    0.78 ^ _16813_/Q (sky130_fd_sc_hd__dfstp_4)
     3    0.04                           game.color.p2_x[3] (net)
                  0.12    0.00    0.78 ^ _09665_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.22    1.01 ^ _09665_/X (sky130_fd_sc_hd__a21o_2)
     5    0.02                           _02195_ (net)
                  0.13    0.00    1.01 ^ _09701_/B (sky130_fd_sc_hd__and4_2)
                  0.17    0.36    1.36 ^ _09701_/X (sky130_fd_sc_hd__and4_2)
     4    0.03                           _02231_ (net)
                  0.17    0.00    1.36 ^ _09702_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    1.59 ^ _09702_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _02232_ (net)
                  0.14    0.00    1.59 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.53    2.12 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.12 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.26 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.26 ^ _09733_/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.22    2.48 ^ _09733_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _02263_ (net)
                  0.15    0.00    2.48 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.08    2.56 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.56 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.08    0.54    3.10 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.08    0.00    3.10 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.81 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.81 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.41    4.21 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.08    0.00    4.21 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.20    4.42 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     1    0.03                           _03350_ (net)
                  0.10    0.00    4.42 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.29    0.32    4.74 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     1    0.04                           _03367_ (net)
                  0.29    0.01    4.74 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.14    4.88 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     1    0.02                           _03373_ (net)
                  0.10    0.00    4.89 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.24    0.77    5.66 v _11293_/X (sky130_fd_sc_hd__or4_4)
     4    0.11                           _03662_ (net)
                  0.25    0.03    5.69 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.24    5.93 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.93 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.16 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.16 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.13    0.23    6.39 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.13    0.00    6.39 ^ _11650_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.13    0.21    6.60 ^ _11650_/X (sky130_fd_sc_hd__o21a_1)
     2    0.01                           _04019_ (net)
                  0.13    0.00    6.60 ^ _11920_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.12    6.72 v _11920_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04289_ (net)
                  0.08    0.00    6.72 v _14315_/B1_N (sky130_fd_sc_hd__o21bai_1)
                  0.12    0.22    6.93 v _14315_/Y (sky130_fd_sc_hd__o21bai_1)
     3    0.01                           _06683_ (net)
                  0.12    0.00    6.93 v _14316_/A_N (sky130_fd_sc_hd__and2b_1)
                  0.07    0.25    7.18 ^ _14316_/X (sky130_fd_sc_hd__and2b_1)
     1    0.01                           _06684_ (net)
                  0.07    0.00    7.18 ^ _14357_/A2 (sky130_fd_sc_hd__o31a_4)
                  0.62    0.57    7.75 ^ _14357_/X (sky130_fd_sc_hd__o31a_4)
     2    0.22                           net13 (net)
                  0.62    0.02    7.77 ^ output13/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.34    8.12 ^ output13/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           io_out[7] (net)
                  0.18    0.00    8.12 ^ io_out[7] (out)
                                  8.12   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -8.12   data arrival time
-----------------------------------------------------------------------------
                                 -0.37   slack (VIOLATED)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _16722_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _16570_ (recovery check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock source latency
                  0.11    0.08    0.08 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00    0.08 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.27 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00    0.27 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.46 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00    0.46 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.65 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00    0.66 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    0.85 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00    0.85 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.19    1.04 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00    1.04 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.22    1.27 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00    1.27 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18    1.45 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00    1.45 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.13    1.58 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00    1.58 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.20    1.78 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00    1.78 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.19    1.97 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00    1.97 ^ clkbuf_2_0__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.08    0.17    2.15 ^ clkbuf_2_0__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
    13    0.06                           clknet_2_0__leaf_game.board_clk (net)
                  0.08    0.00    2.15 ^ _16722_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.10    0.44    2.58 v _16722_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.07                           game.color.reset (net)
                  0.10    0.00    2.58 v _15931_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    2.81 v _15931_/X (sky130_fd_sc_hd__buf_4)
     5    0.05                           _08098_ (net)
                  0.08    0.00    2.81 v _16023_/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.19    3.00 v _16023_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _08118_ (net)
                  0.07    0.00    3.00 v _16024_/A (sky130_fd_sc_hd__clkbuf_4)
                  0.10    0.22    3.22 v _16024_/X (sky130_fd_sc_hd__clkbuf_4)
     5    0.04                           _08119_ (net)
                  0.10    0.00    3.22 v _16026_/A (sky130_fd_sc_hd__inv_2)
                  0.04    0.07    3.29 ^ _16026_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _00327_ (net)
                  0.04    0.00    3.29 ^ _16570_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  3.29   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock source latency
                  0.11    0.07   10.07 ^ wb_clk_i (in)
     1    0.02                           wb_clk_i (net)
                  0.11    0.00   10.07 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.24 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net285 (net)
                  0.12    0.00   10.24 ^ repeater6/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.42 ^ repeater6/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net284 (net)
                  0.12    0.00   10.42 ^ repeater5/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.59 ^ repeater5/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net283 (net)
                  0.12    0.00   10.59 ^ repeater4/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.18   10.77 ^ repeater4/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net282 (net)
                  0.12    0.00   10.77 ^ repeater3/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   10.94 ^ repeater3/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net281 (net)
                  0.12    0.00   10.94 ^ _10470_/A1 (sky130_fd_sc_hd__mux2_2)
                  0.09    0.20   11.15 ^ _10470_/X (sky130_fd_sc_hd__mux2_2)
     1    0.02                           _02866_ (net)
                  0.09    0.00   11.15 ^ repeater1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.12    0.17   11.31 ^ repeater1/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net279 (net)
                  0.12    0.00   11.31 ^ _10471_/A (sky130_fd_sc_hd__buf_1)
                  0.07    0.12   11.43 ^ _10471_/X (sky130_fd_sc_hd__buf_1)
     1    0.01                           game.board_clk (net)
                  0.07    0.00   11.43 ^ repeater2/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.18   11.61 ^ repeater2/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net280 (net)
                  0.15    0.00   11.61 ^ clkbuf_0_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.07    0.18   11.78 ^ clkbuf_0_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.05                           clknet_0_game.board_clk (net)
                  0.07    0.00   11.78 ^ clkbuf_2_2__f_game.board_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.14   11.92 ^ clkbuf_2_2__f_game.board_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.03                           clknet_2_2__leaf_game.board_clk (net)
                  0.06    0.00   11.92 ^ _16570_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.25   11.67   clock uncertainty
                          0.19   11.86   clock reconvergence pessimism
                          0.22   12.08   library recovery time
                                 12.08   data required time
-----------------------------------------------------------------------------
                                 12.08   data required time
                                 -3.29   data arrival time
-----------------------------------------------------------------------------
                                  8.79   slack (MET)


Startpoint: _16813_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _16813_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.12    0.78    0.78 ^ _16813_/Q (sky130_fd_sc_hd__dfstp_4)
     3    0.04                           game.color.p2_x[3] (net)
                  0.12    0.00    0.78 ^ _09665_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.22    1.01 ^ _09665_/X (sky130_fd_sc_hd__a21o_2)
     5    0.02                           _02195_ (net)
                  0.13    0.00    1.01 ^ _09701_/B (sky130_fd_sc_hd__and4_2)
                  0.17    0.36    1.36 ^ _09701_/X (sky130_fd_sc_hd__and4_2)
     4    0.03                           _02231_ (net)
                  0.17    0.00    1.36 ^ _09702_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    1.59 ^ _09702_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _02232_ (net)
                  0.14    0.00    1.59 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.53    2.12 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.12 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.26 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.26 ^ _09733_/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.22    2.48 ^ _09733_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _02263_ (net)
                  0.15    0.00    2.48 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.08    2.56 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.56 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.08    0.54    3.10 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.08    0.00    3.10 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.81 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.81 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.41    4.21 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.08    0.00    4.21 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.20    4.42 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     1    0.03                           _03350_ (net)
                  0.10    0.00    4.42 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.29    0.32    4.74 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     1    0.04                           _03367_ (net)
                  0.29    0.01    4.74 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.14    4.88 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     1    0.02                           _03373_ (net)
                  0.10    0.00    4.89 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.24    0.77    5.66 v _11293_/X (sky130_fd_sc_hd__or4_4)
     4    0.11                           _03662_ (net)
                  0.25    0.03    5.69 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.24    5.93 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.93 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.16 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.16 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.13    0.23    6.39 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.13    0.00    6.39 ^ _11882_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.18    0.23    6.62 ^ _11882_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04251_ (net)
                  0.18    0.00    6.62 ^ _14312_/A (sky130_fd_sc_hd__nor3_1)
                  0.07    0.09    6.71 v _14312_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _06680_ (net)
                  0.07    0.00    6.71 v _14313_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.03    0.19    6.90 v _14313_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _06681_ (net)
                  0.03    0.00    6.90 v _14314_/B1_N (sky130_fd_sc_hd__o21bai_2)
                  0.08    0.22    7.11 v _14314_/Y (sky130_fd_sc_hd__o21bai_2)
     2    0.01                           _06682_ (net)
                  0.08    0.00    7.11 v _14368_/C1 (sky130_fd_sc_hd__a211o_1)
                  0.06    0.26    7.37 v _14368_/X (sky130_fd_sc_hd__a211o_1)
     1    0.00                           _06734_ (net)
                  0.06    0.00    7.37 v _14369_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.33    0.46    7.83 v _14369_/X (sky130_fd_sc_hd__o21a_4)
     2    0.26                           net9 (net)
                  0.35    0.07    7.89 v _17158_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.20    8.09 v _17158_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net16 (net)
                  0.03    0.00    8.09 v output16/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    8.28 v output16/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[4] (net)
                  0.09    0.00    8.28 v la_data_out[4] (out)
                                  8.28   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.53   slack (VIOLATED)



===========================================================================
report_checks --slack_max -0.01
============================================================================
Startpoint: _16813_ (rising edge-triggered flip-flop)
Endpoint: la_data_out[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.27    0.00    0.00 ^ _16813_/CLK (sky130_fd_sc_hd__dfstp_4)
                  0.12    0.78    0.78 ^ _16813_/Q (sky130_fd_sc_hd__dfstp_4)
     3    0.04                           game.color.p2_x[3] (net)
                  0.12    0.00    0.78 ^ _09665_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.22    1.01 ^ _09665_/X (sky130_fd_sc_hd__a21o_2)
     5    0.02                           _02195_ (net)
                  0.13    0.00    1.01 ^ _09701_/B (sky130_fd_sc_hd__and4_2)
                  0.17    0.36    1.36 ^ _09701_/X (sky130_fd_sc_hd__and4_2)
     4    0.03                           _02231_ (net)
                  0.17    0.00    1.36 ^ _09702_/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    1.59 ^ _09702_/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           _02232_ (net)
                  0.14    0.00    1.59 ^ _09707_/C_N (sky130_fd_sc_hd__or3b_2)
                  0.11    0.53    2.12 v _09707_/X (sky130_fd_sc_hd__or3b_2)
     2    0.01                           _02237_ (net)
                  0.11    0.00    2.12 v _09723_/A (sky130_fd_sc_hd__nand2_1)
                  0.12    0.14    2.26 ^ _09723_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _02253_ (net)
                  0.12    0.00    2.26 ^ _09733_/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.22    2.48 ^ _09733_/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           _02263_ (net)
                  0.15    0.00    2.48 ^ _10949_/B (sky130_fd_sc_hd__nor2_1)
                  0.05    0.08    2.56 v _10949_/Y (sky130_fd_sc_hd__nor2_1)
     2    0.01                           _03318_ (net)
                  0.05    0.00    2.56 v _10978_/A (sky130_fd_sc_hd__or4b_1)
                  0.08    0.54    3.10 v _10978_/X (sky130_fd_sc_hd__or4b_1)
     1    0.00                           _03347_ (net)
                  0.08    0.00    3.10 v _10979_/C (sky130_fd_sc_hd__or4b_2)
                  0.14    0.71    3.81 v _10979_/X (sky130_fd_sc_hd__or4b_2)
     2    0.01                           _03348_ (net)
                  0.14    0.00    3.81 v _10980_/B1 (sky130_fd_sc_hd__a311o_1)
                  0.08    0.41    4.21 v _10980_/X (sky130_fd_sc_hd__a311o_1)
     1    0.01                           _03349_ (net)
                  0.08    0.00    4.21 v _10981_/C1 (sky130_fd_sc_hd__o221a_2)
                  0.10    0.20    4.42 v _10981_/X (sky130_fd_sc_hd__o221a_2)
     1    0.03                           _03350_ (net)
                  0.10    0.00    4.42 v _10998_/A1 (sky130_fd_sc_hd__o21bai_4)
                  0.29    0.32    4.74 ^ _10998_/Y (sky130_fd_sc_hd__o21bai_4)
     1    0.04                           _03367_ (net)
                  0.29    0.01    4.74 ^ _11004_/A2 (sky130_fd_sc_hd__a211oi_4)
                  0.10    0.14    4.88 v _11004_/Y (sky130_fd_sc_hd__a211oi_4)
     1    0.02                           _03373_ (net)
                  0.10    0.00    4.89 v _11293_/A (sky130_fd_sc_hd__or4_4)
                  0.24    0.77    5.66 v _11293_/X (sky130_fd_sc_hd__or4_4)
     4    0.11                           _03662_ (net)
                  0.25    0.03    5.69 v _11647_/B1 (sky130_fd_sc_hd__o31a_1)
                  0.10    0.24    5.93 v _11647_/X (sky130_fd_sc_hd__o31a_1)
     3    0.01                           _04016_ (net)
                  0.10    0.00    5.93 v _11648_/B1_N (sky130_fd_sc_hd__a21bo_1)
                  0.06    0.23    6.16 ^ _11648_/X (sky130_fd_sc_hd__a21bo_1)
     1    0.01                           _04017_ (net)
                  0.06    0.00    6.16 ^ _11649_/A3 (sky130_fd_sc_hd__a311o_1)
                  0.13    0.23    6.39 ^ _11649_/X (sky130_fd_sc_hd__a311o_1)
     3    0.01                           _04018_ (net)
                  0.13    0.00    6.39 ^ _11882_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.18    0.23    6.62 ^ _11882_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04251_ (net)
                  0.18    0.00    6.62 ^ _14312_/A (sky130_fd_sc_hd__nor3_1)
                  0.07    0.09    6.71 v _14312_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.00                           _06680_ (net)
                  0.07    0.00    6.71 v _14313_/B1 (sky130_fd_sc_hd__a31o_1)
                  0.03    0.19    6.90 v _14313_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _06681_ (net)
                  0.03    0.00    6.90 v _14314_/B1_N (sky130_fd_sc_hd__o21bai_2)
                  0.08    0.22    7.11 v _14314_/Y (sky130_fd_sc_hd__o21bai_2)
     2    0.01                           _06682_ (net)
                  0.08    0.00    7.11 v _14368_/C1 (sky130_fd_sc_hd__a211o_1)
                  0.06    0.26    7.37 v _14368_/X (sky130_fd_sc_hd__a211o_1)
     1    0.00                           _06734_ (net)
                  0.06    0.00    7.37 v _14369_/A2 (sky130_fd_sc_hd__o21a_4)
                  0.33    0.46    7.83 v _14369_/X (sky130_fd_sc_hd__o21a_4)
     2    0.26                           net9 (net)
                  0.35    0.07    7.89 v _17158_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.20    8.09 v _17158_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           net16 (net)
                  0.03    0.00    8.09 v output16/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    8.28 v output16/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           la_data_out[4] (net)
                  0.09    0.00    8.28 v la_data_out[4] (out)
                                  8.28   data arrival time

                         10.00   10.00   clock wb_clk_i (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.53   slack (VIOLATED)


check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns -3.26
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns -0.53
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack -0.53

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack -0.01
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock wb_clk_i
Latency      CRPR       Skew
_16722_/CLK ^
   3.26
_16568_/CLK ^
   1.92      0.00       1.34

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             3.37e-04   2.05e-04   3.42e-09   5.42e-04  37.8%
Combinational          3.48e-04   5.45e-04   3.50e-08   8.93e-04  62.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.85e-04   7.50e-04   3.85e-08   1.44e-03 100.0%
                          47.7%      52.3%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 108001 u^2 7% utilization.
area_report_end
