Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 00:13:39 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.652        0.000                      0                 1033        0.117        0.000                      0                 1033        3.000        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.652        0.000                      0                  108        0.117        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              81.810        0.000                      0                  925        0.128        0.000                      0                  925       49.500        0.000                       0                   366  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.704ns (25.576%)  route 2.049ns (74.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.423    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  bseg_driver/ctr/D_ctr_q[0]_i_5__4/O
                         net (fo=1, routed)           0.573     7.120    bseg_driver/ctr/D_ctr_q[0]_i_5__4_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.244 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     7.903    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.555    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  6.652    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.704ns (25.576%)  route 2.049ns (74.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.423    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  bseg_driver/ctr/D_ctr_q[0]_i_5__4/O
                         net (fo=1, routed)           0.573     7.120    bseg_driver/ctr/D_ctr_q[0]_i_5__4_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.244 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     7.903    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.555    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  6.652    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.704ns (25.576%)  route 2.049ns (74.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.423    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  bseg_driver/ctr/D_ctr_q[0]_i_5__4/O
                         net (fo=1, routed)           0.573     7.120    bseg_driver/ctr/D_ctr_q[0]_i_5__4_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.244 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     7.903    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.555    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  6.652    

Slack (MET) :             6.652ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.704ns (25.576%)  route 2.049ns (74.424%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.423    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  bseg_driver/ctr/D_ctr_q[0]_i_5__4/O
                         net (fo=1, routed)           0.573     7.120    bseg_driver/ctr/D_ctr_q[0]_i_5__4_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.244 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     7.903    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.555    bseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  6.652    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.692%)  route 2.147ns (75.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.816     6.429    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X56Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.553 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.661     7.214    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.338 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.669     8.008    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453    14.858    timerseg_driver/ctr/clk
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.666    timerseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.692%)  route 2.147ns (75.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.816     6.429    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X56Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.553 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.661     7.214    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.338 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.669     8.008    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453    14.858    timerseg_driver/ctr/clk
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.666    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.692%)  route 2.147ns (75.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.816     6.429    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X56Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.553 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.661     7.214    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.338 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.669     8.008    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453    14.858    timerseg_driver/ctr/clk
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.666    timerseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.658ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.704ns (24.692%)  route 2.147ns (75.308%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.816     6.429    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X56Y45         LUT4 (Prop_lut4_I0_O)        0.124     6.553 f  timerseg_driver/ctr/D_ctr_q[0]_i_4__9/O
                         net (fo=1, routed)           0.661     7.214    timerseg_driver/ctr/D_ctr_q[0]_i_4__9_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I2_O)        0.124     7.338 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.669     8.008    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.453    14.858    timerseg_driver/ctr/clk
    SLICE_X57Y46         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X57Y46         FDRE (Setup_fdre_C_R)       -0.429    14.666    timerseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  6.658    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.704ns (25.720%)  route 2.033ns (74.280%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.423    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  bseg_driver/ctr/D_ctr_q[0]_i_5__4/O
                         net (fo=1, routed)           0.573     7.120    bseg_driver/ctr/D_ctr_q[0]_i_5__4_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.244 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.644     7.888    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    14.555    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.704ns (25.720%)  route 2.033ns (74.280%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.566     5.150    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.606 r  bseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.816     6.423    bseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X37Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  bseg_driver/ctr/D_ctr_q[0]_i_5__4/O
                         net (fo=1, routed)           0.573     7.120    bseg_driver/ctr/D_ctr_q[0]_i_5__4_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.124     7.244 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.644     7.888    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436    14.840    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.179    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    14.555    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -7.888    
  -------------------------------------------------------------------
                         slack                                  6.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.997    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_7
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     2.008    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_5
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     2.033    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_4
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     2.033    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_6
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.982    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     2.036    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_7
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.982    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.047 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     2.047    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_5
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.982    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.072 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[1]
                         net (fo=1, routed)           0.000     2.072    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_6
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.982    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.072 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/O[3]
                         net (fo=1, routed)           0.000     2.072    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_4
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y51         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.982    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.021 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     2.021    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 r  bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.075    bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.469ns (77.733%)  route 0.134ns (22.267%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    bseg_driver/ctr/clk
    SLICE_X36Y49         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.134     1.782    bseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.943    bseg_driver/ctr/D_ctr_q_reg[4]_i_1__8_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     1.982    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__8_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.021 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.000     2.021    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.111 r  bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.111    bseg_driver/ctr/D_ctr_q_reg[16]_i_1__1_n_6
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.020    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.105     1.880    bseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y41   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X45Y45   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y41   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y43   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       81.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.810ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.282ns  (logic 2.718ns (15.728%)  route 14.564ns (84.272%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.743 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.743    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.077 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.499    15.576    sm/ram_reg_i_23_1[3]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.303    15.879 f  sm/ram_reg_i_64/O
                         net (fo=1, routed)           0.667    16.546    sm/ram_reg_i_64_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.670 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.189    17.858    sm/D_registers_q_reg[3][9]
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.152    18.010 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.824    18.834    brams/bram2/ram_reg_0[9]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.768   100.644    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.644    
                         arrival time                         -18.834    
  -------------------------------------------------------------------
                         slack                                 81.810    

Slack (MET) :             81.979ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.091ns  (logic 2.706ns (15.833%)  route 14.385ns (84.167%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.832 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.659    15.491    alum/data1[7]
    SLICE_X44Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.825 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.441    16.266    sm/ram_reg_10
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.592 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           1.165    17.757    sm/D_states_q_reg[1]_7
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.152    17.909 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.734    18.643    brams/bram2/ram_reg_0[7]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790   100.622    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.622    
                         arrival time                         -18.643    
  -------------------------------------------------------------------
                         slack                                 81.979    

Slack (MET) :             82.101ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.969ns  (logic 2.622ns (15.452%)  route 14.347ns (84.548%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.076    14.078    alum/M_alum_a[4]
    SLICE_X47Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.604 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/out_sig0_carry__0_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.843 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.671    15.514    sm/ram_reg_i_23_0[4]
    SLICE_X46Y56         LUT4 (Prop_lut4_I1_O)        0.302    15.816 r  sm/ram_reg_i_62/O
                         net (fo=1, routed)           0.669    16.486    sm/ram_reg_i_62_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.610 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.954    17.564    sm/D_registers_q_reg[5][10]
    SLICE_X46Y52         LUT5 (Prop_lut5_I4_O)        0.152    17.716 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.805    18.521    brams/bram2/ram_reg_0[10]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790   100.622    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.622    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                 82.101    

Slack (MET) :             82.141ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.153ns  (logic 2.678ns (15.612%)  route 14.475ns (84.388%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615    14.832 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.659    15.491    alum/data1[7]
    SLICE_X44Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.825 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.441    16.266    sm/ram_reg_10
    SLICE_X44Y55         LUT6 (Prop_lut6_I5_O)        0.326    16.592 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           1.165    17.757    display/ram_reg_12
    SLICE_X46Y53         LUT5 (Prop_lut5_I3_O)        0.124    17.881 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.824    18.705    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram1/clk_out1
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -18.705    
  -------------------------------------------------------------------
                         slack                                 82.141    

Slack (MET) :             82.199ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        17.095ns  (logic 2.690ns (15.735%)  route 14.405ns (84.265%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.743 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.743    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.077 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.499    15.576    sm/ram_reg_i_23_1[3]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.303    15.879 f  sm/ram_reg_i_64/O
                         net (fo=1, routed)           0.667    16.546    sm/ram_reg_i_64_n_0
    SLICE_X44Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.670 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.189    17.858    display/ram_reg_4
    SLICE_X47Y51         LUT5 (Prop_lut5_I2_O)        0.124    17.982 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.665    18.647    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram1/clk_out1
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -18.647    
  -------------------------------------------------------------------
                         slack                                 82.199    

Slack (MET) :             82.275ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.816ns  (logic 2.717ns (16.157%)  route 14.099ns (83.843%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.743 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.743    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.857    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.079 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.661    15.740    sm/ram_reg_i_18_0[0]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.299    16.039 r  sm/ram_reg_i_50/O
                         net (fo=1, routed)           0.280    16.319    sm/ram_reg_i_50_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.443 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.958    17.401    sm/D_states_q_reg[0]_2
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.153    17.554 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.814    18.368    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.769   100.643    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.643    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                 82.275    

Slack (MET) :             82.407ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.684ns  (logic 2.415ns (14.475%)  route 14.269ns (85.525%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    14.773 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.948    15.721    alum/data1[6]
    SLICE_X46Y53         LUT3 (Prop_lut3_I0_O)        0.302    16.023 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.399    16.422    sm/ram_reg_19
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124    16.546 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.812    17.358    sm/D_states_q_reg[1]_8
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.154    17.512 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.724    18.236    brams/bram2/ram_reg_0[6]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769   100.643    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.643    
                         arrival time                         -18.236    
  -------------------------------------------------------------------
                         slack                                 82.407    

Slack (MET) :             82.458ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.628ns  (logic 2.478ns (14.903%)  route 14.150ns (85.097%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.743 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.743    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.965 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.791    15.756    sm/ram_reg_i_23_1[2]
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.299    16.055 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.156    17.211    sm/ram_reg_i_26_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I4_O)        0.152    17.363 r  sm/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.817    18.180    brams/bram2/ram_reg_0[8]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram2/clk_out1
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774   100.638    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.638    
                         arrival time                         -18.180    
  -------------------------------------------------------------------
                         slack                                 82.458    

Slack (MET) :             82.489ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.805ns  (logic 2.594ns (15.436%)  route 14.211ns (84.564%))
  Logic Levels:           10  (CARRY4=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.076    14.078    alum/M_alum_a[4]
    SLICE_X47Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.604 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.604    alum/out_sig0_carry__0_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.843 r  alum/out_sig0_carry__1/O[2]
                         net (fo=1, routed)           0.671    15.514    sm/ram_reg_i_23_0[4]
    SLICE_X46Y56         LUT4 (Prop_lut4_I1_O)        0.302    15.816 r  sm/ram_reg_i_62/O
                         net (fo=1, routed)           0.669    16.486    sm/ram_reg_i_62_n_0
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.610 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.954    17.564    display/ram_reg_10
    SLICE_X46Y52         LUT5 (Prop_lut5_I3_O)        0.124    17.688 r  display/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.670    18.357    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram1/clk_out1
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -18.357    
  -------------------------------------------------------------------
                         slack                                 82.489    

Slack (MET) :             82.504ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        16.790ns  (logic 2.688ns (16.009%)  route 14.102ns (83.991%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 101.483 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X39Y57         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[7]/Q
                         net (fo=142, routed)         2.930     4.938    sm/D_states_q_reg[7]_0[2]
    SLICE_X41Y64         LUT4 (Prop_lut4_I3_O)        0.119     5.057 f  sm/D_decrease_timer_q_i_4/O
                         net (fo=33, routed)          2.579     7.636    sm/D_decrease_timer_q_i_4_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I1_O)        0.332     7.968 r  sm/ram_reg_i_106/O
                         net (fo=2, routed)           0.777     8.745    sm/ram_reg_i_106_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.869 r  sm/out_sig0_carry_i_30/O
                         net (fo=1, routed)           1.135    10.004    sm/out_sig0_carry_i_30_n_0
    SLICE_X31Y63         LUT6 (Prop_lut6_I5_O)        0.124    10.128 r  sm/out_sig0_carry_i_10/O
                         net (fo=61, routed)          2.750    12.878    sm/M_sm_ra1[2]
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.002 r  sm/out_sig0_carry__0_i_4/O
                         net (fo=9, routed)           1.215    14.217    alum/M_alum_a[4]
    SLICE_X45Y55         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.743 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.743    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.857 r  alum/out_sig0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.857    alum/out_sig0_inferred__0/i__carry__1_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.079 r  alum/out_sig0_inferred__0/i__carry__2/O[0]
                         net (fo=1, routed)           0.661    15.740    sm/ram_reg_i_18_0[0]
    SLICE_X44Y57         LUT4 (Prop_lut4_I3_O)        0.299    16.039 r  sm/ram_reg_i_50/O
                         net (fo=1, routed)           0.280    16.319    sm/ram_reg_i_50_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.443 r  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.958    17.401    display/ram_reg_6
    SLICE_X45Y52         LUT5 (Prop_lut5_I3_O)        0.124    17.525 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.818    18.342    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.483   101.483    brams/bram1/clk_out1
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.561    
                         clock uncertainty           -0.149   101.412    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   100.846    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.846    
                         arrival time                         -18.342    
  -------------------------------------------------------------------
                         slack                                 82.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.589     0.589    forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.787    forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.858     0.858    forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.071     0.660    forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.586     0.586    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.784    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.854     0.854    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.586    
    SLICE_X58Y67         FDRE (Hold_fdre_C_D)         0.071     0.657    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.589     0.589    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.795    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.858     0.858    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X62Y63         FDRE (Hold_fdre_C_D)         0.075     0.664    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.586     0.586    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.792    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.854     0.854    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.586    
    SLICE_X58Y67         FDRE (Hold_fdre_C_D)         0.075     0.661    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y68         FDRE                                         r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.777    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X54Y68         FDRE                                         r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.825     0.825    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y68         FDRE                                         r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.557    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.060     0.617    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.060     0.652    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.053     0.645    forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            gamecounter/D_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.562     0.562    gamecounter/clk_out1
    SLICE_X50Y60         FDRE                                         r  gamecounter/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  gamecounter/D_ctr_q_reg[8]/Q
                         net (fo=3, routed)           0.073     0.799    gamecounter/D_ctr_q_reg[8]
    SLICE_X51Y60         LUT5 (Prop_lut5_I4_O)        0.045     0.844 r  gamecounter/D_ctr_q[9]_i_2/O
                         net (fo=1, routed)           0.000     0.844    gamecounter/p_0_in[9]
    SLICE_X51Y60         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.832     0.832    gamecounter/clk_out1
    SLICE_X51Y60         FDRE                                         r  gamecounter/D_ctr_q_reg[9]/C
                         clock pessimism             -0.258     0.575    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.091     0.666    gamecounter/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.939%)  route 0.346ns (65.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    sr1/clk_out1
    SLICE_X36Y65         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.346     1.044    sr1/D_waddr_q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.089 r  sr1/D_mem_q[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.089    sr1/D_mem_q[1][1]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  sr1/D_mem_q_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.822     0.822    sr1/clk_out1
    SLICE_X35Y65         FDRE                                         r  sr1/D_mem_q_reg[1][1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.092     0.910    sr1/D_mem_q_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/D_mem_q_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.873%)  route 0.347ns (65.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    sr1/clk_out1
    SLICE_X36Y65         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.347     1.045    sr1/D_waddr_q[1]
    SLICE_X35Y65         LUT5 (Prop_lut5_I3_O)        0.045     1.090 r  sr1/D_mem_q[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.090    sr1/D_mem_q[0][1]_i_1_n_0
    SLICE_X35Y65         FDRE                                         r  sr1/D_mem_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.822     0.822    sr1/clk_out1
    SLICE_X35Y65         FDRE                                         r  sr1/D_mem_q_reg[0][1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X35Y65         FDRE (Hold_fdre_C_D)         0.091     0.909    sr1/D_mem_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y20     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y21     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y60     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y57     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y53     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y57     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y57     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y60     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y57     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y57     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 0.642ns (15.727%)  route 3.440ns (84.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.661     5.707    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 0.642ns (15.727%)  route 3.440ns (84.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.661     5.707    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 0.642ns (15.727%)  route 3.440ns (84.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.661     5.707    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.082ns  (logic 0.642ns (15.727%)  route 3.440ns (84.273%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.661     5.707    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.446     4.851    bseg_driver/ctr/clk
    SLICE_X36Y48         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[3]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 0.642ns (15.732%)  route 3.439ns (84.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     5.706    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 0.642ns (15.732%)  route 3.439ns (84.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     5.706    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 0.642ns (15.732%)  route 3.439ns (84.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     5.706    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.081ns  (logic 0.642ns (15.732%)  route 3.439ns (84.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.780     4.923    bseg_driver/ctr/Q[0]
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.047 r  bseg_driver/ctr/D_ctr_q[0]_i_1__8/O
                         net (fo=18, routed)          0.659     5.706    bseg_driver/ctr/D_ctr_q[0]_i_1__8_n_0
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.840    bseg_driver/ctr/clk
    SLICE_X36Y50         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 0.642ns (15.760%)  route 3.432ns (84.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.754     4.897    aseg_driver/ctr/Q[0]
    SLICE_X44Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.021 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.677     5.699    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X45Y43         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448     4.853    aseg_driver/ctr/clk
    SLICE_X45Y43         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 0.642ns (15.760%)  route 3.432ns (84.240%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.625     1.625    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.518     2.143 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.754     4.897    aseg_driver/ctr/Q[0]
    SLICE_X44Y43         LUT5 (Prop_lut5_I0_O)        0.124     5.021 r  aseg_driver/ctr/D_ctr_q[0]_i_1__7/O
                         net (fo=18, routed)          0.677     5.699    aseg_driver/ctr/D_ctr_q[0]_i_1__7_n_0
    SLICE_X45Y43         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.448     4.853    aseg_driver/ctr/clk
    SLICE_X45Y43         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.438%)  route 0.814ns (79.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.164     1.614    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.837     2.027    timerseg_driver/ctr/clk
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.438%)  route 0.814ns (79.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.164     1.614    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.837     2.027    timerseg_driver/ctr/clk
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.438%)  route 0.814ns (79.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.164     1.614    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.837     2.027    timerseg_driver/ctr/clk
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.438%)  route 0.814ns (79.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.164     1.614    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.837     2.027    timerseg_driver/ctr/clk
    SLICE_X57Y45         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.209ns (19.835%)  route 0.845ns (80.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.195     1.645    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.209ns (19.835%)  route 0.845ns (80.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.195     1.645    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.209ns (19.835%)  route 0.845ns (80.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.195     1.645    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.054ns  (logic 0.209ns (19.835%)  route 0.845ns (80.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.195     1.645    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.838     2.028    timerseg_driver/ctr/clk
    SLICE_X57Y47         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.415%)  route 0.867ns (80.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.218     1.668    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.837     2.027    timerseg_driver/ctr/clk
    SLICE_X57Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.415%)  route 0.867ns (80.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.435ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.649     1.405    timerseg_driver/ctr/D_ctr_q_reg[17]_2[0]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.450 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__9/O
                         net (fo=18, routed)          0.218     1.668    timerseg_driver/ctr/D_ctr_q[0]_i_1__9_n_0
    SLICE_X57Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.837     2.027    timerseg_driver/ctr/clk
    SLICE_X57Y44         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.951ns  (logic 4.713ns (39.434%)  route 7.238ns (60.566%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y48         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.332     6.945    timerseg_driver/ctr/S[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.069 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.958     8.027    L_reg/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.151 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.961     9.112    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.236 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.456     9.692    L_reg/D_ctr_q_reg[16]_1
    SLICE_X54Y46         LUT4 (Prop_lut4_I2_O)        0.117     9.809 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.530    13.339    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.768    17.107 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.107    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.819ns  (logic 4.767ns (40.337%)  route 7.052ns (59.663%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y48         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.332     6.945    timerseg_driver/ctr/S[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.069 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.958     8.027    L_reg/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.151 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.961     9.112    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.236 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.840    10.076    timerseg_driver/ctr/timerseg[9]_0
    SLICE_X54Y46         LUT4 (Prop_lut4_I3_O)        0.153    10.229 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.960    13.189    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.786    16.975 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.975    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.692ns  (logic 4.499ns (38.479%)  route 7.193ns (61.521%))
  Logic Levels:           5  (LUT3=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y48         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.332     6.945    timerseg_driver/ctr/S[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.069 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.958     8.027    L_reg/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.151 r  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.961     9.112    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.236 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.445     9.681    L_reg/D_ctr_q_reg[16]_1
    SLICE_X54Y46         LUT3 (Prop_lut3_I2_O)        0.124     9.805 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.496    13.301    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    16.848 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.848    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.562ns  (logic 4.948ns (42.796%)  route 6.614ns (57.204%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.000     6.594    L_reg/M_ctr_value_0[1]
    SLICE_X35Y50         LUT6 (Prop_lut6_I3_O)        0.124     6.718 r  L_reg/bseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.943     7.662    L_reg/bseg_OBUF[10]_inst_i_33_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.146     7.808 r  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=1, routed)           0.469     8.277    L_reg/bseg_OBUF[10]_inst_i_16_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.328     8.605 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.194     9.799    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.146     9.945 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.007    12.952    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.748    16.700 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.700    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.451ns  (logic 4.930ns (43.051%)  route 6.521ns (56.949%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.567     5.151    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.184     6.791    aseg_driver/ctr/S[0]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.154     6.945 f  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.691     7.636    L_reg/aseg_OBUF[10]_inst_i_5_0[1]
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.327     7.963 f  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.835     8.798    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.922 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.878     9.800    L_reg/D_ctr_q_reg[16]_0
    SLICE_X41Y41         LUT3 (Prop_lut3_I1_O)        0.150     9.950 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.934    12.884    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.719    16.602 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.602    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 4.722ns (41.439%)  route 6.673ns (58.561%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y48         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.332     6.945    timerseg_driver/ctr/S[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.069 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.958     8.027    L_reg/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.151 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.961     9.112    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.236 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.445     9.681    L_reg/D_ctr_q_reg[16]_1
    SLICE_X54Y46         LUT4 (Prop_lut4_I0_O)        0.116     9.797 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.976    12.773    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.778    16.551 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.551    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.390ns  (logic 4.478ns (39.314%)  route 6.912ns (60.686%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.572     5.156    timerseg_driver/ctr/clk
    SLICE_X57Y48         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.456     5.612 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.332     6.945    timerseg_driver/ctr/S[1]
    SLICE_X53Y45         LUT3 (Prop_lut3_I2_O)        0.124     7.069 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_24/O
                         net (fo=2, routed)           0.958     8.027    L_reg/timerseg_OBUF[10]_inst_i_2_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.151 f  L_reg/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.961     9.112    L_reg/timerseg_OBUF[10]_inst_i_8_n_0
    SLICE_X55Y45         LUT6 (Prop_lut6_I3_O)        0.124     9.236 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.456     9.692    L_reg/D_ctr_q_reg[16]_1
    SLICE_X54Y46         LUT4 (Prop_lut4_I0_O)        0.124     9.816 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.204    13.020    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    16.546 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.546    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.317ns  (logic 4.726ns (41.756%)  route 6.591ns (58.244%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.325     6.919    bseg_driver/ctr/S[1]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.152     7.071 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.507     7.578    L_reg/bseg_OBUF[10]_inst_i_5_0[1]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.326     7.904 r  L_reg/bseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.582     8.487    L_reg/bseg_OBUF[10]_inst_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.611 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.181     9.792    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I2_O)        0.124     9.916 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.996    12.911    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    16.455 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.455    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.282ns  (logic 4.952ns (43.894%)  route 6.330ns (56.106%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          1.325     6.919    bseg_driver/ctr/S[1]
    SLICE_X33Y49         LUT2 (Prop_lut2_I1_O)        0.152     7.071 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.507     7.578    L_reg/bseg_OBUF[10]_inst_i_5_0[1]
    SLICE_X32Y49         LUT6 (Prop_lut6_I1_O)        0.326     7.904 r  L_reg/bseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           0.582     8.487    L_reg/bseg_OBUF[10]_inst_i_8_n_0
    SLICE_X30Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.611 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.162     9.773    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.153     9.926 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.753    12.679    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    16.420 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.420    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.209ns  (logic 4.941ns (44.081%)  route 6.268ns (55.919%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.567     5.151    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.456     5.607 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=14, routed)          1.184     6.791    aseg_driver/ctr/S[0]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.154     6.945 f  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.691     7.636    L_reg/aseg_OBUF[10]_inst_i_5_0[1]
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.327     7.963 f  L_reg/aseg_OBUF[10]_inst_i_17/O
                         net (fo=1, routed)           0.835     8.798    L_reg/aseg_OBUF[10]_inst_i_17_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     8.922 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.840     9.762    aseg_driver/ctr/aseg[9]_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.154     9.916 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.718    12.634    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.726    16.360 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.360    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.472ns (55.725%)  route 1.170ns (44.275%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.309     1.958    aseg_driver/ctr/S[1]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.049     2.007 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.860     2.867    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.282     4.149 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.149    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.437ns (53.967%)  route 1.226ns (46.033%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    timerseg_driver/ctr/clk
    SLICE_X57Y48         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.654 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          0.310     1.963    timerseg_driver/ctr/S[0]
    SLICE_X55Y45         LUT2 (Prop_lut2_I0_O)        0.045     2.008 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.916     2.925    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.251     4.176 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.176    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.706ns  (logic 1.393ns (51.470%)  route 1.313ns (48.530%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.453     2.101    aseg_driver/ctr/S[1]
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.146 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.861     3.007    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.213 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.213    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.432ns (52.823%)  route 1.279ns (47.177%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.316     1.962    bseg_driver/ctr/S[1]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.007 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.963     2.971    bseg_OBUF[8]
    R1                   OBUF (Prop_obuf_I_O)         1.246     4.217 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.217    bseg[8]
    R1                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.733ns  (logic 1.494ns (54.647%)  route 1.240ns (45.353%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.308     1.957    aseg_driver/ctr/S[1]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.002 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.275     2.277    L_reg/aseg[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     2.322 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.656     2.978    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.263     4.241 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.241    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.456ns (52.676%)  route 1.308ns (47.324%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.308     1.957    aseg_driver/ctr/S[1]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.002 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.235     2.237    aseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X41Y41         LUT4 (Prop_lut4_I2_O)        0.045     2.282 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.765     3.047    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     4.272 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.272    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.496ns (53.369%)  route 1.307ns (46.631%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    bseg_driver/ctr/clk
    SLICE_X36Y52         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.316     1.962    bseg_driver/ctr/S[1]
    SLICE_X37Y49         LUT2 (Prop_lut2_I1_O)        0.046     2.008 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.992     3.000    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.309     4.309 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.309    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.810ns  (logic 1.439ns (51.199%)  route 1.371ns (48.801%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.308     1.957    aseg_driver/ctr/S[1]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.002 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.275     2.277    L_reg/aseg[1]
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.045     2.322 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.788     3.110    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.318 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.318    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.461ns (51.682%)  route 1.366ns (48.318%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.508    aseg_driver/ctr/clk
    SLICE_X45Y45         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=14, routed)          0.308     1.957    aseg_driver/ctr/S[1]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.002 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.234     2.236    aseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X41Y41         LUT4 (Prop_lut4_I3_O)        0.045     2.281 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.824     3.104    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.230     4.334 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.334    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.490ns (52.724%)  route 1.336ns (47.276%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.569     1.513    timerseg_driver/ctr/clk
    SLICE_X57Y48         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y48         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.388     2.042    timerseg_driver/ctr/S[1]
    SLICE_X53Y46         LUT2 (Prop_lut2_I0_O)        0.046     2.088 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.948     3.036    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.303     4.339 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.339    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.213ns  (logic 11.825ns (34.562%)  route 22.388ns (65.438%))
  Logic Levels:           30  (CARRY4=8 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          1.534     3.607    L_reg/M_aseg_driver_value[7]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.152     3.759 f  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.829     4.588    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.354     4.942 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.842     5.783    L_reg/L_4f49e80b_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.326     6.109 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.722     6.831    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  L_reg/L_4f49e80b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.842     7.825    L_reg/L_4f49e80b_remainder0__0_carry_i_9_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.157 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.690 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.690    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.130 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.871    10.001    L_reg/L_4f49e80b_remainder0[9]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.306    10.307 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.495    11.802    L_reg/i__carry_i_18__0_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.152    11.954 f  L_reg/i__carry_i_23__0/O
                         net (fo=11, routed)          0.873    12.827    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.354    13.181 r  L_reg/i__carry_i_31/O
                         net (fo=4, routed)           0.652    13.833    L_reg/i__carry_i_31_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    14.159 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.843    15.002    L_reg/i__carry_i_14_n_0
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.126 f  L_reg/i__carry_i_15/O
                         net (fo=2, routed)           1.081    16.207    L_reg/i__carry_i_15_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.359 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.539    16.898    aseg_driver/decimal_renderer/i__carry__0_i_13__0[0]
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.626 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.626    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.865 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.026    18.891    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.302    19.193 r  L_reg/i__carry_i_26/O
                         net (fo=11, routed)          0.837    20.030    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.154 f  L_reg/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.807    20.961    L_reg/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.152    21.113 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.813    21.926    L_reg/i__carry_i_19_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.326    22.252 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.816    23.068    L_reg/i__carry_i_9__0_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.124    23.192 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    23.704    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.089 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.089    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.203 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.203    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.516 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    25.378    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.306    25.684 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.430    26.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.124    26.238 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.796    27.035    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150    27.185 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.681    27.865    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.348    28.213 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.752    28.966    L_reg/aseg[1]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.150    29.116 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.934    32.049    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.719    35.768 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.768    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.966ns  (logic 10.326ns (30.401%)  route 23.640ns (69.599%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=2 LUT4=5 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=10, routed)          1.335     3.408    L_reg/M_bseg_driver_value[7]
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     3.532 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.606     4.138    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  L_reg/L_4f49e80b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.834     5.096    L_reg/L_4f49e80b_remainder0__0_carry_i_18__0_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  L_reg/L_4f49e80b_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.852     6.073    L_reg/L_4f49e80b_remainder0__0_carry_i_11_n_0
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.197 r  L_reg/L_4f49e80b_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.961     7.158    L_reg/L_4f49e80b_remainder0__0_carry_i_13__0_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.282 r  L_reg/L_4f49e80b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.077     8.359    L_reg/L_4f49e80b_remainder0__0_carry_i_10__0_n_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.483 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.483    bseg_driver/decimal_renderer/i__carry__0_i_21_0[1]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.033    bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.147 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.147    bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.481 f  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.032    10.513    L_reg/L_4f49e80b_remainder0_1[9]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.303    10.816 f  L_reg/i__carry_i_18__2/O
                         net (fo=7, routed)           0.995    11.811    L_reg/i__carry_i_18__2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.124    11.935 f  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.848    12.783    L_reg/i__carry__0_i_19_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.907 r  L_reg/i__carry_i_22__1/O
                         net (fo=3, routed)           1.176    14.082    L_reg/i__carry_i_22__1_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124    14.206 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.898    15.104    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.228 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           0.706    15.934    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.058 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.734    16.792    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.190 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.190    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.503 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.641    18.143    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.306    18.449 r  L_reg/i__carry_i_25__1/O
                         net (fo=11, routed)          0.906    19.355    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I1_O)        0.124    19.479 f  L_reg/bseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.661    20.140    L_reg/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X30Y51         LUT2 (Prop_lut2_I0_O)        0.124    20.264 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           0.958    21.222    L_reg/i__carry_i_17__0_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.124    21.346 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.696    22.042    L_reg/i__carry_i_9__2_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.152    22.194 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.382    22.576    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17[2]
    SLICE_X29Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    23.163 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.163    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.277 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.277    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.391 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.391    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.613 f  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    24.441    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.299    24.740 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.279    25.019    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.143 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.878    26.022    L_reg/bseg_OBUF[10]_inst_i_4_1
    SLICE_X30Y52         LUT4 (Prop_lut4_I2_O)        0.124    26.146 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.156    27.302    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124    27.426 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.194    28.620    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.146    28.766 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.007    31.773    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.748    35.521 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.521    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.928ns  (logic 11.835ns (34.883%)  route 22.093ns (65.117%))
  Logic Levels:           30  (CARRY4=8 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          1.534     3.607    L_reg/M_aseg_driver_value[7]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.152     3.759 f  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.829     4.588    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.354     4.942 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.842     5.783    L_reg/L_4f49e80b_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.326     6.109 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.722     6.831    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  L_reg/L_4f49e80b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.842     7.825    L_reg/L_4f49e80b_remainder0__0_carry_i_9_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.157 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.690 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.690    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.130 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.871    10.001    L_reg/L_4f49e80b_remainder0[9]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.306    10.307 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.495    11.802    L_reg/i__carry_i_18__0_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.152    11.954 f  L_reg/i__carry_i_23__0/O
                         net (fo=11, routed)          0.873    12.827    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.354    13.181 r  L_reg/i__carry_i_31/O
                         net (fo=4, routed)           0.652    13.833    L_reg/i__carry_i_31_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    14.159 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.843    15.002    L_reg/i__carry_i_14_n_0
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.126 f  L_reg/i__carry_i_15/O
                         net (fo=2, routed)           1.081    16.207    L_reg/i__carry_i_15_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.359 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.539    16.898    aseg_driver/decimal_renderer/i__carry__0_i_13__0[0]
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.626 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.626    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.865 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.026    18.891    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.302    19.193 r  L_reg/i__carry_i_26/O
                         net (fo=11, routed)          0.837    20.030    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.154 f  L_reg/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.807    20.961    L_reg/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.152    21.113 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.813    21.926    L_reg/i__carry_i_19_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.326    22.252 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.816    23.068    L_reg/i__carry_i_9__0_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.124    23.192 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    23.704    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.089 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.089    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.203 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.203    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.516 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    25.378    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.306    25.684 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.430    26.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.124    26.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.796    27.035    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150    27.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.614    27.798    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.348    28.146 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.739    28.886    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.153    29.039 r  aseg_driver/ctr/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.718    31.757    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.726    35.483 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.483    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.883ns  (logic 11.602ns (34.241%)  route 22.281ns (65.759%))
  Logic Levels:           30  (CARRY4=8 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          1.534     3.607    L_reg/M_aseg_driver_value[7]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.152     3.759 f  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.829     4.588    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.354     4.942 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.842     5.783    L_reg/L_4f49e80b_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.326     6.109 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.722     6.831    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  L_reg/L_4f49e80b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.842     7.825    L_reg/L_4f49e80b_remainder0__0_carry_i_9_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.157 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.690 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.690    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.130 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.871    10.001    L_reg/L_4f49e80b_remainder0[9]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.306    10.307 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.495    11.802    L_reg/i__carry_i_18__0_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.152    11.954 f  L_reg/i__carry_i_23__0/O
                         net (fo=11, routed)          0.873    12.827    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.354    13.181 r  L_reg/i__carry_i_31/O
                         net (fo=4, routed)           0.652    13.833    L_reg/i__carry_i_31_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    14.159 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.843    15.002    L_reg/i__carry_i_14_n_0
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.126 f  L_reg/i__carry_i_15/O
                         net (fo=2, routed)           1.081    16.207    L_reg/i__carry_i_15_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.359 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.539    16.898    aseg_driver/decimal_renderer/i__carry__0_i_13__0[0]
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.626 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.626    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.865 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.026    18.891    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.302    19.193 r  L_reg/i__carry_i_26/O
                         net (fo=11, routed)          0.837    20.030    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.154 f  L_reg/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.807    20.961    L_reg/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.152    21.113 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.813    21.926    L_reg/i__carry_i_19_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.326    22.252 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.816    23.068    L_reg/i__carry_i_9__0_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.124    23.192 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    23.704    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.089 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.089    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.203 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.203    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.516 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    25.378    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.306    25.684 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.430    26.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.124    26.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.796    27.035    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150    27.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.614    27.798    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.348    28.146 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.974    29.121    L_reg/aseg[1]_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I1_O)        0.124    29.245 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.672    31.916    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    35.438 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.438    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.830ns  (logic 11.810ns (34.911%)  route 22.020ns (65.089%))
  Logic Levels:           30  (CARRY4=8 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          1.534     3.607    L_reg/M_aseg_driver_value[7]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.152     3.759 f  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.829     4.588    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.354     4.942 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.842     5.783    L_reg/L_4f49e80b_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.326     6.109 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.722     6.831    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  L_reg/L_4f49e80b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.842     7.825    L_reg/L_4f49e80b_remainder0__0_carry_i_9_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.157 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.690 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.690    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.130 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.871    10.001    L_reg/L_4f49e80b_remainder0[9]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.306    10.307 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.495    11.802    L_reg/i__carry_i_18__0_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.152    11.954 f  L_reg/i__carry_i_23__0/O
                         net (fo=11, routed)          0.873    12.827    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.354    13.181 r  L_reg/i__carry_i_31/O
                         net (fo=4, routed)           0.652    13.833    L_reg/i__carry_i_31_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    14.159 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.843    15.002    L_reg/i__carry_i_14_n_0
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.126 f  L_reg/i__carry_i_15/O
                         net (fo=2, routed)           1.081    16.207    L_reg/i__carry_i_15_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.359 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.539    16.898    aseg_driver/decimal_renderer/i__carry__0_i_13__0[0]
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.626 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.626    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.865 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.026    18.891    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.302    19.193 r  L_reg/i__carry_i_26/O
                         net (fo=11, routed)          0.837    20.030    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.154 f  L_reg/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.807    20.961    L_reg/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.152    21.113 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.813    21.926    L_reg/i__carry_i_19_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.326    22.252 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.816    23.068    L_reg/i__carry_i_9__0_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.124    23.192 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    23.704    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.089 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.089    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.203 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.203    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.516 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    25.378    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.306    25.684 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.430    26.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.124    26.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.796    27.035    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150    27.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.614    27.798    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.348    28.146 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.976    29.123    L_reg/aseg[1]_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I3_O)        0.152    29.275 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.408    31.683    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    35.385 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.385    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.771ns  (logic 11.587ns (34.310%)  route 22.184ns (65.690%))
  Logic Levels:           30  (CARRY4=8 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          1.534     3.607    L_reg/M_aseg_driver_value[7]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.152     3.759 f  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.829     4.588    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.354     4.942 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.842     5.783    L_reg/L_4f49e80b_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.326     6.109 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.722     6.831    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  L_reg/L_4f49e80b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.842     7.825    L_reg/L_4f49e80b_remainder0__0_carry_i_9_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.157 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.690 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.690    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.130 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.871    10.001    L_reg/L_4f49e80b_remainder0[9]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.306    10.307 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.495    11.802    L_reg/i__carry_i_18__0_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.152    11.954 f  L_reg/i__carry_i_23__0/O
                         net (fo=11, routed)          0.873    12.827    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.354    13.181 r  L_reg/i__carry_i_31/O
                         net (fo=4, routed)           0.652    13.833    L_reg/i__carry_i_31_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    14.159 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.843    15.002    L_reg/i__carry_i_14_n_0
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.126 f  L_reg/i__carry_i_15/O
                         net (fo=2, routed)           1.081    16.207    L_reg/i__carry_i_15_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.359 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.539    16.898    aseg_driver/decimal_renderer/i__carry__0_i_13__0[0]
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.626 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.626    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.865 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.026    18.891    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.302    19.193 r  L_reg/i__carry_i_26/O
                         net (fo=11, routed)          0.837    20.030    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.154 f  L_reg/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.807    20.961    L_reg/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.152    21.113 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.813    21.926    L_reg/i__carry_i_19_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.326    22.252 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.816    23.068    L_reg/i__carry_i_9__0_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.124    23.192 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    23.704    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.089 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.089    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.203 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.203    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.516 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    25.378    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.306    25.684 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.430    26.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.124    26.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.796    27.035    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150    27.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.614    27.798    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.348    28.146 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.976    29.123    L_reg/aseg[1]_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I3_O)        0.124    29.247 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.572    31.819    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    35.326 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.326    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.675ns  (logic 11.609ns (34.473%)  route 22.066ns (65.527%))
  Logic Levels:           30  (CARRY4=8 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          1.534     3.607    L_reg/M_aseg_driver_value[7]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.152     3.759 f  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.829     4.588    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.354     4.942 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.842     5.783    L_reg/L_4f49e80b_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.326     6.109 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.722     6.831    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  L_reg/L_4f49e80b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.842     7.825    L_reg/L_4f49e80b_remainder0__0_carry_i_9_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.157 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.690 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.690    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.130 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.871    10.001    L_reg/L_4f49e80b_remainder0[9]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.306    10.307 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.495    11.802    L_reg/i__carry_i_18__0_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.152    11.954 f  L_reg/i__carry_i_23__0/O
                         net (fo=11, routed)          0.873    12.827    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.354    13.181 r  L_reg/i__carry_i_31/O
                         net (fo=4, routed)           0.652    13.833    L_reg/i__carry_i_31_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    14.159 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.843    15.002    L_reg/i__carry_i_14_n_0
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.126 f  L_reg/i__carry_i_15/O
                         net (fo=2, routed)           1.081    16.207    L_reg/i__carry_i_15_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.359 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.539    16.898    aseg_driver/decimal_renderer/i__carry__0_i_13__0[0]
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.626 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.626    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.865 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.026    18.891    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.302    19.193 r  L_reg/i__carry_i_26/O
                         net (fo=11, routed)          0.837    20.030    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.154 f  L_reg/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.807    20.961    L_reg/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.152    21.113 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.813    21.926    L_reg/i__carry_i_19_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.326    22.252 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.816    23.068    L_reg/i__carry_i_9__0_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.124    23.192 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    23.704    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.089 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.089    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.203 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.203    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.516 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    25.378    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.306    25.684 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.430    26.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.124    26.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.796    27.035    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150    27.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.614    27.798    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.348    28.146 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.742    28.889    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124    29.013 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.689    31.701    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    35.230 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.230    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.525ns  (logic 11.604ns (34.614%)  route 21.921ns (65.386%))
  Logic Levels:           30  (CARRY4=8 LUT2=3 LUT3=1 LUT4=6 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDRE (Prop_fdre_C_Q)         0.518     2.073 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=11, routed)          1.534     3.607    L_reg/M_aseg_driver_value[7]
    SLICE_X43Y47         LUT3 (Prop_lut3_I0_O)        0.152     3.759 f  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.829     4.588    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I1_O)        0.354     4.942 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           0.842     5.783    L_reg/L_4f49e80b_remainder0__0_carry__1_i_7_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.326     6.109 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.722     6.831    L_reg/D_registers_q_reg[2][10]_0
    SLICE_X41Y46         LUT4 (Prop_lut4_I2_O)        0.152     6.983 r  L_reg/L_4f49e80b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.842     7.825    L_reg/L_4f49e80b_remainder0__0_carry_i_9_n_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I2_O)        0.332     8.157 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.157    aseg_driver/decimal_renderer/i__carry_i_27__0_0[1]
    SLICE_X42Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.690 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.690    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.807 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.807    aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.130 f  aseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           0.871    10.001    L_reg/L_4f49e80b_remainder0[9]
    SLICE_X40Y46         LUT5 (Prop_lut5_I3_O)        0.306    10.307 f  L_reg/i__carry_i_18__0/O
                         net (fo=9, routed)           1.495    11.802    L_reg/i__carry_i_18__0_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I0_O)        0.152    11.954 f  L_reg/i__carry_i_23__0/O
                         net (fo=11, routed)          0.873    12.827    L_reg/i__carry_i_23__0_n_0
    SLICE_X43Y44         LUT5 (Prop_lut5_I0_O)        0.354    13.181 r  L_reg/i__carry_i_31/O
                         net (fo=4, routed)           0.652    13.833    L_reg/i__carry_i_31_n_0
    SLICE_X42Y44         LUT6 (Prop_lut6_I5_O)        0.326    14.159 f  L_reg/i__carry_i_14/O
                         net (fo=4, routed)           0.843    15.002    L_reg/i__carry_i_14_n_0
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.124    15.126 f  L_reg/i__carry_i_15/O
                         net (fo=2, routed)           1.081    16.207    L_reg/i__carry_i_15_n_0
    SLICE_X41Y45         LUT4 (Prop_lut4_I3_O)        0.152    16.359 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.539    16.898    aseg_driver/decimal_renderer/i__carry__0_i_13__0[0]
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    17.626 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.626    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.865 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.026    18.891    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I0_O)        0.302    19.193 r  L_reg/i__carry_i_26/O
                         net (fo=11, routed)          0.837    20.030    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    20.154 f  L_reg/aseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.807    20.961    L_reg/aseg_OBUF[10]_inst_i_32_n_0
    SLICE_X36Y43         LUT2 (Prop_lut2_I0_O)        0.152    21.113 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.813    21.926    L_reg/i__carry_i_19_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I3_O)        0.326    22.252 f  L_reg/i__carry_i_9__0/O
                         net (fo=3, routed)           0.816    23.068    L_reg/i__carry_i_9__0_n_0
    SLICE_X38Y41         LUT2 (Prop_lut2_I1_O)        0.124    23.192 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.512    23.704    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_16[2]
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.089 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    24.089    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.203 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    24.203    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.516 r  aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    25.378    aseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.306    25.684 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.430    26.114    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_33_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I4_O)        0.124    26.238 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.796    27.035    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.150    27.185 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.614    27.798    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X41Y42         LUT6 (Prop_lut6_I0_O)        0.348    28.146 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.739    28.886    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X41Y41         LUT4 (Prop_lut4_I0_O)        0.124    29.010 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.546    31.556    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    35.080 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.080    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.360ns  (logic 10.344ns (31.008%)  route 23.016ns (68.992%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=2 LUT4=5 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=10, routed)          1.335     3.408    L_reg/M_bseg_driver_value[7]
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     3.532 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.606     4.138    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  L_reg/L_4f49e80b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.834     5.096    L_reg/L_4f49e80b_remainder0__0_carry_i_18__0_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  L_reg/L_4f49e80b_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.852     6.073    L_reg/L_4f49e80b_remainder0__0_carry_i_11_n_0
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.197 r  L_reg/L_4f49e80b_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.961     7.158    L_reg/L_4f49e80b_remainder0__0_carry_i_13__0_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.282 r  L_reg/L_4f49e80b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.077     8.359    L_reg/L_4f49e80b_remainder0__0_carry_i_10__0_n_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.483 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.483    bseg_driver/decimal_renderer/i__carry__0_i_21_0[1]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.033    bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.147 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.147    bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.481 f  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.032    10.513    L_reg/L_4f49e80b_remainder0_1[9]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.303    10.816 f  L_reg/i__carry_i_18__2/O
                         net (fo=7, routed)           0.995    11.811    L_reg/i__carry_i_18__2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.124    11.935 f  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.848    12.783    L_reg/i__carry__0_i_19_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.907 r  L_reg/i__carry_i_22__1/O
                         net (fo=3, routed)           1.176    14.082    L_reg/i__carry_i_22__1_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124    14.206 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.898    15.104    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.228 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           0.706    15.934    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.058 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.734    16.792    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.190 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.190    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.503 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.641    18.143    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.306    18.449 r  L_reg/i__carry_i_25__1/O
                         net (fo=11, routed)          0.906    19.355    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I1_O)        0.124    19.479 f  L_reg/bseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.661    20.140    L_reg/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X30Y51         LUT2 (Prop_lut2_I0_O)        0.124    20.264 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           0.958    21.222    L_reg/i__carry_i_17__0_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.124    21.346 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.696    22.042    L_reg/i__carry_i_9__2_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.152    22.194 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.382    22.576    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17[2]
    SLICE_X29Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    23.163 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.163    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.277 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.277    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.391 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.391    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.613 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    24.441    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.299    24.740 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.279    25.019    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.143 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.878    26.022    L_reg/bseg_OBUF[10]_inst_i_4_1
    SLICE_X30Y52         LUT4 (Prop_lut4_I2_O)        0.124    26.146 r  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.987    27.133    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I0_O)        0.124    27.257 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.005    28.262    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I0_O)        0.152    28.414 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.741    31.155    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    34.915 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.915    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.344ns  (logic 10.100ns (30.289%)  route 23.244ns (69.711%))
  Logic Levels:           32  (CARRY4=9 LUT2=4 LUT3=3 LUT4=4 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.555     1.555    L_reg/clk_out1
    SLICE_X46Y55         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDRE (Prop_fdre_C_Q)         0.518     2.073 r  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=10, routed)          1.335     3.408    L_reg/M_bseg_driver_value[7]
    SLICE_X37Y52         LUT3 (Prop_lut3_I0_O)        0.124     3.532 r  L_reg/L_4f49e80b_remainder0__0_carry__1_i_9__0/O
                         net (fo=4, routed)           0.606     4.138    L_reg/L_4f49e80b_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     4.262 f  L_reg/L_4f49e80b_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.834     5.096    L_reg/L_4f49e80b_remainder0__0_carry_i_18__0_n_0
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.124     5.220 r  L_reg/L_4f49e80b_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           0.852     6.073    L_reg/L_4f49e80b_remainder0__0_carry_i_11_n_0
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.197 r  L_reg/L_4f49e80b_remainder0__0_carry_i_13__0/O
                         net (fo=2, routed)           0.961     7.158    L_reg/L_4f49e80b_remainder0__0_carry_i_13__0_n_0
    SLICE_X34Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.282 r  L_reg/L_4f49e80b_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.077     8.359    L_reg/L_4f49e80b_remainder0__0_carry_i_10__0_n_0
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.124     8.483 r  L_reg/L_4f49e80b_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     8.483    bseg_driver/decimal_renderer/i__carry__0_i_21_0[1]
    SLICE_X35Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.033 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.033    bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.147 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.147    bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__0_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.481 f  bseg_driver/decimal_renderer/L_4f49e80b_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.032    10.513    L_reg/L_4f49e80b_remainder0_1[9]
    SLICE_X33Y52         LUT5 (Prop_lut5_I3_O)        0.303    10.816 f  L_reg/i__carry_i_18__2/O
                         net (fo=7, routed)           0.995    11.811    L_reg/i__carry_i_18__2_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I0_O)        0.124    11.935 f  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.848    12.783    L_reg/i__carry__0_i_19_n_0
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.907 r  L_reg/i__carry_i_22__1/O
                         net (fo=3, routed)           1.176    14.082    L_reg/i__carry_i_22__1_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.124    14.206 r  L_reg/i__carry_i_25__0/O
                         net (fo=4, routed)           0.898    15.104    L_reg/i__carry_i_25__0_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.124    15.228 r  L_reg/i__carry__0_i_11__4/O
                         net (fo=3, routed)           0.706    15.934    L_reg/i__carry__0_i_11__4_n_0
    SLICE_X33Y51         LUT2 (Prop_lut2_I1_O)        0.124    16.058 r  L_reg/i__carry__0_i_2__0/O
                         net (fo=1, routed)           0.734    16.792    bseg_driver/decimal_renderer/i__carry__0_i_13__1[2]
    SLICE_X32Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    17.190 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.190    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.503 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.641    18.143    L_reg/L_4f49e80b_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X33Y52         LUT5 (Prop_lut5_I1_O)        0.306    18.449 r  L_reg/i__carry_i_25__1/O
                         net (fo=11, routed)          0.906    19.355    L_reg/L_4f49e80b_remainder0_inferred__0/i__carry__1_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I1_O)        0.124    19.479 f  L_reg/bseg_OBUF[10]_inst_i_35/O
                         net (fo=2, routed)           0.661    20.140    L_reg/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X30Y51         LUT2 (Prop_lut2_I0_O)        0.124    20.264 f  L_reg/i__carry_i_17__0/O
                         net (fo=2, routed)           0.958    21.222    L_reg/i__carry_i_17__0_n_0
    SLICE_X28Y51         LUT3 (Prop_lut3_I1_O)        0.124    21.346 f  L_reg/i__carry_i_9__2/O
                         net (fo=3, routed)           0.696    22.042    L_reg/i__carry_i_9__2_n_0
    SLICE_X28Y51         LUT2 (Prop_lut2_I1_O)        0.152    22.194 r  L_reg/i__carry_i_1__2/O
                         net (fo=1, routed)           0.382    22.576    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_17[2]
    SLICE_X29Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    23.163 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.163    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.277 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.277    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.391 r  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.391    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.613 f  bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.828    24.441    bseg_driver/decimal_renderer/L_4f49e80b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y53         LUT6 (Prop_lut6_I3_O)        0.299    24.740 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36/O
                         net (fo=1, routed)           0.279    25.019    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_36_n_0
    SLICE_X28Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.143 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.878    26.022    L_reg/bseg_OBUF[10]_inst_i_4_1
    SLICE_X30Y52         LUT4 (Prop_lut4_I2_O)        0.124    26.146 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           1.156    27.302    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I3_O)        0.124    27.426 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.809    28.235    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.124    28.359 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.996    31.355    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    34.899 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    34.899    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.363ns (82.378%)  route 0.292ns (17.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.292     1.023    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.246 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.246    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.409ns (78.929%)  route 0.376ns (21.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.376     1.095    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     2.375 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.375    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.396ns (77.254%)  route 0.411ns (22.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDPE (Prop_fdpe_C_Q)         0.164     0.756 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.411     1.167    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.399 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.399    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.367ns (75.541%)  route 0.443ns (24.459%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.443     1.174    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.400 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.400    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.404ns (77.446%)  route 0.409ns (22.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    slowclk
    SLICE_X65Y60         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.128     0.719 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.409     1.128    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     2.404 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.404    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_510201186[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.438ns (74.131%)  route 0.502ns (25.869%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    forLoop_idx_0_510201186[1].cond_butt_sel_desel/clk_out1
    SLICE_X60Y56         FDRE                                         r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.094     0.850    forLoop_idx_0_510201186[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.408     1.303    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.532 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.532    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.439ns (74.130%)  route 0.502ns (25.870%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    cond_butt_next_play/clk_out1
    SLICE_X64Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  cond_butt_next_play/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.147     0.904    cond_butt_next_play/D_ctr_q_reg[2]
    SLICE_X65Y54         LUT6 (Prop_lut6_I4_O)        0.045     0.949 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.355     1.304    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.534 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.534    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_510201186[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.421ns (70.643%)  route 0.590ns (29.357%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    forLoop_idx_0_510201186[0].cond_butt_sel_desel/clk_out1
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.225     0.958    forLoop_idx_0_510201186[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.003 r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.366     1.369    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.604 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.604    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.409ns (66.334%)  route 0.715ns (33.666%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.561     0.561    display/clk_out1
    SLICE_X46Y57         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.715     1.440    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     2.684 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.684    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.392ns (63.801%)  route 0.790ns (36.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.561     0.561    display/clk_out1
    SLICE_X46Y58         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.790     1.514    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     2.742 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.742    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.247ns  (logic 1.628ns (38.328%)  route 2.619ns (61.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.081     3.585    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.709 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.247    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 1.615ns (41.531%)  route 2.274ns (58.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.274     3.765    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.889 r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.889    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.500     1.500    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.811ns  (logic 1.617ns (42.444%)  route 2.193ns (57.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.193     3.687    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.811 r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.811    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y68         FDRE                                         r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.432     1.432    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y68         FDRE                                         r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.625ns (44.135%)  route 2.057ns (55.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.057     3.557    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.681 r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.681    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.504     1.504    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.634ns  (logic 1.619ns (44.546%)  route 2.015ns (55.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.015     3.510    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.634 r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.634    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.500     1.500    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.499ns  (logic 1.622ns (46.376%)  route 1.876ns (53.624%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.876     3.375    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.499 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.499    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.507     1.507    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.300ns (39.459%)  route 0.460ns (60.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.460     0.714    forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.759 r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.759    forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.858     0.858    forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_510201186[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.307ns (35.866%)  route 0.549ns (64.134%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.549     0.811    forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.856 r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.856    forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_510201186[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.311ns (29.348%)  route 0.749ns (70.652%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.749     1.015    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.060 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.060    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.313ns (28.007%)  route 0.806ns (71.993%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.806     1.074    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.119 r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.119    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.858     0.858    forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/clk_out1
    SLICE_X62Y63         FDRE                                         r  forLoop_idx_0_1503716481[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.130ns  (logic 0.307ns (27.190%)  route 0.823ns (72.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.823     1.085    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.130 r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.130    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.854     0.854    forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.304ns (24.604%)  route 0.931ns (75.396%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.931     1.189    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X58Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.234 r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.234    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.854     0.854    forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/clk_out1
    SLICE_X58Y67         FDRE                                         r  forLoop_idx_0_1503716481[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.306ns (24.560%)  route 0.940ns (75.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.940     1.201    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y68         LUT1 (Prop_lut1_I0_O)        0.045     1.246 r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.246    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X54Y68         FDRE                                         r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.825     0.825    forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/clk_out1
    SLICE_X54Y68         FDRE                                         r  forLoop_idx_0_1503716481[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X65Y57         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X65Y57         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.335ns  (logic 0.316ns (23.708%)  route 1.018ns (76.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.835     1.106    reset_cond/butt_reset_IBUF
    SLICE_X64Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.151 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.335    reset_cond/M_reset_cond_in
    SLICE_X64Y57         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    reset_cond/clk_out1
    SLICE_X64Y57         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





