Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul  9 00:18:18 2024
| Host         : xuxuxuxuxu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1866 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/ID_EX/out_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/MEM_WB/out_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/MEM_WB/out_reg[65]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1866 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[1]/Q (HIGH)

 There are 1866 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5062 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.147        0.000                      0                   32        0.262        0.000                      0                   32       49.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.147        0.000                      0                   32        0.262        0.000                      0                   32       49.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.147ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.978ns (40.732%)  route 2.878ns (59.268%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.097 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.097    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 95.147    

Slack (MET) :             95.168ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 1.957ns (40.474%)  route 2.878ns (59.526%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.076 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.076    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                 95.168    

Slack (MET) :             95.242ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.883ns (39.549%)  route 2.878ns (60.451%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.002 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.002    U8_clk_div/clkdiv_reg[28]_i_1_n_7
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                 95.242    

Slack (MET) :             95.258ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.867ns (39.345%)  route 2.878ns (60.655%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.763    U8_clk_div/clkdiv_reg[24]_i_1_n_2
    SLICE_X41Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.986 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.986    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y98         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 95.258    

Slack (MET) :             95.261ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.864ns (39.307%)  route 2.878ns (60.693%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.983 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.983    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 95.261    

Slack (MET) :             95.282ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 1.843ns (39.037%)  route 2.878ns (60.963%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.962 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.962    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.962    
  -------------------------------------------------------------------
                         slack                                 95.282    

Slack (MET) :             95.356ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.647ns  (logic 1.769ns (38.066%)  route 2.878ns (61.934%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.888 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.888    U8_clk_div/clkdiv_reg[24]_i_1_n_7
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                 95.356    

Slack (MET) :             95.372ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.753ns (37.852%)  route 2.878ns (62.148%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 104.942 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.649 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.649    U8_clk_div/clkdiv_reg[20]_i_1_n_2
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.872 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.872    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.519   104.942    U8_clk_div/clk
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.276   105.218    
                         clock uncertainty           -0.035   105.182    
    SLICE_X41Y97         FDCE (Setup_fdce_C_D)        0.062   105.244    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                 95.372    

Slack (MET) :             95.374ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.750ns (37.812%)  route 2.878ns (62.188%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.869 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.869    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X41Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.518   104.941    U8_clk_div/clk
    SLICE_X41Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.276   105.217    
                         clock uncertainty           -0.035   105.181    
    SLICE_X41Y96         FDCE (Setup_fdce_C_D)        0.062   105.243    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.243    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 95.374    

Slack (MET) :             95.395ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.729ns (37.528%)  route 2.878ns (62.472%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 104.941 - 100.000 ) 
    Source Clock Delay      (SCD):    5.241ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.638     5.241    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.456     5.697 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.096     6.793    clkdiv[6]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.889 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.782     8.671    U8_clk_div/S[0]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.193 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.193    U8_clk_div/clkdiv_reg[4]_i_1_n_2
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.307 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.307    U8_clk_div/clkdiv_reg[8]_i_1_n_2
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.421 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.421    U8_clk_div/clkdiv_reg[12]_i_1_n_2
    SLICE_X41Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.535 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.535    U8_clk_div/clkdiv_reg[16]_i_1_n_2
    SLICE_X41Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.848 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.848    U8_clk_div/clkdiv_reg[20]_i_1_n_6
    SLICE_X41Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.518   104.941    U8_clk_div/clk
    SLICE_X41Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.276   105.217    
                         clock uncertainty           -0.035   105.181    
    SLICE_X41Y96         FDCE (Setup_fdce_C_D)        0.062   105.243    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.243    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 95.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.568     1.487    U8_clk_div/clk
    SLICE_X41Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U8_clk_div/clkdiv_reg[19]/Q
                         net (fo=3, routed)           0.118     1.746    U8_clk_div/point_in[18]
    SLICE_X41Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  U8_clk_div/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    U8_clk_div/clkdiv_reg[16]_i_1_n_6
    SLICE_X41Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.840     2.005    U8_clk_div/clk
    SLICE_X41Y95         FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y95         FDCE (Hold_fdce_C_D)         0.105     1.592    U8_clk_div/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.569     1.488    U8_clk_div/clk
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U8_clk_div/clkdiv_reg[27]/Q
                         net (fo=3, routed)           0.118     1.747    U8_clk_div/point_in[26]
    SLICE_X41Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    U8_clk_div/clkdiv_reg[24]_i_1_n_6
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.841     2.006    U8_clk_div/clk
    SLICE_X41Y97         FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X41Y97         FDCE (Hold_fdce_C_D)         0.105     1.593    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.569     1.488    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U8_clk_div/clkdiv_reg[31]/Q
                         net (fo=3, routed)           0.118     1.747    U8_clk_div/point_in[30]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    U8_clk_div/clkdiv_reg[28]_i_1_n_6
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.841     2.006    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X41Y98         FDCE (Hold_fdce_C_D)         0.105     1.593    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.568     1.487    U8_clk_div/clk
    SLICE_X41Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U8_clk_div/clkdiv_reg[11]/Q
                         net (fo=3, routed)           0.120     1.749    U8_clk_div/point_in[10]
    SLICE_X41Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  U8_clk_div/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    U8_clk_div/clkdiv_reg[8]_i_1_n_6
    SLICE_X41Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.840     2.005    U8_clk_div/clk
    SLICE_X41Y93         FDCE                                         r  U8_clk_div/clkdiv_reg[11]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.105     1.592    U8_clk_div/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.568     1.487    U8_clk_div/clk
    SLICE_X41Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U8_clk_div/clkdiv_reg[15]/Q
                         net (fo=3, routed)           0.120     1.749    U8_clk_div/point_in[14]
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  U8_clk_div/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    U8_clk_div/clkdiv_reg[12]_i_1_n_6
    SLICE_X41Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.840     2.005    U8_clk_div/clk
    SLICE_X41Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y94         FDCE (Hold_fdce_C_D)         0.105     1.592    U8_clk_div/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X41Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[3]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[3]
    SLICE_X41Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  U8_clk_div/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    U8_clk_div/clkdiv_reg[0]_i_1_n_6
    SLICE_X41Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.839     2.004    U8_clk_div/clk
    SLICE_X41Y91         FDCE                                         r  U8_clk_div/clkdiv_reg[3]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X41Y91         FDCE (Hold_fdce_C_D)         0.105     1.591    U8_clk_div/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.567     1.486    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.120     1.748    U8_clk_div/point_in[6]
    SLICE_X41Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  U8_clk_div/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    U8_clk_div/clkdiv_reg[4]_i_1_n_6
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.839     2.004    U8_clk_div/clk
    SLICE_X41Y92         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X41Y92         FDCE (Hold_fdce_C_D)         0.105     1.591    U8_clk_div/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.568     1.487    U8_clk_div/clk
    SLICE_X41Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U8_clk_div/clkdiv_reg[12]/Q
                         net (fo=3, routed)           0.115     1.743    U8_clk_div/point_in[11]
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  U8_clk_div/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[12]_i_1_n_9
    SLICE_X41Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.840     2.005    U8_clk_div/clk
    SLICE_X41Y94         FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y94         FDCE (Hold_fdce_C_D)         0.105     1.592    U8_clk_div/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.568     1.487    U8_clk_div/clk
    SLICE_X41Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  U8_clk_div/clkdiv_reg[20]/Q
                         net (fo=3, routed)           0.115     1.743    U8_clk_div/point_in[19]
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.858 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[20]_i_1_n_9
    SLICE_X41Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.840     2.005    U8_clk_div/clk
    SLICE_X41Y96         FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y96         FDCE (Hold_fdce_C_D)         0.105     1.592    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.569     1.488    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U8_clk_div/clkdiv_reg[28]/Q
                         net (fo=3, routed)           0.117     1.747    U8_clk_div/point_in[27]
    SLICE_X41Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.862 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.862    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.841     2.006    U8_clk_div/clk
    SLICE_X41Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism             -0.517     1.488    
    SLICE_X41Y98         FDCE (Hold_fdce_C_D)         0.105     1.593    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y16    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X41Y93    U8_clk_div/clkdiv_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X11Y97    U6_SSeg7/LES_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X11Y97    U6_SSeg7/LES_data_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X10Y83    U6_SSeg7/LES_data_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X11Y97    U6_SSeg7/LES_data_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X10Y83    U6_SSeg7/LES_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X10Y83    U6_SSeg7/LES_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y83    U6_SSeg7/LES_data_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y83    U6_SSeg7/LES_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y83    U6_SSeg7/LES_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y83    U6_SSeg7/LES_data_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y93    U6_SSeg7/point_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X36Y93    U6_SSeg7/point_data_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87    U6_SSeg7/seg_data_reg[10]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87    U6_SSeg7/seg_data_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87    U6_SSeg7/seg_data_reg[11]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X34Y87    U6_SSeg7/seg_data_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X11Y97    U6_SSeg7/LES_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X11Y97    U6_SSeg7/LES_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X11Y97    U6_SSeg7/LES_data_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X34Y81    U6_SSeg7/seg_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y93    U8_clk_div/clkdiv_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X41Y93    U8_clk_div/clkdiv_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y83    U6_SSeg7/LES_data_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y83    U6_SSeg7/LES_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X10Y83    U6_SSeg7/LES_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X37Y98    U6_SSeg7/LES_data_reg[6]/C



