{
  "module_name": "tvp5150_reg.h",
  "hash_id": "cfd96c0581f23ec33551788ef2fec0c0881f37f14c4182be1efdcd03e667578f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/tvp5150_reg.h",
  "human_readable_source": " \n \n\n#define TVP5150_VD_IN_SRC_SEL_1      0x00  \n#define TVP5150_ANAL_CHL_CTL         0x01  \n#define TVP5150_OP_MODE_CTL          0x02  \n#define TVP5150_MISC_CTL             0x03  \n#define TVP5150_MISC_CTL_VBLK_GPCL\tBIT(7)\n#define TVP5150_MISC_CTL_GPCL\t\tBIT(6)\n#define TVP5150_MISC_CTL_INTREQ_OE\tBIT(5)\n#define TVP5150_MISC_CTL_HVLK\t\tBIT(4)\n#define TVP5150_MISC_CTL_YCBCR_OE\tBIT(3)\n#define TVP5150_MISC_CTL_SYNC_OE\tBIT(2)\n#define TVP5150_MISC_CTL_VBLANK\t\tBIT(1)\n#define TVP5150_MISC_CTL_CLOCK_OE\tBIT(0)\n\n#define TVP5150_AUTOSW_MSK           0x04  \n\n \n\n#define TVP5150_COLOR_KIL_THSH_CTL   0x06  \n#define TVP5150_LUMA_PROC_CTL_1      0x07  \n#define TVP5150_LUMA_PROC_CTL_2      0x08  \n#define TVP5150_BRIGHT_CTL           0x09  \n#define TVP5150_SATURATION_CTL       0x0a  \n#define TVP5150_HUE_CTL              0x0b  \n#define TVP5150_CONTRAST_CTL         0x0c  \n#define TVP5150_DATA_RATE_SEL        0x0d  \n#define TVP5150_LUMA_PROC_CTL_3      0x0e  \n#define TVP5150_CONF_SHARED_PIN      0x0f  \n\n \n\n#define TVP5150_ACT_VD_CROP_ST_MSB   0x11  \n#define TVP5150_ACT_VD_CROP_ST_LSB   0x12  \n#define TVP5150_ACT_VD_CROP_STP_MSB  0x13  \n#define TVP5150_ACT_VD_CROP_STP_LSB  0x14  \n#define TVP5150_GENLOCK              0x15  \n#define TVP5150_HORIZ_SYNC_START     0x16  \n\n \n\n#define TVP5150_VERT_BLANKING_START 0x18  \n#define TVP5150_VERT_BLANKING_STOP  0x19  \n#define TVP5150_CHROMA_PROC_CTL_1   0x1a  \n#define TVP5150_CHROMA_PROC_CTL_2   0x1b  \n#define TVP5150_INT_RESET_REG_B     0x1c  \n#define TVP5150_INT_ENABLE_REG_B    0x1d  \n#define TVP5150_INTT_CONFIG_REG_B   0x1e  \n\n \n\n#define VIDEO_STD_MASK\t\t\t (0x07 >> 1)\n#define TVP5150_VIDEO_STD                0x28  \n#define VIDEO_STD_AUTO_SWITCH_BIT\t 0x00\n#define VIDEO_STD_NTSC_MJ_BIT\t\t 0x02\n#define VIDEO_STD_PAL_BDGHIN_BIT\t 0x04\n#define VIDEO_STD_PAL_M_BIT\t\t 0x06\n#define VIDEO_STD_PAL_COMBINATION_N_BIT\t 0x08\n#define VIDEO_STD_NTSC_4_43_BIT\t\t 0x0a\n#define VIDEO_STD_SECAM_BIT\t\t 0x0c\n\n#define VIDEO_STD_NTSC_MJ_BIT_AS                 0x01\n#define VIDEO_STD_PAL_BDGHIN_BIT_AS              0x03\n#define VIDEO_STD_PAL_M_BIT_AS\t\t\t 0x05\n#define VIDEO_STD_PAL_COMBINATION_N_BIT_AS\t 0x07\n#define VIDEO_STD_NTSC_4_43_BIT_AS\t\t 0x09\n#define VIDEO_STD_SECAM_BIT_AS\t\t\t 0x0b\n\n \n\n#define TVP5150_CB_GAIN_FACT        0x2c  \n#define TVP5150_CR_GAIN_FACTOR      0x2d  \n#define TVP5150_MACROVISION_ON_CTR  0x2e  \n#define TVP5150_MACROVISION_OFF_CTR 0x2f  \n#define TVP5150_REV_SELECT          0x30  \n\n \n\n#define TVP5150_MSB_DEV_ID          0x80  \n#define TVP5150_LSB_DEV_ID          0x81  \n#define TVP5150_ROM_MAJOR_VER       0x82  \n#define TVP5150_ROM_MINOR_VER       0x83  \n#define TVP5150_VERT_LN_COUNT_MSB   0x84  \n#define TVP5150_VERT_LN_COUNT_LSB   0x85  \n#define TVP5150_INT_STATUS_REG_B    0x86  \n#define TVP5150_INT_ACTIVE_REG_B    0x87  \n#define TVP5150_STATUS_REG_1        0x88  \n#define TVP5150_STATUS_REG_2        0x89  \n#define TVP5150_STATUS_REG_3        0x8a  \n#define TVP5150_STATUS_REG_4        0x8b  \n#define TVP5150_STATUS_REG_5        0x8c  \n \n  \n#define TVP5150_CC_DATA_INI         0x90\n#define TVP5150_CC_DATA_END         0x93\n\n  \n#define TVP5150_WSS_DATA_INI        0x94\n#define TVP5150_WSS_DATA_END        0x99\n\n \n#define TVP5150_VPS_DATA_INI        0x9a\n#define TVP5150_VPS_DATA_END        0xa6\n\n \n#define TVP5150_VITC_DATA_INI       0xa7\n#define TVP5150_VITC_DATA_END       0xaf\n\n#define TVP5150_VBI_FIFO_READ_DATA  0xb0  \n\n \n#define TVP5150_TELETEXT_FIL1_INI  0xb1\n#define TVP5150_TELETEXT_FIL1_END  0xb5\n\n \n#define TVP5150_TELETEXT_FIL2_INI  0xb6\n#define TVP5150_TELETEXT_FIL2_END  0xba\n\n#define TVP5150_TELETEXT_FIL_ENA    0xbb  \n \n#define TVP5150_INT_STATUS_REG_A    0xc0  \n#define   TVP5150_INT_A_LOCK_STATUS BIT(7)\n#define   TVP5150_INT_A_LOCK        BIT(6)\n#define TVP5150_INT_ENABLE_REG_A    0xc1  \n#define TVP5150_INT_CONF            0xc2  \n#define   TVP5150_VDPOE             BIT(2)\n#define TVP5150_VDP_CONF_RAM_DATA   0xc3  \n#define TVP5150_CONF_RAM_ADDR_LOW   0xc4  \n#define TVP5150_CONF_RAM_ADDR_HIGH  0xc5  \n#define TVP5150_VDP_STATUS_REG      0xc6  \n#define TVP5150_FIFO_WORD_COUNT     0xc7  \n#define TVP5150_FIFO_INT_THRESHOLD  0xc8  \n#define TVP5150_FIFO_RESET          0xc9  \n#define TVP5150_LINE_NUMBER_INT     0xca  \n#define TVP5150_PIX_ALIGN_REG_LOW   0xcb  \n#define TVP5150_PIX_ALIGN_REG_HIGH  0xcc  \n#define TVP5150_FIFO_OUT_CTRL       0xcd  \n \n#define TVP5150_FULL_FIELD_ENA      0xcf  \n\n \n#define TVP5150_LINE_MODE_INI       0xd0\n#define TVP5150_LINE_MODE_END       0xfb\n\n#define TVP5150_FULL_FIELD_MODE_REG 0xfc  \n \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}