<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>UART_Mux</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>UART_In0</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_0_tx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_0_rx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART_Out2</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_tx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_rx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UART_In1</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="uart_rtl" spirit:version="1.0"/>
      <spirit:mirroredMaster/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_1_tx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RxD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_1_rx</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UART_IN1.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UART_IN1.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>UART_Mux_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3896bcef</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>UART_Mux_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3896bcef</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>select</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_0_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_0_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_1_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_1_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_tx</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/UART_Mux_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_3896bcef</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/UART_Mux_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/UART_Mux_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Select UART to communicate with outside world</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">UART_Mux_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>UART_Mux_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-05-22T09:47:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d679375_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4808334e_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15053359_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14521b43_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe9a706_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11537b48_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39bd9398_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce75d8c_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179e6b3c_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547a4bcb_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34b07fab_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673841c4_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@568760e_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763c43ca_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d372921_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d98a105_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b9c4cb_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419233b0_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c05baff_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4296b30c_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653d7e61_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b09f0fd_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86c7111_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5552293a_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395a35d4_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc30af_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387177ac_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3871d748_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f891f0_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183a1bbd_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4a0949_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44efe378_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ef43cb6_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24364bfe_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b64a2e_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@617a5032_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5d04dd_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dce05ae_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e521fdd_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120186d3_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584b9c10_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0d240_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bafd23_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1effb426_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44bb67e2_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42467523_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63506c0f_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452013fa_ARCHIVE_LOCATION">c:/Projects/Stereovision/stereo_fpga/ip_repo_vc707/HDMI_Design/UART_Mux_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="91286808"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="159da5fb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3ca9ec54"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1ef5de8a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
