
../repos/libbloom/build/libbloom.so.1.6:     file format elf32-littlearm


Disassembly of section .init:

00000510 <.init>:
 510:	push	{r3, lr}
 514:	bl	5b8 <bloom_init@plt+0x10>
 518:	pop	{r3, pc}

Disassembly of section .plt:

0000051c <calloc@plt-0x14>:
 51c:	push	{lr}		; (str lr, [sp, #-4]!)
 520:	ldr	lr, [pc, #4]	; 52c <calloc@plt-0x4>
 524:	add	lr, pc, lr
 528:	ldr	pc, [lr, #8]!
 52c:	ldrdeq	r0, [r1], -r4

00000530 <calloc@plt>:
 530:	add	ip, pc, #0, 12
 534:	add	ip, ip, #16, 20	; 0x10000
 538:	ldr	pc, [ip, #2772]!	; 0xad4

0000053c <raise@plt>:
 53c:	add	ip, pc, #0, 12
 540:	add	ip, ip, #16, 20	; 0x10000
 544:	ldr	pc, [ip, #2764]!	; 0xacc

00000548 <log@plt>:
 548:	add	ip, pc, #0, 12
 54c:	add	ip, ip, #16, 20	; 0x10000
 550:	ldr	pc, [ip, #2756]!	; 0xac4

00000554 <__cxa_finalize@plt>:
 554:	add	ip, pc, #0, 12
 558:	add	ip, ip, #16, 20	; 0x10000
 55c:	ldr	pc, [ip, #2748]!	; 0xabc

00000560 <printf@plt>:
 560:	add	ip, pc, #0, 12
 564:	add	ip, ip, #16, 20	; 0x10000
 568:	ldr	pc, [ip, #2740]!	; 0xab4

0000056c <murmurhash2@plt>:
 56c:	add	ip, pc, #0, 12
 570:	add	ip, ip, #16, 20	; 0x10000
 574:	ldr	pc, [ip, #2732]!	; 0xaac

00000578 <free@plt>:
 578:	add	ip, pc, #0, 12
 57c:	add	ip, ip, #16, 20	; 0x10000
 580:	ldr	pc, [ip, #2724]!	; 0xaa4

00000584 <__gmon_start__@plt>:
 584:	add	ip, pc, #0, 12
 588:	add	ip, ip, #16, 20	; 0x10000
 58c:	ldr	pc, [ip, #2716]!	; 0xa9c

00000590 <memset@plt>:
 590:	add	ip, pc, #0, 12
 594:	add	ip, ip, #16, 20	; 0x10000
 598:	ldr	pc, [ip, #2708]!	; 0xa94

0000059c <ceil@plt>:
 59c:	add	ip, pc, #0, 12
 5a0:	add	ip, ip, #16, 20	; 0x10000
 5a4:	ldr	pc, [ip, #2700]!	; 0xa8c

000005a8 <bloom_init@plt>:
 5a8:	add	ip, pc, #0, 12
 5ac:	add	ip, ip, #16, 20	; 0x10000
 5b0:	ldr	pc, [ip, #2692]!	; 0xa84

Disassembly of section .text:

000005b8 <bloom_init@@Base-0x264>:
 5b8:	ldr	r3, [pc, #20]	; 5d4 <bloom_init@plt+0x2c>
 5bc:	ldr	r2, [pc, #20]	; 5d8 <bloom_init@plt+0x30>
 5c0:	add	r3, pc, r3
 5c4:	ldr	r2, [r3, r2]
 5c8:	cmp	r2, #0
 5cc:	bxeq	lr
 5d0:	b	584 <__gmon_start__@plt>
 5d4:	andeq	r0, r1, r8, lsr sl
 5d8:	andeq	r0, r0, r0, asr #32
 5dc:	ldr	r3, [pc, #52]	; 618 <bloom_init@plt+0x70>
 5e0:	ldr	r0, [pc, #52]	; 61c <bloom_init@plt+0x74>
 5e4:	add	r3, pc, r3
 5e8:	add	r0, pc, r0
 5ec:	add	r3, r3, #3
 5f0:	sub	r3, r3, r0
 5f4:	cmp	r3, #6
 5f8:	ldr	r3, [pc, #32]	; 620 <bloom_init@plt+0x78>
 5fc:	add	r3, pc, r3
 600:	bxls	lr
 604:	ldr	r2, [pc, #24]	; 624 <bloom_init@plt+0x7c>
 608:	ldr	r3, [r3, r2]
 60c:	cmp	r3, #0
 610:	bxeq	lr
 614:	bx	r3
 618:	andeq	r0, r1, r4, ror #20
 61c:	andeq	r0, r1, r0, ror #20
 620:	strdeq	r0, [r1], -ip
 624:	andeq	r0, r0, ip, lsr r0
 628:	ldr	r1, [pc, #56]	; 668 <bloom_init@plt+0xc0>
 62c:	ldr	r0, [pc, #56]	; 66c <bloom_init@plt+0xc4>
 630:	add	r1, pc, r1
 634:	add	r0, pc, r0
 638:	sub	r1, r1, r0
 63c:	ldr	r3, [pc, #44]	; 670 <bloom_init@plt+0xc8>
 640:	asr	r1, r1, #2
 644:	add	r3, pc, r3
 648:	add	r1, r1, r1, lsr #31
 64c:	asrs	r1, r1, #1
 650:	bxeq	lr
 654:	ldr	r2, [pc, #24]	; 674 <bloom_init@plt+0xcc>
 658:	ldr	r3, [r3, r2]
 65c:	cmp	r3, #0
 660:	bxeq	lr
 664:	bx	r3
 668:	andeq	r0, r1, r8, lsl sl
 66c:	andeq	r0, r1, r4, lsl sl
 670:			; <UNDEFINED> instruction: 0x000109b4
 674:	andeq	r0, r0, r8, asr #32
 678:	ldr	r3, [pc, #76]	; 6cc <bloom_init@plt+0x124>
 67c:	ldr	r2, [pc, #76]	; 6d0 <bloom_init@plt+0x128>
 680:	add	r3, pc, r3
 684:	add	r2, pc, r2
 688:	ldrb	r3, [r3]
 68c:	cmp	r3, #0
 690:	bxne	lr
 694:	ldr	r3, [pc, #56]	; 6d4 <bloom_init@plt+0x12c>
 698:	push	{r4, lr}
 69c:	ldr	r3, [r2, r3]
 6a0:	cmp	r3, #0
 6a4:	beq	6b4 <bloom_init@plt+0x10c>
 6a8:	ldr	r3, [pc, #40]	; 6d8 <bloom_init@plt+0x130>
 6ac:	ldr	r0, [pc, r3]
 6b0:	bl	554 <__cxa_finalize@plt>
 6b4:	bl	5dc <bloom_init@plt+0x34>
 6b8:	ldr	r3, [pc, #28]	; 6dc <bloom_init@plt+0x134>
 6bc:	mov	r2, #1
 6c0:	add	r3, pc, r3
 6c4:	strb	r2, [r3]
 6c8:	pop	{r4, pc}
 6cc:	andeq	r0, r1, r8, asr #19
 6d0:	andeq	r0, r1, r4, ror r9
 6d4:	andeq	r0, r0, r8, lsr r0
 6d8:	muleq	r1, r8, r9
 6dc:	andeq	r0, r1, r8, lsl #19
 6e0:	ldr	r0, [pc, #56]	; 720 <bloom_init@plt+0x178>
 6e4:	ldr	r3, [pc, #56]	; 724 <bloom_init@plt+0x17c>
 6e8:	add	r0, pc, r0
 6ec:	ldr	r2, [r0]
 6f0:	add	r3, pc, r3
 6f4:	cmp	r2, #0
 6f8:	bne	700 <bloom_init@plt+0x158>
 6fc:	b	628 <bloom_init@plt+0x80>
 700:	ldr	r2, [pc, #32]	; 728 <bloom_init@plt+0x180>
 704:	ldr	r3, [r3, r2]
 708:	cmp	r3, #0
 70c:	beq	6fc <bloom_init@plt+0x154>
 710:	push	{r4, lr}
 714:	blx	r3
 718:	pop	{r4, lr}
 71c:	b	628 <bloom_init@plt+0x80>
 720:	andeq	r0, r1, ip, lsl r8
 724:	andeq	r0, r1, r8, lsl #18
 728:	andeq	r0, r0, r4, asr #32
 72c:	andeq	r0, r0, r0
 730:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 734:	mov	r4, r0
 738:	mov	sl, r3
 73c:	ldr	r3, [r0, #44]	; 0x2c
 740:	cmp	r3, #0
 744:	beq	794 <bloom_init@plt+0x1ec>
 748:	mov	r6, r1
 74c:	mov	r7, r2
 750:	ldr	r2, [pc, #188]	; 814 <bloom_init@plt+0x26c>
 754:	mov	r1, r7
 758:	mov	r0, r6
 75c:	bl	56c <murmurhash2@plt>
 760:	mov	r5, r0
 764:	mov	r2, r0
 768:	mov	r1, r7
 76c:	mov	r0, r6
 770:	bl	56c <murmurhash2@plt>
 774:	mov	r9, r0
 778:	ldr	r7, [r4, #24]
 77c:	cmp	r7, #0
 780:	beq	7ac <bloom_init@plt+0x204>
 784:	mov	r6, #0
 788:	mov	r7, r6
 78c:	mov	r8, #1
 790:	b	7dc <bloom_init@plt+0x234>
 794:	mov	r1, r0
 798:	ldr	r0, [pc, #120]	; 818 <bloom_init@plt+0x270>
 79c:	add	r0, pc, r0
 7a0:	bl	560 <printf@plt>
 7a4:	mvn	sl, #0
 7a8:	b	7bc <bloom_init@plt+0x214>
 7ac:	mov	r3, r7
 7b0:	cmp	r7, r3
 7b4:	movne	sl, #0
 7b8:	moveq	sl, #1
 7bc:	mov	r0, sl
 7c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
 7c4:	add	r7, r7, #1
 7c8:	add	r6, r6, #1
 7cc:	ldr	r3, [r4, #24]
 7d0:	add	r5, r5, r9
 7d4:	cmp	r3, r6
 7d8:	bls	7b0 <bloom_init@plt+0x208>
 7dc:	ldr	r1, [r4, #16]
 7e0:	mov	r0, r5
 7e4:	bl	d38 <murmurhash2@@Base+0x2f0>
 7e8:	ldr	r0, [r4, #40]	; 0x28
 7ec:	ldrb	r2, [r0, r1, lsr #3]
 7f0:	and	r3, r1, #7
 7f4:	lsl	r3, r8, r3
 7f8:	tst	r3, r2
 7fc:	bne	7c4 <bloom_init@plt+0x21c>
 800:	cmp	sl, #0
 804:	beq	7bc <bloom_init@plt+0x214>
 808:	orr	r3, r2, r3
 80c:	strb	r3, [r0, r1, lsr #3]
 810:	b	7c8 <bloom_init@plt+0x220>
 814:	strbls	fp, [r7, -ip, lsl #5]
 818:	andeq	r0, r0, ip, asr #11

0000081c <bloom_init@@Base>:
 81c:	mov	r3, #0
 820:	str	r3, [r0, #44]	; 0x2c
 824:	vcmp.f64	d0, #0.0
 828:	vmrs	APSR_nzcv, fpscr
 82c:	moveq	r3, #1
 830:	cmp	r1, #1000	; 0x3e8
 834:	orrlt	r3, r3, #1
 838:	cmp	r3, #0
 83c:	beq	848 <bloom_init@@Base+0x2c>
 840:	mov	r0, #1
 844:	bx	lr
 848:	push	{r4, r5, r6, lr}
 84c:	mov	r4, r1
 850:	mov	r5, r0
 854:	str	r1, [r5]
 858:	vstr	d0, [r0, #8]
 85c:	bl	548 <log@plt>
 860:	vldr	d7, [pc, #160]	; 908 <bloom_init@@Base+0xec>
 864:	vdiv.f64	d0, d0, d7
 868:	vneg.f64	d0, d0
 86c:	vstr	d0, [r5, #32]
 870:	vmov	s15, r4
 874:	vcvt.f64.s32	d7, s15
 878:	vmul.f64	d7, d7, d0
 87c:	vcvt.s32.f64	s15, d7
 880:	vmov	r3, s15
 884:	vstr	s15, [r5, #16]
 888:	tst	r3, #7
 88c:	beq	8e4 <bloom_init@@Base+0xc8>
 890:	add	r2, r3, #7
 894:	cmp	r3, #0
 898:	movlt	r3, r2
 89c:	asr	r3, r3, #3
 8a0:	add	r3, r3, #1
 8a4:	str	r3, [r5, #20]
 8a8:	vldr	d7, [pc, #96]	; 910 <bloom_init@@Base+0xf4>
 8ac:	vmul.f64	d0, d0, d7
 8b0:	bl	59c <ceil@plt>
 8b4:	vcvt.s32.f64	s0, d0
 8b8:	vstr	s0, [r5, #24]
 8bc:	mov	r1, #1
 8c0:	ldr	r0, [r5, #20]
 8c4:	bl	530 <calloc@plt>
 8c8:	str	r0, [r5, #40]	; 0x28
 8cc:	cmp	r0, #0
 8d0:	beq	8fc <bloom_init@@Base+0xe0>
 8d4:	mov	r3, #1
 8d8:	str	r3, [r5, #44]	; 0x2c
 8dc:	mov	r0, #0
 8e0:	pop	{r4, r5, r6, pc}
 8e4:	add	r2, r3, #7
 8e8:	cmp	r3, #0
 8ec:	movlt	r3, r2
 8f0:	asr	r3, r3, #3
 8f4:	str	r3, [r5, #20]
 8f8:	b	8a8 <bloom_init@@Base+0x8c>
 8fc:	mov	r0, #1
 900:	pop	{r4, r5, r6, pc}
 904:	nop			; (mov r0, r0)
 908:			; <UNDEFINED> instruction: 0xff82c587
 90c:	svccc	0x00debfbd
 910:			; <UNDEFINED> instruction: 0xfefa39ec
 914:	svccc	0x00e62e42

00000918 <bloom_init_size@@Base>:
 918:	push	{r4, lr}
 91c:	bl	5a8 <bloom_init@plt>
 920:	pop	{r4, pc}

00000924 <bloom_check@@Base>:
 924:	push	{r4, lr}
 928:	mov	r3, #0
 92c:	bl	730 <bloom_init@plt+0x188>
 930:	pop	{r4, pc}

00000934 <bloom_add@@Base>:
 934:	push	{r4, lr}
 938:	mov	r3, #1
 93c:	bl	730 <bloom_init@plt+0x188>
 940:	pop	{r4, pc}

00000944 <bloom_print@@Base>:
 944:	push	{r4, lr}
 948:	mov	r4, r0
 94c:	mov	r1, r0
 950:	ldr	r0, [pc, #104]	; 9c0 <bloom_print@@Base+0x7c>
 954:	add	r0, pc, r0
 958:	bl	560 <printf@plt>
 95c:	ldr	r1, [r4]
 960:	ldr	r0, [pc, #92]	; 9c4 <bloom_print@@Base+0x80>
 964:	add	r0, pc, r0
 968:	bl	560 <printf@plt>
 96c:	ldrd	r2, [r4, #8]
 970:	ldr	r0, [pc, #80]	; 9c8 <bloom_print@@Base+0x84>
 974:	add	r0, pc, r0
 978:	bl	560 <printf@plt>
 97c:	ldr	r1, [r4, #16]
 980:	ldr	r0, [pc, #68]	; 9cc <bloom_print@@Base+0x88>
 984:	add	r0, pc, r0
 988:	bl	560 <printf@plt>
 98c:	ldrd	r2, [r4, #32]
 990:	ldr	r0, [pc, #56]	; 9d0 <bloom_print@@Base+0x8c>
 994:	add	r0, pc, r0
 998:	bl	560 <printf@plt>
 99c:	ldr	r1, [r4, #20]
 9a0:	ldr	r0, [pc, #44]	; 9d4 <bloom_print@@Base+0x90>
 9a4:	add	r0, pc, r0
 9a8:	bl	560 <printf@plt>
 9ac:	ldr	r1, [r4, #24]
 9b0:	ldr	r0, [pc, #32]	; 9d8 <bloom_print@@Base+0x94>
 9b4:	add	r0, pc, r0
 9b8:	bl	560 <printf@plt>
 9bc:	pop	{r4, pc}
 9c0:	andeq	r0, r0, r4, lsr r4
 9c4:	andeq	r0, r0, r4, lsr r4
 9c8:	andeq	r0, r0, r8, lsr r4
 9cc:	andeq	r0, r0, r8, lsr r4
 9d0:	andeq	r0, r0, r8, lsr r4
 9d4:	andeq	r0, r0, r0, asr #8
 9d8:	andeq	r0, r0, r0, asr #8

000009dc <bloom_free@@Base>:
 9dc:	push	{r4, lr}
 9e0:	mov	r4, r0
 9e4:	ldr	r3, [r0, #44]	; 0x2c
 9e8:	cmp	r3, #0
 9ec:	bne	9fc <bloom_free@@Base+0x20>
 9f0:	mov	r3, #0
 9f4:	str	r3, [r4, #44]	; 0x2c
 9f8:	pop	{r4, pc}
 9fc:	ldr	r0, [r0, #40]	; 0x28
 a00:	bl	578 <free@plt>
 a04:	b	9f0 <bloom_free@@Base+0x14>

00000a08 <bloom_reset@@Base>:
 a08:	ldr	r3, [r0, #44]	; 0x2c
 a0c:	cmp	r3, #0
 a10:	bne	a1c <bloom_reset@@Base+0x14>
 a14:	mov	r0, #1
 a18:	bx	lr
 a1c:	push	{r4, lr}
 a20:	ldr	r2, [r0, #20]
 a24:	mov	r1, #0
 a28:	ldr	r0, [r0, #40]	; 0x28
 a2c:	bl	590 <memset@plt>
 a30:	mov	r0, #0
 a34:	pop	{r4, pc}

00000a38 <bloom_version@@Base>:
 a38:	ldr	r0, [pc, #4]	; a44 <bloom_version@@Base+0xc>
 a3c:	add	r0, pc, r0
 a40:	bx	lr
 a44:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>

00000a48 <murmurhash2@@Base>:
 a48:	eor	r2, r2, r1
 a4c:	cmp	r1, #3
 a50:	ble	af8 <murmurhash2@@Base+0xb0>
 a54:	push	{r4, r5, lr}
 a58:	mov	r5, r1
 a5c:	mov	r4, r0
 a60:	mov	lr, r1
 a64:	ldr	ip, [pc, #220]	; b48 <murmurhash2@@Base+0x100>
 a68:	ldr	r3, [r4], #4
 a6c:	mul	r3, ip, r3
 a70:	eor	r3, r3, r3, lsr #24
 a74:	mul	r2, ip, r2
 a78:	mul	r3, ip, r3
 a7c:	eor	r2, r2, r3
 a80:	sub	lr, lr, #4
 a84:	cmp	lr, #3
 a88:	bgt	a68 <murmurhash2@@Base+0x20>
 a8c:	sub	r3, r5, #4
 a90:	bic	ip, r3, #3
 a94:	add	ip, ip, #4
 a98:	add	r0, r0, ip
 a9c:	sub	r1, r1, #4
 aa0:	bic	r3, r3, #3
 aa4:	sub	r1, r1, r3
 aa8:	cmp	r1, #2
 aac:	beq	acc <murmurhash2@@Base+0x84>
 ab0:	cmp	r1, #3
 ab4:	beq	ac4 <murmurhash2@@Base+0x7c>
 ab8:	cmp	r1, #1
 abc:	bne	ae4 <murmurhash2@@Base+0x9c>
 ac0:	b	ad4 <murmurhash2@@Base+0x8c>
 ac4:	ldrb	r3, [r0, #2]
 ac8:	eor	r2, r2, r3, lsl #16
 acc:	ldrb	r3, [r0, #1]
 ad0:	eor	r2, r2, r3, lsl #8
 ad4:	ldrb	r3, [r0]
 ad8:	eor	r2, r2, r3
 adc:	ldr	r3, [pc, #100]	; b48 <murmurhash2@@Base+0x100>
 ae0:	mul	r2, r3, r2
 ae4:	eor	r3, r2, r2, lsr #13
 ae8:	ldr	r0, [pc, #88]	; b48 <murmurhash2@@Base+0x100>
 aec:	mul	r0, r0, r3
 af0:	eor	r0, r0, r0, lsr #15
 af4:	pop	{r4, r5, pc}
 af8:	cmp	r1, #2
 afc:	beq	b1c <murmurhash2@@Base+0xd4>
 b00:	cmp	r1, #3
 b04:	beq	b14 <murmurhash2@@Base+0xcc>
 b08:	cmp	r1, #1
 b0c:	bne	b34 <murmurhash2@@Base+0xec>
 b10:	b	b24 <murmurhash2@@Base+0xdc>
 b14:	ldrb	r3, [r0, #2]
 b18:	eor	r2, r2, r3, lsl #16
 b1c:	ldrb	r3, [r0, #1]
 b20:	eor	r2, r2, r3, lsl #8
 b24:	ldrb	r3, [r0]
 b28:	eor	r2, r2, r3
 b2c:	ldr	r3, [pc, #20]	; b48 <murmurhash2@@Base+0x100>
 b30:	mul	r2, r3, r2
 b34:	eor	r3, r2, r2, lsr #13
 b38:	ldr	r0, [pc, #8]	; b48 <murmurhash2@@Base+0x100>
 b3c:	mul	r0, r0, r3
 b40:	eor	r0, r0, r0, lsr #15
 b44:	bx	lr
 b48:	blpl	ff47b1a4 <murmurhash2@@Base+0xff47a75c>
 b4c:	subs	r2, r1, #1
 b50:	bxeq	lr
 b54:	bcc	d2c <murmurhash2@@Base+0x2e4>
 b58:	cmp	r0, r1
 b5c:	bls	d10 <murmurhash2@@Base+0x2c8>
 b60:	tst	r1, r2
 b64:	beq	d1c <murmurhash2@@Base+0x2d4>
 b68:	clz	r3, r0
 b6c:	clz	r2, r1
 b70:	sub	r3, r2, r3
 b74:	rsbs	r3, r3, #31
 b78:	addne	r3, r3, r3, lsl #1
 b7c:	mov	r2, #0
 b80:	addne	pc, pc, r3, lsl #2
 b84:	nop			; (mov r0, r0)
 b88:	cmp	r0, r1, lsl #31
 b8c:	adc	r2, r2, r2
 b90:	subcs	r0, r0, r1, lsl #31
 b94:	cmp	r0, r1, lsl #30
 b98:	adc	r2, r2, r2
 b9c:	subcs	r0, r0, r1, lsl #30
 ba0:	cmp	r0, r1, lsl #29
 ba4:	adc	r2, r2, r2
 ba8:	subcs	r0, r0, r1, lsl #29
 bac:	cmp	r0, r1, lsl #28
 bb0:	adc	r2, r2, r2
 bb4:	subcs	r0, r0, r1, lsl #28
 bb8:	cmp	r0, r1, lsl #27
 bbc:	adc	r2, r2, r2
 bc0:	subcs	r0, r0, r1, lsl #27
 bc4:	cmp	r0, r1, lsl #26
 bc8:	adc	r2, r2, r2
 bcc:	subcs	r0, r0, r1, lsl #26
 bd0:	cmp	r0, r1, lsl #25
 bd4:	adc	r2, r2, r2
 bd8:	subcs	r0, r0, r1, lsl #25
 bdc:	cmp	r0, r1, lsl #24
 be0:	adc	r2, r2, r2
 be4:	subcs	r0, r0, r1, lsl #24
 be8:	cmp	r0, r1, lsl #23
 bec:	adc	r2, r2, r2
 bf0:	subcs	r0, r0, r1, lsl #23
 bf4:	cmp	r0, r1, lsl #22
 bf8:	adc	r2, r2, r2
 bfc:	subcs	r0, r0, r1, lsl #22
 c00:	cmp	r0, r1, lsl #21
 c04:	adc	r2, r2, r2
 c08:	subcs	r0, r0, r1, lsl #21
 c0c:	cmp	r0, r1, lsl #20
 c10:	adc	r2, r2, r2
 c14:	subcs	r0, r0, r1, lsl #20
 c18:	cmp	r0, r1, lsl #19
 c1c:	adc	r2, r2, r2
 c20:	subcs	r0, r0, r1, lsl #19
 c24:	cmp	r0, r1, lsl #18
 c28:	adc	r2, r2, r2
 c2c:	subcs	r0, r0, r1, lsl #18
 c30:	cmp	r0, r1, lsl #17
 c34:	adc	r2, r2, r2
 c38:	subcs	r0, r0, r1, lsl #17
 c3c:	cmp	r0, r1, lsl #16
 c40:	adc	r2, r2, r2
 c44:	subcs	r0, r0, r1, lsl #16
 c48:	cmp	r0, r1, lsl #15
 c4c:	adc	r2, r2, r2
 c50:	subcs	r0, r0, r1, lsl #15
 c54:	cmp	r0, r1, lsl #14
 c58:	adc	r2, r2, r2
 c5c:	subcs	r0, r0, r1, lsl #14
 c60:	cmp	r0, r1, lsl #13
 c64:	adc	r2, r2, r2
 c68:	subcs	r0, r0, r1, lsl #13
 c6c:	cmp	r0, r1, lsl #12
 c70:	adc	r2, r2, r2
 c74:	subcs	r0, r0, r1, lsl #12
 c78:	cmp	r0, r1, lsl #11
 c7c:	adc	r2, r2, r2
 c80:	subcs	r0, r0, r1, lsl #11
 c84:	cmp	r0, r1, lsl #10
 c88:	adc	r2, r2, r2
 c8c:	subcs	r0, r0, r1, lsl #10
 c90:	cmp	r0, r1, lsl #9
 c94:	adc	r2, r2, r2
 c98:	subcs	r0, r0, r1, lsl #9
 c9c:	cmp	r0, r1, lsl #8
 ca0:	adc	r2, r2, r2
 ca4:	subcs	r0, r0, r1, lsl #8
 ca8:	cmp	r0, r1, lsl #7
 cac:	adc	r2, r2, r2
 cb0:	subcs	r0, r0, r1, lsl #7
 cb4:	cmp	r0, r1, lsl #6
 cb8:	adc	r2, r2, r2
 cbc:	subcs	r0, r0, r1, lsl #6
 cc0:	cmp	r0, r1, lsl #5
 cc4:	adc	r2, r2, r2
 cc8:	subcs	r0, r0, r1, lsl #5
 ccc:	cmp	r0, r1, lsl #4
 cd0:	adc	r2, r2, r2
 cd4:	subcs	r0, r0, r1, lsl #4
 cd8:	cmp	r0, r1, lsl #3
 cdc:	adc	r2, r2, r2
 ce0:	subcs	r0, r0, r1, lsl #3
 ce4:	cmp	r0, r1, lsl #2
 ce8:	adc	r2, r2, r2
 cec:	subcs	r0, r0, r1, lsl #2
 cf0:	cmp	r0, r1, lsl #1
 cf4:	adc	r2, r2, r2
 cf8:	subcs	r0, r0, r1, lsl #1
 cfc:	cmp	r0, r1
 d00:	adc	r2, r2, r2
 d04:	subcs	r0, r0, r1
 d08:	mov	r0, r2
 d0c:	bx	lr
 d10:	moveq	r0, #1
 d14:	movne	r0, #0
 d18:	bx	lr
 d1c:	clz	r2, r1
 d20:	rsb	r2, r2, #31
 d24:	lsr	r0, r0, r2
 d28:	bx	lr
 d2c:	cmp	r0, #0
 d30:	mvnne	r0, #0
 d34:	b	d58 <murmurhash2@@Base+0x310>
 d38:	cmp	r1, #0
 d3c:	beq	d2c <murmurhash2@@Base+0x2e4>
 d40:	push	{r0, r1, lr}
 d44:	bl	b4c <murmurhash2@@Base+0x104>
 d48:	pop	{r1, r2, lr}
 d4c:	mul	r3, r2, r0
 d50:	sub	r1, r1, r3
 d54:	bx	lr
 d58:	push	{r1, lr}
 d5c:	mov	r0, #8
 d60:	bl	53c <raise@plt>
 d64:	pop	{r1, pc}

Disassembly of section .fini:

00000d68 <.fini>:
 d68:	push	{r3, lr}
 d6c:	pop	{r3, pc}
