// Seed: 3072533003
module module_0 #(
    parameter id_5 = 32'd16
) (
    input  tri0 id_0,
    output wire id_1
);
  tri id_3;
  wire id_4;
  defparam id_5 = id_5;
  logic [7:0][1] id_6 = id_5;
  wire id_7;
  assign id_3 = id_7 && 1;
  assign id_7 = id_7;
endmodule
module module_1 (
    input  wor  id_0,
    input  tri  id_1,
    input  tri1 id_2
    , id_5,
    output tri0 id_3
);
  assign id_5 = id_5;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire id_7;
  integer id_8 (
      id_5,
      1
  );
endmodule
