{"vcs1":{"timestamp_begin":1713315582.823948682, "rt":2.41, "ut":0.53, "st":0.23}}
{"vcselab":{"timestamp_begin":1713315585.861021841, "rt":1.55, "ut":0.40, "st":0.18}}
{"link":{"timestamp_begin":1713315587.891769838, "rt":1.21, "ut":0.13, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713315579.928508050}
{"VCS_COMP_START_TIME": 1713315579.928508050}
{"VCS_COMP_END_TIME": 1713315589.724431738}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 339152}}
{"stitch_vcselab": {"peak_mem": 239004}}
