<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_8_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('orig_load_7', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil2d" solutionName="solution1" date="2023-03-29T23:43:13.575+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_8_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('orig_load_5', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil2d" solutionName="solution1" date="2023-03-29T23:43:13.475+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_8_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('orig_load_3', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil2d" solutionName="solution1" date="2023-03-29T23:43:13.447+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2' (loop 'VITIS_LOOP_8_1_VITIS_LOOP_10_2'): Unable to schedule 'load' operation ('orig_load_1', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'orig' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'orig'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="stencil2d" solutionName="solution1" date="2023-03-29T23:43:13.434+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Device 21-9] Clock region file  is not available&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:14:19.912+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+---------------------+------+&#xD;&#xD;&#xA;|      |Cell                 |Count |&#xD;&#xD;&#xA;+------+---------------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0_bbox |     1|&#xD;&#xD;&#xA;+------+---------------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1818.172 ; gain = 440.770&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1818.172 ; gain = 470.168&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:14:07.846+0200" type="Warning"/>
        <logs message="WARNING: [Device 21-9] Clock region file  is not available&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:13:35.725+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xck24-ubva530-2LV-c -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xck24'&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:13:25.675+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Thu Mar 30 00:11:59 2023] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Thu Mar 30 00:11:59 2023] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Thu Mar 30 00:11:59 2023] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2022.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:13:21.656+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 676.387 ; gain = 0.000&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-03-30 00:11:59 +0200&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:12:01.277+0200" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xD;&#xD;&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xD;&#xD;&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xD;&#xD;&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xD;&#xD;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xD;&#xD;&#xA;# assign_bd_address&#xD;&#xD;&#xA;Wrote  : &lt;C:\Users\Elija\AppData\Roaming\Xilinx\Vitis\stencil2d\solution1\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;VHDL Output written to : C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd&#xD;&#xD;&#xA;VHDL Output written to : C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd&#xD;&#xD;&#xA;VHDL Output written to : C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:11:57.260+0200" type="Warning"/>
        <logs message="WARNING: [Device 21-9] Clock region file  is not available&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:10:25.818+0200" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Timing Optimization&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Technology Mapping&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report BlackBoxes: &#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|      |BlackBox name   |Instances |&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0 |         1|&#xD;&#xD;&#xA;+------+----------------+----------+&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;Report Cell Usage: &#xD;&#xD;&#xA;+------+---------------------+------+&#xD;&#xD;&#xA;|      |Cell                 |Count |&#xD;&#xD;&#xA;+------+---------------------+------+&#xD;&#xD;&#xA;|1     |bd_0_hls_inst_0_bbox |     1|&#xD;&#xD;&#xA;+------+---------------------+------+&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xD;&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1772.520 ; gain = 422.957&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:10:17.773+0200" type="Warning"/>
        <logs message="WARNING: [Device 21-9] Clock region file  is not available&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:09:47.649+0200" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. &#xD;&#xD;&#xA;Current IP cache path is c:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.cache/ip &#xD;&#xD;&#xA;Command: synth_design -top bd_0_wrapper -part xck24-ubva530-2LV-c -mode out_of_context&#xD;&#xD;&#xA;Starting synth_design&#xD;&#xD;&#xA;Attempting to get a license for feature 'Synthesis' and/or device 'xck24'&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:09:43.625+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;[Thu Mar 30 00:08:21 2023] Launched bd_0_hls_inst_0_synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xD;&#xD;&#xA;[Thu Mar 30 00:08:21 2023] Launched synth_1...&#xD;&#xD;&#xA;Run output will be captured here: C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.runs/synth_1/runme.log&#xD;&#xD;&#xA;[Thu Mar 30 00:08:21 2023] Waiting for synth_1 to finish...&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;*** Running vivado&#xD;&#xD;&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;****** Vivado v2022.2 (64-bit)&#xD;&#xD;&#xA;  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022&#xD;&#xD;&#xA;  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022&#xD;&#xD;&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xD;&#xD;&#xA;&#xD;&#xD;&#xA;source bd_0_wrapper.tcl -notrace&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:09:37.619+0200" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xD;&#xD;&#xA;launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 677.980 ; gain = 0.000&#xD;&#xD;&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xD;&#xD;&#xA;#   reset_run [get_runs $run]&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xD;&#xD;&#xA;# hls_vivado_reports_setup $report_options&#xD;&#xD;&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2023-03-30 00:08:20 +0200&#xD;&#xD;&#xA;# if { $has_synth || $has_impl } {&#xD;&#xD;&#xA;#   # synth properties setting&#xD;&#xD;&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xD;&#xD;&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xD;&#xD;&#xA;#   if { ![llength $ip_inst] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xD;&#xD;&#xA;#   if { ![llength $synth_run] } {&#xD;&#xD;&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_design_args] } {&#xD;&#xD;&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   if { [llength $synth_props] } {&#xD;&#xD;&#xA;#     set_property -dict $synth_props $synth_run&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# &#xD;&#xD;&#xA;#   # launch run synth&#xD;&#xD;&#xA;#   launch_runs synth_1&#xD;&#xD;&#xA;#   wait_on_run synth_1&#xD;&#xD;&#xA;#   # synth reports&#xD;&#xD;&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xD;&#xD;&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xD;&#xD;&#xA;#     file mkdir [file dirname $synth_dcp]&#xD;&#xD;&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xD;&#xD;&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xD;&#xD;&#xA;#     file copy -force $run_dcp $synth_dcp&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:08:21.293+0200" type="Warning"/>
        <logs message="WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}'&#xD;&#xD;&#xA;# foreach bd_port [get_bd_intf_ports -filter {MODE == &quot;Slave&quot; &amp;&amp; VLNV =~ &quot;xilinx.com:interface:aximm_rtl:*&quot;}] {&#xD;&#xD;&#xA;#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]&#xD;&#xD;&#xA;#   if { $bd_port_addr_width &lt; $s_axi_addr_width_min } {&#xD;&#xD;&#xA;#     puts &quot;INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min&quot;&#xD;&#xD;&#xA;#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port&#xD;&#xD;&#xA;#   }&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}&#xD;&#xD;&#xA;# assign_bd_address&#xD;&#xD;&#xA;Wrote  : &lt;C:\Users\Elija\AppData\Roaming\Xilinx\Vitis\stencil2d\solution1\impl\vhdl\project.srcs\sources_1\bd\bd_0\bd_0.bd> &#xD;&#xD;&#xA;VHDL Output written to : C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/synth/bd_0.vhd&#xD;&#xD;&#xA;VHDL Output written to : C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/sim/bd_0.vhd&#xD;&#xD;&#xA;VHDL Output written to : C:/Users/Elija/AppData/Roaming/Xilinx/Vitis/stencil2d/solution1/impl/vhdl/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.vhd&#xD;&#xD;&#xA;make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 677.980 ; gain = 207.570&#xD;&#xD;&#xA;# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]&#xD;&#xD;&#xA;# add_files -norecurse $toprtl&#xD;&#xD;&#xA;# set top_inst_name [file root [file tail $toprtl]]&#xD;&#xD;&#xA;# puts &quot;Using BD top: $top_inst_name&quot;&#xD;&#xD;&#xA;Using BD top: bd_0_wrapper&#xD;&#xD;&#xA;# set xdc_files [glob -nocomplain ./*.xdc]&#xD;&#xD;&#xA;# if { [llength $xdc_files] } {&#xD;&#xD;&#xA;#     add_files -fileset constrs_1 -norecurse $xdc_files&#xD;&#xD;&#xA;# }&#xD;&#xD;&#xA;# launch_runs synth_1 -scripts_only&#xD;" projectName="stencil2d" solutionName="solution1" date="2023-03-30T00:08:17.275+0200" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
