AR5K_PHY_AGCCTL,VAR_0
AR5K_PHY_AGCCTL_OFDM_DIV_DIS,VAR_1
AR5K_PHY_FAST_ANT_DIV,VAR_2
AR5K_PHY_FAST_ANT_DIV_EN,VAR_3
AR5K_PHY_RESTART,VAR_4
AR5K_PHY_RESTART_DIV_GC,VAR_5
AR5K_REG_DISABLE_BITS,FUNC_0
AR5K_REG_ENABLE_BITS,FUNC_1
AR5K_REG_WRITE_BITS,FUNC_2
ath5k_hw_set_fast_div,FUNC_3
ah,VAR_6
ee_mode,VAR_7
enable,VAR_8
