ARM GAS  /tmp/cc3MI47k.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.LL_RCC_GetClocksFreq,"ax",%progbits
  18              		.align	1
  19              		.global	LL_RCC_GetClocksFreq
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	LL_RCC_GetClocksFreq:
  26              	.LFB235:
  27              		.file 1 "Core/Inc/stm32f4xx_ll_rcc.h"
   1:Core/Inc/stm32f4xx_ll_rcc.h **** /**
   2:Core/Inc/stm32f4xx_ll_rcc.h ****   ******************************************************************************
   3:Core/Inc/stm32f4xx_ll_rcc.h ****   * @file    stm32f4xx_ll_rcc.h
   4:Core/Inc/stm32f4xx_ll_rcc.h ****   * @author  MCD Application Team
   5:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Core/Inc/stm32f4xx_ll_rcc.h ****   ******************************************************************************
   7:Core/Inc/stm32f4xx_ll_rcc.h ****   * @attention
   8:Core/Inc/stm32f4xx_ll_rcc.h ****   *
   9:Core/Inc/stm32f4xx_ll_rcc.h ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10:Core/Inc/stm32f4xx_ll_rcc.h ****   *
  11:Core/Inc/stm32f4xx_ll_rcc.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Core/Inc/stm32f4xx_ll_rcc.h ****   * are permitted provided that the following conditions are met:
  13:Core/Inc/stm32f4xx_ll_rcc.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Core/Inc/stm32f4xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer.
  15:Core/Inc/stm32f4xx_ll_rcc.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Core/Inc/stm32f4xx_ll_rcc.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Core/Inc/stm32f4xx_ll_rcc.h ****   *      and/or other materials provided with the distribution.
  18:Core/Inc/stm32f4xx_ll_rcc.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Core/Inc/stm32f4xx_ll_rcc.h ****   *      may be used to endorse or promote products derived from this software
  20:Core/Inc/stm32f4xx_ll_rcc.h ****   *      without specific prior written permission.
  21:Core/Inc/stm32f4xx_ll_rcc.h ****   *
  22:Core/Inc/stm32f4xx_ll_rcc.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Core/Inc/stm32f4xx_ll_rcc.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Core/Inc/stm32f4xx_ll_rcc.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Core/Inc/stm32f4xx_ll_rcc.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Core/Inc/stm32f4xx_ll_rcc.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Core/Inc/stm32f4xx_ll_rcc.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Core/Inc/stm32f4xx_ll_rcc.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Core/Inc/stm32f4xx_ll_rcc.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Core/Inc/stm32f4xx_ll_rcc.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Core/Inc/stm32f4xx_ll_rcc.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /tmp/cc3MI47k.s 			page 2


  32:Core/Inc/stm32f4xx_ll_rcc.h ****   *
  33:Core/Inc/stm32f4xx_ll_rcc.h ****   ******************************************************************************
  34:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  35:Core/Inc/stm32f4xx_ll_rcc.h **** 
  36:Core/Inc/stm32f4xx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Core/Inc/stm32f4xx_ll_rcc.h **** #ifndef __STM32F4xx_LL_RCC_H
  38:Core/Inc/stm32f4xx_ll_rcc.h **** #define __STM32F4xx_LL_RCC_H
  39:Core/Inc/stm32f4xx_ll_rcc.h **** 
  40:Core/Inc/stm32f4xx_ll_rcc.h **** #ifdef __cplusplus
  41:Core/Inc/stm32f4xx_ll_rcc.h **** extern "C" {
  42:Core/Inc/stm32f4xx_ll_rcc.h **** #endif
  43:Core/Inc/stm32f4xx_ll_rcc.h **** 
  44:Core/Inc/stm32f4xx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  45:Core/Inc/stm32f4xx_ll_rcc.h **** #include "stm32f4xx.h"
  46:Core/Inc/stm32f4xx_ll_rcc.h **** 
  47:Core/Inc/stm32f4xx_ll_rcc.h **** /** @addtogroup STM32F4xx_LL_Driver
  48:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
  49:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  50:Core/Inc/stm32f4xx_ll_rcc.h **** 
  51:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC)
  52:Core/Inc/stm32f4xx_ll_rcc.h **** 
  53:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  54:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
  55:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  56:Core/Inc/stm32f4xx_ll_rcc.h **** 
  57:Core/Inc/stm32f4xx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  58:Core/Inc/stm32f4xx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  59:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  60:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
  61:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  62:Core/Inc/stm32f4xx_ll_rcc.h **** 
  63:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLSAIDIVR)
  64:Core/Inc/stm32f4xx_ll_rcc.h **** static const uint8_t aRCC_PLLSAIDIVRPrescTable[4] = {2, 4, 8, 16};
  65:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLSAIDIVR */
  66:Core/Inc/stm32f4xx_ll_rcc.h **** 
  67:Core/Inc/stm32f4xx_ll_rcc.h **** /**
  68:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
  69:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  70:Core/Inc/stm32f4xx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  71:Core/Inc/stm32f4xx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  72:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  73:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  74:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
  75:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  76:Core/Inc/stm32f4xx_ll_rcc.h **** /**
  77:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
  78:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  79:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  80:Core/Inc/stm32f4xx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  81:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  82:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
  83:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
  84:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  85:Core/Inc/stm32f4xx_ll_rcc.h **** 
  86:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  87:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
  88:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 3


  89:Core/Inc/stm32f4xx_ll_rcc.h **** 
  90:Core/Inc/stm32f4xx_ll_rcc.h **** /**
  91:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  92:Core/Inc/stm32f4xx_ll_rcc.h ****   */
  93:Core/Inc/stm32f4xx_ll_rcc.h **** typedef struct
  94:Core/Inc/stm32f4xx_ll_rcc.h **** {
  95:Core/Inc/stm32f4xx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
  96:Core/Inc/stm32f4xx_ll_rcc.h ****   uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
  97:Core/Inc/stm32f4xx_ll_rcc.h ****   uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
  98:Core/Inc/stm32f4xx_ll_rcc.h ****   uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
  99:Core/Inc/stm32f4xx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
 100:Core/Inc/stm32f4xx_ll_rcc.h **** 
 101:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 102:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 103:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 104:Core/Inc/stm32f4xx_ll_rcc.h **** 
 105:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 106:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 107:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 108:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 109:Core/Inc/stm32f4xx_ll_rcc.h **** 
 110:Core/Inc/stm32f4xx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
 111:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
 112:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 113:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 114:Core/Inc/stm32f4xx_ll_rcc.h **** 
 115:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 116:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 117:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to 
 118:Core/Inc/stm32f4xx_ll_rcc.h ****   *           HW set-up.
 119:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 120:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 121:Core/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 122:Core/Inc/stm32f4xx_ll_rcc.h **** #define HSE_VALUE    25000000U  /*!< Value of the HSE oscillator in Hz */
 123:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* HSE_VALUE */
 124:Core/Inc/stm32f4xx_ll_rcc.h **** 
 125:Core/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 126:Core/Inc/stm32f4xx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 127:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* HSI_VALUE */
 128:Core/Inc/stm32f4xx_ll_rcc.h **** 
 129:Core/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 130:Core/Inc/stm32f4xx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 131:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LSE_VALUE */
 132:Core/Inc/stm32f4xx_ll_rcc.h **** 
 133:Core/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 134:Core/Inc/stm32f4xx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 135:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LSI_VALUE */
 136:Core/Inc/stm32f4xx_ll_rcc.h **** 
 137:Core/Inc/stm32f4xx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 138:Core/Inc/stm32f4xx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    12288000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 139:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 140:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 141:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 142:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 143:Core/Inc/stm32f4xx_ll_rcc.h **** 
 144:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 145:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
ARM GAS  /tmp/cc3MI47k.s 			page 4


 146:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 147:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 148:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
 149:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 150:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 151:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 152:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 153:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 154:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLI2SRDYC             RCC_CIR_PLLI2SRDYC  /*!< PLLI2S Ready Interrupt Clear */
 155:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 156:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 157:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLSAIRDYC             RCC_CIR_PLLSAIRDYC  /*!< PLLSAI Ready Interrupt Clear */
 158:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 159:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt 
 160:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 161:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 162:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 163:Core/Inc/stm32f4xx_ll_rcc.h **** 
 164:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 165:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 166:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 167:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 168:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 169:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
 170:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 171:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
 172:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 173:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 174:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLI2SRDYF             RCC_CIR_PLLI2SRDYF  /*!< PLLI2S Ready Interrupt flag */
 175:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 176:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 177:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLSAIRDYF             RCC_CIR_PLLSAIRDYF  /*!< PLLSAI Ready Interrupt flag */
 178:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 179:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        /*!< Clock Security System Interrupt 
 180:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
 181:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
 182:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_PORRSTF                 RCC_CSR_PORRSTF    /*!< POR/PDR reset flag */
 183:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
 184:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag 
 185:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
 186:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CSR_BORRSTF)
 187:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
 188:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CSR_BORRSTF */
 189:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 190:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 191:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 192:Core/Inc/stm32f4xx_ll_rcc.h **** 
 193:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 194:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 195:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 196:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 197:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
 198:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
 199:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
 200:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
 201:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
 202:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
ARM GAS  /tmp/cc3MI47k.s 			page 5


 203:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLI2SRDYIE            RCC_CIR_PLLI2SRDYIE   /*!< PLLI2S Ready Interrupt Enable 
 204:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
 205:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 206:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CIR_PLLSAIRDYIE            RCC_CIR_PLLSAIRDYIE   /*!< PLLSAI Ready Interrupt Enable 
 207:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 208:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 209:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 210:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 211:Core/Inc/stm32f4xx_ll_rcc.h **** 
 212:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 213:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 214:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 215:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
 216:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
 217:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
 218:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_SW_PLLR)
 219:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLLR          RCC_CFGR_SW_PLLR   /*!< PLLR selection as system clock *
 220:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_SW_PLLR */
 221:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 222:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 223:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 224:Core/Inc/stm32f4xx_ll_rcc.h **** 
 225:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 226:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 227:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 228:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
 229:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
 230:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
 231:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_SYSCLK_SUPPORT)
 232:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLLR   RCC_CFGR_SWS_PLLR  /*!< PLLR used as system clock */
 233:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_SYSCLK_SUPPORT */
 234:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 235:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 236:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 237:Core/Inc/stm32f4xx_ll_rcc.h **** 
 238:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 239:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 240:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 241:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
 242:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
 243:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
 244:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
 245:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
 246:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
 247:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
 248:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
 249:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
 250:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 251:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 252:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 253:Core/Inc/stm32f4xx_ll_rcc.h **** 
 254:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 255:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 256:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 257:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
 258:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
 259:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
ARM GAS  /tmp/cc3MI47k.s 			page 6


 260:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
 261:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
 262:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 263:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 264:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 265:Core/Inc/stm32f4xx_ll_rcc.h **** 
 266:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 267:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 268:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 269:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
 270:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
 271:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
 272:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
 273:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
 274:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 275:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 276:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 277:Core/Inc/stm32f4xx_ll_rcc.h **** 
 278:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCOxSOURCE  MCO source selection
 279:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 280:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 281:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (uint32_t)(RCC_CFGR_MCO1|0x00000000U)                   
 282:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_0 >> 16U))      
 283:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_1 >> 16U))      
 284:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO1|((RCC_CFGR_MCO1_1|RCC_CFGR_MCO1
 285:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO2)
 286:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_SYSCLK           (uint32_t)(RCC_CFGR_MCO2|0x00000000U)                   
 287:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_PLLI2S           (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_0 >> 16U))      
 288:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_1 >> 16U))      
 289:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO2|((RCC_CFGR_MCO2_1|RCC_CFGR_MCO2
 290:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO2 */
 291:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 292:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 293:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 294:Core/Inc/stm32f4xx_ll_rcc.h **** 
 295:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCOx_DIV  MCO prescaler
 296:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 297:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 298:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  (uint32_t)(RCC_CFGR_MCO1PRE|0x00000000U)                
 299:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE_2 >> 16U))
 300:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_3                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFG
 301:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFG
 302:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_5                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE >> 16U))  
 303:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO2PRE)
 304:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_1                  (uint32_t)(RCC_CFGR_MCO2PRE|0x00000000U)                
 305:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_2                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE_2 >> 16U))
 306:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_3                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFG
 307:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_4                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFG
 308:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_MCO2_DIV_5                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE >> 16U))  
 309:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO2PRE */
 310:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 311:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 312:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 313:Core/Inc/stm32f4xx_ll_rcc.h **** 
 314:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_HSEDIV  HSE prescaler for RTC clock
 315:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 316:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 7


 317:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_NOCLOCK                  0x00000000U             /*!< HSE not divided */
 318:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_2                RCC_CFGR_RTCPRE_1       /*!< HSE clock divided by 2 */
 319:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_3                (RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 320:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_4                RCC_CFGR_RTCPRE_2       /*!< HSE clock divided by 4 */
 321:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_5                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 322:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_6                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       /*!< HSE cl
 323:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_7                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)
 324:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_8                RCC_CFGR_RTCPRE_3       /*!< HSE clock divided by 8 */
 325:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_9                (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 326:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_10               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       /*!< HSE cl
 327:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_11               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)
 328:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_12               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       /*!< HSE cl
 329:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_13               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)
 330:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_14               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)
 331:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_15               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|
 332:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_16               RCC_CFGR_RTCPRE_4       /*!< HSE clock divided by 16 */
 333:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_17               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_0)       /*!< HSE cl
 334:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_18               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1)       /*!< HSE cl
 335:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_19               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)
 336:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_20               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2)       /*!< HSE cl
 337:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_21               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)
 338:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_22               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)
 339:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_23               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|
 340:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_24               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3)       /*!< HSE cl
 341:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_25               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)
 342:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_26               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)
 343:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_27               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|
 344:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_28               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)
 345:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_29               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|
 346:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_30               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|
 347:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_HSE_DIV_31               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|
 348:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 349:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 350:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 351:Core/Inc/stm32f4xx_ll_rcc.h **** 
 352:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 353:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 354:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 355:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 356:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 357:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 358:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 359:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 360:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 361:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 362:Core/Inc/stm32f4xx_ll_rcc.h **** 
 363:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
 364:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FMPI2C1_CLKSOURCE  Peripheral FMPI2C clock source selection
 365:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 366:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 367:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE_PCLK1        0x00000000U               /*!< PCLK1 clock used as FM
 368:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK       RCC_DCKCFGR2_FMPI2C1SEL_0 /*!< SYSCLK clock used as F
 369:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE_HSI          RCC_DCKCFGR2_FMPI2C1SEL_1 /*!< HSI clock used as FMPI
 370:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 371:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 372:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 373:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
ARM GAS  /tmp/cc3MI47k.s 			page 8


 374:Core/Inc/stm32f4xx_ll_rcc.h **** 
 375:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
 376:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
 377:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 378:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 379:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1       0x00000000U                 /*!< PCLK1 clock used as LP
 380:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI         RCC_DCKCFGR2_LPTIM1SEL_0    /*!< LSI oscillator clock u
 381:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI         RCC_DCKCFGR2_LPTIM1SEL_1    /*!< HSI oscillator clock u
 382:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE         (uint32_t)(RCC_DCKCFGR2_LPTIM1SEL_1 | RCC_DCKCFGR2_LPTI
 383:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 384:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 385:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 386:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
 387:Core/Inc/stm32f4xx_ll_rcc.h **** 
 388:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
 389:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAIx_CLKSOURCE  Peripheral SAI clock source selection
 390:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 391:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 392:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1SRC)
 393:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI1SRC | 0x00000000U)           
 394:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_0 
 395:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_1 
 396:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE_PIN          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC >>
 397:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1SRC */
 398:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI2SRC)
 399:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI2SRC | 0x00000000U)           
 400:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_0 
 401:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_1 
 402:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE_PLLSRC       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC >>
 403:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI2SRC */
 404:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1ASRC)
 405:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_SAI1A_PLLSOURCE_SUPPORT)
 406:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)          
 407:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 408:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 409:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC 
 410:Core/Inc/stm32f4xx_ll_rcc.h **** #else
 411:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)          
 412:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 413:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_
 414:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_SAI1A_PLLSOURCE_SUPPORT */
 415:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1ASRC */
 416:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1BSRC)
 417:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_SAI1B_PLLSOURCE_SUPPORT)
 418:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)          
 419:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 420:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 421:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC 
 422:Core/Inc/stm32f4xx_ll_rcc.h **** #else
 423:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)          
 424:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 425:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_
 426:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_SAI1B_PLLSOURCE_SUPPORT */
 427:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1BSRC */
 428:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 429:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 430:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 9


 431:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
 432:Core/Inc/stm32f4xx_ll_rcc.h **** 
 433:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
 434:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDIOx_CLKSOURCE  Peripheral SDIO clock source selection
 435:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 436:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 437:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE_PLL48CLK       0x00000000U                 /*!< PLL 48M domain clock 
 438:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
 439:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR_SDIOSEL         /*!< System clock clock us
 440:Core/Inc/stm32f4xx_ll_rcc.h **** #else
 441:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR2_SDIOSEL        /*!< System clock clock us
 442:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL */
 443:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 444:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 445:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 446:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
 447:Core/Inc/stm32f4xx_ll_rcc.h **** 
 448:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
 449:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DSI_CLKSOURCE  Peripheral DSI clock source selection
 450:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 451:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 452:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U                       /*!< DSI-PHY clock used
 453:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE_PLL          RCC_DCKCFGR_DSISEL                /*!< PLL clock used as 
 454:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 455:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 456:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 457:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
 458:Core/Inc/stm32f4xx_ll_rcc.h **** 
 459:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
 460:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC_CLKSOURCE  Peripheral CEC clock source selection
 461:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 462:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 463:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_HSI_DIV488    0x00000000U                /*!< HSI oscillator clock div
 464:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE_LSE           RCC_DCKCFGR2_CECSEL        /*!< LSE oscillator clock use
 465:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 466:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 467:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 468:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
 469:Core/Inc/stm32f4xx_ll_rcc.h **** 
 470:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S1_CLKSOURCE  Peripheral I2S clock source selection
 471:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 472:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 473:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 474:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLI2S     0x00000000U                /*!< I2S oscillator clock used 
 475:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN        RCC_CFGR_I2SSRC            /*!< External pin clock used as
 476:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 477:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2SSRC)
 478:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2SSRC | 0x00000000U)              
 479:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_0 >> 1
 480:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_1 >> 1
 481:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2SSRC */
 482:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S1SRC)
 483:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S1SRC | 0x00000000U)             
 484:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_0 >>
 485:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_1 >>
 486:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC >> 1
 487:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S1SRC */
ARM GAS  /tmp/cc3MI47k.s 			page 10


 488:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S2SRC)
 489:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S2SRC | 0x00000000U)             
 490:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_0 >>
 491:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_1 >>
 492:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC >> 1
 493:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S2SRC */
 494:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 495:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 496:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 497:Core/Inc/stm32f4xx_ll_rcc.h **** 
 498:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 499:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CK48M_CLKSOURCE  Peripheral 48Mhz domain clock source selection
 500:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 501:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 502:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
 503:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                /*!< PLL oscillator clock use
 504:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR_CK48MSEL       /*!< PLLSAI oscillator clock 
 505:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
 506:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR2_CK48MSEL)
 507:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                /*!< PLL oscillator clock use
 508:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 509:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR2_CK48MSEL      /*!< PLLSAI oscillator clock 
 510:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 511:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
 512:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE_PLLI2S      RCC_DCKCFGR2_CK48MSEL      /*!< PLLI2S oscillator clock 
 513:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
 514:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR2_CK48MSEL */
 515:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 516:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 517:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 518:Core/Inc/stm32f4xx_ll_rcc.h **** 
 519:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
 520:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
 521:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 522:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 523:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        /*!< PLL clock used as 
 524:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 525:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     /*!< PLLSAI clock used 
 526:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 527:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
 528:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     /*!< PLLI2S clock used 
 529:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
 530:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 531:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 532:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 533:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
 534:Core/Inc/stm32f4xx_ll_rcc.h **** 
 535:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
 536:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
 537:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 538:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 539:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        /*!< PLL clock used as 
 540:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
 541:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     /*!< PLLSAI clock used 
 542:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
 543:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
 544:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     /*!< PLLI2S clock used 
ARM GAS  /tmp/cc3MI47k.s 			page 11


 545:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
 546:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 547:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 548:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 549:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
 550:Core/Inc/stm32f4xx_ll_rcc.h **** 
 551:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 552:Core/Inc/stm32f4xx_ll_rcc.h **** 
 553:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)
 554:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1_AUDIO_CLKSOURCE  Peripheral DFSDM Audio clock source selection
 555:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 556:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 557:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | 0x00000000U)  
 558:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | (RCC_DCKCFGR_C
 559:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 560:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | 0x00000000U)  
 561:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | (RCC_DCKCFGR_C
 562:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 563:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 564:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 565:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 566:Core/Inc/stm32f4xx_ll_rcc.h **** 
 567:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM1_CLKSOURCE  Peripheral DFSDM clock source selection
 568:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 569:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 570:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_PCLK2          0x00000000U                /*!< PCLK2 clock used as 
 571:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    /*!< System clock used as
 572:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 573:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_CLKSOURCE_PCLK2          0x00000000U                /*!< PCLK2 clock used as 
 574:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    /*!< System clock used as
 575:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 576:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 577:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 578:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 579:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 || DFSDM2_Channel0 */
 580:Core/Inc/stm32f4xx_ll_rcc.h **** 
 581:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
 582:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_FMPI2C1  Peripheral FMPI2C get clock source
 583:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 584:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 585:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_FMPI2C1_CLKSOURCE              RCC_DCKCFGR2_FMPI2C1SEL  /*!< FMPI2C1 Clock source se
 586:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 587:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 588:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 589:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
 590:Core/Inc/stm32f4xx_ll_rcc.h **** 
 591:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
 592:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPDIFRX_CLKSOURCE  Peripheral SPDIFRX clock source selection
 593:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 594:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 595:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_PLL          0x00000000U             /*!< PLL clock used as SPDIF
 596:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S       RCC_DCKCFGR2_SPDIFRXSEL /*!< PLLI2S clock used as SP
 597:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 598:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 599:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 600:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
 601:Core/Inc/stm32f4xx_ll_rcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 12


 602:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
 603:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIM1  Peripheral LPTIM get clock source
 604:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 605:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 606:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_DCKCFGR2_LPTIM1SEL /*!< LPTIM1 Clock source selectio
 607:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 608:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 609:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 610:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
 611:Core/Inc/stm32f4xx_ll_rcc.h **** 
 612:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
 613:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SAIx  Peripheral SAI get clock source
 614:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 615:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 616:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1ASRC)
 617:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_A_CLKSOURCE            RCC_DCKCFGR_SAI1ASRC /*!< SAI1 block A Clock source sele
 618:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1ASRC */
 619:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1BSRC)
 620:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_B_CLKSOURCE            RCC_DCKCFGR_SAI1BSRC /*!< SAI1 block B Clock source sele
 621:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1BSRC */
 622:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI1SRC)
 623:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI1_CLKSOURCE              RCC_DCKCFGR_SAI1SRC  /*!< SAI1 Clock source selection */
 624:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI1SRC */
 625:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SAI2SRC)
 626:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SAI2_CLKSOURCE              RCC_DCKCFGR_SAI2SRC  /*!< SAI2 Clock source selection */
 627:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SAI2SRC */
 628:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 629:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 630:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 631:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
 632:Core/Inc/stm32f4xx_ll_rcc.h **** 
 633:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SDIO)
 634:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SDIOx  Peripheral SDIO get clock source
 635:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 636:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 637:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
 638:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR_SDIOSEL   /*!< SDIO Clock source selection */
 639:Core/Inc/stm32f4xx_ll_rcc.h **** #elif defined(RCC_DCKCFGR2_SDIOSEL)
 640:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR2_SDIOSEL  /*!< SDIO Clock source selection */
 641:Core/Inc/stm32f4xx_ll_rcc.h **** #else
 642:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SDIO_CLKSOURCE            RCC_PLLCFGR_PLLQ      /*!< SDIO Clock source selection */
 643:Core/Inc/stm32f4xx_ll_rcc.h **** #endif
 644:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 645:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 646:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 647:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SDIO */
 648:Core/Inc/stm32f4xx_ll_rcc.h **** 
 649:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 650:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CK48M  Peripheral CK48M get clock source
 651:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 652:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 653:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
 654:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR_CK48MSEL  /*!< CK48M Domain clock source sel
 655:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
 656:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR2_CK48MSEL)
 657:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR2_CK48MSEL /*!< CK48M Domain clock source sel
 658:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
ARM GAS  /tmp/cc3MI47k.s 			page 13


 659:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 660:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 661:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 662:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 663:Core/Inc/stm32f4xx_ll_rcc.h **** 
 664:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
 665:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
 666:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 667:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 668:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 669:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE /*!< RNG Clock source selection *
 670:Core/Inc/stm32f4xx_ll_rcc.h **** #else
 671:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_PLLCFGR_PLLQ       /*!< RNG Clock source selection *
 672:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 673:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 674:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 675:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 676:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
 677:Core/Inc/stm32f4xx_ll_rcc.h **** 
 678:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
 679:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
 680:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 681:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 682:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
 683:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE /*!< USB Clock source selection *
 684:Core/Inc/stm32f4xx_ll_rcc.h **** #else
 685:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_USB_CLKSOURCE               RCC_PLLCFGR_PLLQ       /*!< USB Clock source selection *
 686:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
 687:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 688:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 689:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 690:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
 691:Core/Inc/stm32f4xx_ll_rcc.h **** 
 692:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
 693:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CEC  Peripheral CEC get clock source
 694:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 695:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 696:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_CEC_CLKSOURCE               RCC_DCKCFGR2_CECSEL /*!< CEC Clock source selection */
 697:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 698:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 699:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 700:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
 701:Core/Inc/stm32f4xx_ll_rcc.h **** 
 702:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S1  Peripheral I2S get clock source
 703:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 704:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 705:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
 706:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_CFGR_I2SSRC     /*!< I2S1 Clock source selection */
 707:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
 708:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2SSRC)
 709:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2SSRC  /*!< I2S1 Clock source selection */
 710:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2SSRC */
 711:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S1SRC)
 712:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2S1SRC /*!< I2S1 Clock source selection */
 713:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S1SRC */
 714:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_I2S2SRC)
 715:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE              RCC_DCKCFGR_I2S2SRC /*!< I2S2 Clock source selection */
ARM GAS  /tmp/cc3MI47k.s 			page 14


 716:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_I2S2SRC */
 717:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 718:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 719:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 720:Core/Inc/stm32f4xx_ll_rcc.h **** 
 721:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)
 722:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM_AUDIO  Peripheral DFSDM Audio get clock source
 723:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 724:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 725:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM1ASEL /*!< DFSDM1 Audio Clock source 
 726:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 727:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM2ASEL /*!< DFSDM2 Audio Clock source 
 728:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 729:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 730:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 731:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 732:Core/Inc/stm32f4xx_ll_rcc.h **** 
 733:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DFSDM  Peripheral DFSDM get clock source
 734:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 735:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 736:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM1_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL /*!< DFSDM1 Clock source selecti
 737:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM2_Channel0)
 738:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DFSDM2_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL /*!< DFSDM2 Clock source selecti
 739:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM2_Channel0 */
 740:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 741:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 742:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 743:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 || DFSDM2_Channel0 */
 744:Core/Inc/stm32f4xx_ll_rcc.h **** 
 745:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
 746:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SPDIFRX  Peripheral SPDIFRX get clock source
 747:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 748:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 749:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPDIFRX1_CLKSOURCE          RCC_DCKCFGR2_SPDIFRXSEL /*!< SPDIFRX Clock source select
 750:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 751:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 752:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 753:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
 754:Core/Inc/stm32f4xx_ll_rcc.h **** 
 755:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
 756:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_DSI  Peripheral DSI get clock source
 757:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 758:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 759:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_DSI_CLKSOURCE               RCC_DCKCFGR_DSISEL /*!< DSI Clock source selection */
 760:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 761:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 762:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 763:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
 764:Core/Inc/stm32f4xx_ll_rcc.h **** 
 765:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(LTDC)
 766:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LTDC  Peripheral LTDC get clock source
 767:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 768:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 769:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_LTDC_CLKSOURCE              RCC_DCKCFGR_PLLSAIDIVR /*!< LTDC Clock source selection 
 770:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 771:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 772:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 15


 773:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LTDC */
 774:Core/Inc/stm32f4xx_ll_rcc.h **** 
 775:Core/Inc/stm32f4xx_ll_rcc.h **** 
 776:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 777:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 778:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 779:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 780:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used a
 781:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used a
 782:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE           RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divide
 783:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 784:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 785:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 786:Core/Inc/stm32f4xx_ll_rcc.h **** 
 787:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_TIMPRE)
 788:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_TIM_CLKPRESCALER  Timers clocks prescalers selection
 789:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 790:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 791:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_TWICE          0x00000000U                  /*!< Timers clock to twice
 792:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_TIM_PRESCALER_FOUR_TIMES     RCC_DCKCFGR_TIMPRE          /*!< Timers clock to four t
 793:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 794:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 795:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 796:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_TIMPRE */
 797:Core/Inc/stm32f4xx_ll_rcc.h **** 
 798:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL, PLLI2S and PLLSAI entry clock source
 799:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 800:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 801:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL
 802:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL e
 803:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SSRC)
 804:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SSOURCE_PIN            (RCC_PLLI2SCFGR_PLLI2SSRC | 0x80U)  /*!< I2S External pi
 805:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SSRC */
 806:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 807:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 808:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 809:Core/Inc/stm32f4xx_ll_rcc.h **** 
 810:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL, PLLI2S and PLLSAI division factor
 811:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 812:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 813:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI divisio
 814:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 815:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI divisio
 816:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 817:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
 818:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 819:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI2S and PLLSAI divisio
 820:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 821:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
 822:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 823:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI
 824:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 825:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 826:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 827:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_4) /*!< PLL, PLLI2S and PLLSAI divisio
 828:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_17                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 829:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_18                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
ARM GAS  /tmp/cc3MI47k.s 			page 16


 830:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_19                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 831:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_20                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI
 832:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_21                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 833:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_22                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 834:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_23                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 835:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_24                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI
 836:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_25                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 837:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_26                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 838:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_27                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 839:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_28                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 840:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_29                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 841:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_30                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 842:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_31                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 843:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_32                 (RCC_PLLCFGR_PLLM_5) /*!< PLL, PLLI2S and PLLSAI divisio
 844:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_33                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI
 845:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_34                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI
 846:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_35                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_P
 847:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_36                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI
 848:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_37                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 849:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_38                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 850:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_39                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_P
 851:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_40                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI
 852:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_41                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 853:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_42                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 854:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_43                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 855:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_44                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 856:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_45                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 857:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_46                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 858:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_47                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_P
 859:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_48                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4) /*!< PLL, PLLI
 860:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_49                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 861:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_50                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 862:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_51                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 863:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_52                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 864:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_53                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 865:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_54                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 866:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_55                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 867:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_56                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 868:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_57                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 869:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_58                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 870:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_59                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 871:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_60                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 872:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_61                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 873:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_62                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 874:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_63                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_P
 875:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 876:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 877:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 878:Core/Inc/stm32f4xx_ll_rcc.h **** 
 879:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLCFGR_PLLR)
 880:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 881:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 882:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 883:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 884:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 885:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 886:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
ARM GAS  /tmp/cc3MI47k.s 			page 17


 887:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 888:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 889:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 890:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 891:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 892:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLCFGR_PLLR */
 893:Core/Inc/stm32f4xx_ll_rcc.h **** 
 894:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLDIVR)
 895:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLDIVR  PLLDIVR division factor (PLLDIVR)
 896:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 897:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 898:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_1           (RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for 
 899:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_2           (RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for 
 900:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_3           (RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 901:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_4           (RCC_DCKCFGR_PLLDIVR_2)        /*!< PLL division factor for 
 902:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_5           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 903:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_6           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        /*!< 
 904:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_7           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR
 905:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_8           (RCC_DCKCFGR_PLLDIVR_3)        /*!< PLL division factor for 
 906:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_9           (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 907:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_10          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1)        /*!< 
 908:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_11          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR
 909:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_12          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2)        /*!< 
 910:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_13          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 911:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_14          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 912:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_15          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 913:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_16          (RCC_DCKCFGR_PLLDIVR_4)             /*!< PLL division factor
 914:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_17          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_0)        /*!< 
 915:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_18          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1)        /*!< 
 916:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_19          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR
 917:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_20          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2)        /*!< 
 918:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_21          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 919:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_22          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 920:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_23          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR
 921:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_24          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3)        /*!< 
 922:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_25          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 923:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_26          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 924:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_27          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 925:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_28          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 926:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_29          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 927:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_30          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 928:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLDIVR_DIV_31          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR
 929:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 930:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 931:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 932:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLDIVR */
 933:Core/Inc/stm32f4xx_ll_rcc.h **** 
 934:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 935:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 936:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 937:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  0x00000000U            /*!< Main PLL division factor for
 938:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  RCC_PLLCFGR_PLLP_0     /*!< Main PLL division factor for
 939:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  RCC_PLLCFGR_PLLP_1     /*!< Main PLL division factor for
 940:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)   /*!< Main PL
 941:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 942:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 943:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 18


 944:Core/Inc/stm32f4xx_ll_rcc.h **** 
 945:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 946:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 947:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 948:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  RCC_PLLCFGR_PLLQ_1                      /*!< Main PLL di
 949:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 950:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  RCC_PLLCFGR_PLLQ_2                      /*!< Main PLL di
 951:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 952:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 953:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_
 954:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  RCC_PLLCFGR_PLLQ_3                      /*!< Main PLL di
 955:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_9                  (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 956:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_10                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 957:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_11                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_
 958:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_12                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2) /*!< Main PLL di
 959:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_13                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_
 960:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_14                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_
 961:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_15                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_
 962:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 963:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 964:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 965:Core/Inc/stm32f4xx_ll_rcc.h **** 
 966:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLL_SPRE_SEL  PLL Spread Spectrum Selection
 967:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 968:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 969:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPREAD_SELECT_CENTER        0x00000000U                   /*!< PLL center spread spe
 970:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_SPREAD_SELECT_DOWN          RCC_SSCGR_SPREADSEL           /*!< PLL down spread spect
 971:Core/Inc/stm32f4xx_ll_rcc.h **** /**
 972:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
 973:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 974:Core/Inc/stm32f4xx_ll_rcc.h **** 
 975:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
 976:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SM  PLLI2SM division factor (PLLI2SM)
 977:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
 978:Core/Inc/stm32f4xx_ll_rcc.h ****   */
 979:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
 980:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_2             (RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for
 981:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_3             (RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 982:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_4             (RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for
 983:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_5             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 984:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_6             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
 985:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_7             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
 986:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_8             (RCC_PLLI2SCFGR_PLLI2SM_3) /*!< PLLI2S division factor for
 987:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_9             (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 988:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_10            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
 989:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_11            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
 990:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_12            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!<
 991:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_13            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 992:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_14            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 993:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_15            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
 994:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_16            (RCC_PLLI2SCFGR_PLLI2SM_4) /*!< PLLI2S division factor for
 995:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_17            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
 996:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_18            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
 997:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_19            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
 998:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_20            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!<
 999:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_21            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1000:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_22            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
ARM GAS  /tmp/cc3MI47k.s 			page 19


1001:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_23            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1002:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_24            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3) /*!<
1003:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_25            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1004:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_26            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1005:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_27            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1006:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_28            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1007:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_29            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1008:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_30            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1009:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_31            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1010:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_32            (RCC_PLLI2SCFGR_PLLI2SM_5) /*!< PLLI2S division factor for
1011:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_33            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!<
1012:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_34            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!<
1013:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_35            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC
1014:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_36            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!<
1015:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_37            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1016:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_38            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1017:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_39            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC
1018:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_40            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3) /*!<
1019:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_41            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1020:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_42            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1021:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_43            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1022:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_44            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1023:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_45            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1024:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_46            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1025:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_47            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC
1026:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_48            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4) /*!<
1027:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_49            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1028:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_50            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1029:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_51            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1030:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_52            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1031:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_53            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1032:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_54            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1033:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_55            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1034:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_56            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1035:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_57            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1036:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_58            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1037:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_59            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1038:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_60            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1039:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_61            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1040:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_62            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1041:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_63            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC
1042:Core/Inc/stm32f4xx_ll_rcc.h **** #else
1043:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_2              LL_RCC_PLLM_DIV_2      /*!< PLLI2S division factor for PL
1044:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_3              LL_RCC_PLLM_DIV_3      /*!< PLLI2S division factor for PL
1045:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_4              LL_RCC_PLLM_DIV_4      /*!< PLLI2S division factor for PL
1046:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_5              LL_RCC_PLLM_DIV_5      /*!< PLLI2S division factor for PL
1047:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_6              LL_RCC_PLLM_DIV_6      /*!< PLLI2S division factor for PL
1048:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_7              LL_RCC_PLLM_DIV_7      /*!< PLLI2S division factor for PL
1049:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_8              LL_RCC_PLLM_DIV_8      /*!< PLLI2S division factor for PL
1050:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_9              LL_RCC_PLLM_DIV_9      /*!< PLLI2S division factor for PL
1051:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_10             LL_RCC_PLLM_DIV_10     /*!< PLLI2S division factor for PL
1052:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_11             LL_RCC_PLLM_DIV_11     /*!< PLLI2S division factor for PL
1053:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_12             LL_RCC_PLLM_DIV_12     /*!< PLLI2S division factor for PL
1054:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_13             LL_RCC_PLLM_DIV_13     /*!< PLLI2S division factor for PL
1055:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_14             LL_RCC_PLLM_DIV_14     /*!< PLLI2S division factor for PL
1056:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_15             LL_RCC_PLLM_DIV_15     /*!< PLLI2S division factor for PL
1057:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_16             LL_RCC_PLLM_DIV_16     /*!< PLLI2S division factor for PL
ARM GAS  /tmp/cc3MI47k.s 			page 20


1058:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_17             LL_RCC_PLLM_DIV_17     /*!< PLLI2S division factor for PL
1059:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_18             LL_RCC_PLLM_DIV_18     /*!< PLLI2S division factor for PL
1060:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_19             LL_RCC_PLLM_DIV_19     /*!< PLLI2S division factor for PL
1061:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_20             LL_RCC_PLLM_DIV_20     /*!< PLLI2S division factor for PL
1062:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_21             LL_RCC_PLLM_DIV_21     /*!< PLLI2S division factor for PL
1063:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_22             LL_RCC_PLLM_DIV_22     /*!< PLLI2S division factor for PL
1064:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_23             LL_RCC_PLLM_DIV_23     /*!< PLLI2S division factor for PL
1065:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_24             LL_RCC_PLLM_DIV_24     /*!< PLLI2S division factor for PL
1066:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_25             LL_RCC_PLLM_DIV_25     /*!< PLLI2S division factor for PL
1067:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_26             LL_RCC_PLLM_DIV_26     /*!< PLLI2S division factor for PL
1068:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_27             LL_RCC_PLLM_DIV_27     /*!< PLLI2S division factor for PL
1069:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_28             LL_RCC_PLLM_DIV_28     /*!< PLLI2S division factor for PL
1070:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_29             LL_RCC_PLLM_DIV_29     /*!< PLLI2S division factor for PL
1071:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_30             LL_RCC_PLLM_DIV_30     /*!< PLLI2S division factor for PL
1072:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_31             LL_RCC_PLLM_DIV_31     /*!< PLLI2S division factor for PL
1073:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_32             LL_RCC_PLLM_DIV_32     /*!< PLLI2S division factor for PL
1074:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_33             LL_RCC_PLLM_DIV_33     /*!< PLLI2S division factor for PL
1075:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_34             LL_RCC_PLLM_DIV_34     /*!< PLLI2S division factor for PL
1076:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_35             LL_RCC_PLLM_DIV_35     /*!< PLLI2S division factor for PL
1077:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_36             LL_RCC_PLLM_DIV_36     /*!< PLLI2S division factor for PL
1078:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_37             LL_RCC_PLLM_DIV_37     /*!< PLLI2S division factor for PL
1079:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_38             LL_RCC_PLLM_DIV_38     /*!< PLLI2S division factor for PL
1080:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_39             LL_RCC_PLLM_DIV_39     /*!< PLLI2S division factor for PL
1081:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_40             LL_RCC_PLLM_DIV_40     /*!< PLLI2S division factor for PL
1082:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_41             LL_RCC_PLLM_DIV_41     /*!< PLLI2S division factor for PL
1083:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_42             LL_RCC_PLLM_DIV_42     /*!< PLLI2S division factor for PL
1084:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_43             LL_RCC_PLLM_DIV_43     /*!< PLLI2S division factor for PL
1085:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_44             LL_RCC_PLLM_DIV_44     /*!< PLLI2S division factor for PL
1086:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_45             LL_RCC_PLLM_DIV_45     /*!< PLLI2S division factor for PL
1087:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_46             LL_RCC_PLLM_DIV_46     /*!< PLLI2S division factor for PL
1088:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_47             LL_RCC_PLLM_DIV_47     /*!< PLLI2S division factor for PL
1089:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_48             LL_RCC_PLLM_DIV_48     /*!< PLLI2S division factor for PL
1090:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_49             LL_RCC_PLLM_DIV_49     /*!< PLLI2S division factor for PL
1091:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_50             LL_RCC_PLLM_DIV_50     /*!< PLLI2S division factor for PL
1092:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_51             LL_RCC_PLLM_DIV_51     /*!< PLLI2S division factor for PL
1093:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_52             LL_RCC_PLLM_DIV_52     /*!< PLLI2S division factor for PL
1094:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_53             LL_RCC_PLLM_DIV_53     /*!< PLLI2S division factor for PL
1095:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_54             LL_RCC_PLLM_DIV_54     /*!< PLLI2S division factor for PL
1096:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_55             LL_RCC_PLLM_DIV_55     /*!< PLLI2S division factor for PL
1097:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_56             LL_RCC_PLLM_DIV_56     /*!< PLLI2S division factor for PL
1098:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_57             LL_RCC_PLLM_DIV_57     /*!< PLLI2S division factor for PL
1099:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_58             LL_RCC_PLLM_DIV_58     /*!< PLLI2S division factor for PL
1100:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_59             LL_RCC_PLLM_DIV_59     /*!< PLLI2S division factor for PL
1101:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_60             LL_RCC_PLLM_DIV_60     /*!< PLLI2S division factor for PL
1102:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_61             LL_RCC_PLLM_DIV_61     /*!< PLLI2S division factor for PL
1103:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_62             LL_RCC_PLLM_DIV_62     /*!< PLLI2S division factor for PL
1104:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SM_DIV_63             LL_RCC_PLLM_DIV_63     /*!< PLLI2S division factor for PL
1105:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
1106:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1107:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1108:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1109:Core/Inc/stm32f4xx_ll_rcc.h **** 
1110:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ)
1111:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SQ  PLLI2SQ division factor (PLLI2SQ)
1112:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1113:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1114:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_2              RCC_PLLI2SCFGR_PLLI2SQ_1        /*!< PLLI2S division fact
ARM GAS  /tmp/cc3MI47k.s 			page 21


1115:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_3              (RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)    
1116:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_4              RCC_PLLI2SCFGR_PLLI2SQ_2        /*!< PLLI2S division fact
1117:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_5              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)    
1118:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_6              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)    
1119:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_7              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RC
1120:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_8              RCC_PLLI2SCFGR_PLLI2SQ_3        /*!< PLLI2S division fact
1121:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_9              (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_0)    
1122:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_10             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1)    
1123:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_11             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RC
1124:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_12             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2)    
1125:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_13             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RC
1126:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_14             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RC
1127:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SQ_DIV_15             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RC
1128:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1129:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1130:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1131:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ */
1132:Core/Inc/stm32f4xx_ll_rcc.h **** 
1133:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ)
1134:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SDIVQ  PLLI2SDIVQ division factor (PLLI2SDIVQ)
1135:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1136:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1137:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_1           0x00000000U                        /*!< PLLI2S division f
1138:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_2           RCC_DCKCFGR_PLLI2SDIVQ_0          /*!< PLLI2S division fa
1139:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_3           RCC_DCKCFGR_PLLI2SDIVQ_1          /*!< PLLI2S division fa
1140:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_4           (RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1141:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_5           RCC_DCKCFGR_PLLI2SDIVQ_2          /*!< PLLI2S division fa
1142:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_6           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1143:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_7           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)    
1144:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_8           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RC
1145:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_9           RCC_DCKCFGR_PLLI2SDIVQ_3          /*!< PLLI2S division fa
1146:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_10          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1147:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_11          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1)    
1148:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_12          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RC
1149:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_13          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2)    
1150:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_14          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1151:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_15          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1152:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_16          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1153:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_17          RCC_DCKCFGR_PLLI2SDIVQ_4          /*!< PLLI2S division fa
1154:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_18          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_0)    
1155:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_19          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1)    
1156:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_20          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RC
1157:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_21          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2)    
1158:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_22          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1159:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_23          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1160:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_24          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RC
1161:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_25          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3)    
1162:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_26          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1163:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_27          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1164:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_28          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1165:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_29          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1166:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_30          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1167:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_31          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1168:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVQ_DIV_32          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RC
1169:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1170:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1171:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 22


1172:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ */
1173:Core/Inc/stm32f4xx_ll_rcc.h **** 
1174:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVR)
1175:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SDIVR  PLLI2SDIVR division factor (PLLI2SDIVR)
1176:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1177:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1178:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_1           (RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division fa
1179:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_2           (RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division fa
1180:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_3           (RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1181:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_4           (RCC_DCKCFGR_PLLI2SDIVR_2)        /*!< PLLI2S division fa
1182:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_5           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1183:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_6           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)    
1184:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_7           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RC
1185:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_8           (RCC_DCKCFGR_PLLI2SDIVR_3)        /*!< PLLI2S division fa
1186:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_9           (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1187:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_10          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1)    
1188:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_11          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1 | RC
1189:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_12          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2)    
1190:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_13          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1191:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_14          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1192:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_15          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1193:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_16          (RCC_DCKCFGR_PLLI2SDIVR_4)             /*!< PLLI2S divisi
1194:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_17          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_0)    
1195:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_18          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1)    
1196:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_19          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1 | RC
1197:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_20          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2)    
1198:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_21          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1199:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_22          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1200:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_23          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RC
1201:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_24          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3)    
1202:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_25          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1203:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_26          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1204:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_27          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1205:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_28          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1206:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_29          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1207:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_30          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1208:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SDIVR_DIV_31          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RC
1209:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1210:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1211:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1212:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVR */
1213:Core/Inc/stm32f4xx_ll_rcc.h **** 
1214:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SR  PLLI2SR division factor (PLLI2SR)
1215:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1216:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1217:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_2              RCC_PLLI2SCFGR_PLLI2SR_1                                 
1218:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_3              (RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)    
1219:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_4              RCC_PLLI2SCFGR_PLLI2SR_2                                 
1220:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_5              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_0)    
1221:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_6              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1)    
1222:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SR_DIV_7              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1 | RC
1223:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1224:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1225:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1226:Core/Inc/stm32f4xx_ll_rcc.h **** 
1227:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SP)
1228:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLI2SP  PLLI2SP division factor (PLLI2SP)
ARM GAS  /tmp/cc3MI47k.s 			page 23


1229:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1230:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1231:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_2              0x00000000U            /*!< PLLI2S division factor for PL
1232:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_4              RCC_PLLI2SCFGR_PLLI2SP_0        /*!< PLLI2S division fact
1233:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_6              RCC_PLLI2SCFGR_PLLI2SP_1        /*!< PLLI2S division fact
1234:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLI2SP_DIV_8              (RCC_PLLI2SCFGR_PLLI2SP_1 | RCC_PLLI2SCFGR_PLLI2SP_0)    
1235:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1236:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1237:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1238:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SP */
1239:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
1240:Core/Inc/stm32f4xx_ll_rcc.h **** 
1241:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
1242:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIM  PLLSAIM division factor (PLLSAIM or PLLM)
1243:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1244:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1245:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIM)
1246:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_2             (RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for
1247:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_3             (RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1248:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_4             (RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for
1249:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_5             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1250:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_6             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1251:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_7             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1252:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_8             (RCC_PLLSAICFGR_PLLSAIM_3) /*!< PLLSAI division factor for
1253:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_9             (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1254:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_10            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1255:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_11            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1256:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_12            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) /*!<
1257:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_13            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1258:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_14            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1259:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_15            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1260:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_16            (RCC_PLLSAICFGR_PLLSAIM_4) /*!< PLLSAI division factor for
1261:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_17            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1262:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_18            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1263:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_19            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1264:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_20            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2) /*!<
1265:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_21            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1266:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_22            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1267:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_23            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1268:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_24            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3) /*!<
1269:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_25            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1270:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_26            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1271:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_27            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1272:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_28            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1273:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_29            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1274:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_30            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1275:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_31            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1276:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_32            (RCC_PLLSAICFGR_PLLSAIM_5) /*!< PLLSAI division factor for
1277:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_33            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_0) /*!<
1278:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_34            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1) /*!<
1279:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_35            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC
1280:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_36            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2) /*!<
1281:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_37            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1282:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_38            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1283:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_39            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC
1284:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_40            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3) /*!<
1285:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_41            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
ARM GAS  /tmp/cc3MI47k.s 			page 24


1286:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_42            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1287:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_43            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1288:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_44            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1289:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_45            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1290:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_46            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1291:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_47            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC
1292:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_48            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4) /*!<
1293:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_49            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1294:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_50            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1295:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_51            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1296:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_52            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1297:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_53            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1298:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_54            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1299:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_55            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1300:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_56            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1301:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_57            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1302:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_58            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1303:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_59            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1304:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_60            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1305:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_61            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1306:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_62            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1307:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_63            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC
1308:Core/Inc/stm32f4xx_ll_rcc.h **** #else
1309:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_2              LL_RCC_PLLM_DIV_2      /*!< PLLSAI division factor for PL
1310:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_3              LL_RCC_PLLM_DIV_3      /*!< PLLSAI division factor for PL
1311:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_4              LL_RCC_PLLM_DIV_4      /*!< PLLSAI division factor for PL
1312:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_5              LL_RCC_PLLM_DIV_5      /*!< PLLSAI division factor for PL
1313:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_6              LL_RCC_PLLM_DIV_6      /*!< PLLSAI division factor for PL
1314:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_7              LL_RCC_PLLM_DIV_7      /*!< PLLSAI division factor for PL
1315:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_8              LL_RCC_PLLM_DIV_8      /*!< PLLSAI division factor for PL
1316:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_9              LL_RCC_PLLM_DIV_9      /*!< PLLSAI division factor for PL
1317:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_10             LL_RCC_PLLM_DIV_10     /*!< PLLSAI division factor for PL
1318:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_11             LL_RCC_PLLM_DIV_11     /*!< PLLSAI division factor for PL
1319:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_12             LL_RCC_PLLM_DIV_12     /*!< PLLSAI division factor for PL
1320:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_13             LL_RCC_PLLM_DIV_13     /*!< PLLSAI division factor for PL
1321:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_14             LL_RCC_PLLM_DIV_14     /*!< PLLSAI division factor for PL
1322:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_15             LL_RCC_PLLM_DIV_15     /*!< PLLSAI division factor for PL
1323:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_16             LL_RCC_PLLM_DIV_16     /*!< PLLSAI division factor for PL
1324:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_17             LL_RCC_PLLM_DIV_17     /*!< PLLSAI division factor for PL
1325:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_18             LL_RCC_PLLM_DIV_18     /*!< PLLSAI division factor for PL
1326:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_19             LL_RCC_PLLM_DIV_19     /*!< PLLSAI division factor for PL
1327:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_20             LL_RCC_PLLM_DIV_20     /*!< PLLSAI division factor for PL
1328:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_21             LL_RCC_PLLM_DIV_21     /*!< PLLSAI division factor for PL
1329:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_22             LL_RCC_PLLM_DIV_22     /*!< PLLSAI division factor for PL
1330:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_23             LL_RCC_PLLM_DIV_23     /*!< PLLSAI division factor for PL
1331:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_24             LL_RCC_PLLM_DIV_24     /*!< PLLSAI division factor for PL
1332:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_25             LL_RCC_PLLM_DIV_25     /*!< PLLSAI division factor for PL
1333:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_26             LL_RCC_PLLM_DIV_26     /*!< PLLSAI division factor for PL
1334:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_27             LL_RCC_PLLM_DIV_27     /*!< PLLSAI division factor for PL
1335:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_28             LL_RCC_PLLM_DIV_28     /*!< PLLSAI division factor for PL
1336:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_29             LL_RCC_PLLM_DIV_29     /*!< PLLSAI division factor for PL
1337:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_30             LL_RCC_PLLM_DIV_30     /*!< PLLSAI division factor for PL
1338:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_31             LL_RCC_PLLM_DIV_31     /*!< PLLSAI division factor for PL
1339:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_32             LL_RCC_PLLM_DIV_32     /*!< PLLSAI division factor for PL
1340:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_33             LL_RCC_PLLM_DIV_33     /*!< PLLSAI division factor for PL
1341:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_34             LL_RCC_PLLM_DIV_34     /*!< PLLSAI division factor for PL
1342:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_35             LL_RCC_PLLM_DIV_35     /*!< PLLSAI division factor for PL
ARM GAS  /tmp/cc3MI47k.s 			page 25


1343:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_36             LL_RCC_PLLM_DIV_36     /*!< PLLSAI division factor for PL
1344:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_37             LL_RCC_PLLM_DIV_37     /*!< PLLSAI division factor for PL
1345:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_38             LL_RCC_PLLM_DIV_38     /*!< PLLSAI division factor for PL
1346:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_39             LL_RCC_PLLM_DIV_39     /*!< PLLSAI division factor for PL
1347:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_40             LL_RCC_PLLM_DIV_40     /*!< PLLSAI division factor for PL
1348:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_41             LL_RCC_PLLM_DIV_41     /*!< PLLSAI division factor for PL
1349:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_42             LL_RCC_PLLM_DIV_42     /*!< PLLSAI division factor for PL
1350:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_43             LL_RCC_PLLM_DIV_43     /*!< PLLSAI division factor for PL
1351:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_44             LL_RCC_PLLM_DIV_44     /*!< PLLSAI division factor for PL
1352:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_45             LL_RCC_PLLM_DIV_45     /*!< PLLSAI division factor for PL
1353:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_46             LL_RCC_PLLM_DIV_46     /*!< PLLSAI division factor for PL
1354:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_47             LL_RCC_PLLM_DIV_47     /*!< PLLSAI division factor for PL
1355:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_48             LL_RCC_PLLM_DIV_48     /*!< PLLSAI division factor for PL
1356:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_49             LL_RCC_PLLM_DIV_49     /*!< PLLSAI division factor for PL
1357:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_50             LL_RCC_PLLM_DIV_50     /*!< PLLSAI division factor for PL
1358:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_51             LL_RCC_PLLM_DIV_51     /*!< PLLSAI division factor for PL
1359:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_52             LL_RCC_PLLM_DIV_52     /*!< PLLSAI division factor for PL
1360:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_53             LL_RCC_PLLM_DIV_53     /*!< PLLSAI division factor for PL
1361:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_54             LL_RCC_PLLM_DIV_54     /*!< PLLSAI division factor for PL
1362:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_55             LL_RCC_PLLM_DIV_55     /*!< PLLSAI division factor for PL
1363:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_56             LL_RCC_PLLM_DIV_56     /*!< PLLSAI division factor for PL
1364:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_57             LL_RCC_PLLM_DIV_57     /*!< PLLSAI division factor for PL
1365:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_58             LL_RCC_PLLM_DIV_58     /*!< PLLSAI division factor for PL
1366:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_59             LL_RCC_PLLM_DIV_59     /*!< PLLSAI division factor for PL
1367:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_60             LL_RCC_PLLM_DIV_60     /*!< PLLSAI division factor for PL
1368:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_61             LL_RCC_PLLM_DIV_61     /*!< PLLSAI division factor for PL
1369:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_62             LL_RCC_PLLM_DIV_62     /*!< PLLSAI division factor for PL
1370:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIM_DIV_63             LL_RCC_PLLM_DIV_63     /*!< PLLSAI division factor for PL
1371:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIM */
1372:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1373:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1374:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1375:Core/Inc/stm32f4xx_ll_rcc.h **** 
1376:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIQ  PLLSAIQ division factor (PLLSAIQ)
1377:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1378:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1379:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_2              RCC_PLLSAICFGR_PLLSAIQ_1        /*!< PLLSAI division fact
1380:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_3              (RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)    
1381:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_4              RCC_PLLSAICFGR_PLLSAIQ_2        /*!< PLLSAI division fact
1382:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_5              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)    
1383:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_6              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)    
1384:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_7              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RC
1385:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_8              RCC_PLLSAICFGR_PLLSAIQ_3        /*!< PLLSAI division fact
1386:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_9              (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_0)    
1387:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_10             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1)    
1388:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_11             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1 | RC
1389:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_12             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2)    
1390:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_13             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RC
1391:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_14             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RC
1392:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIQ_DIV_15             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RC
1393:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1394:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1395:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1396:Core/Inc/stm32f4xx_ll_rcc.h **** 
1397:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLSAIDIVQ)
1398:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIDIVQ  PLLSAIDIVQ division factor (PLLSAIDIVQ)
1399:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/cc3MI47k.s 			page 26


1400:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1401:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_1           0x00000000U               /*!< PLLSAI division factor for
1402:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_2           RCC_DCKCFGR_PLLSAIDIVQ_0          /*!< PLLSAI division fa
1403:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_3           RCC_DCKCFGR_PLLSAIDIVQ_1          /*!< PLLSAI division fa
1404:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_4           (RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1405:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_5           RCC_DCKCFGR_PLLSAIDIVQ_2          /*!< PLLSAI division fa
1406:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_6           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1407:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_7           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)    
1408:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_8           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RC
1409:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_9           RCC_DCKCFGR_PLLSAIDIVQ_3          /*!< PLLSAI division fa
1410:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_10          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1411:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_11          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1)    
1412:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_12          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RC
1413:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_13          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2)    
1414:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_14          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1415:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_15          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1416:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_16          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1417:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_17          RCC_DCKCFGR_PLLSAIDIVQ_4         /*!< PLLSAI division fac
1418:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_18          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_0)    
1419:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_19          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1)    
1420:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_20          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RC
1421:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_21          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2)    
1422:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_22          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1423:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_23          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1424:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_24          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RC
1425:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_25          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3)    
1426:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_26          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1427:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_27          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1428:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_28          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1429:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_29          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1430:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_30          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1431:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_31          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1432:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVQ_DIV_32          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RC
1433:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1434:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1435:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1436:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLSAIDIVQ */
1437:Core/Inc/stm32f4xx_ll_rcc.h **** 
1438:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIR)
1439:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIR  PLLSAIR division factor (PLLSAIR)
1440:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1441:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1442:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_2              RCC_PLLSAICFGR_PLLSAIR_1                                 
1443:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_3              (RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)    
1444:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_4              RCC_PLLSAICFGR_PLLSAIR_2                                 
1445:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_5              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_0)    
1446:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_6              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1)    
1447:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIR_DIV_7              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1 | RC
1448:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1449:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1450:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1451:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIR */
1452:Core/Inc/stm32f4xx_ll_rcc.h **** 
1453:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLSAIDIVR)
1454:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIDIVR  PLLSAIDIVR division factor (PLLSAIDIVR)
1455:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1456:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 27


1457:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_2           0x00000000U             /*!< PLLSAI division factor for P
1458:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_4           RCC_DCKCFGR_PLLSAIDIVR_0        /*!< PLLSAI division fact
1459:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_8           RCC_DCKCFGR_PLLSAIDIVR_1        /*!< PLLSAI division fact
1460:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIDIVR_DIV_16          (RCC_DCKCFGR_PLLSAIDIVR_1 | RCC_DCKCFGR_PLLSAIDIVR_0)    
1461:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1462:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1463:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1464:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLSAIDIVR */
1465:Core/Inc/stm32f4xx_ll_rcc.h **** 
1466:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIP)
1467:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSAIP  PLLSAIP division factor (PLLSAIP)
1468:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1469:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1470:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_2              0x00000000U               /*!< PLLSAI division factor for
1471:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_4              RCC_PLLSAICFGR_PLLSAIP_0        /*!< PLLSAI division fact
1472:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_6              RCC_PLLSAICFGR_PLLSAIP_1        /*!< PLLSAI division fact
1473:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_PLLSAIP_DIV_8              (RCC_PLLSAICFGR_PLLSAIP_1 | RCC_PLLSAICFGR_PLLSAIP_0)    
1474:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1475:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1476:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1477:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIP */
1478:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
1479:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1480:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1481:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1482:Core/Inc/stm32f4xx_ll_rcc.h **** 
1483:Core/Inc/stm32f4xx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
1484:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
1485:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1486:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1487:Core/Inc/stm32f4xx_ll_rcc.h **** 
1488:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
1489:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1490:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1491:Core/Inc/stm32f4xx_ll_rcc.h **** 
1492:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1493:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Write a value in RCC register
1494:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __REG__ Register to be written
1495:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
1496:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
1497:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1498:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
1499:Core/Inc/stm32f4xx_ll_rcc.h **** 
1500:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1501:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Read a value in RCC register
1502:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __REG__ Register to be read
1503:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Register value
1504:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1505:Core/Inc/stm32f4xx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
1506:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1507:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
1508:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1509:Core/Inc/stm32f4xx_ll_rcc.h **** 
1510:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
1511:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
1512:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1513:Core/Inc/stm32f4xx_ll_rcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 28


1514:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1515:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency on system domain
1516:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1517:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
1518:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1519:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1520:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1521:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1522:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1523:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1524:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1525:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1526:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1527:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1528:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1529:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1530:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1531:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1532:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1533:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1534:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1535:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1536:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1537:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1538:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1539:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1540:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1541:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1542:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1543:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1544:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1545:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1546:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1547:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1548:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1549:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1550:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1551:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1552:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1553:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1554:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1555:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1556:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1557:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1558:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1559:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1560:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1561:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1562:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1563:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1564:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1565:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1566:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1567:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1568:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1569:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1570:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
ARM GAS  /tmp/cc3MI47k.s 			page 29


1571:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1572:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1573:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1574:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1575:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1576:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1577:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1578:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1579:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1580:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1581:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1582:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50/192(*) and 432
1583:Core/Inc/stm32f4xx_ll_rcc.h ****   *
1584:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1585:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
1586:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
1587:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
1588:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
1589:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
1590:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1591:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1592:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / (
1593:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos ) + 1U) * 2U))
1594:Core/Inc/stm32f4xx_ll_rcc.h **** 
1595:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_SYSCLK_SUPPORT)
1596:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1597:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
1598:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLRCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1599:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1600:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1601:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1602:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1603:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1604:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1605:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1606:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1607:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1608:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1609:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1610:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1611:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1612:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1613:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1614:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1615:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1616:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1617:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1618:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1619:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1620:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1621:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1622:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1623:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1624:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1625:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1626:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1627:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
ARM GAS  /tmp/cc3MI47k.s 			page 30


1628:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1629:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1630:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1631:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1632:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1633:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1634:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1635:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1636:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1637:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1638:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1639:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1640:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1641:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1642:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1643:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1644:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1645:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1646:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1647:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1648:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1649:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1650:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1651:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1652:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1653:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1654:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1655:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1656:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1657:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1658:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1659:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1660:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1661:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1662:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1663:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1664:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
1665:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1666:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1667:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
1668:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1669:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
1670:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1671:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
1672:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1673:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1674:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLRCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / 
1675:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
1676:Core/Inc/stm32f4xx_ll_rcc.h **** 
1677:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_SYSCLK_SUPPORT */
1678:Core/Inc/stm32f4xx_ll_rcc.h **** 
1679:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1680:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
1681:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
1682:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
1683:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1684:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 31


1685:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1686:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1687:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1688:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1689:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1690:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1691:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1692:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1693:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1694:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1695:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1696:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1697:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1698:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1699:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1700:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1701:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1702:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1703:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1704:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1705:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1706:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1707:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1708:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1709:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1710:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1711:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1712:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1713:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1714:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1715:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1716:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1717:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1718:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1719:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1720:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1721:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1722:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1723:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1724:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1725:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1726:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1727:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1728:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1729:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1730:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1731:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1732:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1733:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1734:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1735:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1736:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1737:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1738:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1739:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1740:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1741:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
ARM GAS  /tmp/cc3MI47k.s 			page 32


1742:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1743:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1744:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1745:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1746:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1747:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50/192(*) and 432
1748:Core/Inc/stm32f4xx_ll_rcc.h ****   *
1749:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
1750:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
1751:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
1752:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
1753:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
1754:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
1755:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
1756:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
1757:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
1758:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_9
1759:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_10
1760:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_11
1761:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_12
1762:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_13
1763:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_14
1764:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_15
1765:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1766:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1767:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__)
1768:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos ))
1769:Core/Inc/stm32f4xx_ll_rcc.h **** 
1770:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
1771:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1772:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on DSI
1773:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_DSI_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
1774:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1775:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1776:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1777:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1778:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1779:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1780:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1781:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1782:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1783:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1784:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1785:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1786:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1787:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1788:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1789:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1790:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1791:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1792:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1793:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1794:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1795:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1796:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1797:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1798:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
ARM GAS  /tmp/cc3MI47k.s 			page 33


1799:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1800:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1801:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1802:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1803:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1804:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1805:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1806:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1807:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1808:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1809:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1810:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1811:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1812:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1813:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1814:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1815:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1816:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1817:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1818:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1819:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1820:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1821:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1822:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1823:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1824:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1825:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1826:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1827:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1828:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1829:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1830:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1831:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1832:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1833:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1834:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1835:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1836:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1837:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1838:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1839:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
1840:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1841:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1842:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
1843:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1844:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
1845:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1846:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
1847:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1848:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1849:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_DSI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__)
1850:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
1851:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
1852:Core/Inc/stm32f4xx_ll_rcc.h **** 
1853:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_I2S_CLKSOURCE_SUPPORT)
1854:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1855:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on I2S
ARM GAS  /tmp/cc3MI47k.s 			page 34


1856:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
1857:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1858:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1859:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1860:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1861:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1862:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1863:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1864:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1865:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1866:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1867:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1868:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1869:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1870:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1871:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1872:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1873:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1874:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1875:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1876:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1877:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1878:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1879:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1880:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1881:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1882:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1883:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1884:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1885:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1886:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
1887:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1888:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1889:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1890:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1891:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1892:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1893:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1894:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1895:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1896:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1897:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1898:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1899:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1900:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1901:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1902:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1903:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1904:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1905:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1906:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1907:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1908:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1909:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1910:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1911:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1912:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
ARM GAS  /tmp/cc3MI47k.s 			page 35


1913:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1914:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1915:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1916:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
1917:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
1918:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
1919:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
1920:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
1921:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
1922:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
1923:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
1924:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
1925:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
1926:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
1927:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
1928:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
1929:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
1930:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
1931:Core/Inc/stm32f4xx_ll_rcc.h ****   */
1932:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__)
1933:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
1934:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_I2S_CLKSOURCE_SUPPORT */
1935:Core/Inc/stm32f4xx_ll_rcc.h **** 
1936:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
1937:Core/Inc/stm32f4xx_ll_rcc.h **** /**
1938:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on SPDIFRX
1939:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SPDIFRX_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
1940:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
1941:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
1942:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
1943:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
1944:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
1945:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
1946:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
1947:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
1948:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
1949:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
1950:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
1951:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
1952:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
1953:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
1954:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
1955:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
1956:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
1957:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
1958:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
1959:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
1960:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
1961:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
1962:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
1963:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
1964:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
1965:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
1966:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
1967:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
1968:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
1969:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
ARM GAS  /tmp/cc3MI47k.s 			page 36


1970:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
1971:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
1972:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
1973:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
1974:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
1975:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
1976:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
1977:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
1978:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
1979:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
1980:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
1981:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
1982:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
1983:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
1984:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
1985:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
1986:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
1987:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
1988:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
1989:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
1990:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
1991:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
1992:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
1993:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
1994:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
1995:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
1996:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
1997:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
1998:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
1999:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
2000:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
2001:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
2002:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
2003:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
2004:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
2005:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
2006:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
2007:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2008:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
2009:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2010:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
2011:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2012:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
2013:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
2014:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2015:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFRE
2016:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
2017:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
2018:Core/Inc/stm32f4xx_ll_rcc.h **** 
2019:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLCFGR_PLLR)
2020:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
2021:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2022:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLCLK frequency used on SAI
2023:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
2024:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR (), @ref LL_RCC_PLL_GetDIVR ());
2025:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2026:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 37


2027:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
2028:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
2029:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
2030:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
2031:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
2032:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
2033:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
2034:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
2035:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
2036:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
2037:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
2038:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
2039:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
2040:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
2041:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
2042:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
2043:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
2044:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
2045:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
2046:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
2047:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
2048:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
2049:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
2050:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
2051:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
2052:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
2053:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
2054:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
2055:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
2056:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
2057:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
2058:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
2059:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
2060:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
2061:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
2062:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
2063:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
2064:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
2065:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
2066:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
2067:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
2068:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
2069:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
2070:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
2071:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
2072:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
2073:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
2074:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
2075:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
2076:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
2077:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
2078:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
2079:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
2080:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
2081:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
2082:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
2083:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
ARM GAS  /tmp/cc3MI47k.s 			page 38


2084:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
2085:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
2086:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
2087:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
2088:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
2089:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLN__ Between 50 and 432
2090:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
2091:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
2092:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
2093:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
2094:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
2095:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
2096:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
2097:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLDIVR__ This parameter can be one of the following values:
2098:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_1 (*)
2099:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_2 (*)
2100:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_3 (*)
2101:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_4 (*)
2102:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_5 (*)
2103:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_6 (*)
2104:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_7 (*)
2105:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_8 (*)
2106:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_9 (*)
2107:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_10 (*)
2108:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_11 (*)
2109:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_12 (*)
2110:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_13 (*)
2111:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_14 (*)
2112:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_15 (*)
2113:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_16 (*)
2114:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_17 (*)
2115:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_18 (*)
2116:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_19 (*)
2117:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_20 (*)
2118:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_21 (*)
2119:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_22 (*)
2120:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_23 (*)
2121:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_24 (*)
2122:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_25 (*)
2123:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_26 (*)
2124:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_27 (*)
2125:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_28 (*)
2126:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_29 (*)
2127:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_30 (*)
2128:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_31 (*)
2129:Core/Inc/stm32f4xx_ll_rcc.h ****   *
2130:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2131:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
2132:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2133:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLDIVR)
2134:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__, __PLLDIVR__) (((
2135:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos )) / ((__PLLDIVR__) >> RCC_DCKCFGR_PLLDIVR_P
2136:Core/Inc/stm32f4xx_ll_rcc.h **** #else
2137:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__)
2138:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
2139:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLDIVR */
2140:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
ARM GAS  /tmp/cc3MI47k.s 			page 39


2141:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLCFGR_PLLR */
2142:Core/Inc/stm32f4xx_ll_rcc.h **** 
2143:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
2144:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2145:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI frequency used for SAI domain
2146:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
2147:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetQ (), @ref LL_RCC_PLLSAI_GetDIVQ 
2148:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2149:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2150:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
2151:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
2152:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
2153:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
2154:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
2155:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
2156:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
2157:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
2158:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
2159:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
2160:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
2161:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
2162:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
2163:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
2164:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
2165:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
2166:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
2167:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
2168:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
2169:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
2170:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
2171:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
2172:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
2173:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
2174:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
2175:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
2176:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
2177:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
2178:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
2179:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
2180:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
2181:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
2182:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
2183:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
2184:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
2185:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
2186:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
2187:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
2188:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
2189:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
2190:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
2191:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
2192:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
2193:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
2194:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
2195:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
2196:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
2197:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
ARM GAS  /tmp/cc3MI47k.s 			page 40


2198:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
2199:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
2200:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
2201:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
2202:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
2203:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
2204:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
2205:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
2206:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
2207:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
2208:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
2209:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
2210:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
2211:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
2212:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIN__ Between 49/50(*) and 432
2213:Core/Inc/stm32f4xx_ll_rcc.h ****   *
2214:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2215:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIQ__ This parameter can be one of the following values:
2216:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_2
2217:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_3
2218:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_4
2219:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_5
2220:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_6
2221:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_7
2222:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_8
2223:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_9
2224:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_10
2225:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_11
2226:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_12
2227:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_13
2228:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_14
2229:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_15
2230:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIDIVQ__ This parameter can be one of the following values:
2231:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_1
2232:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_2
2233:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_3
2234:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_4
2235:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_5
2236:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_6
2237:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_7
2238:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_8
2239:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_9
2240:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_10
2241:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_11
2242:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_12
2243:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_13
2244:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_14
2245:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_15
2246:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_16
2247:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_17
2248:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_18
2249:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_19
2250:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_20
2251:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_21
2252:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_22
2253:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_23
2254:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_24
ARM GAS  /tmp/cc3MI47k.s 			page 41


2255:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_25
2256:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_26
2257:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_27
2258:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_28
2259:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_29
2260:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_30
2261:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_31
2262:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_32
2263:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLSAI clock frequency (in Hz)
2264:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2265:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIQ__, __PLLSAIDI
2266:Core/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLSAIQ__) >> RCC_PLLSAICFGR_PLLSAIQ_Pos) * (((__PLLSAIDIVQ__) >> RCC_DCKCF
2267:Core/Inc/stm32f4xx_ll_rcc.h **** 
2268:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIP)
2269:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2270:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI frequency used on 48Mhz domain
2271:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
2272:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetP ());
2273:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2274:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2275:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
2276:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
2277:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
2278:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
2279:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
2280:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
2281:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
2282:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
2283:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
2284:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
2285:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
2286:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
2287:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
2288:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
2289:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
2290:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
2291:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
2292:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
2293:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
2294:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
2295:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
2296:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
2297:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
2298:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
2299:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
2300:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
2301:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
2302:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
2303:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
2304:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
2305:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
2306:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
2307:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
2308:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
2309:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
2310:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
2311:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
ARM GAS  /tmp/cc3MI47k.s 			page 42


2312:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
2313:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
2314:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
2315:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
2316:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
2317:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
2318:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
2319:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
2320:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
2321:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
2322:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
2323:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
2324:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
2325:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
2326:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
2327:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
2328:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
2329:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
2330:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
2331:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
2332:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
2333:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
2334:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
2335:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
2336:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
2337:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIN__ Between 50 and 432
2338:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIP__ This parameter can be one of the following values:
2339:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_2
2340:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_4
2341:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_6
2342:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_8
2343:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLSAI clock frequency (in Hz)
2344:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2345:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIP__) (((__INPUT
2346:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((((__PLLSAIP__) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) * 2U))
2347:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIP */
2348:Core/Inc/stm32f4xx_ll_rcc.h **** 
2349:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(LTDC)
2350:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2351:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLSAI frequency used for LTDC domain
2352:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLSAI_LTDC_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
2353:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetR (), @ref LL_RCC_PLLSAI_GetDIVR 
2354:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2355:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2356:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
2357:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
2358:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
2359:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
2360:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
2361:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
2362:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
2363:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
2364:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
2365:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
2366:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
2367:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
2368:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
ARM GAS  /tmp/cc3MI47k.s 			page 43


2369:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
2370:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
2371:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
2372:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
2373:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
2374:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
2375:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
2376:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
2377:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
2378:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
2379:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
2380:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
2381:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
2382:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
2383:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
2384:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
2385:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
2386:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
2387:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
2388:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
2389:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
2390:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
2391:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
2392:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
2393:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
2394:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
2395:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
2396:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
2397:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
2398:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
2399:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
2400:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
2401:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
2402:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
2403:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
2404:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
2405:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
2406:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
2407:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
2408:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
2409:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
2410:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
2411:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
2412:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
2413:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
2414:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
2415:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
2416:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
2417:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
2418:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIN__ Between 49/50(*) and 432
2419:Core/Inc/stm32f4xx_ll_rcc.h ****   *
2420:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2421:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIR__ This parameter can be one of the following values:
2422:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_2
2423:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_3
2424:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_4
2425:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_5
ARM GAS  /tmp/cc3MI47k.s 			page 44


2426:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_6
2427:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_7
2428:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLSAIDIVR__ This parameter can be one of the following values:
2429:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_2
2430:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_4
2431:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_8
2432:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
2433:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLSAI clock frequency (in Hz)
2434:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2435:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLSAI_LTDC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIR__, __PLLSAID
2436:Core/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLSAIR__) >> RCC_PLLSAICFGR_PLLSAIR_Pos) * (aRCC_PLLSAIDIVRPrescTable[(__P
2437:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LTDC */
2438:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
2439:Core/Inc/stm32f4xx_ll_rcc.h **** 
2440:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
2441:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ) || defined(RCC_DCKCFGR_PLLI2SDIVR)
2442:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2443:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used for SAI domain
2444:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2445:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetQ (), @ref LL_RCC_PLLI2S_GetDIVQ 
2446:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2447:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2448:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2449:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2450:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2451:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2452:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2453:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
2454:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2455:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
2456:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
2457:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2458:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2459:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
2460:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2461:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2462:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2463:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2464:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2465:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2466:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2467:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2468:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2469:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2470:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2471:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2472:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2473:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2474:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2475:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2476:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2477:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2478:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2479:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2480:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
2481:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2482:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
ARM GAS  /tmp/cc3MI47k.s 			page 45


2483:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2484:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2485:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2486:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
2487:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2488:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2489:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2490:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2491:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2492:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2493:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2494:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2495:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2496:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2497:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2498:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2499:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2500:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2501:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2502:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2503:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2504:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2505:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2506:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2507:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2508:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2509:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2510:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50/192(*) and 432
2511:Core/Inc/stm32f4xx_ll_rcc.h ****   *
2512:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2513:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SQ_R__ This parameter can be one of the following values:
2514:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_2 (*)
2515:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_3 (*)
2516:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_4 (*)
2517:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_5 (*)
2518:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_6 (*)
2519:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_7 (*)
2520:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_8 (*)
2521:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_9 (*)
2522:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_10 (*)
2523:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_11 (*)
2524:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_12 (*)
2525:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_13 (*)
2526:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_14 (*)
2527:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_15 (*)
2528:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_2 (*)
2529:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_3 (*)
2530:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_4 (*)
2531:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_5 (*)
2532:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_6 (*)
2533:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_7 (*)
2534:Core/Inc/stm32f4xx_ll_rcc.h ****   *
2535:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2536:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SDIVQ_R__ This parameter can be one of the following values:
2537:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_1 (*)
2538:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_2 (*)
2539:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_3 (*)
ARM GAS  /tmp/cc3MI47k.s 			page 46


2540:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_4 (*)
2541:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_5 (*)
2542:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_6 (*)
2543:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_7 (*)
2544:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_8 (*)
2545:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_9 (*)
2546:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_10 (*)
2547:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_11 (*)
2548:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_12 (*)
2549:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_13 (*)
2550:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_14 (*)
2551:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_15 (*)
2552:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_16 (*)
2553:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_17 (*)
2554:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_18 (*)
2555:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_19 (*)
2556:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_20 (*)
2557:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_21 (*)
2558:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_22 (*)
2559:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_23 (*)
2560:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_24 (*)
2561:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_25 (*)
2562:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_26 (*)
2563:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_27 (*)
2564:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_28 (*)
2565:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_29 (*)
2566:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_30 (*)
2567:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_31 (*)
2568:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_32 (*)
2569:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_1 (*)
2570:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_2 (*)
2571:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_3 (*)
2572:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_4 (*)
2573:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_5 (*)
2574:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_6 (*)
2575:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_7 (*)
2576:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_8 (*)
2577:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_9 (*)
2578:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_10 (*)
2579:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_11 (*)
2580:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_12 (*)
2581:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_13 (*)
2582:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_14 (*)
2583:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_15 (*)
2584:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_16 (*)
2585:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_17 (*)
2586:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_18 (*)
2587:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_19 (*)
2588:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_20 (*)
2589:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_21 (*)
2590:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_22 (*)
2591:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_23 (*)
2592:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_24 (*)
2593:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_25 (*)
2594:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_26 (*)
2595:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_27 (*)
2596:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_28 (*)
ARM GAS  /tmp/cc3MI47k.s 			page 47


2597:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_29 (*)
2598:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_30 (*)
2599:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_31 (*)
2600:Core/Inc/stm32f4xx_ll_rcc.h ****   *
2601:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2602:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2603:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2604:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ)
2605:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2S
2606:Core/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLI2SQ_R__) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos) * (((__PLLI2SDIVQ_R__) >> RCC_D
2607:Core/Inc/stm32f4xx_ll_rcc.h **** #else
2608:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2S
2609:Core/Inc/stm32f4xx_ll_rcc.h ****                    (((__PLLI2SQ_R__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos) * ((__PLLI2SDIVQ_R__) >> RCC_DC
2610:Core/Inc/stm32f4xx_ll_rcc.h **** 
2611:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ */
2612:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ || RCC_DCKCFGR_PLLI2SDIVR */
2613:Core/Inc/stm32f4xx_ll_rcc.h **** 
2614:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
2615:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2616:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used on SPDIFRX domain
2617:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2618:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetP ());
2619:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2620:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2621:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2622:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2623:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2624:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2625:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2626:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
2627:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2628:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
2629:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
2630:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2631:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2632:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
2633:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2634:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2635:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2636:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2637:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2638:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2639:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2640:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2641:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2642:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2643:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2644:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2645:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2646:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2647:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2648:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2649:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2650:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2651:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2652:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2653:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
ARM GAS  /tmp/cc3MI47k.s 			page 48


2654:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2655:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
2656:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2657:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2658:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2659:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
2660:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2661:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2662:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2663:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2664:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2665:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2666:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2667:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2668:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2669:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2670:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2671:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2672:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2673:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2674:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2675:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2676:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2677:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2678:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2679:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2680:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2681:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2682:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2683:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50 and 432
2684:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SP__ This parameter can be one of the following values:
2685:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_2
2686:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_4
2687:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_6
2688:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_8
2689:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2690:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2691:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SP__) (((__I
2692:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((((__PLLI2SP__) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) * 2U))
2693:Core/Inc/stm32f4xx_ll_rcc.h **** 
2694:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
2695:Core/Inc/stm32f4xx_ll_rcc.h **** 
2696:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2697:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used for I2S domain
2698:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_I2S_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2699:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetR ());
2700:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2701:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2702:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2703:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2704:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2705:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2706:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2707:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
2708:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2709:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
2710:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
ARM GAS  /tmp/cc3MI47k.s 			page 49


2711:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2712:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2713:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
2714:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2715:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2716:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2717:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2718:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2719:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2720:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2721:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2722:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2723:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2724:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2725:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2726:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2727:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2728:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2729:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2730:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2731:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2732:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2733:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2734:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
2735:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2736:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
2737:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2738:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2739:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2740:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
2741:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2742:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2743:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2744:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2745:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2746:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2747:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2748:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2749:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2750:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2751:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2752:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2753:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2754:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2755:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2756:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2757:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2758:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2759:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2760:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2761:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2762:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2763:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2764:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50/192(*) and 432
2765:Core/Inc/stm32f4xx_ll_rcc.h ****   *
2766:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
2767:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SR__ This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 50


2768:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_2
2769:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_3
2770:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_4
2771:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_5
2772:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_6
2773:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_7
2774:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2775:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2776:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUT
2777:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLI2SR__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos))
2778:Core/Inc/stm32f4xx_ll_rcc.h **** 
2779:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
2780:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2781:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLI2S frequency used for 48Mhz domain
2782:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLI2S_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
2783:Core/Inc/stm32f4xx_ll_rcc.h ****   *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetQ ());
2784:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
2785:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
2786:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
2787:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
2788:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
2789:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
2790:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
2791:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
2792:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
2793:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
2794:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
2795:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
2796:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
2797:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
2798:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
2799:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
2800:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
2801:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
2802:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
2803:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
2804:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
2805:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
2806:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
2807:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
2808:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
2809:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
2810:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
2811:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
2812:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
2813:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
2814:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
2815:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
2816:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
2817:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
2818:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
2819:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
2820:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
2821:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
2822:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
2823:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
2824:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
ARM GAS  /tmp/cc3MI47k.s 			page 51


2825:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
2826:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
2827:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
2828:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
2829:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
2830:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
2831:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
2832:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
2833:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
2834:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
2835:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
2836:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
2837:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
2838:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
2839:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
2840:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
2841:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
2842:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
2843:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
2844:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
2845:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
2846:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
2847:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
2848:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SN__ Between 50 and 432
2849:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __PLLI2SQ__ This parameter can be one of the following values:
2850:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_2
2851:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_3
2852:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_4
2853:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_5
2854:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_6
2855:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_7
2856:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_8
2857:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_9
2858:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_10
2859:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_11
2860:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_12
2861:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_13
2862:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_14
2863:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_15
2864:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PLLI2S clock frequency (in Hz)
2865:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2866:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PLLI2S_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ__) (((__INPUT
2867:Core/Inc/stm32f4xx_ll_rcc.h ****                    ((__PLLI2SQ__) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos))
2868:Core/Inc/stm32f4xx_ll_rcc.h **** 
2869:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
2870:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
2871:Core/Inc/stm32f4xx_ll_rcc.h **** 
2872:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2873:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK frequency
2874:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
2875:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __AHBPRESCALER__ This parameter can be one of the following values:
2876:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
2877:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
2878:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
2879:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
2880:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
2881:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
ARM GAS  /tmp/cc3MI47k.s 			page 52


2882:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
2883:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
2884:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
2885:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval HCLK clock frequency (in Hz)
2886:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2887:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTabl
2888:Core/Inc/stm32f4xx_ll_rcc.h **** 
2889:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2890:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
2891:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
2892:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
2893:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
2894:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
2895:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
2896:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
2897:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
2898:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
2899:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2900:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
2901:Core/Inc/stm32f4xx_ll_rcc.h **** 
2902:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2903:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
2904:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
2905:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
2906:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
2907:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
2908:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
2909:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
2910:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
2911:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
2912:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2913:Core/Inc/stm32f4xx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[
2914:Core/Inc/stm32f4xx_ll_rcc.h **** 
2915:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2916:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
2917:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2918:Core/Inc/stm32f4xx_ll_rcc.h **** 
2919:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2920:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
2921:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2922:Core/Inc/stm32f4xx_ll_rcc.h **** 
2923:Core/Inc/stm32f4xx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
2924:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
2925:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
2926:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2927:Core/Inc/stm32f4xx_ll_rcc.h **** 
2928:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
2929:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
2930:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2931:Core/Inc/stm32f4xx_ll_rcc.h **** 
2932:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2933:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
2934:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
2935:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2936:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2937:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
2938:Core/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 53


2939:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
2940:Core/Inc/stm32f4xx_ll_rcc.h **** }
2941:Core/Inc/stm32f4xx_ll_rcc.h **** 
2942:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2943:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSE external oscillator (HSE Bypass)
2944:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
2945:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2946:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2947:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
2948:Core/Inc/stm32f4xx_ll_rcc.h **** {
2949:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYP);
2950:Core/Inc/stm32f4xx_ll_rcc.h **** }
2951:Core/Inc/stm32f4xx_ll_rcc.h **** 
2952:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2953:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSE external oscillator (HSE Bypass)
2954:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
2955:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2956:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2957:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
2958:Core/Inc/stm32f4xx_ll_rcc.h **** {
2959:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
2960:Core/Inc/stm32f4xx_ll_rcc.h **** }
2961:Core/Inc/stm32f4xx_ll_rcc.h **** 
2962:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2963:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
2964:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
2965:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2966:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2967:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
2968:Core/Inc/stm32f4xx_ll_rcc.h **** {
2969:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
2970:Core/Inc/stm32f4xx_ll_rcc.h **** }
2971:Core/Inc/stm32f4xx_ll_rcc.h **** 
2972:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2973:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
2974:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
2975:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
2976:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2977:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
2978:Core/Inc/stm32f4xx_ll_rcc.h **** {
2979:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
2980:Core/Inc/stm32f4xx_ll_rcc.h **** }
2981:Core/Inc/stm32f4xx_ll_rcc.h **** 
2982:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2983:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
2984:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
2985:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
2986:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2987:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
2988:Core/Inc/stm32f4xx_ll_rcc.h **** {
2989:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
2990:Core/Inc/stm32f4xx_ll_rcc.h **** }
2991:Core/Inc/stm32f4xx_ll_rcc.h **** 
2992:Core/Inc/stm32f4xx_ll_rcc.h **** /**
2993:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
2994:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2995:Core/Inc/stm32f4xx_ll_rcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 54


2996:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
2997:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
2998:Core/Inc/stm32f4xx_ll_rcc.h ****   */
2999:Core/Inc/stm32f4xx_ll_rcc.h **** 
3000:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3001:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSI oscillator
3002:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
3003:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3004:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3005:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
3006:Core/Inc/stm32f4xx_ll_rcc.h **** {
3007:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
3008:Core/Inc/stm32f4xx_ll_rcc.h **** }
3009:Core/Inc/stm32f4xx_ll_rcc.h **** 
3010:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3011:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSI oscillator
3012:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
3013:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3014:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3015:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
3016:Core/Inc/stm32f4xx_ll_rcc.h **** {
3017:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
3018:Core/Inc/stm32f4xx_ll_rcc.h **** }
3019:Core/Inc/stm32f4xx_ll_rcc.h **** 
3020:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3021:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
3022:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
3023:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3024:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3025:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
3026:Core/Inc/stm32f4xx_ll_rcc.h **** {
3027:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
3028:Core/Inc/stm32f4xx_ll_rcc.h **** }
3029:Core/Inc/stm32f4xx_ll_rcc.h **** 
3030:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3031:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get HSI Calibration value
3032:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
3033:Core/Inc/stm32f4xx_ll_rcc.h ****   *       HSITRIM and the factory trim value
3034:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
3035:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
3036:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3037:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
3038:Core/Inc/stm32f4xx_ll_rcc.h **** {
3039:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
3040:Core/Inc/stm32f4xx_ll_rcc.h **** }
3041:Core/Inc/stm32f4xx_ll_rcc.h **** 
3042:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3043:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
3044:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
3045:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note Default value is 16, which, when added to the HSICAL value,
3046:Core/Inc/stm32f4xx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
3047:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
3048:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 31
3049:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3050:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3051:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
3052:Core/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 55


3053:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
3054:Core/Inc/stm32f4xx_ll_rcc.h **** }
3055:Core/Inc/stm32f4xx_ll_rcc.h **** 
3056:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3057:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
3058:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
3059:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 31
3060:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3061:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
3062:Core/Inc/stm32f4xx_ll_rcc.h **** {
3063:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
3064:Core/Inc/stm32f4xx_ll_rcc.h **** }
3065:Core/Inc/stm32f4xx_ll_rcc.h **** 
3066:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3067:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
3068:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3069:Core/Inc/stm32f4xx_ll_rcc.h **** 
3070:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
3071:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
3072:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3073:Core/Inc/stm32f4xx_ll_rcc.h **** 
3074:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3075:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
3076:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
3077:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3078:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3079:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
3080:Core/Inc/stm32f4xx_ll_rcc.h **** {
3081:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
3082:Core/Inc/stm32f4xx_ll_rcc.h **** }
3083:Core/Inc/stm32f4xx_ll_rcc.h **** 
3084:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3085:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
3086:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
3087:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3088:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3089:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
3090:Core/Inc/stm32f4xx_ll_rcc.h **** {
3091:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
3092:Core/Inc/stm32f4xx_ll_rcc.h **** }
3093:Core/Inc/stm32f4xx_ll_rcc.h **** 
3094:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3095:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
3096:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
3097:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3098:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3099:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
3100:Core/Inc/stm32f4xx_ll_rcc.h **** {
3101:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
3102:Core/Inc/stm32f4xx_ll_rcc.h **** }
3103:Core/Inc/stm32f4xx_ll_rcc.h **** 
3104:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3105:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
3106:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
3107:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3108:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3109:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
ARM GAS  /tmp/cc3MI47k.s 			page 56


3110:Core/Inc/stm32f4xx_ll_rcc.h **** {
3111:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
3112:Core/Inc/stm32f4xx_ll_rcc.h **** }
3113:Core/Inc/stm32f4xx_ll_rcc.h **** 
3114:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3115:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
3116:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
3117:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3118:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3119:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
3120:Core/Inc/stm32f4xx_ll_rcc.h **** {
3121:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
3122:Core/Inc/stm32f4xx_ll_rcc.h **** }
3123:Core/Inc/stm32f4xx_ll_rcc.h **** 
3124:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_BDCR_LSEMOD)
3125:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3126:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable LSE high drive mode.
3127:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note LSE high drive mode can be enabled only when the LSE clock is disabled
3128:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEMOD      LL_RCC_LSE_EnableHighDriveMode
3129:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3130:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3131:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableHighDriveMode(void)
3132:Core/Inc/stm32f4xx_ll_rcc.h **** {
3133:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
3134:Core/Inc/stm32f4xx_ll_rcc.h **** }
3135:Core/Inc/stm32f4xx_ll_rcc.h **** 
3136:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3137:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable LSE high drive mode.
3138:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note LSE high drive mode can be disabled only when the LSE clock is disabled
3139:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         LSEMOD      LL_RCC_LSE_DisableHighDriveMode
3140:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3141:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3142:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableHighDriveMode(void)
3143:Core/Inc/stm32f4xx_ll_rcc.h **** {
3144:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
3145:Core/Inc/stm32f4xx_ll_rcc.h **** }
3146:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_BDCR_LSEMOD */
3147:Core/Inc/stm32f4xx_ll_rcc.h **** 
3148:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3149:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
3150:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3151:Core/Inc/stm32f4xx_ll_rcc.h **** 
3152:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
3153:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
3154:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3155:Core/Inc/stm32f4xx_ll_rcc.h **** 
3156:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3157:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
3158:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
3159:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3160:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3161:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
3162:Core/Inc/stm32f4xx_ll_rcc.h **** {
3163:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
3164:Core/Inc/stm32f4xx_ll_rcc.h **** }
3165:Core/Inc/stm32f4xx_ll_rcc.h **** 
3166:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 57


3167:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
3168:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
3169:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3170:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3171:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
3172:Core/Inc/stm32f4xx_ll_rcc.h **** {
3173:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
3174:Core/Inc/stm32f4xx_ll_rcc.h **** }
3175:Core/Inc/stm32f4xx_ll_rcc.h **** 
3176:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3177:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if LSI is Ready
3178:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
3179:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
3180:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3181:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
3182:Core/Inc/stm32f4xx_ll_rcc.h **** {
3183:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
3184:Core/Inc/stm32f4xx_ll_rcc.h **** }
3185:Core/Inc/stm32f4xx_ll_rcc.h **** 
3186:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3187:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
3188:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3189:Core/Inc/stm32f4xx_ll_rcc.h **** 
3190:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
3191:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
3192:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3193:Core/Inc/stm32f4xx_ll_rcc.h **** 
3194:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3195:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure the system clock source
3196:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
3197:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3198:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
3199:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
3200:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
3201:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLLR (*)
3202:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3203:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3204:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3205:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3206:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
3207:Core/Inc/stm32f4xx_ll_rcc.h **** {
3208:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
3209:Core/Inc/stm32f4xx_ll_rcc.h **** }
3210:Core/Inc/stm32f4xx_ll_rcc.h **** 
3211:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3212:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get the system clock source
3213:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
3214:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3215:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
3216:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
3217:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
3218:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
3219:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3220:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3221:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3222:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
3223:Core/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 58


3224:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
3225:Core/Inc/stm32f4xx_ll_rcc.h **** }
3226:Core/Inc/stm32f4xx_ll_rcc.h **** 
3227:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3228:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set AHB prescaler
3229:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
3230:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
3231:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
3232:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
3233:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
3234:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
3235:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
3236:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
3237:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
3238:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
3239:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
3240:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3241:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3242:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
3243:Core/Inc/stm32f4xx_ll_rcc.h **** {
3244:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
3245:Core/Inc/stm32f4xx_ll_rcc.h **** }
3246:Core/Inc/stm32f4xx_ll_rcc.h **** 
3247:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3248:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set APB1 prescaler
3249:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
3250:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
3251:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
3252:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
3253:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
3254:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
3255:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
3256:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3257:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3258:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
3259:Core/Inc/stm32f4xx_ll_rcc.h **** {
3260:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
3261:Core/Inc/stm32f4xx_ll_rcc.h **** }
3262:Core/Inc/stm32f4xx_ll_rcc.h **** 
3263:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3264:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set APB2 prescaler
3265:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
3266:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
3267:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
3268:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
3269:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
3270:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
3271:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
3272:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3273:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3274:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
3275:Core/Inc/stm32f4xx_ll_rcc.h **** {
3276:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
3277:Core/Inc/stm32f4xx_ll_rcc.h **** }
3278:Core/Inc/stm32f4xx_ll_rcc.h **** 
3279:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3280:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get AHB prescaler
ARM GAS  /tmp/cc3MI47k.s 			page 59


3281:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
3282:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3283:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
3284:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
3285:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
3286:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
3287:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
3288:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
3289:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
3290:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
3291:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
3292:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3293:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
3294:Core/Inc/stm32f4xx_ll_rcc.h **** {
3295:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
3296:Core/Inc/stm32f4xx_ll_rcc.h **** }
3297:Core/Inc/stm32f4xx_ll_rcc.h **** 
3298:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3299:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get APB1 prescaler
3300:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
3301:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3302:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
3303:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
3304:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
3305:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
3306:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
3307:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3308:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
3309:Core/Inc/stm32f4xx_ll_rcc.h **** {
3310:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
3311:Core/Inc/stm32f4xx_ll_rcc.h **** }
3312:Core/Inc/stm32f4xx_ll_rcc.h **** 
3313:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3314:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get APB2 prescaler
3315:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
3316:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3317:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
3318:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
3319:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
3320:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
3321:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
3322:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3323:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
3324:Core/Inc/stm32f4xx_ll_rcc.h **** {
3325:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
3326:Core/Inc/stm32f4xx_ll_rcc.h **** }
3327:Core/Inc/stm32f4xx_ll_rcc.h **** 
3328:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3329:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
3330:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3331:Core/Inc/stm32f4xx_ll_rcc.h **** 
3332:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
3333:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
3334:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3335:Core/Inc/stm32f4xx_ll_rcc.h **** 
3336:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO1EN)
3337:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 60


3338:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable MCO1 output
3339:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO1EN         LL_RCC_MCO1_Enable
3340:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3341:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3342:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO1_Enable(void)
3343:Core/Inc/stm32f4xx_ll_rcc.h **** {
3344:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CFGR, RCC_CFGR_MCO1EN);
3345:Core/Inc/stm32f4xx_ll_rcc.h **** }
3346:Core/Inc/stm32f4xx_ll_rcc.h **** 
3347:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3348:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable MCO1 output
3349:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO1EN         LL_RCC_MCO1_Disable
3350:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3351:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3352:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO1_Disable(void)
3353:Core/Inc/stm32f4xx_ll_rcc.h **** {
3354:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO1EN);
3355:Core/Inc/stm32f4xx_ll_rcc.h **** }
3356:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO1EN */
3357:Core/Inc/stm32f4xx_ll_rcc.h **** 
3358:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_MCO2EN)
3359:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3360:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable MCO2 output
3361:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO2EN         LL_RCC_MCO2_Enable
3362:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3363:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3364:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO2_Enable(void)
3365:Core/Inc/stm32f4xx_ll_rcc.h **** {
3366:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CFGR, RCC_CFGR_MCO2EN);
3367:Core/Inc/stm32f4xx_ll_rcc.h **** }
3368:Core/Inc/stm32f4xx_ll_rcc.h **** 
3369:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3370:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable MCO2 output
3371:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR           RCC_CFGR_MCO2EN         LL_RCC_MCO2_Disable
3372:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3373:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3374:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MCO2_Disable(void)
3375:Core/Inc/stm32f4xx_ll_rcc.h **** {
3376:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2EN);
3377:Core/Inc/stm32f4xx_ll_rcc.h **** }
3378:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_MCO2EN */
3379:Core/Inc/stm32f4xx_ll_rcc.h **** 
3380:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3381:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure MCOx
3382:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         MCO1          LL_RCC_ConfigMCO\n
3383:Core/Inc/stm32f4xx_ll_rcc.h ****   *         CFGR         MCO1PRE       LL_RCC_ConfigMCO\n
3384:Core/Inc/stm32f4xx_ll_rcc.h ****   *         CFGR         MCO2          LL_RCC_ConfigMCO\n
3385:Core/Inc/stm32f4xx_ll_rcc.h ****   *         CFGR         MCO2PRE       LL_RCC_ConfigMCO
3386:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
3387:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
3388:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
3389:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
3390:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
3391:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_SYSCLK
3392:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_PLLI2S
3393:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_HSE
3394:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2SOURCE_PLLCLK
ARM GAS  /tmp/cc3MI47k.s 			page 61


3395:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
3396:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
3397:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
3398:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_3
3399:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
3400:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_5
3401:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_1
3402:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_2
3403:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_3
3404:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_4
3405:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO2_DIV_5
3406:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3407:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3408:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
3409:Core/Inc/stm32f4xx_ll_rcc.h **** {
3410:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, (MCOxSource & 0xFFFF0000U) | (MCOxPrescaler & 0xFFFF0000U),  (MCOxSource <<
3411:Core/Inc/stm32f4xx_ll_rcc.h **** }
3412:Core/Inc/stm32f4xx_ll_rcc.h **** 
3413:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3414:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
3415:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3416:Core/Inc/stm32f4xx_ll_rcc.h **** 
3417:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
3418:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
3419:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3420:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
3421:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3422:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure FMPI2C clock source
3423:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        FMPI2C1SEL       LL_RCC_SetFMPI2CClockSource
3424:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  FMPI2CxSource This parameter can be one of the following values:
3425:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_PCLK1
3426:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK
3427:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_HSI
3428:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3429:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3430:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetFMPI2CClockSource(uint32_t FMPI2CxSource)
3431:Core/Inc/stm32f4xx_ll_rcc.h **** {
3432:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, FMPI2CxSource);
3433:Core/Inc/stm32f4xx_ll_rcc.h **** }
3434:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
3435:Core/Inc/stm32f4xx_ll_rcc.h **** 
3436:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
3437:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3438:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
3439:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        LPTIM1SEL     LL_RCC_SetLPTIMClockSource
3440:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
3441:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
3442:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
3443:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
3444:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
3445:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3446:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3447:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
3448:Core/Inc/stm32f4xx_ll_rcc.h **** {
3449:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, LPTIMxSource);
3450:Core/Inc/stm32f4xx_ll_rcc.h **** }
3451:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
ARM GAS  /tmp/cc3MI47k.s 			page 62


3452:Core/Inc/stm32f4xx_ll_rcc.h **** 
3453:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
3454:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3455:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure SAIx clock source
3456:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR        SAI1SRC       LL_RCC_SetSAIClockSource\n
3457:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR        SAI2SRC       LL_RCC_SetSAIClockSource\n
3458:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR        SAI1ASRC      LL_RCC_SetSAIClockSource\n
3459:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR        SAI1BSRC      LL_RCC_SetSAIClockSource
3460:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  SAIxSource This parameter can be one of the following values:
3461:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI (*)
3462:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLI2S (*)
3463:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL (*)
3464:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN (*)
3465:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI (*)
3466:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLI2S (*)
3467:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL  (*)
3468:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSRC (*)
3469:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSAI (*)
3470:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLI2S (*)
3471:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PIN (*)
3472:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLL (*)
3473:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSRC (*)
3474:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSAI (*)
3475:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLI2S (*)
3476:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PIN (*)
3477:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLL  (*)
3478:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSRC (*)
3479:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3480:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3481:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3482:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3483:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
3484:Core/Inc/stm32f4xx_ll_rcc.h **** {
3485:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, (SAIxSource & 0xFFFF0000U), (SAIxSource << 16U));
3486:Core/Inc/stm32f4xx_ll_rcc.h **** }
3487:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
3488:Core/Inc/stm32f4xx_ll_rcc.h **** 
3489:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
3490:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3491:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure SDIO clock source
3492:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         SDIOSEL      LL_RCC_SetSDIOClockSource\n
3493:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        SDIOSEL      LL_RCC_SetSDIOClockSource
3494:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  SDIOxSource This parameter can be one of the following values:
3495:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_PLL48CLK
3496:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_SYSCLK
3497:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3498:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3499:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSDIOClockSource(uint32_t SDIOxSource)
3500:Core/Inc/stm32f4xx_ll_rcc.h **** {
3501:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
3502:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL, SDIOxSource);
3503:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3504:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, SDIOxSource);
3505:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL */
3506:Core/Inc/stm32f4xx_ll_rcc.h **** }
3507:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
3508:Core/Inc/stm32f4xx_ll_rcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 63


3509:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
3510:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3511:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure 48Mhz domain clock source
3512:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetCK48MClockSource\n
3513:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_SetCK48MClockSource
3514:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  CK48MxSource This parameter can be one of the following values:
3515:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLL
3516:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLSAI (*)
3517:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLI2S (*)
3518:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3519:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3520:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3521:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3522:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCK48MClockSource(uint32_t CK48MxSource)
3523:Core/Inc/stm32f4xx_ll_rcc.h **** {
3524:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3525:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, CK48MxSource);
3526:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3527:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, CK48MxSource);
3528:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3529:Core/Inc/stm32f4xx_ll_rcc.h **** }
3530:Core/Inc/stm32f4xx_ll_rcc.h **** 
3531:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
3532:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3533:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure RNG clock source
3534:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetRNGClockSource\n
3535:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_SetRNGClockSource
3536:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
3537:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
3538:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI (*)
3539:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLI2S (*)
3540:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3541:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3542:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3543:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3544:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
3545:Core/Inc/stm32f4xx_ll_rcc.h **** {
3546:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3547:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, RNGxSource);
3548:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3549:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, RNGxSource);
3550:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3551:Core/Inc/stm32f4xx_ll_rcc.h **** }
3552:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
3553:Core/Inc/stm32f4xx_ll_rcc.h **** 
3554:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
3555:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3556:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure USB clock source
3557:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetUSBClockSource\n
3558:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_SetUSBClockSource
3559:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  USBxSource This parameter can be one of the following values:
3560:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
3561:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI (*)
3562:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLI2S (*)
3563:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3564:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3565:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
ARM GAS  /tmp/cc3MI47k.s 			page 64


3566:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3567:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
3568:Core/Inc/stm32f4xx_ll_rcc.h **** {
3569:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3570:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, USBxSource);
3571:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3572:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, USBxSource);
3573:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3574:Core/Inc/stm32f4xx_ll_rcc.h **** }
3575:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
3576:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
3577:Core/Inc/stm32f4xx_ll_rcc.h **** 
3578:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
3579:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3580:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure CEC clock source
3581:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         CECSEL        LL_RCC_SetCECClockSource
3582:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3583:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
3584:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
3585:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3586:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3587:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t Source)
3588:Core/Inc/stm32f4xx_ll_rcc.h **** {
3589:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, Source);
3590:Core/Inc/stm32f4xx_ll_rcc.h **** }
3591:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
3592:Core/Inc/stm32f4xx_ll_rcc.h **** 
3593:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3594:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure I2S clock source
3595:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_SetI2SClockSource\n
3596:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2SSRC        LL_RCC_SetI2SClockSource\n
3597:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S1SRC       LL_RCC_SetI2SClockSource\n
3598:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S2SRC       LL_RCC_SetI2SClockSource
3599:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3600:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLI2S (*)
3601:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
3602:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL (*)
3603:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLSRC (*)
3604:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S (*)
3605:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN (*)
3606:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL (*)
3607:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLSRC (*)
3608:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3609:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3610:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3611:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3612:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t Source)
3613:Core/Inc/stm32f4xx_ll_rcc.h **** {
3614:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
3615:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, Source);
3616:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3617:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, (Source & 0xFFFF0000U), (Source << 16U));
3618:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
3619:Core/Inc/stm32f4xx_ll_rcc.h **** }
3620:Core/Inc/stm32f4xx_ll_rcc.h **** 
3621:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
3622:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 65


3623:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure DSI clock source
3624:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         DSISEL        LL_RCC_SetDSIClockSource
3625:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3626:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
3627:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
3628:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3629:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3630:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t Source)
3631:Core/Inc/stm32f4xx_ll_rcc.h **** {
3632:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL, Source);
3633:Core/Inc/stm32f4xx_ll_rcc.h **** }
3634:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
3635:Core/Inc/stm32f4xx_ll_rcc.h **** 
3636:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
3637:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3638:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure DFSDM Audio clock source
3639:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR          CKDFSDM1ASEL        LL_RCC_SetDFSDMAudioClockSource\n
3640:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR          CKDFSDM2ASEL        LL_RCC_SetDFSDMAudioClockSource
3641:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3642:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1
3643:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2
3644:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1 (*)
3645:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2 (*)
3646:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3647:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3648:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3649:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3650:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)
3651:Core/Inc/stm32f4xx_ll_rcc.h **** {
3652:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, (Source & 0x0000FFFFU), (Source >> 16U));
3653:Core/Inc/stm32f4xx_ll_rcc.h **** }
3654:Core/Inc/stm32f4xx_ll_rcc.h **** 
3655:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3656:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure DFSDM Kernel clock source
3657:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CKDFSDM1SEL        LL_RCC_SetDFSDMClockSource
3658:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3659:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
3660:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
3661:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK2 (*)
3662:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK (*)
3663:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3664:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3665:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3666:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3667:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t Source)
3668:Core/Inc/stm32f4xx_ll_rcc.h **** {
3669:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, Source);
3670:Core/Inc/stm32f4xx_ll_rcc.h **** }
3671:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
3672:Core/Inc/stm32f4xx_ll_rcc.h **** 
3673:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
3674:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3675:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure SPDIFRX clock source
3676:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         SPDIFRXSEL      LL_RCC_SetSPDIFRXClockSource
3677:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  SPDIFRXxSource This parameter can be one of the following values:
3678:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLL
3679:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S
ARM GAS  /tmp/cc3MI47k.s 			page 66


3680:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3681:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3682:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
3683:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3684:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSPDIFRXClockSource(uint32_t SPDIFRXxSource)
3685:Core/Inc/stm32f4xx_ll_rcc.h **** {
3686:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, SPDIFRXxSource);
3687:Core/Inc/stm32f4xx_ll_rcc.h **** }
3688:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
3689:Core/Inc/stm32f4xx_ll_rcc.h **** 
3690:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(FMPI2C1)
3691:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3692:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get FMPI2C clock source
3693:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        FMPI2C1SEL       LL_RCC_GetFMPI2CClockSource
3694:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  FMPI2Cx This parameter can be one of the following values:
3695:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE
3696:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3697:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_PCLK1
3698:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK
3699:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_HSI
3700:Core/Inc/stm32f4xx_ll_rcc.h ****  */
3701:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetFMPI2CClockSource(uint32_t FMPI2Cx)
3702:Core/Inc/stm32f4xx_ll_rcc.h **** {
3703:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, FMPI2Cx));
3704:Core/Inc/stm32f4xx_ll_rcc.h **** }
3705:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* FMPI2C1 */
3706:Core/Inc/stm32f4xx_ll_rcc.h **** 
3707:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(LPTIM1)
3708:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3709:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
3710:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2        LPTIM1SEL     LL_RCC_GetLPTIMClockSource
3711:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
3712:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
3713:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3714:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
3715:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
3716:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
3717:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
3718:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3719:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
3720:Core/Inc/stm32f4xx_ll_rcc.h **** {
3721:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL));
3722:Core/Inc/stm32f4xx_ll_rcc.h **** }
3723:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LPTIM1 */
3724:Core/Inc/stm32f4xx_ll_rcc.h **** 
3725:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
3726:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3727:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIx clock source
3728:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         SAI1SEL       LL_RCC_GetSAIClockSource\n
3729:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR         SAI2SEL       LL_RCC_GetSAIClockSource\n
3730:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR         SAI1ASRC      LL_RCC_GetSAIClockSource\n
3731:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR         SAI1BSRC      LL_RCC_GetSAIClockSource
3732:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  SAIx This parameter can be one of the following values:
3733:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE (*)
3734:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE (*)
3735:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE (*)
3736:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE (*)
ARM GAS  /tmp/cc3MI47k.s 			page 67


3737:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3738:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3739:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3740:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI (*)
3741:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLI2S (*)
3742:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL (*)
3743:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN (*)
3744:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI (*)
3745:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLI2S (*)
3746:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL  (*)
3747:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSRC (*)
3748:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSAI (*)
3749:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLI2S (*)
3750:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PIN (*)
3751:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLL (*)
3752:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSRC (*)
3753:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSAI (*)
3754:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLI2S (*)
3755:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PIN (*)
3756:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLL  (*)
3757:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSRC (*)
3758:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3759:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3760:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3761:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
3762:Core/Inc/stm32f4xx_ll_rcc.h **** {
3763:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, SAIx) >> 16U | SAIx);
3764:Core/Inc/stm32f4xx_ll_rcc.h **** }
3765:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
3766:Core/Inc/stm32f4xx_ll_rcc.h **** 
3767:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
3768:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3769:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SDIOx clock source
3770:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR        SDIOSEL      LL_RCC_GetSDIOClockSource\n
3771:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2       SDIOSEL      LL_RCC_GetSDIOClockSource
3772:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  SDIOx This parameter can be one of the following values:
3773:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE
3774:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3775:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_PLL48CLK
3776:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SDIO_CLKSOURCE_SYSCLK
3777:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3778:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSDIOClockSource(uint32_t SDIOx)
3779:Core/Inc/stm32f4xx_ll_rcc.h **** {
3780:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_SDIOSEL)
3781:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, SDIOx));
3782:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3783:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, SDIOx));
3784:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL */
3785:Core/Inc/stm32f4xx_ll_rcc.h **** }
3786:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
3787:Core/Inc/stm32f4xx_ll_rcc.h **** 
3788:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
3789:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3790:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get 48Mhz domain clock source
3791:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetCK48MClockSource\n
3792:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_GetCK48MClockSource
3793:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  CK48Mx This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 68


3794:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE
3795:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3796:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLL
3797:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLSAI (*)
3798:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLI2S (*)
3799:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3800:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3801:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3802:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCK48MClockSource(uint32_t CK48Mx)
3803:Core/Inc/stm32f4xx_ll_rcc.h **** {
3804:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3805:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, CK48Mx));
3806:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3807:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, CK48Mx));
3808:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3809:Core/Inc/stm32f4xx_ll_rcc.h **** }
3810:Core/Inc/stm32f4xx_ll_rcc.h **** 
3811:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RNG)
3812:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3813:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get RNGx clock source
3814:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetRNGClockSource\n
3815:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_GetRNGClockSource
3816:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
3817:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
3818:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3819:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
3820:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI (*)
3821:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLI2S (*)
3822:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3823:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3824:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3825:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
3826:Core/Inc/stm32f4xx_ll_rcc.h **** {
3827:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3828:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RNGx));
3829:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3830:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, RNGx));
3831:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3832:Core/Inc/stm32f4xx_ll_rcc.h **** }
3833:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RNG */
3834:Core/Inc/stm32f4xx_ll_rcc.h **** 
3835:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USB_OTG_FS) || defined(USB_OTG_HS)
3836:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3837:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get USBx clock source
3838:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetUSBClockSource\n
3839:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR2        CK48MSEL      LL_RCC_GetUSBClockSource
3840:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  USBx This parameter can be one of the following values:
3841:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE
3842:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3843:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
3844:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI (*)
3845:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLI2S (*)
3846:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3847:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3848:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3849:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
3850:Core/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 69


3851:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_CK48MSEL)
3852:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, USBx));
3853:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3854:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, USBx));
3855:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL */
3856:Core/Inc/stm32f4xx_ll_rcc.h **** }
3857:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* USB_OTG_FS || USB_OTG_HS */
3858:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
3859:Core/Inc/stm32f4xx_ll_rcc.h **** 
3860:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(CEC)
3861:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3862:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get CEC Clock Source
3863:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         CECSEL        LL_RCC_GetCECClockSource
3864:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  CECx This parameter can be one of the following values:
3865:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE
3866:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3867:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
3868:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
3869:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3870:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
3871:Core/Inc/stm32f4xx_ll_rcc.h **** {
3872:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, CECx));
3873:Core/Inc/stm32f4xx_ll_rcc.h **** }
3874:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* CEC */
3875:Core/Inc/stm32f4xx_ll_rcc.h **** 
3876:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3877:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2S Clock Source
3878:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         I2SSRC        LL_RCC_GetI2SClockSource\n
3879:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2SSRC        LL_RCC_GetI2SClockSource\n
3880:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S1SRC       LL_RCC_GetI2SClockSource\n
3881:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      I2S2SRC       LL_RCC_GetI2SClockSource
3882:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
3883:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE
3884:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE (*)
3885:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3886:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLI2S (*)
3887:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
3888:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL (*)
3889:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLSRC (*)
3890:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S (*)
3891:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN (*)
3892:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL (*)
3893:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLSRC (*)
3894:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3895:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3896:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3897:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
3898:Core/Inc/stm32f4xx_ll_rcc.h **** {
3899:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CFGR_I2SSRC)
3900:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
3901:Core/Inc/stm32f4xx_ll_rcc.h **** #else
3902:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, I2Sx) >> 16U | I2Sx);
3903:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CFGR_I2SSRC */
3904:Core/Inc/stm32f4xx_ll_rcc.h **** }
3905:Core/Inc/stm32f4xx_ll_rcc.h **** 
3906:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DFSDM1_Channel0)
3907:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 70


3908:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get DFSDM Audio Clock Source
3909:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR          CKDFSDM1ASEL        LL_RCC_GetDFSDMAudioClockSource\n
3910:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR          CKDFSDM2ASEL        LL_RCC_GetDFSDMAudioClockSource
3911:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  DFSDMx This parameter can be one of the following values:
3912:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE
3913:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE (*)
3914:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3915:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1
3916:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2
3917:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1 (*)
3918:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2 (*)
3919:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3920:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3921:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3922:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)
3923:Core/Inc/stm32f4xx_ll_rcc.h **** {
3924:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, DFSDMx) << 16U | DFSDMx);
3925:Core/Inc/stm32f4xx_ll_rcc.h **** }
3926:Core/Inc/stm32f4xx_ll_rcc.h **** 
3927:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3928:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get DFSDM Audio Clock Source
3929:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         CKDFSDM1SEL        LL_RCC_GetDFSDMClockSource
3930:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  DFSDMx This parameter can be one of the following values:
3931:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE
3932:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE (*)
3933:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3934:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
3935:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
3936:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK2 (*)
3937:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK (*)
3938:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3939:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3940:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3941:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)
3942:Core/Inc/stm32f4xx_ll_rcc.h **** {
3943:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, DFSDMx));
3944:Core/Inc/stm32f4xx_ll_rcc.h **** }
3945:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DFSDM1_Channel0 */
3946:Core/Inc/stm32f4xx_ll_rcc.h **** 
3947:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
3948:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3949:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SPDIFRX clock source
3950:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR2         SPDIFRXSEL      LL_RCC_GetSPDIFRXClockSource
3951:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  SPDIFRXx This parameter can be one of the following values:
3952:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE
3953:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3954:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLL
3955:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S
3956:Core/Inc/stm32f4xx_ll_rcc.h ****   *
3957:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
3958:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3959:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSPDIFRXClockSource(uint32_t SPDIFRXx)
3960:Core/Inc/stm32f4xx_ll_rcc.h **** {
3961:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR2, SPDIFRXx));
3962:Core/Inc/stm32f4xx_ll_rcc.h **** }
3963:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
3964:Core/Inc/stm32f4xx_ll_rcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 71


3965:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
3966:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3967:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get DSI Clock Source
3968:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         DSISEL        LL_RCC_GetDSIClockSource
3969:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  DSIx This parameter can be one of the following values:
3970:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE
3971:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
3972:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
3973:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
3974:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3975:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)
3976:Core/Inc/stm32f4xx_ll_rcc.h **** {
3977:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, DSIx));
3978:Core/Inc/stm32f4xx_ll_rcc.h **** }
3979:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
3980:Core/Inc/stm32f4xx_ll_rcc.h **** 
3981:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3982:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
3983:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3984:Core/Inc/stm32f4xx_ll_rcc.h **** 
3985:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
3986:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
3987:Core/Inc/stm32f4xx_ll_rcc.h ****   */
3988:Core/Inc/stm32f4xx_ll_rcc.h **** 
3989:Core/Inc/stm32f4xx_ll_rcc.h **** /**
3990:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set RTC Clock Source
3991:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
3992:Core/Inc/stm32f4xx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
3993:Core/Inc/stm32f4xx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
3994:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
3995:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
3996:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
3997:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
3998:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
3999:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
4000:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4001:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4002:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
4003:Core/Inc/stm32f4xx_ll_rcc.h **** {
4004:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
4005:Core/Inc/stm32f4xx_ll_rcc.h **** }
4006:Core/Inc/stm32f4xx_ll_rcc.h **** 
4007:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4008:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get RTC Clock Source
4009:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
4010:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4011:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
4012:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
4013:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
4014:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
4015:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4016:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
4017:Core/Inc/stm32f4xx_ll_rcc.h **** {
4018:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
4019:Core/Inc/stm32f4xx_ll_rcc.h **** }
4020:Core/Inc/stm32f4xx_ll_rcc.h **** 
4021:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 72


4022:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable RTC
4023:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
4024:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4025:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4026:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
4027:Core/Inc/stm32f4xx_ll_rcc.h **** {
4028:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
4029:Core/Inc/stm32f4xx_ll_rcc.h **** }
4030:Core/Inc/stm32f4xx_ll_rcc.h **** 
4031:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4032:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable RTC
4033:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
4034:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4035:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4036:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
4037:Core/Inc/stm32f4xx_ll_rcc.h **** {
4038:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
4039:Core/Inc/stm32f4xx_ll_rcc.h **** }
4040:Core/Inc/stm32f4xx_ll_rcc.h **** 
4041:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4042:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RTC has been enabled or not
4043:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
4044:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4045:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4046:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
4047:Core/Inc/stm32f4xx_ll_rcc.h **** {
4048:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
4049:Core/Inc/stm32f4xx_ll_rcc.h **** }
4050:Core/Inc/stm32f4xx_ll_rcc.h **** 
4051:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4052:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Force the Backup domain reset
4053:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
4054:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4055:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4056:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
4057:Core/Inc/stm32f4xx_ll_rcc.h **** {
4058:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
4059:Core/Inc/stm32f4xx_ll_rcc.h **** }
4060:Core/Inc/stm32f4xx_ll_rcc.h **** 
4061:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4062:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Release the Backup domain reset
4063:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
4064:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4065:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4066:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
4067:Core/Inc/stm32f4xx_ll_rcc.h **** {
4068:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
4069:Core/Inc/stm32f4xx_ll_rcc.h **** }
4070:Core/Inc/stm32f4xx_ll_rcc.h **** 
4071:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4072:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set HSE Prescalers for RTC Clock
4073:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         RTCPRE        LL_RCC_SetRTC_HSEPrescaler
4074:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
4075:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_NOCLOCK
4076:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
4077:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_3
4078:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
ARM GAS  /tmp/cc3MI47k.s 			page 73


4079:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_5
4080:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_6
4081:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_7
4082:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
4083:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_9
4084:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_10
4085:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_11
4086:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_12
4087:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_13
4088:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_14
4089:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_15
4090:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
4091:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_17
4092:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_18
4093:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_19
4094:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_20
4095:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_21
4096:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_22
4097:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_23
4098:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_24
4099:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_25
4100:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_26
4101:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_27
4102:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_28
4103:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_29
4104:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_30
4105:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_31
4106:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4107:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4108:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Prescaler)
4109:Core/Inc/stm32f4xx_ll_rcc.h **** {
4110:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, Prescaler);
4111:Core/Inc/stm32f4xx_ll_rcc.h **** }
4112:Core/Inc/stm32f4xx_ll_rcc.h **** 
4113:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4114:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get HSE Prescalers for RTC Clock
4115:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CFGR         RTCPRE        LL_RCC_GetRTC_HSEPrescaler
4116:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4117:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_NOCLOCK
4118:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_2
4119:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_3
4120:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_4
4121:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_5
4122:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_6
4123:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_7
4124:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_8
4125:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_9
4126:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_10
4127:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_11
4128:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_12
4129:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_13
4130:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_14
4131:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_15
4132:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_16
4133:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_17
4134:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_18
4135:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_19
ARM GAS  /tmp/cc3MI47k.s 			page 74


4136:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_20
4137:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_21
4138:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_22
4139:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_23
4140:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_24
4141:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_25
4142:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_26
4143:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_27
4144:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_28
4145:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_29
4146:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_30
4147:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_HSE_DIV_31
4148:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4149:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
4150:Core/Inc/stm32f4xx_ll_rcc.h **** {
4151:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE));
4152:Core/Inc/stm32f4xx_ll_rcc.h **** }
4153:Core/Inc/stm32f4xx_ll_rcc.h **** 
4154:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4155:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
4156:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4157:Core/Inc/stm32f4xx_ll_rcc.h **** 
4158:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_TIMPRE)
4159:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_TIM_CLOCK_PRESCALER TIM
4160:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
4161:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4162:Core/Inc/stm32f4xx_ll_rcc.h **** 
4163:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4164:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set Timers Clock Prescalers
4165:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         TIMPRE        LL_RCC_SetTIMPrescaler
4166:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
4167:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
4168:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
4169:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4170:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4171:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
4172:Core/Inc/stm32f4xx_ll_rcc.h **** {
4173:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
4174:Core/Inc/stm32f4xx_ll_rcc.h **** }
4175:Core/Inc/stm32f4xx_ll_rcc.h **** 
4176:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4177:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Timers Clock Prescalers
4178:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR         TIMPRE        LL_RCC_GetTIMPrescaler
4179:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4180:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
4181:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
4182:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4183:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetTIMPrescaler(void)
4184:Core/Inc/stm32f4xx_ll_rcc.h **** {
4185:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE));
4186:Core/Inc/stm32f4xx_ll_rcc.h **** }
4187:Core/Inc/stm32f4xx_ll_rcc.h **** 
4188:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4189:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
4190:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4191:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_TIMPRE */
4192:Core/Inc/stm32f4xx_ll_rcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 75


4193:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLL PLL
4194:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
4195:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4196:Core/Inc/stm32f4xx_ll_rcc.h **** 
4197:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4198:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable PLL
4199:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
4200:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4201:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4202:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Enable(void)
4203:Core/Inc/stm32f4xx_ll_rcc.h **** {
4204:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLON);
4205:Core/Inc/stm32f4xx_ll_rcc.h **** }
4206:Core/Inc/stm32f4xx_ll_rcc.h **** 
4207:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4208:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable PLL
4209:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note Cannot be disabled if the PLL clock is used as the system clock
4210:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
4211:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4212:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4213:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_Disable(void)
4214:Core/Inc/stm32f4xx_ll_rcc.h **** {
4215:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
4216:Core/Inc/stm32f4xx_ll_rcc.h **** }
4217:Core/Inc/stm32f4xx_ll_rcc.h **** 
4218:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4219:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if PLL Ready
4220:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
4221:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
4222:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4223:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
4224:Core/Inc/stm32f4xx_ll_rcc.h **** {
4225:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
4226:Core/Inc/stm32f4xx_ll_rcc.h **** }
4227:Core/Inc/stm32f4xx_ll_rcc.h **** 
4228:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4229:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL used for SYSCLK Domain
4230:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4231:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
4232:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLL is disabled
4233:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
4234:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
4235:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
4236:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS\n
4237:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_SYS
4238:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4239:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4240:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4241:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4242:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4243:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4244:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4245:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4246:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4247:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4248:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4249:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
ARM GAS  /tmp/cc3MI47k.s 			page 76


4250:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
4251:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
4252:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
4253:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
4254:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
4255:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
4256:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
4257:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
4258:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
4259:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
4260:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
4261:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
4262:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
4263:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
4264:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
4265:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
4266:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
4267:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
4268:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
4269:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
4270:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
4271:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
4272:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
4273:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
4274:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
4275:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
4276:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
4277:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
4278:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
4279:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
4280:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
4281:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
4282:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
4283:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
4284:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
4285:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
4286:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
4287:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
4288:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
4289:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
4290:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
4291:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
4292:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
4293:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
4294:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
4295:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
4296:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
4297:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
4298:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
4299:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
4300:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
4301:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
4302:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
4303:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
4304:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50/192(*) and 432
4305:Core/Inc/stm32f4xx_ll_rcc.h ****   *
4306:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
ARM GAS  /tmp/cc3MI47k.s 			page 77


4307:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLP_R This parameter can be one of the following values:
4308:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
4309:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
4310:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
4311:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
4312:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2 (*)
4313:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3 (*)
4314:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4 (*)
4315:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5 (*)
4316:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6 (*)
4317:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7 (*)
4318:Core/Inc/stm32f4xx_ll_rcc.h ****   *
4319:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
4320:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4321:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4322:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
4323:Core/Inc/stm32f4xx_ll_rcc.h **** {
4324:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
4325:Core/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
4326:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
4327:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_SYSCLK_SUPPORT)
4328:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
4329:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_SYSCLK_SUPPORT */
4330:Core/Inc/stm32f4xx_ll_rcc.h **** }
4331:Core/Inc/stm32f4xx_ll_rcc.h **** 
4332:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4333:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL used for 48Mhz domain clock
4334:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4335:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
4336:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLL is disabled
4337:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG, SDIO
4338:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
4339:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
4340:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
4341:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
4342:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4343:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4344:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4345:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4346:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4347:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4348:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4349:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4350:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4351:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4352:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4353:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
4354:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
4355:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
4356:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
4357:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
4358:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
4359:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
4360:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
4361:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
4362:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
4363:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
ARM GAS  /tmp/cc3MI47k.s 			page 78


4364:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
4365:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
4366:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
4367:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
4368:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
4369:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
4370:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
4371:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
4372:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
4373:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
4374:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
4375:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
4376:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
4377:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
4378:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
4379:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
4380:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
4381:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
4382:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
4383:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
4384:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
4385:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
4386:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
4387:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
4388:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
4389:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
4390:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
4391:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
4392:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
4393:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
4394:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
4395:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
4396:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
4397:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
4398:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
4399:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
4400:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
4401:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
4402:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
4403:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
4404:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
4405:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
4406:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
4407:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
4408:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50/192(*) and 432
4409:Core/Inc/stm32f4xx_ll_rcc.h ****   *
4410:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
4411:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
4412:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
4413:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
4414:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
4415:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
4416:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
4417:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
4418:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
4419:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_9
4420:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_10
ARM GAS  /tmp/cc3MI47k.s 			page 79


4421:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_11
4422:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_12
4423:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_13
4424:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_14
4425:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_15
4426:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4427:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4428:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
4429:Core/Inc/stm32f4xx_ll_rcc.h **** {
4430:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
4431:Core/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLQ);
4432:Core/Inc/stm32f4xx_ll_rcc.h **** }
4433:Core/Inc/stm32f4xx_ll_rcc.h **** 
4434:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(DSI)
4435:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4436:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL used for DSI clock
4437:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4438:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI are disabled
4439:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
4440:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for DSI
4441:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_DSI\n
4442:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_DSI\n
4443:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_DSI\n
4444:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_DSI
4445:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4446:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4447:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4448:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4449:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4450:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4451:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4452:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4453:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4454:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4455:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4456:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
4457:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
4458:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
4459:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
4460:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
4461:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
4462:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
4463:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
4464:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
4465:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
4466:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
4467:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
4468:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
4469:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
4470:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
4471:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
4472:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
4473:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
4474:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
4475:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
4476:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
4477:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
ARM GAS  /tmp/cc3MI47k.s 			page 80


4478:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
4479:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
4480:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
4481:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
4482:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
4483:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
4484:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
4485:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
4486:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
4487:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
4488:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
4489:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
4490:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
4491:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
4492:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
4493:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
4494:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
4495:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
4496:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
4497:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
4498:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
4499:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
4500:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
4501:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
4502:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
4503:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
4504:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
4505:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
4506:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
4507:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
4508:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
4509:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
4510:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
4511:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50 and 432
4512:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
4513:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
4514:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
4515:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
4516:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
4517:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
4518:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
4519:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4520:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4521:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_DSI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
4522:Core/Inc/stm32f4xx_ll_rcc.h **** {
4523:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
4524:Core/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
4525:Core/Inc/stm32f4xx_ll_rcc.h **** }
4526:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* DSI */
4527:Core/Inc/stm32f4xx_ll_rcc.h **** 
4528:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_I2S_CLKSOURCE_SUPPORT)
4529:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4530:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL used for I2S clock
4531:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4532:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI are disabled
4533:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
4534:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for I2S
ARM GAS  /tmp/cc3MI47k.s 			page 81


4535:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_I2S\n
4536:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_I2S\n
4537:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_I2S\n
4538:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_I2S
4539:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4540:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4541:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4542:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4543:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4544:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4545:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4546:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4547:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4548:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4549:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4550:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
4551:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
4552:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
4553:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
4554:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
4555:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
4556:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
4557:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
4558:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
4559:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
4560:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
4561:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
4562:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
4563:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
4564:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
4565:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
4566:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
4567:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
4568:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
4569:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
4570:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
4571:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
4572:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
4573:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
4574:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
4575:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
4576:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
4577:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
4578:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
4579:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
4580:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
4581:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
4582:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
4583:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
4584:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
4585:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
4586:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
4587:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
4588:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
4589:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
4590:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
4591:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
ARM GAS  /tmp/cc3MI47k.s 			page 82


4592:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
4593:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
4594:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
4595:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
4596:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
4597:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
4598:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
4599:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
4600:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
4601:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
4602:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
4603:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
4604:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
4605:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50 and 432
4606:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
4607:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
4608:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
4609:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
4610:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
4611:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
4612:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
4613:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4614:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4615:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
4616:Core/Inc/stm32f4xx_ll_rcc.h **** {
4617:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
4618:Core/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
4619:Core/Inc/stm32f4xx_ll_rcc.h **** }
4620:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLR_I2S_CLKSOURCE_SUPPORT */
4621:Core/Inc/stm32f4xx_ll_rcc.h **** 
4622:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
4623:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4624:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL used for SPDIFRX clock
4625:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4626:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI are disabled
4627:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
4628:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for SPDIFRX
4629:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SPDIFRX\n
4630:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SPDIFRX\n
4631:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SPDIFRX\n
4632:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SPDIFRX
4633:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4634:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4635:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4636:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4637:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4638:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4639:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4640:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4641:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4642:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4643:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4644:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
4645:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
4646:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
4647:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
4648:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
ARM GAS  /tmp/cc3MI47k.s 			page 83


4649:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
4650:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
4651:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
4652:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
4653:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
4654:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
4655:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
4656:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
4657:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
4658:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
4659:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
4660:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
4661:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
4662:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
4663:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
4664:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
4665:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
4666:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
4667:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
4668:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
4669:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
4670:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
4671:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
4672:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
4673:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
4674:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
4675:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
4676:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
4677:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
4678:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
4679:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
4680:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
4681:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
4682:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
4683:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
4684:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
4685:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
4686:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
4687:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
4688:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
4689:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
4690:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
4691:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
4692:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
4693:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
4694:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
4695:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
4696:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
4697:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
4698:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
4699:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50 and 432
4700:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
4701:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
4702:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
4703:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
4704:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
4705:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
ARM GAS  /tmp/cc3MI47k.s 			page 84


4706:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
4707:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4708:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4709:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SPDIFRX(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
4710:Core/Inc/stm32f4xx_ll_rcc.h **** {
4711:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
4712:Core/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
4713:Core/Inc/stm32f4xx_ll_rcc.h **** }
4714:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
4715:Core/Inc/stm32f4xx_ll_rcc.h **** 
4716:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLCFGR_PLLR)
4717:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SAI1)
4718:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4719:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL used for SAI clock
4720:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
4721:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI are disabled
4722:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLL is disabled
4723:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for SAI
4724:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SAI\n
4725:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SAI\n
4726:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SAI\n
4727:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SAI\n
4728:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      PLLDIVR       LL_RCC_PLL_ConfigDomain_SAI
4729:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
4730:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4731:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4732:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
4733:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4734:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4735:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
4736:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
4737:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
4738:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
4739:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
4740:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
4741:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
4742:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
4743:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
4744:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
4745:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
4746:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
4747:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
4748:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
4749:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
4750:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
4751:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
4752:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
4753:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
4754:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
4755:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
4756:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
4757:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
4758:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
4759:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
4760:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
4761:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
4762:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
ARM GAS  /tmp/cc3MI47k.s 			page 85


4763:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
4764:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
4765:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
4766:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
4767:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
4768:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
4769:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
4770:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
4771:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
4772:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
4773:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
4774:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
4775:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
4776:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
4777:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
4778:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
4779:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
4780:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
4781:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
4782:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
4783:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
4784:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
4785:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
4786:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
4787:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
4788:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
4789:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
4790:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
4791:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
4792:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
4793:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
4794:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
4795:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50 and 432
4796:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
4797:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
4798:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
4799:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
4800:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
4801:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
4802:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
4803:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLDIVR This parameter can be one of the following values:
4804:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_1 (*)
4805:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_2 (*)
4806:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_3 (*)
4807:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_4 (*)
4808:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_5 (*)
4809:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_6 (*)
4810:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_7 (*)
4811:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_8 (*)
4812:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_9 (*)
4813:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_10 (*)
4814:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_11 (*)
4815:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_12 (*)
4816:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_13 (*)
4817:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_14 (*)
4818:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_15 (*)
4819:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_16 (*)
ARM GAS  /tmp/cc3MI47k.s 			page 86


4820:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_17 (*)
4821:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_18 (*)
4822:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_19 (*)
4823:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_20 (*)
4824:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_21 (*)
4825:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_22 (*)
4826:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_23 (*)
4827:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_24 (*)
4828:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_25 (*)
4829:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_26 (*)
4830:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_27 (*)
4831:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_28 (*)
4832:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_29 (*)
4833:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_30 (*)
4834:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_31 (*)
4835:Core/Inc/stm32f4xx_ll_rcc.h ****   *
4836:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
4837:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4838:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4839:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLDIVR)
4840:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
4841:Core/Inc/stm32f4xx_ll_rcc.h **** #else
4842:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uin
4843:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLDIVR */
4844:Core/Inc/stm32f4xx_ll_rcc.h **** {
4845:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_P
4846:Core/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
4847:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLDIVR)
4848:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLDIVR, PLLDIVR);
4849:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLDIVR */
4850:Core/Inc/stm32f4xx_ll_rcc.h **** }
4851:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SAI1 */
4852:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLCFGR_PLLR */
4853:Core/Inc/stm32f4xx_ll_rcc.h **** 
4854:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4855:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLL clock source
4856:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
4857:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param PLLSource This parameter can be one of the following values:
4858:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4859:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4860:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
4861:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4862:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
4863:Core/Inc/stm32f4xx_ll_rcc.h **** {
4864:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
4865:Core/Inc/stm32f4xx_ll_rcc.h **** }
4866:Core/Inc/stm32f4xx_ll_rcc.h **** 
4867:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4868:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
4869:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
4870:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4871:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
4872:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
4873:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4874:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
4875:Core/Inc/stm32f4xx_ll_rcc.h **** {
4876:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
ARM GAS  /tmp/cc3MI47k.s 			page 87


4877:Core/Inc/stm32f4xx_ll_rcc.h **** }
4878:Core/Inc/stm32f4xx_ll_rcc.h **** 
4879:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4880:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Main PLL multiplication factor for VCO
4881:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
4882:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between 50/192(*) and 432
4883:Core/Inc/stm32f4xx_ll_rcc.h ****   *
4884:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
4885:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4886:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
4887:Core/Inc/stm32f4xx_ll_rcc.h **** {
4888:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
4889:Core/Inc/stm32f4xx_ll_rcc.h **** }
4890:Core/Inc/stm32f4xx_ll_rcc.h **** 
4891:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4892:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLP 
4893:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLP       LL_RCC_PLL_GetP
4894:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4895:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
4896:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
4897:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
4898:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
4899:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4900:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
4901:Core/Inc/stm32f4xx_ll_rcc.h **** {
4902:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
4903:Core/Inc/stm32f4xx_ll_rcc.h **** }
4904:Core/Inc/stm32f4xx_ll_rcc.h **** 
4905:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4906:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLQ
4907:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for PLL48MCLK selected for USB, RNG, SDIO (48 MHz clock)
4908:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
4909:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4910:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
4911:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
4912:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
4913:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
4914:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
4915:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
4916:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
4917:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_9
4918:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_10
4919:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_11
4920:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_12
4921:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_13
4922:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_14
4923:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_15
4924:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4925:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
4926:Core/Inc/stm32f4xx_ll_rcc.h **** {
4927:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
4928:Core/Inc/stm32f4xx_ll_rcc.h **** }
4929:Core/Inc/stm32f4xx_ll_rcc.h **** 
4930:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLCFGR_PLLR)
4931:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4932:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLR
4933:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for PLLCLK (system clock)
ARM GAS  /tmp/cc3MI47k.s 			page 88


4934:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
4935:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4936:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
4937:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
4938:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
4939:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
4940:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
4941:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
4942:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4943:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
4944:Core/Inc/stm32f4xx_ll_rcc.h **** {
4945:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
4946:Core/Inc/stm32f4xx_ll_rcc.h **** }
4947:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLCFGR_PLLR */
4948:Core/Inc/stm32f4xx_ll_rcc.h **** 
4949:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLDIVR)
4950:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4951:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Main PLL division factor for PLLDIVR
4952:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for PLLSAICLK (SAI1 and SAI2 clock)
4953:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR      PLLDIVR          LL_RCC_PLL_GetDIVR
4954:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4955:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_1
4956:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_2
4957:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_3
4958:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_4
4959:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_5
4960:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_6
4961:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_7
4962:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_8
4963:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_9
4964:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_10
4965:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_11
4966:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_12
4967:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_13
4968:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_14
4969:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_15
4970:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_16
4971:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_17
4972:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_18
4973:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_19
4974:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_20
4975:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_21
4976:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_22
4977:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_23
4978:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_24
4979:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_25
4980:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_26
4981:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_27
4982:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_28
4983:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_29
4984:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_30
4985:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLDIVR_DIV_31
4986:Core/Inc/stm32f4xx_ll_rcc.h ****   */
4987:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDIVR(void)
4988:Core/Inc/stm32f4xx_ll_rcc.h **** {
4989:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLDIVR));
4990:Core/Inc/stm32f4xx_ll_rcc.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 89


4991:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLDIVR */
4992:Core/Inc/stm32f4xx_ll_rcc.h **** 
4993:Core/Inc/stm32f4xx_ll_rcc.h **** /**
4994:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Division factor for the main PLL and other PLL
4995:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
4996:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
4997:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
4998:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
4999:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
5000:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
5001:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
5002:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
5003:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
5004:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_9
5005:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_10
5006:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_11
5007:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_12
5008:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_13
5009:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_14
5010:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_15
5011:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_16
5012:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_17
5013:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_18
5014:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_19
5015:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_20
5016:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_21
5017:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_22
5018:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_23
5019:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_24
5020:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_25
5021:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_26
5022:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_27
5023:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_28
5024:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_29
5025:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_30
5026:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_31
5027:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_32
5028:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_33
5029:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_34
5030:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_35
5031:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_36
5032:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_37
5033:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_38
5034:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_39
5035:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_40
5036:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_41
5037:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_42
5038:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_43
5039:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_44
5040:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_45
5041:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_46
5042:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_47
5043:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_48
5044:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_49
5045:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_50
5046:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_51
5047:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_52
ARM GAS  /tmp/cc3MI47k.s 			page 90


5048:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_53
5049:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_54
5050:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_55
5051:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_56
5052:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_57
5053:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_58
5054:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_59
5055:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_60
5056:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_61
5057:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_62
5058:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_63
5059:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5060:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
5061:Core/Inc/stm32f4xx_ll_rcc.h **** {
5062:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
5063:Core/Inc/stm32f4xx_ll_rcc.h **** }
5064:Core/Inc/stm32f4xx_ll_rcc.h **** 
5065:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5066:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure Spread Spectrum used for PLL
5067:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note These bits must be written before enabling PLL
5068:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll SSCGR        MODPER        LL_RCC_PLL_ConfigSpreadSpectrum\n
5069:Core/Inc/stm32f4xx_ll_rcc.h ****   *         SSCGR        INCSTEP       LL_RCC_PLL_ConfigSpreadSpectrum\n
5070:Core/Inc/stm32f4xx_ll_rcc.h ****   *         SSCGR        SPREADSEL     LL_RCC_PLL_ConfigSpreadSpectrum
5071:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Mod Between Min_Data=0 and Max_Data=8191
5072:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Inc Between Min_Data=0 and Max_Data=32767
5073:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Sel This parameter can be one of the following values:
5074:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPREAD_SELECT_CENTER
5075:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPREAD_SELECT_DOWN
5076:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5077:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5078:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_ConfigSpreadSpectrum(uint32_t Mod, uint32_t Inc, uint32_t Sel)
5079:Core/Inc/stm32f4xx_ll_rcc.h **** {
5080:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->SSCGR, RCC_SSCGR_MODPER | RCC_SSCGR_INCSTEP | RCC_SSCGR_SPREADSEL, Mod | (Inc << 
5081:Core/Inc/stm32f4xx_ll_rcc.h **** }
5082:Core/Inc/stm32f4xx_ll_rcc.h **** 
5083:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5084:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Spread Spectrum Modulation Period for PLL
5085:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll SSCGR         MODPER        LL_RCC_PLL_GetPeriodModulation
5086:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between Min_Data=0 and Max_Data=8191
5087:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5088:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetPeriodModulation(void)
5089:Core/Inc/stm32f4xx_ll_rcc.h **** {
5090:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SSCGR, RCC_SSCGR_MODPER));
5091:Core/Inc/stm32f4xx_ll_rcc.h **** }
5092:Core/Inc/stm32f4xx_ll_rcc.h **** 
5093:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5094:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Spread Spectrum Incrementation Step for PLL
5095:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note Must be written before enabling PLL
5096:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll SSCGR         INCSTEP        LL_RCC_PLL_GetStepIncrementation
5097:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between Min_Data=0 and Max_Data=32767
5098:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5099:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetStepIncrementation(void)
5100:Core/Inc/stm32f4xx_ll_rcc.h **** {
5101:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SSCGR, RCC_SSCGR_INCSTEP) >> RCC_SSCGR_INCSTEP_Pos);
5102:Core/Inc/stm32f4xx_ll_rcc.h **** }
5103:Core/Inc/stm32f4xx_ll_rcc.h **** 
5104:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 91


5105:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get Spread Spectrum Selection for PLL
5106:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note Must be written before enabling PLL
5107:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll SSCGR         SPREADSEL        LL_RCC_PLL_GetSpreadSelection
5108:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5109:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPREAD_SELECT_CENTER
5110:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_SPREAD_SELECT_DOWN
5111:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5112:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLL_GetSpreadSelection(void)
5113:Core/Inc/stm32f4xx_ll_rcc.h **** {
5114:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->SSCGR, RCC_SSCGR_SPREADSEL));
5115:Core/Inc/stm32f4xx_ll_rcc.h **** }
5116:Core/Inc/stm32f4xx_ll_rcc.h **** 
5117:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5118:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable Spread Spectrum for PLL.
5119:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll SSCGR         SSCGEN         LL_RCC_PLL_SpreadSpectrum_Enable
5120:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5121:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5122:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SpreadSpectrum_Enable(void)
5123:Core/Inc/stm32f4xx_ll_rcc.h **** {
5124:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->SSCGR, RCC_SSCGR_SSCGEN);
5125:Core/Inc/stm32f4xx_ll_rcc.h **** }
5126:Core/Inc/stm32f4xx_ll_rcc.h **** 
5127:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5128:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable Spread Spectrum for PLL.
5129:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll SSCGR         SSCGEN         LL_RCC_PLL_SpreadSpectrum_Disable
5130:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5131:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5132:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLL_SpreadSpectrum_Disable(void)
5133:Core/Inc/stm32f4xx_ll_rcc.h **** {
5134:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->SSCGR, RCC_SSCGR_SSCGEN);
5135:Core/Inc/stm32f4xx_ll_rcc.h **** }
5136:Core/Inc/stm32f4xx_ll_rcc.h **** 
5137:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5138:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
5139:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5140:Core/Inc/stm32f4xx_ll_rcc.h **** 
5141:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
5142:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLLI2S PLLI2S
5143:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
5144:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5145:Core/Inc/stm32f4xx_ll_rcc.h **** 
5146:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5147:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable PLLI2S
5148:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLI2SON     LL_RCC_PLLI2S_Enable
5149:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5150:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5151:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLI2S_Enable(void)
5152:Core/Inc/stm32f4xx_ll_rcc.h **** {
5153:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLI2SON);
5154:Core/Inc/stm32f4xx_ll_rcc.h **** }
5155:Core/Inc/stm32f4xx_ll_rcc.h **** 
5156:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5157:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable PLLI2S
5158:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLI2SON     LL_RCC_PLLI2S_Disable
5159:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5160:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5161:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLI2S_Disable(void)
ARM GAS  /tmp/cc3MI47k.s 			page 92


5162:Core/Inc/stm32f4xx_ll_rcc.h **** {
5163:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
5164:Core/Inc/stm32f4xx_ll_rcc.h **** }
5165:Core/Inc/stm32f4xx_ll_rcc.h **** 
5166:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5167:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if PLLI2S Ready
5168:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLI2SRDY    LL_RCC_PLLI2S_IsReady
5169:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
5170:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5171:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(void)
5172:Core/Inc/stm32f4xx_ll_rcc.h **** {
5173:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
5174:Core/Inc/stm32f4xx_ll_rcc.h **** }
5175:Core/Inc/stm32f4xx_ll_rcc.h **** 
5176:Core/Inc/stm32f4xx_ll_rcc.h **** #if (defined(RCC_DCKCFGR_PLLI2SDIVQ) || defined(RCC_DCKCFGR_PLLI2SDIVR))
5177:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5178:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLLI2S used for SAI domain clock
5179:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
5180:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
5181:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLQ/PLLR can be written only when PLLI2S is disabled
5182:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This can be selected for SAI
5183:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_SAI\n
5184:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_ConfigDomain_SAI\n
5185:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_SAI\n
5186:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_SAI\n
5187:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_SAI\n
5188:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SQ       LL_RCC_PLLI2S_ConfigDomain_SAI\n
5189:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SR       LL_RCC_PLLI2S_ConfigDomain_SAI\n
5190:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      PLLI2SDIVQ    LL_RCC_PLLI2S_ConfigDomain_SAI\n
5191:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      PLLI2SDIVR    LL_RCC_PLLI2S_ConfigDomain_SAI
5192:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
5193:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
5194:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
5195:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
5196:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5197:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5198:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
5199:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
5200:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
5201:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
5202:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
5203:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
5204:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
5205:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
5206:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
5207:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
5208:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
5209:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
5210:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
5211:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
5212:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
5213:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
5214:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
5215:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
5216:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
5217:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
5218:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
ARM GAS  /tmp/cc3MI47k.s 			page 93


5219:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
5220:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
5221:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
5222:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
5223:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
5224:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
5225:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
5226:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
5227:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
5228:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
5229:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
5230:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
5231:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
5232:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
5233:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
5234:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
5235:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
5236:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
5237:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
5238:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
5239:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
5240:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
5241:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
5242:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
5243:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
5244:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
5245:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
5246:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
5247:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
5248:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
5249:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
5250:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
5251:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
5252:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
5253:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
5254:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
5255:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
5256:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
5257:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
5258:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
5259:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
5260:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
5261:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50/192(*) and 432
5262:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5263:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5264:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLQ_R This parameter can be one of the following values:
5265:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_2 (*)
5266:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_3 (*)
5267:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_4 (*)
5268:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_5 (*)
5269:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_6 (*)
5270:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_7 (*)
5271:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_8 (*)
5272:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_9 (*)
5273:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_10 (*)
5274:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_11 (*)
5275:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_12 (*)
ARM GAS  /tmp/cc3MI47k.s 			page 94


5276:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_13 (*)
5277:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_14 (*)
5278:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_15 (*)
5279:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_2 (*)
5280:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_3 (*)
5281:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_4 (*)
5282:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_5 (*)
5283:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_6 (*)
5284:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_7 (*)
5285:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5286:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5287:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLDIVQ_R This parameter can be one of the following values:
5288:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_1 (*)
5289:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_2 (*)
5290:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_3 (*)
5291:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_4 (*)
5292:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_5 (*)
5293:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_6 (*)
5294:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_7 (*)
5295:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_8 (*)
5296:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_9 (*)
5297:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_10 (*)
5298:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_11 (*)
5299:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_12 (*)
5300:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_13 (*)
5301:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_14 (*)
5302:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_15 (*)
5303:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_16 (*)
5304:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_17 (*)
5305:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_18 (*)
5306:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_19 (*)
5307:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_20 (*)
5308:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_21 (*)
5309:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_22 (*)
5310:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_23 (*)
5311:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_24 (*)
5312:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_25 (*)
5313:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_26 (*)
5314:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_27 (*)
5315:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_28 (*)
5316:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_29 (*)
5317:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_30 (*)
5318:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_31 (*)
5319:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_32 (*)
5320:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_1 (*)
5321:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_2 (*)
5322:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_3 (*)
5323:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_4 (*)
5324:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_5 (*)
5325:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_6 (*)
5326:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_7 (*)
5327:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_8 (*)
5328:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_9 (*)
5329:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_10 (*)
5330:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_11 (*)
5331:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_12 (*)
5332:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_13 (*)
ARM GAS  /tmp/cc3MI47k.s 			page 95


5333:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_14 (*)
5334:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_15 (*)
5335:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_16 (*)
5336:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_17 (*)
5337:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_18 (*)
5338:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_19 (*)
5339:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_20 (*)
5340:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_21 (*)
5341:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_22 (*)
5342:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_23 (*)
5343:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_24 (*)
5344:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_25 (*)
5345:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_26 (*)
5346:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_27 (*)
5347:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_28 (*)
5348:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_29 (*)
5349:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_30 (*)
5350:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_31 (*)
5351:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5352:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5353:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5354:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5355:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, 
5356:Core/Inc/stm32f4xx_ll_rcc.h **** {
5357:Core/Inc/stm32f4xx_ll_rcc.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->PLLCFGR) + (Source & 0x80U)));
5358:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source & (~0x80U)));
5359:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
5360:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
5361:Core/Inc/stm32f4xx_ll_rcc.h **** #else
5362:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
5363:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
5364:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN, PLLN << RCC_PLLI2SCFGR_PLLI2SN_Pos);
5365:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ)
5366:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SQ, PLLQ_R);
5367:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, PLLDIVQ_R);
5368:Core/Inc/stm32f4xx_ll_rcc.h **** #else
5369:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR, PLLQ_R);
5370:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR, PLLDIVQ_R);
5371:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ */
5372:Core/Inc/stm32f4xx_ll_rcc.h **** }
5373:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ && RCC_DCKCFGR_PLLI2SDIVR */
5374:Core/Inc/stm32f4xx_ll_rcc.h **** 
5375:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
5376:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5377:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLLI2S used for 48Mhz domain clock
5378:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
5379:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
5380:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLLI2S is disabled
5381:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This can be selected for RNG, USB, SDIO
5382:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_48M\n
5383:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_ConfigDomain_48M\n
5384:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_48M\n
5385:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_48M\n
5386:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_48M\n
5387:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SQ       LL_RCC_PLLI2S_ConfigDomain_48M
5388:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
5389:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
ARM GAS  /tmp/cc3MI47k.s 			page 96


5390:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
5391:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
5392:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5393:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5394:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
5395:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
5396:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
5397:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
5398:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
5399:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
5400:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
5401:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
5402:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
5403:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
5404:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
5405:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
5406:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
5407:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
5408:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
5409:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
5410:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
5411:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
5412:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
5413:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
5414:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
5415:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
5416:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
5417:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
5418:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
5419:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
5420:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
5421:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
5422:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
5423:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
5424:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
5425:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
5426:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
5427:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
5428:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
5429:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
5430:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
5431:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
5432:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
5433:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
5434:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
5435:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
5436:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
5437:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
5438:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
5439:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
5440:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
5441:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
5442:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
5443:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
5444:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
5445:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
5446:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
ARM GAS  /tmp/cc3MI47k.s 			page 97


5447:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
5448:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
5449:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
5450:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
5451:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
5452:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
5453:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
5454:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
5455:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
5456:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
5457:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50 and 432
5458:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
5459:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_2
5460:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_3
5461:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_4
5462:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_5
5463:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_6
5464:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_7
5465:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_8
5466:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_9
5467:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_10
5468:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_11
5469:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_12
5470:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_13
5471:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_14
5472:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_15
5473:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5474:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5475:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, 
5476:Core/Inc/stm32f4xx_ll_rcc.h **** {
5477:Core/Inc/stm32f4xx_ll_rcc.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->PLLCFGR) + (Source & 0x80U)));
5478:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source & (~0x80U)));
5479:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
5480:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
5481:Core/Inc/stm32f4xx_ll_rcc.h **** #else
5482:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
5483:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
5484:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SQ, PLLN << RCC_PLLI2SCF
5485:Core/Inc/stm32f4xx_ll_rcc.h **** }
5486:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
5487:Core/Inc/stm32f4xx_ll_rcc.h **** 
5488:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(SPDIFRX)
5489:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5490:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief Configure PLLI2S used for SPDIFRX domain clock
5491:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
5492:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
5493:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLLI2S is disabled
5494:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for SPDIFRX
5495:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
5496:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
5497:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
5498:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
5499:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SP       LL_RCC_PLLI2S_ConfigDomain_SPDIFRX
5500:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
5501:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
5502:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
5503:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 98


5504:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
5505:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
5506:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
5507:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
5508:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
5509:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
5510:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
5511:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
5512:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
5513:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
5514:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
5515:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
5516:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
5517:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
5518:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
5519:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
5520:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
5521:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
5522:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
5523:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
5524:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
5525:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
5526:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
5527:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
5528:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
5529:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
5530:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
5531:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
5532:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
5533:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
5534:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
5535:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
5536:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
5537:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
5538:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
5539:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
5540:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
5541:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
5542:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
5543:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
5544:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
5545:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
5546:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
5547:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
5548:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
5549:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
5550:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
5551:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
5552:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
5553:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
5554:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
5555:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
5556:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
5557:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
5558:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
5559:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
5560:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
ARM GAS  /tmp/cc3MI47k.s 			page 99


5561:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
5562:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
5563:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
5564:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
5565:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
5566:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50 and 432
5567:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
5568:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_2
5569:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_4
5570:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_6
5571:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_8
5572:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5573:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5574:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_SPDIFRX(uint32_t Source, uint32_t PLLM, uint32_t PL
5575:Core/Inc/stm32f4xx_ll_rcc.h **** {
5576:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
5577:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
5578:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
5579:Core/Inc/stm32f4xx_ll_rcc.h **** #else
5580:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
5581:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
5582:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SP, PLLN << RCC_PLLI2SCF
5583:Core/Inc/stm32f4xx_ll_rcc.h **** }
5584:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* SPDIFRX */
5585:Core/Inc/stm32f4xx_ll_rcc.h **** 
5586:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5587:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLLI2S used for I2S1 domain clock
5588:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
5589:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
5590:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLLI2S is disabled
5591:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for I2S
5592:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_I2S\n
5593:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_I2S\n
5594:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_ConfigDomain_I2S\n
5595:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_I2S\n
5596:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_I2S\n
5597:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SR       LL_RCC_PLLI2S_ConfigDomain_I2S
5598:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
5599:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
5600:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
5601:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
5602:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5603:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5604:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
5605:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
5606:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
5607:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
5608:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
5609:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
5610:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
5611:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
5612:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
5613:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
5614:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
5615:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
5616:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
5617:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
ARM GAS  /tmp/cc3MI47k.s 			page 100


5618:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
5619:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
5620:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
5621:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
5622:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
5623:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
5624:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
5625:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
5626:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
5627:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
5628:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
5629:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
5630:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
5631:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
5632:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
5633:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
5634:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
5635:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
5636:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
5637:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
5638:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
5639:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
5640:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
5641:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
5642:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
5643:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
5644:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
5645:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
5646:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
5647:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
5648:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
5649:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
5650:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
5651:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
5652:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
5653:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
5654:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
5655:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
5656:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
5657:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
5658:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
5659:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
5660:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
5661:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
5662:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
5663:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
5664:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
5665:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
5666:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
5667:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50/192(*) and 432
5668:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5669:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5670:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
5671:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_2
5672:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_3
5673:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_4
5674:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_5
ARM GAS  /tmp/cc3MI47k.s 			page 101


5675:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_6
5676:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_7
5677:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5678:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5679:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, 
5680:Core/Inc/stm32f4xx_ll_rcc.h **** {
5681:Core/Inc/stm32f4xx_ll_rcc.h ****   register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->PLLCFGR) + (Source & 0x80U)));
5682:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source & (~0x80U)));
5683:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
5684:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
5685:Core/Inc/stm32f4xx_ll_rcc.h **** #else
5686:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
5687:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
5688:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SR, PLLN << RCC_PLLI2SCF
5689:Core/Inc/stm32f4xx_ll_rcc.h **** }
5690:Core/Inc/stm32f4xx_ll_rcc.h **** 
5691:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5692:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2SPLL multiplication factor for VCO
5693:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLI2SCFGR  PLLI2SN      LL_RCC_PLLI2S_GetN
5694:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between 50/192(*) and 432
5695:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5696:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5697:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5698:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetN(void)
5699:Core/Inc/stm32f4xx_ll_rcc.h **** {
5700:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos
5701:Core/Inc/stm32f4xx_ll_rcc.h **** }
5702:Core/Inc/stm32f4xx_ll_rcc.h **** 
5703:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SQ)
5704:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5705:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2SPLL division factor for PLLI2SQ
5706:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLI2SCFGR  PLLI2SQ      LL_RCC_PLLI2S_GetQ
5707:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5708:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_2
5709:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_3
5710:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_4
5711:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_5
5712:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_6
5713:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_7
5714:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_8
5715:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_9
5716:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_10
5717:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_11
5718:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_12
5719:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_13
5720:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_14
5721:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SQ_DIV_15
5722:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5723:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetQ(void)
5724:Core/Inc/stm32f4xx_ll_rcc.h **** {
5725:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SQ));
5726:Core/Inc/stm32f4xx_ll_rcc.h **** }
5727:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SQ */
5728:Core/Inc/stm32f4xx_ll_rcc.h **** 
5729:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5730:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2SPLL division factor for PLLI2SR
5731:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for PLLI2SCLK (I2S clock)
ARM GAS  /tmp/cc3MI47k.s 			page 102


5732:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLI2SCFGR  PLLI2SR      LL_RCC_PLLI2S_GetR
5733:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5734:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_2
5735:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_3
5736:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_4
5737:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_5
5738:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_6
5739:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SR_DIV_7
5740:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5741:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetR(void)
5742:Core/Inc/stm32f4xx_ll_rcc.h **** {
5743:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR));
5744:Core/Inc/stm32f4xx_ll_rcc.h **** }
5745:Core/Inc/stm32f4xx_ll_rcc.h **** 
5746:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SP)
5747:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5748:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2SPLL division factor for PLLI2SP
5749:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for PLLSPDIFRXCLK (SPDIFRX clock)
5750:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLI2SCFGR  PLLI2SP      LL_RCC_PLLI2S_GetP
5751:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5752:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_2
5753:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_4
5754:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_6
5755:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SP_DIV_8
5756:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5757:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetP(void)
5758:Core/Inc/stm32f4xx_ll_rcc.h **** {
5759:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SP));
5760:Core/Inc/stm32f4xx_ll_rcc.h **** }
5761:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SP */
5762:Core/Inc/stm32f4xx_ll_rcc.h **** 
5763:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVQ)
5764:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5765:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2SPLL division factor for PLLI2SDIVQ
5766:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used PLLSAICLK selected (SAI clock)
5767:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR   PLLI2SDIVQ      LL_RCC_PLLI2S_GetDIVQ
5768:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5769:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_1
5770:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_2
5771:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_3
5772:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_4
5773:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_5
5774:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_6
5775:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_7
5776:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_8
5777:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_9
5778:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_10
5779:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_11
5780:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_12
5781:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_13
5782:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_14
5783:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_15
5784:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_16
5785:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_17
5786:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_18
5787:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_19
5788:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_20
ARM GAS  /tmp/cc3MI47k.s 			page 103


5789:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_21
5790:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_22
5791:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_23
5792:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_24
5793:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_25
5794:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_26
5795:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_27
5796:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_28
5797:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_29
5798:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_30
5799:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_31
5800:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_32
5801:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5802:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDIVQ(void)
5803:Core/Inc/stm32f4xx_ll_rcc.h **** {
5804:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ));
5805:Core/Inc/stm32f4xx_ll_rcc.h **** }
5806:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVQ */
5807:Core/Inc/stm32f4xx_ll_rcc.h **** 
5808:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLI2SDIVR)
5809:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5810:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get I2SPLL division factor for PLLI2SDIVR
5811:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used PLLSAICLK selected (SAI clock)
5812:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR   PLLI2SDIVR      LL_RCC_PLLI2S_GetDIVR
5813:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5814:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_1
5815:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_2
5816:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_3
5817:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_4
5818:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_5
5819:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_6
5820:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_7
5821:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_8
5822:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_9
5823:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_10
5824:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_11
5825:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_12
5826:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_13
5827:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_14
5828:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_15
5829:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_16
5830:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_17
5831:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_18
5832:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_19
5833:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_20
5834:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_21
5835:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_22
5836:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_23
5837:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_24
5838:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_25
5839:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_26
5840:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_27
5841:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_28
5842:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_29
5843:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_30
5844:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_31
5845:Core/Inc/stm32f4xx_ll_rcc.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 104


5846:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDIVR(void)
5847:Core/Inc/stm32f4xx_ll_rcc.h **** {
5848:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR));
5849:Core/Inc/stm32f4xx_ll_rcc.h **** }
5850:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLI2SDIVR */
5851:Core/Inc/stm32f4xx_ll_rcc.h **** 
5852:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5853:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get division factor for PLLI2S input clock
5854:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLLI2S_GetDivider\n
5855:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_GetDivider
5856:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5857:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_2
5858:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_3
5859:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_4
5860:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_5
5861:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_6
5862:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_7
5863:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_8
5864:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_9
5865:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_10
5866:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_11
5867:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_12
5868:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_13
5869:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_14
5870:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_15
5871:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_16
5872:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_17
5873:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_18
5874:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_19
5875:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_20
5876:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_21
5877:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_22
5878:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_23
5879:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_24
5880:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_25
5881:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_26
5882:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_27
5883:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_28
5884:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_29
5885:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_30
5886:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_31
5887:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_32
5888:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_33
5889:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_34
5890:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_35
5891:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_36
5892:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_37
5893:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_38
5894:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_39
5895:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_40
5896:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_41
5897:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_42
5898:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_43
5899:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_44
5900:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_45
5901:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_46
5902:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_47
ARM GAS  /tmp/cc3MI47k.s 			page 105


5903:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_48
5904:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_49
5905:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_50
5906:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_51
5907:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_52
5908:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_53
5909:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_54
5910:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_55
5911:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_56
5912:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_57
5913:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_58
5914:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_59
5915:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_60
5916:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_61
5917:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_62
5918:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SM_DIV_63
5919:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5920:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDivider(void)
5921:Core/Inc/stm32f4xx_ll_rcc.h **** {
5922:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SM)
5923:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM));
5924:Core/Inc/stm32f4xx_ll_rcc.h **** #else
5925:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
5926:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SM */
5927:Core/Inc/stm32f4xx_ll_rcc.h **** }
5928:Core/Inc/stm32f4xx_ll_rcc.h **** 
5929:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5930:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get the oscillator used as PLL clock source.
5931:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_GetMainSource\n
5932:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_GetMainSource
5933:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
5934:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
5935:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
5936:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
5937:Core/Inc/stm32f4xx_ll_rcc.h ****   *
5938:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
5939:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5940:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetMainSource(void)
5941:Core/Inc/stm32f4xx_ll_rcc.h **** {
5942:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2SCFGR_PLLI2SSRC)
5943:Core/Inc/stm32f4xx_ll_rcc.h ****   register uint32_t pllsrc = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
5944:Core/Inc/stm32f4xx_ll_rcc.h ****   register uint32_t plli2sssrc0 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC);
5945:Core/Inc/stm32f4xx_ll_rcc.h ****   register uint32_t plli2sssrc1 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC) >> 15U;
5946:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(pllsrc | plli2sssrc0 | plli2sssrc1);
5947:Core/Inc/stm32f4xx_ll_rcc.h **** #else
5948:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
5949:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2SCFGR_PLLI2SSRC */
5950:Core/Inc/stm32f4xx_ll_rcc.h **** }
5951:Core/Inc/stm32f4xx_ll_rcc.h **** 
5952:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5953:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
5954:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5955:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
5956:Core/Inc/stm32f4xx_ll_rcc.h **** 
5957:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
5958:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_PLLSAI PLLSAI
5959:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
ARM GAS  /tmp/cc3MI47k.s 			page 106


5960:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5961:Core/Inc/stm32f4xx_ll_rcc.h **** 
5962:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5963:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable PLLSAI
5964:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLSAION     LL_RCC_PLLSAI_Enable
5965:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5966:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5967:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI_Enable(void)
5968:Core/Inc/stm32f4xx_ll_rcc.h **** {
5969:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_PLLSAION);
5970:Core/Inc/stm32f4xx_ll_rcc.h **** }
5971:Core/Inc/stm32f4xx_ll_rcc.h **** 
5972:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5973:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable PLLSAI
5974:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLSAION     LL_RCC_PLLSAI_Disable
5975:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
5976:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5977:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI_Disable(void)
5978:Core/Inc/stm32f4xx_ll_rcc.h **** {
5979:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
5980:Core/Inc/stm32f4xx_ll_rcc.h **** }
5981:Core/Inc/stm32f4xx_ll_rcc.h **** 
5982:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5983:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if PLLSAI Ready
5984:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CR           PLLSAIRDY    LL_RCC_PLLSAI_IsReady
5985:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
5986:Core/Inc/stm32f4xx_ll_rcc.h ****   */
5987:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_IsReady(void)
5988:Core/Inc/stm32f4xx_ll_rcc.h **** {
5989:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));
5990:Core/Inc/stm32f4xx_ll_rcc.h **** }
5991:Core/Inc/stm32f4xx_ll_rcc.h **** 
5992:Core/Inc/stm32f4xx_ll_rcc.h **** /**
5993:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLLSAI used for SAI domain clock
5994:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
5995:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
5996:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLQ can be written only when PLLSAI is disabled
5997:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This can be selected for SAI
5998:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI_ConfigDomain_SAI\n
5999:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI_ConfigDomain_SAI\n
6000:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIM       LL_RCC_PLLSAI_ConfigDomain_SAI\n
6001:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIN       LL_RCC_PLLSAI_ConfigDomain_SAI\n
6002:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIQ       LL_RCC_PLLSAI_ConfigDomain_SAI\n
6003:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      PLLSAIDIVQ    LL_RCC_PLLSAI_ConfigDomain_SAI
6004:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
6005:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
6006:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
6007:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
6008:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
6009:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
6010:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
6011:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
6012:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
6013:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
6014:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
6015:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
6016:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
ARM GAS  /tmp/cc3MI47k.s 			page 107


6017:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
6018:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
6019:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
6020:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
6021:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
6022:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
6023:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
6024:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
6025:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
6026:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
6027:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
6028:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
6029:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
6030:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
6031:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
6032:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
6033:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
6034:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
6035:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
6036:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
6037:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
6038:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
6039:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
6040:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
6041:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
6042:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
6043:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
6044:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
6045:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
6046:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
6047:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
6048:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
6049:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
6050:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
6051:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
6052:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
6053:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
6054:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
6055:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
6056:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
6057:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
6058:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
6059:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
6060:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
6061:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
6062:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
6063:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
6064:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
6065:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
6066:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
6067:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
6068:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
6069:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
6070:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 49/50(*) and 432
6071:Core/Inc/stm32f4xx_ll_rcc.h ****   *
6072:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
6073:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLQ This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 108


6074:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_2
6075:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_3
6076:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_4
6077:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_5
6078:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_6
6079:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_7
6080:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_8
6081:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_9
6082:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_10
6083:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_11
6084:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_12
6085:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_13
6086:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_14
6087:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_15
6088:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLDIVQ This parameter can be one of the following values:
6089:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_1
6090:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_2
6091:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_3
6092:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_4
6093:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_5
6094:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_6
6095:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_7
6096:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_8
6097:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_9
6098:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_10
6099:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_11
6100:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_12
6101:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_13
6102:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_14
6103:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_15
6104:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_16
6105:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_17
6106:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_18
6107:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_19
6108:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_20
6109:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_21
6110:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_22
6111:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_23
6112:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_24
6113:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_25
6114:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_26
6115:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_27
6116:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_28
6117:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_29
6118:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_30
6119:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_31
6120:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_32
6121:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6122:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6123:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, 
6124:Core/Inc/stm32f4xx_ll_rcc.h **** {
6125:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
6126:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIM)
6127:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM, PLLM);
6128:Core/Inc/stm32f4xx_ll_rcc.h **** #else
6129:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
6130:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIM */
ARM GAS  /tmp/cc3MI47k.s 			page 109


6131:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIQ, PLLN << RCC_PLLSAICF
6132:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, PLLDIVQ);
6133:Core/Inc/stm32f4xx_ll_rcc.h **** }
6134:Core/Inc/stm32f4xx_ll_rcc.h **** 
6135:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIP)
6136:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6137:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief Configure PLLSAI used for 48Mhz domain clock
6138:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
6139:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
6140:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLP can be written only when PLLSAI is disabled
6141:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for USB, RNG, SDIO
6142:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI_ConfigDomain_48M\n
6143:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI_ConfigDomain_48M\n
6144:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIM       LL_RCC_PLLSAI_ConfigDomain_48M\n
6145:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIN       LL_RCC_PLLSAI_ConfigDomain_48M\n
6146:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIP       LL_RCC_PLLSAI_ConfigDomain_48M
6147:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
6148:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
6149:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
6150:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
6151:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
6152:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
6153:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
6154:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
6155:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
6156:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
6157:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
6158:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
6159:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
6160:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
6161:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
6162:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
6163:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
6164:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
6165:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
6166:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
6167:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
6168:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
6169:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
6170:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
6171:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
6172:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
6173:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
6174:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
6175:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
6176:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
6177:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
6178:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
6179:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
6180:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
6181:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
6182:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
6183:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
6184:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
6185:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
6186:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
6187:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
ARM GAS  /tmp/cc3MI47k.s 			page 110


6188:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
6189:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
6190:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
6191:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
6192:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
6193:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
6194:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
6195:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
6196:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
6197:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
6198:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
6199:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
6200:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
6201:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
6202:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
6203:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
6204:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
6205:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
6206:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
6207:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
6208:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
6209:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
6210:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
6211:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
6212:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
6213:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 50 and 432
6214:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLP This parameter can be one of the following values:
6215:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_2
6216:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_4
6217:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_6
6218:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_8
6219:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6220:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6221:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, 
6222:Core/Inc/stm32f4xx_ll_rcc.h **** {
6223:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
6224:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIM)
6225:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM, PLLM);
6226:Core/Inc/stm32f4xx_ll_rcc.h **** #else
6227:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
6228:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIM */
6229:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIP, PLLN << RCC_PLLSAICF
6230:Core/Inc/stm32f4xx_ll_rcc.h **** }
6231:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIP */
6232:Core/Inc/stm32f4xx_ll_rcc.h **** 
6233:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(LTDC)
6234:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6235:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Configure PLLSAI used for LTDC domain clock
6236:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLL Source and PLLM Divider can be written only when PLL,
6237:Core/Inc/stm32f4xx_ll_rcc.h ****   *       PLLI2S and PLLSAI(*) are disabled
6238:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note PLLN/PLLR can be written only when PLLSAI is disabled
6239:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note This  can be selected for LTDC
6240:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI_ConfigDomain_LTDC\n
6241:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLCFGR      PLLM          LL_RCC_PLLSAI_ConfigDomain_LTDC\n
6242:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIN       LL_RCC_PLLSAI_ConfigDomain_LTDC\n
6243:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIR       LL_RCC_PLLSAI_ConfigDomain_LTDC\n
6244:Core/Inc/stm32f4xx_ll_rcc.h ****   *         DCKCFGR      PLLSAIDIVR    LL_RCC_PLLSAI_ConfigDomain_LTDC
ARM GAS  /tmp/cc3MI47k.s 			page 111


6245:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
6246:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSI
6247:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSOURCE_HSE
6248:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLM This parameter can be one of the following values:
6249:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
6250:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
6251:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
6252:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
6253:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
6254:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
6255:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
6256:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
6257:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
6258:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
6259:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
6260:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
6261:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
6262:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
6263:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
6264:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
6265:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
6266:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
6267:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
6268:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
6269:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
6270:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
6271:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
6272:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
6273:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
6274:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
6275:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
6276:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
6277:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
6278:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
6279:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
6280:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
6281:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
6282:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
6283:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
6284:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
6285:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
6286:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
6287:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
6288:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
6289:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
6290:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
6291:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
6292:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
6293:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
6294:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
6295:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
6296:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
6297:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
6298:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
6299:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
6300:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
6301:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
ARM GAS  /tmp/cc3MI47k.s 			page 112


6302:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
6303:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
6304:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
6305:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
6306:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
6307:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
6308:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
6309:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
6310:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
6311:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLN Between 49/50(*) and 432
6312:Core/Inc/stm32f4xx_ll_rcc.h ****   *
6313:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
6314:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLR This parameter can be one of the following values:
6315:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_2
6316:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_3
6317:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_4
6318:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_5
6319:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_6
6320:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_7
6321:Core/Inc/stm32f4xx_ll_rcc.h ****   * @param  PLLDIVR This parameter can be one of the following values:
6322:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_2
6323:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_4
6324:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_8
6325:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
6326:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6327:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6328:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN,
6329:Core/Inc/stm32f4xx_ll_rcc.h **** {
6330:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
6331:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIR, PLLN << RCC_PLLSAICF
6332:Core/Inc/stm32f4xx_ll_rcc.h ****   MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, PLLDIVR);
6333:Core/Inc/stm32f4xx_ll_rcc.h **** }
6334:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* LTDC */
6335:Core/Inc/stm32f4xx_ll_rcc.h **** 
6336:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6337:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get division factor for PLLSAI input clock
6338:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLCFGR      PLLM          LL_RCC_PLLSAI_GetDivider\n
6339:Core/Inc/stm32f4xx_ll_rcc.h ****   *         PLLSAICFGR   PLLSAIM       LL_RCC_PLLSAI_GetDivider
6340:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
6341:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_2
6342:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_3
6343:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_4
6344:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_5
6345:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_6
6346:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_7
6347:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_8
6348:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_9
6349:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_10
6350:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_11
6351:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_12
6352:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_13
6353:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_14
6354:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_15
6355:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_16
6356:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_17
6357:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_18
6358:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_19
ARM GAS  /tmp/cc3MI47k.s 			page 113


6359:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_20
6360:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_21
6361:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_22
6362:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_23
6363:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_24
6364:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_25
6365:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_26
6366:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_27
6367:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_28
6368:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_29
6369:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_30
6370:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_31
6371:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_32
6372:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_33
6373:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_34
6374:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_35
6375:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_36
6376:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_37
6377:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_38
6378:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_39
6379:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_40
6380:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_41
6381:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_42
6382:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_43
6383:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_44
6384:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_45
6385:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_46
6386:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_47
6387:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_48
6388:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_49
6389:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_50
6390:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_51
6391:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_52
6392:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_53
6393:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_54
6394:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_55
6395:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_56
6396:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_57
6397:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_58
6398:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_59
6399:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_60
6400:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_61
6401:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_62
6402:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIM_DIV_63
6403:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6404:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDivider(void)
6405:Core/Inc/stm32f4xx_ll_rcc.h **** {
6406:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIM)
6407:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM));
6408:Core/Inc/stm32f4xx_ll_rcc.h **** #else
6409:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
6410:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIM */
6411:Core/Inc/stm32f4xx_ll_rcc.h **** }
6412:Core/Inc/stm32f4xx_ll_rcc.h **** 
6413:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6414:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIPLL multiplication factor for VCO
6415:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLSAICFGR  PLLSAIN      LL_RCC_PLLSAI_GetN
ARM GAS  /tmp/cc3MI47k.s 			page 114


6416:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Between 49/50(*) and 432
6417:Core/Inc/stm32f4xx_ll_rcc.h ****   *
6418:Core/Inc/stm32f4xx_ll_rcc.h ****   *         (*) value not defined in all devices.
6419:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6420:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetN(void)
6421:Core/Inc/stm32f4xx_ll_rcc.h **** {
6422:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos
6423:Core/Inc/stm32f4xx_ll_rcc.h **** }
6424:Core/Inc/stm32f4xx_ll_rcc.h **** 
6425:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6426:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIPLL division factor for PLLSAIQ
6427:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLSAICFGR  PLLSAIQ      LL_RCC_PLLSAI_GetQ
6428:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
6429:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_2
6430:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_3
6431:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_4
6432:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_5
6433:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_6
6434:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_7
6435:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_8
6436:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_9
6437:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_10
6438:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_11
6439:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_12
6440:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_13
6441:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_14
6442:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIQ_DIV_15
6443:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6444:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetQ(void)
6445:Core/Inc/stm32f4xx_ll_rcc.h **** {
6446:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIQ));
6447:Core/Inc/stm32f4xx_ll_rcc.h **** }
6448:Core/Inc/stm32f4xx_ll_rcc.h **** 
6449:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIR)
6450:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6451:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIPLL division factor for PLLSAIR
6452:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for PLLSAICLK (SAI clock)
6453:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLSAICFGR  PLLSAIR      LL_RCC_PLLSAI_GetR
6454:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
6455:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_2
6456:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_3
6457:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_4
6458:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_5
6459:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_6
6460:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIR_DIV_7
6461:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6462:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetR(void)
6463:Core/Inc/stm32f4xx_ll_rcc.h **** {
6464:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIR));
6465:Core/Inc/stm32f4xx_ll_rcc.h **** }
6466:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIR */
6467:Core/Inc/stm32f4xx_ll_rcc.h **** 
6468:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAICFGR_PLLSAIP)
6469:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6470:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIPLL division factor for PLLSAIP
6471:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for PLL48MCLK (48M domain clock)
6472:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll PLLSAICFGR  PLLSAIP      LL_RCC_PLLSAI_GetP
ARM GAS  /tmp/cc3MI47k.s 			page 115


6473:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
6474:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_2
6475:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_4
6476:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_6
6477:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIP_DIV_8
6478:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6479:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetP(void)
6480:Core/Inc/stm32f4xx_ll_rcc.h **** {
6481:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIP));
6482:Core/Inc/stm32f4xx_ll_rcc.h **** }
6483:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAICFGR_PLLSAIP */
6484:Core/Inc/stm32f4xx_ll_rcc.h **** 
6485:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6486:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIPLL division factor for PLLSAIDIVQ
6487:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used PLLSAICLK selected (SAI clock)
6488:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR   PLLSAIDIVQ      LL_RCC_PLLSAI_GetDIVQ
6489:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
6490:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_1
6491:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_2
6492:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_3
6493:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_4
6494:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_5
6495:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_6
6496:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_7
6497:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_8
6498:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_9
6499:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_10
6500:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_11
6501:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_12
6502:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_13
6503:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_14
6504:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_15
6505:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_16
6506:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_17
6507:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_18
6508:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_19
6509:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_20
6510:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_21
6511:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_22
6512:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_23
6513:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_24
6514:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_25
6515:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_26
6516:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_27
6517:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_28
6518:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_29
6519:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_30
6520:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_31
6521:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_32
6522:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6523:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVQ(void)
6524:Core/Inc/stm32f4xx_ll_rcc.h **** {
6525:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ));
6526:Core/Inc/stm32f4xx_ll_rcc.h **** }
6527:Core/Inc/stm32f4xx_ll_rcc.h **** 
6528:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_DCKCFGR_PLLSAIDIVR)
6529:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 116


6530:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Get SAIPLL division factor for PLLSAIDIVR
6531:Core/Inc/stm32f4xx_ll_rcc.h ****   * @note used for LTDC domain clock
6532:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll DCKCFGR  PLLSAIDIVR      LL_RCC_PLLSAI_GetDIVR
6533:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
6534:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_2
6535:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_4
6536:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_8
6537:Core/Inc/stm32f4xx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
6538:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6539:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVR(void)
6540:Core/Inc/stm32f4xx_ll_rcc.h **** {
6541:Core/Inc/stm32f4xx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR));
6542:Core/Inc/stm32f4xx_ll_rcc.h **** }
6543:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_DCKCFGR_PLLSAIDIVR */
6544:Core/Inc/stm32f4xx_ll_rcc.h **** 
6545:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6546:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
6547:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6548:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
6549:Core/Inc/stm32f4xx_ll_rcc.h **** 
6550:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_FLAG_Management FLAG Management
6551:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
6552:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6553:Core/Inc/stm32f4xx_ll_rcc.h **** 
6554:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6555:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear LSI ready interrupt flag
6556:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSIRDYC       LL_RCC_ClearFlag_LSIRDY
6557:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6558:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6559:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)
6560:Core/Inc/stm32f4xx_ll_rcc.h **** {
6561:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC);
6562:Core/Inc/stm32f4xx_ll_rcc.h **** }
6563:Core/Inc/stm32f4xx_ll_rcc.h **** 
6564:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6565:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear LSE ready interrupt flag
6566:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSERDYC       LL_RCC_ClearFlag_LSERDY
6567:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6568:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6569:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)
6570:Core/Inc/stm32f4xx_ll_rcc.h **** {
6571:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_LSERDYC);
6572:Core/Inc/stm32f4xx_ll_rcc.h **** }
6573:Core/Inc/stm32f4xx_ll_rcc.h **** 
6574:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6575:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear HSI ready interrupt flag
6576:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSIRDYC       LL_RCC_ClearFlag_HSIRDY
6577:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6578:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6579:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)
6580:Core/Inc/stm32f4xx_ll_rcc.h **** {
6581:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_HSIRDYC);
6582:Core/Inc/stm32f4xx_ll_rcc.h **** }
6583:Core/Inc/stm32f4xx_ll_rcc.h **** 
6584:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6585:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear HSE ready interrupt flag
6586:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSERDYC       LL_RCC_ClearFlag_HSERDY
ARM GAS  /tmp/cc3MI47k.s 			page 117


6587:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6588:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6589:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)
6590:Core/Inc/stm32f4xx_ll_rcc.h **** {
6591:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_HSERDYC);
6592:Core/Inc/stm32f4xx_ll_rcc.h **** }
6593:Core/Inc/stm32f4xx_ll_rcc.h **** 
6594:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6595:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear PLL ready interrupt flag
6596:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLRDYC       LL_RCC_ClearFlag_PLLRDY
6597:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6598:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6599:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)
6600:Core/Inc/stm32f4xx_ll_rcc.h **** {
6601:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_PLLRDYC);
6602:Core/Inc/stm32f4xx_ll_rcc.h **** }
6603:Core/Inc/stm32f4xx_ll_rcc.h **** 
6604:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
6605:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6606:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear PLLI2S ready interrupt flag
6607:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLI2SRDYC   LL_RCC_ClearFlag_PLLI2SRDY
6608:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6609:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6610:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLI2SRDY(void)
6611:Core/Inc/stm32f4xx_ll_rcc.h **** {
6612:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
6613:Core/Inc/stm32f4xx_ll_rcc.h **** }
6614:Core/Inc/stm32f4xx_ll_rcc.h **** 
6615:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
6616:Core/Inc/stm32f4xx_ll_rcc.h **** 
6617:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
6618:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6619:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear PLLSAI ready interrupt flag
6620:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLSAIRDYC   LL_RCC_ClearFlag_PLLSAIRDY
6621:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6622:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6623:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_PLLSAIRDY(void)
6624:Core/Inc/stm32f4xx_ll_rcc.h **** {
6625:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
6626:Core/Inc/stm32f4xx_ll_rcc.h **** }
6627:Core/Inc/stm32f4xx_ll_rcc.h **** 
6628:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
6629:Core/Inc/stm32f4xx_ll_rcc.h **** 
6630:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6631:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Clear Clock security system interrupt flag
6632:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         CSSC          LL_RCC_ClearFlag_HSECSS
6633:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6634:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6635:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)
6636:Core/Inc/stm32f4xx_ll_rcc.h **** {
6637:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_CSSC);
6638:Core/Inc/stm32f4xx_ll_rcc.h **** }
6639:Core/Inc/stm32f4xx_ll_rcc.h **** 
6640:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6641:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if LSI ready interrupt occurred or not
6642:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSIRDYF       LL_RCC_IsActiveFlag_LSIRDY
6643:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cc3MI47k.s 			page 118


6644:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6645:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)
6646:Core/Inc/stm32f4xx_ll_rcc.h **** {
6647:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_LSIRDYF) == (RCC_CIR_LSIRDYF));
6648:Core/Inc/stm32f4xx_ll_rcc.h **** }
6649:Core/Inc/stm32f4xx_ll_rcc.h **** 
6650:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6651:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if LSE ready interrupt occurred or not
6652:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSERDYF       LL_RCC_IsActiveFlag_LSERDY
6653:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6654:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6655:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)
6656:Core/Inc/stm32f4xx_ll_rcc.h **** {
6657:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_LSERDYF) == (RCC_CIR_LSERDYF));
6658:Core/Inc/stm32f4xx_ll_rcc.h **** }
6659:Core/Inc/stm32f4xx_ll_rcc.h **** 
6660:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6661:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if HSI ready interrupt occurred or not
6662:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSIRDYF       LL_RCC_IsActiveFlag_HSIRDY
6663:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6664:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6665:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)
6666:Core/Inc/stm32f4xx_ll_rcc.h **** {
6667:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_HSIRDYF) == (RCC_CIR_HSIRDYF));
6668:Core/Inc/stm32f4xx_ll_rcc.h **** }
6669:Core/Inc/stm32f4xx_ll_rcc.h **** 
6670:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6671:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if HSE ready interrupt occurred or not
6672:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSERDYF       LL_RCC_IsActiveFlag_HSERDY
6673:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6674:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6675:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)
6676:Core/Inc/stm32f4xx_ll_rcc.h **** {
6677:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_HSERDYF) == (RCC_CIR_HSERDYF));
6678:Core/Inc/stm32f4xx_ll_rcc.h **** }
6679:Core/Inc/stm32f4xx_ll_rcc.h **** 
6680:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6681:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if PLL ready interrupt occurred or not
6682:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLRDYF       LL_RCC_IsActiveFlag_PLLRDY
6683:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6684:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6685:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)
6686:Core/Inc/stm32f4xx_ll_rcc.h **** {
6687:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_PLLRDYF) == (RCC_CIR_PLLRDYF));
6688:Core/Inc/stm32f4xx_ll_rcc.h **** }
6689:Core/Inc/stm32f4xx_ll_rcc.h **** 
6690:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
6691:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6692:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if PLLI2S ready interrupt occurred or not
6693:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLI2SRDYF   LL_RCC_IsActiveFlag_PLLI2SRDY
6694:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6695:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6696:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLI2SRDY(void)
6697:Core/Inc/stm32f4xx_ll_rcc.h **** {
6698:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYF) == (RCC_CIR_PLLI2SRDYF));
6699:Core/Inc/stm32f4xx_ll_rcc.h **** }
6700:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
ARM GAS  /tmp/cc3MI47k.s 			page 119


6701:Core/Inc/stm32f4xx_ll_rcc.h **** 
6702:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
6703:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6704:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if PLLSAI ready interrupt occurred or not
6705:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLSAIRDYF   LL_RCC_IsActiveFlag_PLLSAIRDY
6706:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6707:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6708:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAIRDY(void)
6709:Core/Inc/stm32f4xx_ll_rcc.h **** {
6710:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYF) == (RCC_CIR_PLLSAIRDYF));
6711:Core/Inc/stm32f4xx_ll_rcc.h **** }
6712:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
6713:Core/Inc/stm32f4xx_ll_rcc.h **** 
6714:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6715:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if Clock security system interrupt occurred or not
6716:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         CSSF          LL_RCC_IsActiveFlag_HSECSS
6717:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6718:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6719:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)
6720:Core/Inc/stm32f4xx_ll_rcc.h **** {
6721:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_CSSF) == (RCC_CIR_CSSF));
6722:Core/Inc/stm32f4xx_ll_rcc.h **** }
6723:Core/Inc/stm32f4xx_ll_rcc.h **** 
6724:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6725:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RCC flag Independent Watchdog reset is set or not.
6726:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          IWDGRSTF      LL_RCC_IsActiveFlag_IWDGRST
6727:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6728:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6729:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)
6730:Core/Inc/stm32f4xx_ll_rcc.h **** {
6731:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF));
6732:Core/Inc/stm32f4xx_ll_rcc.h **** }
6733:Core/Inc/stm32f4xx_ll_rcc.h **** 
6734:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6735:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RCC flag Low Power reset is set or not.
6736:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          LPWRRSTF      LL_RCC_IsActiveFlag_LPWRRST
6737:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6738:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6739:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)
6740:Core/Inc/stm32f4xx_ll_rcc.h **** {
6741:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF));
6742:Core/Inc/stm32f4xx_ll_rcc.h **** }
6743:Core/Inc/stm32f4xx_ll_rcc.h **** 
6744:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6745:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RCC flag Pin reset is set or not.
6746:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
6747:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6748:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6749:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
6750:Core/Inc/stm32f4xx_ll_rcc.h **** {
6751:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF));
6752:Core/Inc/stm32f4xx_ll_rcc.h **** }
6753:Core/Inc/stm32f4xx_ll_rcc.h **** 
6754:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6755:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RCC flag POR/PDR reset is set or not.
6756:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          PORRSTF       LL_RCC_IsActiveFlag_PORRST
6757:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cc3MI47k.s 			page 120


6758:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6759:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void)
6760:Core/Inc/stm32f4xx_ll_rcc.h **** {
6761:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_PORRSTF) == (RCC_CSR_PORRSTF));
6762:Core/Inc/stm32f4xx_ll_rcc.h **** }
6763:Core/Inc/stm32f4xx_ll_rcc.h **** 
6764:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6765:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RCC flag Software reset is set or not.
6766:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
6767:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6768:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6769:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
6770:Core/Inc/stm32f4xx_ll_rcc.h **** {
6771:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF));
6772:Core/Inc/stm32f4xx_ll_rcc.h **** }
6773:Core/Inc/stm32f4xx_ll_rcc.h **** 
6774:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6775:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RCC flag Window Watchdog reset is set or not.
6776:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          WWDGRSTF      LL_RCC_IsActiveFlag_WWDGRST
6777:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6778:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6779:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)
6780:Core/Inc/stm32f4xx_ll_rcc.h **** {
6781:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF));
6782:Core/Inc/stm32f4xx_ll_rcc.h **** }
6783:Core/Inc/stm32f4xx_ll_rcc.h **** 
6784:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_CSR_BORRSTF)
6785:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6786:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Check if RCC flag BOR reset is set or not.
6787:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          BORRSTF       LL_RCC_IsActiveFlag_BORRST
6788:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6789:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6790:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void)
6791:Core/Inc/stm32f4xx_ll_rcc.h **** {
6792:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_BORRSTF) == (RCC_CSR_BORRSTF));
6793:Core/Inc/stm32f4xx_ll_rcc.h **** }
6794:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_CSR_BORRSTF */
6795:Core/Inc/stm32f4xx_ll_rcc.h **** 
6796:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6797:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Set RMVF bit to clear the reset flags.
6798:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CSR          RMVF          LL_RCC_ClearResetFlags
6799:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6800:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6801:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ClearResetFlags(void)
6802:Core/Inc/stm32f4xx_ll_rcc.h **** {
6803:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
6804:Core/Inc/stm32f4xx_ll_rcc.h **** }
6805:Core/Inc/stm32f4xx_ll_rcc.h **** 
6806:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6807:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
6808:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6809:Core/Inc/stm32f4xx_ll_rcc.h **** 
6810:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_IT_Management IT Management
6811:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
6812:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6813:Core/Inc/stm32f4xx_ll_rcc.h **** 
6814:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 121


6815:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable LSI ready interrupt
6816:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSIRDYIE      LL_RCC_EnableIT_LSIRDY
6817:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6818:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6819:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)
6820:Core/Inc/stm32f4xx_ll_rcc.h **** {
6821:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYIE);
6822:Core/Inc/stm32f4xx_ll_rcc.h **** }
6823:Core/Inc/stm32f4xx_ll_rcc.h **** 
6824:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6825:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable LSE ready interrupt
6826:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSERDYIE      LL_RCC_EnableIT_LSERDY
6827:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6828:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6829:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)
6830:Core/Inc/stm32f4xx_ll_rcc.h **** {
6831:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_LSERDYIE);
6832:Core/Inc/stm32f4xx_ll_rcc.h **** }
6833:Core/Inc/stm32f4xx_ll_rcc.h **** 
6834:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6835:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSI ready interrupt
6836:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSIRDYIE      LL_RCC_EnableIT_HSIRDY
6837:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6838:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6839:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)
6840:Core/Inc/stm32f4xx_ll_rcc.h **** {
6841:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_HSIRDYIE);
6842:Core/Inc/stm32f4xx_ll_rcc.h **** }
6843:Core/Inc/stm32f4xx_ll_rcc.h **** 
6844:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6845:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable HSE ready interrupt
6846:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSERDYIE      LL_RCC_EnableIT_HSERDY
6847:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6848:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6849:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)
6850:Core/Inc/stm32f4xx_ll_rcc.h **** {
6851:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_HSERDYIE);
6852:Core/Inc/stm32f4xx_ll_rcc.h **** }
6853:Core/Inc/stm32f4xx_ll_rcc.h **** 
6854:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6855:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable PLL ready interrupt
6856:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLRDYIE      LL_RCC_EnableIT_PLLRDY
6857:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6858:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6859:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)
6860:Core/Inc/stm32f4xx_ll_rcc.h **** {
6861:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_PLLRDYIE);
6862:Core/Inc/stm32f4xx_ll_rcc.h **** }
6863:Core/Inc/stm32f4xx_ll_rcc.h **** 
6864:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
6865:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6866:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable PLLI2S ready interrupt
6867:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLI2SRDYIE  LL_RCC_EnableIT_PLLI2SRDY
6868:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6869:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6870:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableIT_PLLI2SRDY(void)
6871:Core/Inc/stm32f4xx_ll_rcc.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 122


6872:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
6873:Core/Inc/stm32f4xx_ll_rcc.h **** }
6874:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
6875:Core/Inc/stm32f4xx_ll_rcc.h **** 
6876:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
6877:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6878:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Enable PLLSAI ready interrupt
6879:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLSAIRDYIE  LL_RCC_EnableIT_PLLSAIRDY
6880:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6881:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6882:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableIT_PLLSAIRDY(void)
6883:Core/Inc/stm32f4xx_ll_rcc.h **** {
6884:Core/Inc/stm32f4xx_ll_rcc.h ****   SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
6885:Core/Inc/stm32f4xx_ll_rcc.h **** }
6886:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
6887:Core/Inc/stm32f4xx_ll_rcc.h **** 
6888:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6889:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable LSI ready interrupt
6890:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSIRDYIE      LL_RCC_DisableIT_LSIRDY
6891:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6892:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6893:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)
6894:Core/Inc/stm32f4xx_ll_rcc.h **** {
6895:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE);
6896:Core/Inc/stm32f4xx_ll_rcc.h **** }
6897:Core/Inc/stm32f4xx_ll_rcc.h **** 
6898:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6899:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable LSE ready interrupt
6900:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSERDYIE      LL_RCC_DisableIT_LSERDY
6901:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6902:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6903:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)
6904:Core/Inc/stm32f4xx_ll_rcc.h **** {
6905:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CIR, RCC_CIR_LSERDYIE);
6906:Core/Inc/stm32f4xx_ll_rcc.h **** }
6907:Core/Inc/stm32f4xx_ll_rcc.h **** 
6908:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6909:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSI ready interrupt
6910:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSIRDYIE      LL_RCC_DisableIT_HSIRDY
6911:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6912:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6913:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)
6914:Core/Inc/stm32f4xx_ll_rcc.h **** {
6915:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CIR, RCC_CIR_HSIRDYIE);
6916:Core/Inc/stm32f4xx_ll_rcc.h **** }
6917:Core/Inc/stm32f4xx_ll_rcc.h **** 
6918:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6919:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable HSE ready interrupt
6920:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSERDYIE      LL_RCC_DisableIT_HSERDY
6921:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6922:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6923:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)
6924:Core/Inc/stm32f4xx_ll_rcc.h **** {
6925:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CIR, RCC_CIR_HSERDYIE);
6926:Core/Inc/stm32f4xx_ll_rcc.h **** }
6927:Core/Inc/stm32f4xx_ll_rcc.h **** 
6928:Core/Inc/stm32f4xx_ll_rcc.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 123


6929:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable PLL ready interrupt
6930:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLRDYIE      LL_RCC_DisableIT_PLLRDY
6931:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6932:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6933:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)
6934:Core/Inc/stm32f4xx_ll_rcc.h **** {
6935:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CIR, RCC_CIR_PLLRDYIE);
6936:Core/Inc/stm32f4xx_ll_rcc.h **** }
6937:Core/Inc/stm32f4xx_ll_rcc.h **** 
6938:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
6939:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6940:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable PLLI2S ready interrupt
6941:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLI2SRDYIE  LL_RCC_DisableIT_PLLI2SRDY
6942:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6943:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6944:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableIT_PLLI2SRDY(void)
6945:Core/Inc/stm32f4xx_ll_rcc.h **** {
6946:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
6947:Core/Inc/stm32f4xx_ll_rcc.h **** }
6948:Core/Inc/stm32f4xx_ll_rcc.h **** 
6949:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
6950:Core/Inc/stm32f4xx_ll_rcc.h **** 
6951:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
6952:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6953:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Disable PLLSAI ready interrupt
6954:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLSAIRDYIE  LL_RCC_DisableIT_PLLSAIRDY
6955:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval None
6956:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6957:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableIT_PLLSAIRDY(void)
6958:Core/Inc/stm32f4xx_ll_rcc.h **** {
6959:Core/Inc/stm32f4xx_ll_rcc.h ****   CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
6960:Core/Inc/stm32f4xx_ll_rcc.h **** }
6961:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
6962:Core/Inc/stm32f4xx_ll_rcc.h **** 
6963:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6964:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Checks if LSI ready interrupt source is enabled or disabled.
6965:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSIRDYIE      LL_RCC_IsEnabledIT_LSIRDY
6966:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6967:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6968:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)
6969:Core/Inc/stm32f4xx_ll_rcc.h **** {
6970:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_LSIRDYIE) == (RCC_CIR_LSIRDYIE));
6971:Core/Inc/stm32f4xx_ll_rcc.h **** }
6972:Core/Inc/stm32f4xx_ll_rcc.h **** 
6973:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6974:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Checks if LSE ready interrupt source is enabled or disabled.
6975:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         LSERDYIE      LL_RCC_IsEnabledIT_LSERDY
6976:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6977:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6978:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)
6979:Core/Inc/stm32f4xx_ll_rcc.h **** {
6980:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_LSERDYIE) == (RCC_CIR_LSERDYIE));
6981:Core/Inc/stm32f4xx_ll_rcc.h **** }
6982:Core/Inc/stm32f4xx_ll_rcc.h **** 
6983:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6984:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Checks if HSI ready interrupt source is enabled or disabled.
6985:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSIRDYIE      LL_RCC_IsEnabledIT_HSIRDY
ARM GAS  /tmp/cc3MI47k.s 			page 124


6986:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6987:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6988:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)
6989:Core/Inc/stm32f4xx_ll_rcc.h **** {
6990:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_HSIRDYIE) == (RCC_CIR_HSIRDYIE));
6991:Core/Inc/stm32f4xx_ll_rcc.h **** }
6992:Core/Inc/stm32f4xx_ll_rcc.h **** 
6993:Core/Inc/stm32f4xx_ll_rcc.h **** /**
6994:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Checks if HSE ready interrupt source is enabled or disabled.
6995:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         HSERDYIE      LL_RCC_IsEnabledIT_HSERDY
6996:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
6997:Core/Inc/stm32f4xx_ll_rcc.h ****   */
6998:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)
6999:Core/Inc/stm32f4xx_ll_rcc.h **** {
7000:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_HSERDYIE) == (RCC_CIR_HSERDYIE));
7001:Core/Inc/stm32f4xx_ll_rcc.h **** }
7002:Core/Inc/stm32f4xx_ll_rcc.h **** 
7003:Core/Inc/stm32f4xx_ll_rcc.h **** /**
7004:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Checks if PLL ready interrupt source is enabled or disabled.
7005:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLRDYIE      LL_RCC_IsEnabledIT_PLLRDY
7006:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
7007:Core/Inc/stm32f4xx_ll_rcc.h ****   */
7008:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)
7009:Core/Inc/stm32f4xx_ll_rcc.h **** {
7010:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_PLLRDYIE) == (RCC_CIR_PLLRDYIE));
7011:Core/Inc/stm32f4xx_ll_rcc.h **** }
7012:Core/Inc/stm32f4xx_ll_rcc.h **** 
7013:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLI2S_SUPPORT)
7014:Core/Inc/stm32f4xx_ll_rcc.h **** /**
7015:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Checks if PLLI2S ready interrupt source is enabled or disabled.
7016:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLI2SRDYIE  LL_RCC_IsEnabledIT_PLLI2SRDY
7017:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
7018:Core/Inc/stm32f4xx_ll_rcc.h ****   */
7019:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLI2SRDY(void)
7020:Core/Inc/stm32f4xx_ll_rcc.h **** {
7021:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE) == (RCC_CIR_PLLI2SRDYIE));
7022:Core/Inc/stm32f4xx_ll_rcc.h **** }
7023:Core/Inc/stm32f4xx_ll_rcc.h **** 
7024:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLI2S_SUPPORT */
7025:Core/Inc/stm32f4xx_ll_rcc.h **** 
7026:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLSAI_SUPPORT)
7027:Core/Inc/stm32f4xx_ll_rcc.h **** /**
7028:Core/Inc/stm32f4xx_ll_rcc.h ****   * @brief  Checks if PLLSAI ready interrupt source is enabled or disabled.
7029:Core/Inc/stm32f4xx_ll_rcc.h ****   * @rmtoll CIR         PLLSAIRDYIE  LL_RCC_IsEnabledIT_PLLSAIRDY
7030:Core/Inc/stm32f4xx_ll_rcc.h ****   * @retval State of bit (1 or 0).
7031:Core/Inc/stm32f4xx_ll_rcc.h ****   */
7032:Core/Inc/stm32f4xx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAIRDY(void)
7033:Core/Inc/stm32f4xx_ll_rcc.h **** {
7034:Core/Inc/stm32f4xx_ll_rcc.h ****   return (READ_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE) == (RCC_CIR_PLLSAIRDYIE));
7035:Core/Inc/stm32f4xx_ll_rcc.h **** }
7036:Core/Inc/stm32f4xx_ll_rcc.h **** #endif /* RCC_PLLSAI_SUPPORT */
7037:Core/Inc/stm32f4xx_ll_rcc.h **** 
7038:Core/Inc/stm32f4xx_ll_rcc.h **** /**
7039:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
7040:Core/Inc/stm32f4xx_ll_rcc.h ****   */
7041:Core/Inc/stm32f4xx_ll_rcc.h **** 
7042:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
ARM GAS  /tmp/cc3MI47k.s 			page 125


7043:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Init De-initialization function
7044:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
7045:Core/Inc/stm32f4xx_ll_rcc.h ****   */
7046:Core/Inc/stm32f4xx_ll_rcc.h **** ErrorStatus LL_RCC_DeInit(void);
7047:Core/Inc/stm32f4xx_ll_rcc.h **** /**
7048:Core/Inc/stm32f4xx_ll_rcc.h ****   * @}
7049:Core/Inc/stm32f4xx_ll_rcc.h ****   */
7050:Core/Inc/stm32f4xx_ll_rcc.h **** 
7051:Core/Inc/stm32f4xx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions
7052:Core/Inc/stm32f4xx_ll_rcc.h ****   * @{
7053:Core/Inc/stm32f4xx_ll_rcc.h ****   */
7054:Core/Inc/stm32f4xx_ll_rcc.h **** void        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);
7055:Core/Inc/stm32f4xx_ll_rcc.h **** 
7056:Core/Inc/stm32f4xx_ll_rcc.h **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
7057:Core/Inc/stm32f4xx_ll_rcc.h **** 
7058:Core/Inc/stm32f4xx_ll_rcc.h **** void LL_RCC_GetClocksFreq(LL_RCC_ClocksTypeDef* RCC_Clocks)
7059:Core/Inc/stm32f4xx_ll_rcc.h **** {
  28              		.loc 1 7059 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34 0000 10B4     		push	{r4}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 4, -4
  38              	.LVL1:
7060:Core/Inc/stm32f4xx_ll_rcc.h ****     uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
7061:Core/Inc/stm32f4xx_ll_rcc.h **** 
7062:Core/Inc/stm32f4xx_ll_rcc.h ****  /* Get SYSCLK source ------------------------------------------  -------------*/  
7063:Core/Inc/stm32f4xx_ll_rcc.h ****     tmp = RCC->CFGR & RCC_CFGR_SWS;
  39              		.loc 1 7063 0
  40 0002 294B     		ldr	r3, .L12
  41 0004 9B68     		ldr	r3, [r3, #8]
  42 0006 03F00C03 		and	r3, r3, #12
  43              	.LVL2:
7064:Core/Inc/stm32f4xx_ll_rcc.h ****  
7065:Core/Inc/stm32f4xx_ll_rcc.h ****     switch (tmp)
  44              		.loc 1 7065 0
  45 000a 042B     		cmp	r3, #4
  46 000c 23D0     		beq	.L3
  47 000e 082B     		cmp	r3, #8
  48 0010 24D0     		beq	.L4
  49 0012 13B1     		cbz	r3, .L11
7066:Core/Inc/stm32f4xx_ll_rcc.h ****     {
7067:Core/Inc/stm32f4xx_ll_rcc.h ****     case 0x00:  /* HSI used as system clock source */
7068:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
7069:Core/Inc/stm32f4xx_ll_rcc.h ****     break;
7070:Core/Inc/stm32f4xx_ll_rcc.h ****     case 0x04:  /* HSE used as system clock  source */
7071:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
7072:Core/Inc/stm32f4xx_ll_rcc.h ****     break;
7073:Core/Inc/stm32f4xx_ll_rcc.h ****     case 0x08:  /* PLL used as system clock  source */
7074:Core/Inc/stm32f4xx_ll_rcc.h ****   
7075:Core/Inc/stm32f4xx_ll_rcc.h **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
7076:Core/Inc/stm32f4xx_ll_rcc.h **** SYSCLK = PLL_VCO / PLLP
7077:Core/Inc/stm32f4xx_ll_rcc.h **** */
ARM GAS  /tmp/cc3MI47k.s 			page 126


7078:Core/Inc/stm32f4xx_ll_rcc.h ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
7079:Core/Inc/stm32f4xx_ll_rcc.h ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
7080:Core/Inc/stm32f4xx_ll_rcc.h ****   
7081:Core/Inc/stm32f4xx_ll_rcc.h ****     if (pllsource != 0)
7082:Core/Inc/stm32f4xx_ll_rcc.h ****     {
7083:Core/Inc/stm32f4xx_ll_rcc.h **** /* HSE used as PLL clock source */
7084:Core/Inc/stm32f4xx_ll_rcc.h ****     pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
7085:Core/Inc/stm32f4xx_ll_rcc.h ****     }
7086:Core/Inc/stm32f4xx_ll_rcc.h ****     else
7087:Core/Inc/stm32f4xx_ll_rcc.h ****     {
7088:Core/Inc/stm32f4xx_ll_rcc.h **** /* HSI used as PLL clock source */
7089:Core/Inc/stm32f4xx_ll_rcc.h ****     pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
7090:Core/Inc/stm32f4xx_ll_rcc.h ****     }
7091:Core/Inc/stm32f4xx_ll_rcc.h **** 
7092:Core/Inc/stm32f4xx_ll_rcc.h ****     pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
7093:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
7094:Core/Inc/stm32f4xx_ll_rcc.h ****     break;
7095:Core/Inc/stm32f4xx_ll_rcc.h ****     default:
7096:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
  50              		.loc 1 7096 0
  51 0014 254B     		ldr	r3, .L12+4
  52              	.LVL3:
  53 0016 0360     		str	r3, [r0]
7097:Core/Inc/stm32f4xx_ll_rcc.h ****     break;
  54              		.loc 1 7097 0
  55 0018 01E0     		b	.L6
  56              	.LVL4:
  57              	.L11:
7068:Core/Inc/stm32f4xx_ll_rcc.h ****     break;
  58              		.loc 1 7068 0
  59 001a 244B     		ldr	r3, .L12+4
  60              	.LVL5:
  61 001c 0360     		str	r3, [r0]
  62              	.LVL6:
  63              	.L6:
7098:Core/Inc/stm32f4xx_ll_rcc.h ****     }
7099:Core/Inc/stm32f4xx_ll_rcc.h **** /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
7100:Core/Inc/stm32f4xx_ll_rcc.h **** 
7101:Core/Inc/stm32f4xx_ll_rcc.h **** /* Get HCLK prescaler */
7102:Core/Inc/stm32f4xx_ll_rcc.h ****     tmp = RCC->CFGR & RCC_CFGR_HPRE;
  64              		.loc 1 7102 0
  65 001e 224C     		ldr	r4, .L12
  66 0020 A368     		ldr	r3, [r4, #8]
  67              	.LVL7:
7103:Core/Inc/stm32f4xx_ll_rcc.h ****     tmp = tmp >> 4;
  68              		.loc 1 7103 0
  69 0022 C3F30313 		ubfx	r3, r3, #4, #4
  70              	.LVL8:
7104:Core/Inc/stm32f4xx_ll_rcc.h ****     presc = APBAHBPrescTable[tmp];
  71              		.loc 1 7104 0
  72 0026 2249     		ldr	r1, .L12+8
  73 0028 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
  74              	.LVL9:
  75 002a DAB2     		uxtb	r2, r3
  76              	.LVL10:
7105:Core/Inc/stm32f4xx_ll_rcc.h **** /* HCLK clock frequency */
7106:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
ARM GAS  /tmp/cc3MI47k.s 			page 127


  77              		.loc 1 7106 0
  78 002c 0368     		ldr	r3, [r0]
  79 002e D340     		lsrs	r3, r3, r2
  80 0030 4360     		str	r3, [r0, #4]
7107:Core/Inc/stm32f4xx_ll_rcc.h **** 
7108:Core/Inc/stm32f4xx_ll_rcc.h **** /* Get PCLK1 prescaler */
7109:Core/Inc/stm32f4xx_ll_rcc.h ****     tmp = RCC->CFGR & RCC_CFGR_PPRE1;
  81              		.loc 1 7109 0
  82 0032 A268     		ldr	r2, [r4, #8]
  83              	.LVL11:
7110:Core/Inc/stm32f4xx_ll_rcc.h ****     tmp = tmp >> 10;
  84              		.loc 1 7110 0
  85 0034 C2F38222 		ubfx	r2, r2, #10, #3
  86              	.LVL12:
7111:Core/Inc/stm32f4xx_ll_rcc.h ****     presc = APBAHBPrescTable[tmp];
  87              		.loc 1 7111 0
  88 0038 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
  89              	.LVL13:
  90 003a D2B2     		uxtb	r2, r2
  91              	.LVL14:
7112:Core/Inc/stm32f4xx_ll_rcc.h **** /* PCLK1 clock frequency */
7113:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
  92              		.loc 1 7113 0
  93 003c 23FA02F2 		lsr	r2, r3, r2
  94              	.LVL15:
  95 0040 8260     		str	r2, [r0, #8]
7114:Core/Inc/stm32f4xx_ll_rcc.h **** 
7115:Core/Inc/stm32f4xx_ll_rcc.h **** /* Get PCLK2 prescaler */
7116:Core/Inc/stm32f4xx_ll_rcc.h ****     tmp = RCC->CFGR & RCC_CFGR_PPRE2;
  96              		.loc 1 7116 0
  97 0042 A268     		ldr	r2, [r4, #8]
  98              	.LVL16:
7117:Core/Inc/stm32f4xx_ll_rcc.h ****     tmp = tmp >> 13;
  99              		.loc 1 7117 0
 100 0044 C2F34232 		ubfx	r2, r2, #13, #3
 101              	.LVL17:
7118:Core/Inc/stm32f4xx_ll_rcc.h ****     presc = APBAHBPrescTable[tmp];
 102              		.loc 1 7118 0
 103 0048 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 104              	.LVL18:
 105 004a D2B2     		uxtb	r2, r2
 106              	.LVL19:
7119:Core/Inc/stm32f4xx_ll_rcc.h ****     /* PCLK2 clock frequency */
7120:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 107              		.loc 1 7120 0
 108 004c D340     		lsrs	r3, r3, r2
 109 004e C360     		str	r3, [r0, #12]
7121:Core/Inc/stm32f4xx_ll_rcc.h **** }
 110              		.loc 1 7121 0
 111 0050 5DF8044B 		ldr	r4, [sp], #4
 112              	.LCFI1:
 113              		.cfi_remember_state
 114              		.cfi_restore 4
 115              		.cfi_def_cfa_offset 0
 116 0054 7047     		bx	lr
 117              	.LVL20:
 118              	.L3:
ARM GAS  /tmp/cc3MI47k.s 			page 128


 119              	.LCFI2:
 120              		.cfi_restore_state
7071:Core/Inc/stm32f4xx_ll_rcc.h ****     break;
 121              		.loc 1 7071 0
 122 0056 174B     		ldr	r3, .L12+12
 123              	.LVL21:
 124 0058 0360     		str	r3, [r0]
7072:Core/Inc/stm32f4xx_ll_rcc.h ****     case 0x08:  /* PLL used as system clock  source */
 125              		.loc 1 7072 0
 126 005a E0E7     		b	.L6
 127              	.LVL22:
 128              	.L4:
7078:Core/Inc/stm32f4xx_ll_rcc.h ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 129              		.loc 1 7078 0
 130 005c 124B     		ldr	r3, .L12
 131              	.LVL23:
 132 005e 5A68     		ldr	r2, [r3, #4]
 133              	.LVL24:
7079:Core/Inc/stm32f4xx_ll_rcc.h ****   
 134              		.loc 1 7079 0
 135 0060 5B68     		ldr	r3, [r3, #4]
 136 0062 03F03F03 		and	r3, r3, #63
 137              	.LVL25:
7081:Core/Inc/stm32f4xx_ll_rcc.h ****     {
 138              		.loc 1 7081 0
 139 0066 12F4800F 		tst	r2, #4194304
 140 006a 12D0     		beq	.L7
7084:Core/Inc/stm32f4xx_ll_rcc.h ****     }
 141              		.loc 1 7084 0
 142 006c 114A     		ldr	r2, .L12+12
 143              	.LVL26:
 144 006e B2FBF3F2 		udiv	r2, r2, r3
 145 0072 0D4B     		ldr	r3, .L12
 146              	.LVL27:
 147 0074 5B68     		ldr	r3, [r3, #4]
 148 0076 C3F38813 		ubfx	r3, r3, #6, #9
 149 007a 03FB02F3 		mul	r3, r3, r2
 150              	.LVL28:
 151              	.L8:
7092:Core/Inc/stm32f4xx_ll_rcc.h ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 152              		.loc 1 7092 0
 153 007e 0A4A     		ldr	r2, .L12
 154 0080 5268     		ldr	r2, [r2, #4]
 155 0082 C2F30142 		ubfx	r2, r2, #16, #2
 156 0086 0132     		adds	r2, r2, #1
 157 0088 5200     		lsls	r2, r2, #1
 158              	.LVL29:
7093:Core/Inc/stm32f4xx_ll_rcc.h ****     break;
 159              		.loc 1 7093 0
 160 008a B3FBF2F3 		udiv	r3, r3, r2
 161              	.LVL30:
 162 008e 0360     		str	r3, [r0]
7094:Core/Inc/stm32f4xx_ll_rcc.h ****     default:
 163              		.loc 1 7094 0
 164 0090 C5E7     		b	.L6
 165              	.LVL31:
 166              	.L7:
ARM GAS  /tmp/cc3MI47k.s 			page 129


7089:Core/Inc/stm32f4xx_ll_rcc.h ****     }
 167              		.loc 1 7089 0
 168 0092 064A     		ldr	r2, .L12+4
 169              	.LVL32:
 170 0094 B2FBF3F2 		udiv	r2, r2, r3
 171 0098 034B     		ldr	r3, .L12
 172              	.LVL33:
 173 009a 5B68     		ldr	r3, [r3, #4]
 174 009c C3F38813 		ubfx	r3, r3, #6, #9
 175 00a0 03FB02F3 		mul	r3, r3, r2
 176              	.LVL34:
 177 00a4 EBE7     		b	.L8
 178              	.L13:
 179 00a6 00BF     		.align	2
 180              	.L12:
 181 00a8 00380240 		.word	1073887232
 182 00ac 0024F400 		.word	16000000
 183 00b0 00000000 		.word	.LANCHOR0
 184 00b4 00127A00 		.word	8000000
 185              		.cfi_endproc
 186              	.LFE235:
 188              		.section	.text.LL_I2C_Init,"ax",%progbits
 189              		.align	1
 190              		.global	LL_I2C_Init
 191              		.syntax unified
 192              		.thumb
 193              		.thumb_func
 194              		.fpu fpv4-sp-d16
 196              	LL_I2C_Init:
 197              	.LFB965:
 198              		.file 2 "Core/Inc/stm32f4xx_ll_i2c.h"
   1:Core/Inc/stm32f4xx_ll_i2c.h **** /**
   2:Core/Inc/stm32f4xx_ll_i2c.h ****   ******************************************************************************
   3:Core/Inc/stm32f4xx_ll_i2c.h ****   * @file    stm32f4xx_ll_i2c.h
   4:Core/Inc/stm32f4xx_ll_i2c.h ****   * @author  MCD Application Team
   5:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief   Header file of I2C LL module.
   6:Core/Inc/stm32f4xx_ll_i2c.h ****   ******************************************************************************
   7:Core/Inc/stm32f4xx_ll_i2c.h ****   * @attention
   8:Core/Inc/stm32f4xx_ll_i2c.h ****   *
   9:Core/Inc/stm32f4xx_ll_i2c.h ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10:Core/Inc/stm32f4xx_ll_i2c.h ****   *
  11:Core/Inc/stm32f4xx_ll_i2c.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Core/Inc/stm32f4xx_ll_i2c.h ****   * are permitted provided that the following conditions are met:
  13:Core/Inc/stm32f4xx_ll_i2c.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Core/Inc/stm32f4xx_ll_i2c.h ****   *      this list of conditions and the following disclaimer.
  15:Core/Inc/stm32f4xx_ll_i2c.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Core/Inc/stm32f4xx_ll_i2c.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Core/Inc/stm32f4xx_ll_i2c.h ****   *      and/or other materials provided with the distribution.
  18:Core/Inc/stm32f4xx_ll_i2c.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Core/Inc/stm32f4xx_ll_i2c.h ****   *      may be used to endorse or promote products derived from this software
  20:Core/Inc/stm32f4xx_ll_i2c.h ****   *      without specific prior written permission.
  21:Core/Inc/stm32f4xx_ll_i2c.h ****   *
  22:Core/Inc/stm32f4xx_ll_i2c.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Core/Inc/stm32f4xx_ll_i2c.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Core/Inc/stm32f4xx_ll_i2c.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Core/Inc/stm32f4xx_ll_i2c.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Core/Inc/stm32f4xx_ll_i2c.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /tmp/cc3MI47k.s 			page 130


  27:Core/Inc/stm32f4xx_ll_i2c.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Core/Inc/stm32f4xx_ll_i2c.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Core/Inc/stm32f4xx_ll_i2c.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Core/Inc/stm32f4xx_ll_i2c.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Core/Inc/stm32f4xx_ll_i2c.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Core/Inc/stm32f4xx_ll_i2c.h ****   *
  33:Core/Inc/stm32f4xx_ll_i2c.h ****   ******************************************************************************
  34:Core/Inc/stm32f4xx_ll_i2c.h ****   */
  35:Core/Inc/stm32f4xx_ll_i2c.h **** 
  36:Core/Inc/stm32f4xx_ll_i2c.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Core/Inc/stm32f4xx_ll_i2c.h **** #ifndef __STM32F4xx_LL_I2C_H
  38:Core/Inc/stm32f4xx_ll_i2c.h **** #define __STM32F4xx_LL_I2C_H
  39:Core/Inc/stm32f4xx_ll_i2c.h **** 
  40:Core/Inc/stm32f4xx_ll_i2c.h **** #ifdef __cplusplus
  41:Core/Inc/stm32f4xx_ll_i2c.h **** extern "C" {
  42:Core/Inc/stm32f4xx_ll_i2c.h **** #endif
  43:Core/Inc/stm32f4xx_ll_i2c.h **** 
  44:Core/Inc/stm32f4xx_ll_i2c.h **** /* Includes ------------------------------------------------------------------*/
  45:Core/Inc/stm32f4xx_ll_i2c.h **** #include "stm32f4xx.h"
  46:Core/Inc/stm32f4xx_ll_i2c.h **** #include "stm32f4xx_ll_rcc.h"
  47:Core/Inc/stm32f4xx_ll_i2c.h **** /** @addtogroup STM32F4xx_LL_Driver
  48:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
  49:Core/Inc/stm32f4xx_ll_i2c.h ****   */
  50:Core/Inc/stm32f4xx_ll_i2c.h **** //--------------------BEGIN_assert_param----------------------
  51:Core/Inc/stm32f4xx_ll_i2c.h **** #ifdef  USE_FULL_ASSERT
  52:Core/Inc/stm32f4xx_ll_i2c.h **** 
  53:Core/Inc/stm32f4xx_ll_i2c.h **** #define assert_param(expr) ((expr) ? (void)0 : assert_failed((uint8_t *)__FILE__, __LINE__))
  54:Core/Inc/stm32f4xx_ll_i2c.h **** /* Exported functions --------------------------------------------    ----------- */
  55:Core/Inc/stm32f4xx_ll_i2c.h **** void assert_failed(uint8_t* file, uint32_t line);
  56:Core/Inc/stm32f4xx_ll_i2c.h **** #else
  57:Core/Inc/stm32f4xx_ll_i2c.h ****     #define assert_param(expr) ((void)0)
  58:Core/Inc/stm32f4xx_ll_i2c.h **** #endif /* USE_FULL_ASSERT */
  59:Core/Inc/stm32f4xx_ll_i2c.h ****  
  60:Core/Inc/stm32f4xx_ll_i2c.h **** #endif /* __STM32F4xx_CONF_H */
  61:Core/Inc/stm32f4xx_ll_i2c.h **** 
  62:Core/Inc/stm32f4xx_ll_i2c.h **** //---------------------END_assert_param---------------------
  63:Core/Inc/stm32f4xx_ll_i2c.h **** 
  64:Core/Inc/stm32f4xx_ll_i2c.h **** #if defined (I2C1) || defined (I2C2) || defined (I2C3)
  65:Core/Inc/stm32f4xx_ll_i2c.h **** 
  66:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL I2C
  67:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
  68:Core/Inc/stm32f4xx_ll_i2c.h ****   */
  69:Core/Inc/stm32f4xx_ll_i2c.h **** 
  70:Core/Inc/stm32f4xx_ll_i2c.h **** /* Private types -------------------------------------------------------------*/
  71:Core/Inc/stm32f4xx_ll_i2c.h **** /* Private variables ---------------------------------------------------------*/
  72:Core/Inc/stm32f4xx_ll_i2c.h **** 
  73:Core/Inc/stm32f4xx_ll_i2c.h **** /* Private constants ---------------------------------------------------------*/
  74:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Constants I2C Private Constants
  75:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
  76:Core/Inc/stm32f4xx_ll_i2c.h ****   */
  77:Core/Inc/stm32f4xx_ll_i2c.h **** 
  78:Core/Inc/stm32f4xx_ll_i2c.h **** /* Defines used to perform compute and check in the macros */
  79:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_MAX_SPEED_STANDARD           100000U
  80:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_MAX_SPEED_FAST               400000U
  81:Core/Inc/stm32f4xx_ll_i2c.h **** /**
  82:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
  83:Core/Inc/stm32f4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 131


  84:Core/Inc/stm32f4xx_ll_i2c.h **** 
  85:Core/Inc/stm32f4xx_ll_i2c.h **** /* Private macros ------------------------------------------------------------*/
  86:Core/Inc/stm32f4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  87:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Macros I2C Private Macros
  88:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
  89:Core/Inc/stm32f4xx_ll_i2c.h ****   */
  90:Core/Inc/stm32f4xx_ll_i2c.h **** /**
  91:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
  92:Core/Inc/stm32f4xx_ll_i2c.h ****   */
  93:Core/Inc/stm32f4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
  94:Core/Inc/stm32f4xx_ll_i2c.h **** 
  95:Core/Inc/stm32f4xx_ll_i2c.h **** /* Exported types ------------------------------------------------------------*/
  96:Core/Inc/stm32f4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  97:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_ES_INIT I2C Exported Init structure
  98:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
  99:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 100:Core/Inc/stm32f4xx_ll_i2c.h **** 
 101:Core/Inc/stm32f4xx_ll_i2c.h **** #define CR1_CLEAR_MASK    ((uint16_t)0xFBF5)      /*<! I2C registers Masks */
 102:Core/Inc/stm32f4xx_ll_i2c.h **** 
 103:Core/Inc/stm32f4xx_ll_i2c.h **** typedef struct
 104:Core/Inc/stm32f4xx_ll_i2c.h **** {
 105:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t PeripheralMode;      /*!< Specifies the peripheral mode.
 106:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MOD
 107:Core/Inc/stm32f4xx_ll_i2c.h **** 
 108:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 109:Core/Inc/stm32f4xx_ll_i2c.h **** 
 110:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t ClockSpeed;          /*!< Specifies the clock frequency.
 111:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter must be set to a value lower than 400kHz (in Hz
 112:Core/Inc/stm32f4xx_ll_i2c.h **** 
 113:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 114:Core/Inc/stm32f4xx_ll_i2c.h ****                                      or @ref LL_I2C_SetDutyCycle() or @ref LL_I2C_SetClockSpeedMode
 115:Core/Inc/stm32f4xx_ll_i2c.h **** 
 116:Core/Inc/stm32f4xx_ll_i2c.h **** 
 117:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t Mode;                /*!< Specifies the I2C mode.
 118:Core/Inc/stm32f4xx_ll_i2c.h **** This parameter can be a value of @ref I2C_mode */
 119:Core/Inc/stm32f4xx_ll_i2c.h **** 
 120:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t DutyCycle;           /*!< Specifies the I2C fast mode duty cycle.
 121:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_DUTYCYCLE
 122:Core/Inc/stm32f4xx_ll_i2c.h **** 
 123:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 124:Core/Inc/stm32f4xx_ll_i2c.h **** 
 125:Core/Inc/stm32f4xx_ll_i2c.h **** #if  defined(I2C_FLTR_ANOFF)&&defined(I2C_FLTR_DNF)
 126:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t AnalogFilter;        /*!< Enables or disables analog noise filter.
 127:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_S
 128:Core/Inc/stm32f4xx_ll_i2c.h **** 
 129:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 130:Core/Inc/stm32f4xx_ll_i2c.h **** 
 131:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t DigitalFilter;       /*!< Configures the digital noise filter.
 132:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter can be a number between Min_Data = 0x00 and Max
 133:Core/Inc/stm32f4xx_ll_i2c.h **** 
 134:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 135:Core/Inc/stm32f4xx_ll_i2c.h **** 
 136:Core/Inc/stm32f4xx_ll_i2c.h **** #endif
 137:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t OwnAddress1;         /*!< Specifies the device own address 1.
 138:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter must be a value between Min_Data = 0x00 and Max
 139:Core/Inc/stm32f4xx_ll_i2c.h **** 
 140:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
ARM GAS  /tmp/cc3MI47k.s 			page 132


 141:Core/Inc/stm32f4xx_ll_i2c.h **** 
 142:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t TypeAcknowledge;     /*!< Specifies the ACKnowledge or Non ACKnowledge condition after t
 143:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDG
 144:Core/Inc/stm32f4xx_ll_i2c.h **** 
 145:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 146:Core/Inc/stm32f4xx_ll_i2c.h **** 
 147:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t OwnAddrSize;         /*!< Specifies the device own address 1 size (7-bit or 10-bit).
 148:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1
 149:Core/Inc/stm32f4xx_ll_i2c.h **** 
 150:Core/Inc/stm32f4xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 151:Core/Inc/stm32f4xx_ll_i2c.h **** 
 152:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t Ack;                 /*!< Enables or disables the acknowledgement.
 153:Core/Inc/stm32f4xx_ll_i2c.h **** This parameter can be a value of @ref I2C_acknowledgement */
 154:Core/Inc/stm32f4xx_ll_i2c.h **** 
 155:Core/Inc/stm32f4xx_ll_i2c.h ****   uint32_t AcknowledgedAddress; /*!< Specifies if 7-bit or 10-bit address is acknowledged.
 156:Core/Inc/stm32f4xx_ll_i2c.h ****   This parameter can be a value of @ref I2C_acknowledged_address */
 157:Core/Inc/stm32f4xx_ll_i2c.h **** 
 158:Core/Inc/stm32f4xx_ll_i2c.h **** } LL_I2C_InitTypeDef;
 159:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 160:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 161:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 162:Core/Inc/stm32f4xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
 163:Core/Inc/stm32f4xx_ll_i2c.h **** 
 164:Core/Inc/stm32f4xx_ll_i2c.h **** /* Exported constants --------------------------------------------------------*/
 165:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Constants I2C Exported Constants
 166:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 167:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 168:Core/Inc/stm32f4xx_ll_i2c.h **** 
 169:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines
 170:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_ReadReg function
 171:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 172:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 173:Core/Inc/stm32f4xx_ll_i2c.h **** //---------------------FLAG_and_EVENT--------------------------
 174:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_FLAG_DUALF                  ((uint32_t)0x00800000)
 175:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_FLAG_SMBHOST                ((uint32_t)0x00400000)
 176:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_FLAG_SMBDEFAULT             ((uint32_t)0x00200000)
 177:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_FLAG_GENCALL                ((uint32_t)0x00100000)
 178:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_FLAG_TRA                    ((uint32_t)0x00040000)
 179:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_FLAG_BUSY                   ((uint32_t)0x00020000)
 180:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_FLAG_MSL                    ((uint32_t)0x00010000)
 181:Core/Inc/stm32f4xx_ll_i2c.h **** 
 182:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_Direction_Transmitter      ((uint8_t)0x00)
 183:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_Direction_Receiver         ((uint8_t)0x01)
 184:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction    _Transmitter) || \
 185:Core/Inc/stm32f4xx_ll_i2c.h ****                                      ((DIRECTION) == I2C_Direction    _Receiver))
 186:Core/Inc/stm32f4xx_ll_i2c.h **** 
 187:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_EVENT_MASTER_MODE_SELECT                      ((uint32_t)0x00030001)  /* BUSY, MSL and
 188:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED        ((uint32_t)0x00070082)  /* BUSY, MSL, AD
 189:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED           ((uint32_t)0x00030002)  /* BUSY, MSL and
 190:Core/Inc/stm32f4xx_ll_i2c.h **** /* --EV9 */
 191:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_EVENT_MASTER_MODE_ADDRESS10                   ((uint32_t)0x00030008)  /* BUSY, MSL and
 192:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_EVENT_MASTER_BYTE_RECEIVED                    ((uint32_t)0x00030040)  /* BUSY, MSL and
 193:Core/Inc/stm32f4xx_ll_i2c.h **** #define  I2C_EVENT_MASTER_BYTE_TRANSMITTED                 ((uint32_t)0x00070084)  /* TRA, BUSY, MS
 194:Core/Inc/stm32f4xx_ll_i2c.h **** 
 195:Core/Inc/stm32f4xx_ll_i2c.h **** //-----------------------------------------------------
 196:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_SB                       I2C_SR1_SB              /*!< Start Bit (master mode)   
 197:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_ADDR                     I2C_SR1_ADDR            /*!< Address sent (master mode)
ARM GAS  /tmp/cc3MI47k.s 			page 133


 198:Core/Inc/stm32f4xx_ll_i2c.h ****                                                                          Address matched flag (slav
 199:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_BTF                      I2C_SR1_BTF             /*!< Byte Transfer Finished fla
 200:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_ADD10                    I2C_SR1_ADD10           /*!< 10-bit header sent (master
 201:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_STOPF                    I2C_SR1_STOPF           /*!< Stop detection flag (slave
 202:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_RXNE                     I2C_SR1_RXNE            /*!< Data register not empty (r
 203:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_TXE                      I2C_SR1_TXE             /*!< Data register empty (trans
 204:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_BERR                     I2C_SR1_BERR            /*!< Bus error                 
 205:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_ARLO                     I2C_SR1_ARLO            /*!< Arbitration lost          
 206:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_AF                       I2C_SR1_AF              /*!< Acknowledge failure flag  
 207:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_OVR                      I2C_SR1_OVR             /*!< Overrun/Underrun          
 208:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_PECERR                   I2C_ISR_PECERR          /*!< PEC Error in reception (SM
 209:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_TIMEOUT                  I2C_ISR_TIMEOUT         /*!< Timeout detection flag (SM
 210:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR1_SMALERT                  I2C_ISR_SMALERT         /*!< SMBus alert (SMBus mode)  
 211:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR2_MSL                      I2C_SR2_MSL             /*!< Master/Slave flag         
 212:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR2_BUSY                     I2C_SR2_BUSY            /*!< Bus busy flag             
 213:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR2_TRA                      I2C_SR2_TRA             /*!< Transmitter/receiver direc
 214:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR2_GENCALL                  I2C_SR2_GENCALL         /*!< General call address (Slav
 215:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR2_SMBDEFAULT               I2C_SR2_SMBDEFAULT      /*!< SMBus Device default addre
 216:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR2_SMBHOST                  I2C_SR2_SMBHOST         /*!< SMBus Host address (Slave 
 217:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_SR2_DUALF                    I2C_SR2_DUALF           /*!< Dual flag  (Slave mode)   
 218:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 219:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 220:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 221:Core/Inc/stm32f4xx_ll_i2c.h **** 
 222:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_IT IT Defines
 223:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief    IT defines which can be used with LL_I2C_ReadReg and  LL_I2C_WriteReg functions
 224:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 225:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 226:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_CR2_ITEVTEN                  I2C_CR2_ITEVTEN         /*!< Events interrupts enable *
 227:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_CR2_ITBUFEN                  I2C_CR2_ITBUFEN         /*!< Buffer interrupts enable *
 228:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_CR2_ITERREN                  I2C_CR2_ITERREN         /*!< Error interrupts enable  *
 229:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 230:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 231:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 232:Core/Inc/stm32f4xx_ll_i2c.h **** 
 233:Core/Inc/stm32f4xx_ll_i2c.h **** #if defined(I2C_FLTR_ANOFF)
 234:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION  Analog Filter Selection
 235:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 236:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 237:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_ENABLE          0x00000000U             /*!< Analog filter is enabled. 
 238:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_ANALOGFILTER_DISABLE         I2C_FLTR_ANOFF          /*!< Analog filter is disabled.
 239:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 240:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 241:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 242:Core/Inc/stm32f4xx_ll_i2c.h **** 
 243:Core/Inc/stm32f4xx_ll_i2c.h **** #endif
 244:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length
 245:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 246:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 247:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_7BIT             0x00004000U                                /*!< Own add
 248:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_10BIT            (uint32_t)(I2C_OAR1_ADDMODE | 0x00004000U) /*!< Own add
 249:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 250:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 251:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 252:Core/Inc/stm32f4xx_ll_i2c.h **** 
 253:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DUTYCYCLE Fast Mode Duty Cycle
 254:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
ARM GAS  /tmp/cc3MI47k.s 			page 134


 255:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 256:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_DUTYCYCLE_2                  0x00000000U             /*!< I2C fast mode Tlow/Thigh =
 257:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_DUTYCYCLE_16_9               I2C_CCR_DUTY            /*!< I2C fast mode Tlow/Thigh =
 258:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 259:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 260:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 261:Core/Inc/stm32f4xx_ll_i2c.h **** 
 262:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_CLOCK_SPEED_MODE Master Clock Speed Mode
 263:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 264:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 265:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_CLOCK_SPEED_STANDARD_MODE    0x00000000U             /*!< Master clock speed range i
 266:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_CLOCK_SPEED_FAST_MODE        I2C_CCR_FS              /*!< Master clock speed range i
 267:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 268:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 269:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 270:Core/Inc/stm32f4xx_ll_i2c.h **** 
 271:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode
 272:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 273:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 274:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_MODE_I2C                     0x00000000U                                            
 275:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_HOST              (uint32_t)(I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_EN
 276:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE            I2C_CR1_SMBUS                                          
 277:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE_ARP        (uint32_t)(I2C_CR1_SMBUS | I2C_CR1_ENARP)              
 278:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 279:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 280:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 281:Core/Inc/stm32f4xx_ll_i2c.h **** 
 282:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation
 283:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 284:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 285:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_ACK                          I2C_CR1_ACK             /*!< ACK is sent after current 
 286:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_NACK                         0x00000000U             /*!< NACK is sent after current
 287:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 288:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 289:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 290:Core/Inc/stm32f4xx_ll_i2c.h **** 
 291:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DIRECTION Read Write Direction
 292:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 293:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 294:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_WRITE              I2C_SR2_TRA             /*!< Bus is in write transfer *
 295:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_DIRECTION_READ               0x00000000U             /*!< Bus is in read transfer  *
 296:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 297:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 298:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 299:Core/Inc/stm32f4xx_ll_i2c.h **** 
 300:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 301:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 302:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 303:Core/Inc/stm32f4xx_ll_i2c.h **** 
 304:Core/Inc/stm32f4xx_ll_i2c.h **** /* Exported macro ------------------------------------------------------------*/
 305:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Macros I2C Exported Macros
 306:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 307:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 308:Core/Inc/stm32f4xx_ll_i2c.h **** 
 309:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros
 310:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 311:Core/Inc/stm32f4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 135


 312:Core/Inc/stm32f4xx_ll_i2c.h **** 
 313:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 314:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Write a value in I2C register
 315:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 316:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __REG__ Register to be written
 317:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __VALUE__ Value to be written in the register
 318:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 319:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 320:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 321:Core/Inc/stm32f4xx_ll_i2c.h **** 
 322:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 323:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Read a value in I2C register
 324:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 325:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __REG__ Register to be read
 326:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Register value
 327:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 328:Core/Inc/stm32f4xx_ll_i2c.h **** #define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 329:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 330:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 331:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 332:Core/Inc/stm32f4xx_ll_i2c.h **** 
 333:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_Exported_Macros_Helper Exported_Macros_Helper
 334:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 335:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 336:Core/Inc/stm32f4xx_ll_i2c.h **** 
 337:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 338:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Convert Peripheral Clock Frequency in Mhz.
 339:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 340:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value of peripheral clock (in Mhz)
 341:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 342:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_FREQ_HZ_TO_MHZ(__PCLK__)                               (uint32_t)((__PCLK__)/10000
 343:Core/Inc/stm32f4xx_ll_i2c.h **** 
 344:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 345:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Convert Peripheral Clock Frequency in Hz.
 346:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Mhz).
 347:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value of peripheral clock (in Hz)
 348:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 349:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_FREQ_MHZ_TO_HZ(__PCLK__)                               (uint32_t)((__PCLK__)*10000
 350:Core/Inc/stm32f4xx_ll_i2c.h **** 
 351:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 352:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Compute I2C Clock rising time.
 353:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __FREQRANGE__ This parameter must be a value of peripheral clock (in Mhz).
 354:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value lower than 400kHz (in Hz).
 355:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x02 and Max_Data=0x3F
 356:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 357:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_RISE_TIME(__FREQRANGE__, __SPEED__)                    (uint32_t)(((__SPEED__) <= 
 358:Core/Inc/stm32f4xx_ll_i2c.h **** 
 359:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 360:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Compute Speed clock range to a Clock Control Register (I2C_CCR_CCR) value.
 361:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 362:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value lower than 400kHz (in Hz).
 363:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __DUTYCYCLE__ This parameter can be one of the following values:
 364:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 365:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 366:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x004 and Max_Data=0xFFF, except in FAST DUTY mode where Min_Dat
 367:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 368:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_SPEED_TO_CCR(__PCLK__, __SPEED__, __DUTYCYCLE__)       (uint32_t)(((__SPEED__) <= 
ARM GAS  /tmp/cc3MI47k.s 			page 136


 369:Core/Inc/stm32f4xx_ll_i2c.h ****                                                                                   (__LL_I2C_SPEED_S
 370:Core/Inc/stm32f4xx_ll_i2c.h ****                                                                                   (__LL_I2C_SPEED_F
 371:Core/Inc/stm32f4xx_ll_i2c.h **** 
 372:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 373:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Compute Speed Standard clock range to a Clock Control Register (I2C_CCR_CCR) value.
 374:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 375:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value lower than 100kHz (in Hz).
 376:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x004 and Max_Data=0xFFF.
 377:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 378:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_SPEED_STANDARD_TO_CCR(__PCLK__, __SPEED__)             (uint32_t)(((((__PCLK__)/((
 379:Core/Inc/stm32f4xx_ll_i2c.h **** 
 380:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 381:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Compute Speed Fast clock range to a Clock Control Register (I2C_CCR_CCR) value.
 382:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 383:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value between Min_Data=100Khz and Max_Data=400Khz (i
 384:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __DUTYCYCLE__ This parameter can be one of the following values:
 385:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 386:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 387:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x001 and Max_Data=0xFFF
 388:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 389:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_SPEED_FAST_TO_CCR(__PCLK__, __SPEED__, __DUTYCYCLE__)  (uint32_t)(((__DUTYCYCLE__)
 390:Core/Inc/stm32f4xx_ll_i2c.h ****                                                                             (((((__PCLK__) / ((__SP
 391:Core/Inc/stm32f4xx_ll_i2c.h ****                                                                             (((((__PCLK__) / ((__SP
 392:Core/Inc/stm32f4xx_ll_i2c.h **** 
 393:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 394:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the Least significant bits of a 10-Bits address.
 395:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __ADDRESS__ This parameter must be a value of a 10-Bits slave address.
 396:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 397:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 398:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_10BIT_ADDRESS(__ADDRESS__)                             ((uint8_t)((uint16_t)((__AD
 399:Core/Inc/stm32f4xx_ll_i2c.h **** 
 400:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 401:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Convert a 10-Bits address to a 10-Bits header with Write direction.
 402:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __ADDRESS__ This parameter must be a value of a 10-Bits slave address.
 403:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0xF0 and Max_Data=0xF6
 404:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 405:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_10BIT_HEADER_WRITE(__ADDRESS__)                        ((uint8_t)((uint16_t)((uint
 406:Core/Inc/stm32f4xx_ll_i2c.h **** 
 407:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 408:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Convert a 10-Bits address to a 10-Bits header with Read direction.
 409:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  __ADDRESS__ This parameter must be a value of a 10-Bits slave address.
 410:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0xF1 and Max_Data=0xF7
 411:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 412:Core/Inc/stm32f4xx_ll_i2c.h **** #define __LL_I2C_10BIT_HEADER_READ(__ADDRESS__)                         ((uint8_t)((uint16_t)((uint
 413:Core/Inc/stm32f4xx_ll_i2c.h **** 
 414:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 415:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 416:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 417:Core/Inc/stm32f4xx_ll_i2c.h **** 
 418:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 419:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
 420:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 421:Core/Inc/stm32f4xx_ll_i2c.h **** 
 422:Core/Inc/stm32f4xx_ll_i2c.h **** /* Exported functions --------------------------------------------------------*/
 423:Core/Inc/stm32f4xx_ll_i2c.h **** 
 424:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Functions I2C Exported Functions
 425:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
ARM GAS  /tmp/cc3MI47k.s 			page 137


 426:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 427:Core/Inc/stm32f4xx_ll_i2c.h **** 
 428:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Configuration Configuration
 429:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
 430:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 431:Core/Inc/stm32f4xx_ll_i2c.h **** 
 432:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 433:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable I2C peripheral (PE = 1).
 434:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Enable
 435:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 436:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 437:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 438:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
 439:Core/Inc/stm32f4xx_ll_i2c.h **** {
 440:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 441:Core/Inc/stm32f4xx_ll_i2c.h **** }
 442:Core/Inc/stm32f4xx_ll_i2c.h **** 
 443:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 444:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable I2C peripheral (PE = 0).
 445:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Disable
 446:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 447:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 448:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 449:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
 450:Core/Inc/stm32f4xx_ll_i2c.h **** {
 451:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 452:Core/Inc/stm32f4xx_ll_i2c.h **** }
 453:Core/Inc/stm32f4xx_ll_i2c.h **** 
 454:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 455:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if the I2C peripheral is enabled or disabled.
 456:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_IsEnabled
 457:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 458:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 459:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 460:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)
 461:Core/Inc/stm32f4xx_ll_i2c.h **** {
 462:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE));
 463:Core/Inc/stm32f4xx_ll_i2c.h **** }
 464:Core/Inc/stm32f4xx_ll_i2c.h **** 
 465:Core/Inc/stm32f4xx_ll_i2c.h **** #if  defined(I2C_FLTR_ANOFF)&&defined(I2C_FLTR_DNF)
 466:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 467:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure Noise Filters (Analog and Digital).
 468:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 469:Core/Inc/stm32f4xx_ll_i2c.h ****   *         The filters can only be programmed when the I2C is disabled (PE = 0).
 470:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll FLTR         ANOFF         LL_I2C_ConfigFilters\n
 471:Core/Inc/stm32f4xx_ll_i2c.h ****   *         FLTR         DNF           LL_I2C_ConfigFilters
 472:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 473:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  AnalogFilter This parameter can be one of the following values:
 474:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_ENABLE
 475:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ANALOGFILTER_DISABLE
 476:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 477:Core/Inc/stm32f4xx_ll_i2c.h ****   *               This parameter is used to configure the digital noise filter on SDA and SCL input
 478:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 479:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 480:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t Digita
 481:Core/Inc/stm32f4xx_ll_i2c.h **** {
 482:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
ARM GAS  /tmp/cc3MI47k.s 			page 138


 483:Core/Inc/stm32f4xx_ll_i2c.h **** }
 484:Core/Inc/stm32f4xx_ll_i2c.h **** #endif
 485:Core/Inc/stm32f4xx_ll_i2c.h **** #if defined(I2C_FLTR_DNF)
 486:Core/Inc/stm32f4xx_ll_i2c.h **** 
 487:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 488:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure Digital Noise Filter.
 489:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   If the analog filter is also enabled, the digital filter is added to analog filter.
 490:Core/Inc/stm32f4xx_ll_i2c.h ****   *         This filter can only be programmed when the I2C is disabled (PE = 0).
 491:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll FLTR         DNF           LL_I2C_SetDigitalFilter
 492:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 493:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disa
 494:Core/Inc/stm32f4xx_ll_i2c.h ****   *               This parameter is used to configure the digital noise filter on SDA and SCL input
 495:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 496:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 497:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter)
 498:Core/Inc/stm32f4xx_ll_i2c.h **** {
 499:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->FLTR, I2C_FLTR_DNF, DigitalFilter);
 500:Core/Inc/stm32f4xx_ll_i2c.h **** }
 501:Core/Inc/stm32f4xx_ll_i2c.h **** 
 502:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 503:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the current Digital Noise Filter configuration.
 504:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll FLTR         DNF           LL_I2C_GetDigitalFilter
 505:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 506:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xF
 507:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 508:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx)
 509:Core/Inc/stm32f4xx_ll_i2c.h **** {
 510:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->FLTR, I2C_FLTR_DNF));
 511:Core/Inc/stm32f4xx_ll_i2c.h **** }
 512:Core/Inc/stm32f4xx_ll_i2c.h **** #endif
 513:Core/Inc/stm32f4xx_ll_i2c.h **** #if defined(I2C_FLTR_ANOFF)
 514:Core/Inc/stm32f4xx_ll_i2c.h **** 
 515:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 516:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable Analog Noise Filter.
 517:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 518:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll FLTR         ANOFF         LL_I2C_EnableAnalogFilter
 519:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 520:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 521:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 522:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx)
 523:Core/Inc/stm32f4xx_ll_i2c.h **** {
 524:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->FLTR, I2C_FLTR_ANOFF);
 525:Core/Inc/stm32f4xx_ll_i2c.h **** }
 526:Core/Inc/stm32f4xx_ll_i2c.h **** 
 527:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 528:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable Analog Noise Filter.
 529:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This filter can only be programmed when the I2C is disabled (PE = 0).
 530:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll FLTR         ANOFF         LL_I2C_DisableAnalogFilter
 531:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 532:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 533:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 534:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx)
 535:Core/Inc/stm32f4xx_ll_i2c.h **** {
 536:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->FLTR, I2C_FLTR_ANOFF);
 537:Core/Inc/stm32f4xx_ll_i2c.h **** }
 538:Core/Inc/stm32f4xx_ll_i2c.h **** 
 539:Core/Inc/stm32f4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 139


 540:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if Analog Noise Filter is enabled or disabled.
 541:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll FLTR         ANOFF         LL_I2C_IsEnabledAnalogFilter
 542:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 543:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 544:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 545:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx)
 546:Core/Inc/stm32f4xx_ll_i2c.h **** {
 547:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->FLTR, I2C_FLTR_ANOFF) == (I2C_FLTR_ANOFF));
 548:Core/Inc/stm32f4xx_ll_i2c.h **** }
 549:Core/Inc/stm32f4xx_ll_i2c.h **** #endif
 550:Core/Inc/stm32f4xx_ll_i2c.h **** 
 551:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 552:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable DMA transmission requests.
 553:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_EnableDMAReq_TX
 554:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 555:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 556:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 557:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)
 558:Core/Inc/stm32f4xx_ll_i2c.h **** {
 559:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 560:Core/Inc/stm32f4xx_ll_i2c.h **** }
 561:Core/Inc/stm32f4xx_ll_i2c.h **** 
 562:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 563:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable DMA transmission requests.
 564:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_DisableDMAReq_TX
 565:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 566:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 567:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 568:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)
 569:Core/Inc/stm32f4xx_ll_i2c.h **** {
 570:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 571:Core/Inc/stm32f4xx_ll_i2c.h **** }
 572:Core/Inc/stm32f4xx_ll_i2c.h **** 
 573:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 574:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if DMA transmission requests are enabled or disabled.
 575:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_IsEnabledDMAReq_TX
 576:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 577:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 578:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 579:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx)
 580:Core/Inc/stm32f4xx_ll_i2c.h **** {
 581:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_DMAEN) == (I2C_CR2_DMAEN));
 582:Core/Inc/stm32f4xx_ll_i2c.h **** }
 583:Core/Inc/stm32f4xx_ll_i2c.h **** 
 584:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 585:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable DMA reception requests.
 586:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_EnableDMAReq_RX
 587:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 588:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 589:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 590:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)
 591:Core/Inc/stm32f4xx_ll_i2c.h **** {
 592:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 593:Core/Inc/stm32f4xx_ll_i2c.h **** }
 594:Core/Inc/stm32f4xx_ll_i2c.h **** 
 595:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 596:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable DMA reception requests.
ARM GAS  /tmp/cc3MI47k.s 			page 140


 597:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_DisableDMAReq_RX
 598:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 599:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 600:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 601:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)
 602:Core/Inc/stm32f4xx_ll_i2c.h **** {
 603:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 604:Core/Inc/stm32f4xx_ll_i2c.h **** }
 605:Core/Inc/stm32f4xx_ll_i2c.h **** 
 606:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 607:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if DMA reception requests are enabled or disabled.
 608:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_IsEnabledDMAReq_RX
 609:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 610:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 611:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 612:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx)
 613:Core/Inc/stm32f4xx_ll_i2c.h **** {
 614:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_DMAEN) == (I2C_CR2_DMAEN));
 615:Core/Inc/stm32f4xx_ll_i2c.h **** }
 616:Core/Inc/stm32f4xx_ll_i2c.h **** 
 617:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 618:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the data register address used for DMA transfer.
 619:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll DR           DR            LL_I2C_DMA_GetRegAddr
 620:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 621:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Address of data register
 622:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 623:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx)
 624:Core/Inc/stm32f4xx_ll_i2c.h **** {
 625:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t) & (I2Cx->DR);
 626:Core/Inc/stm32f4xx_ll_i2c.h **** }
 627:Core/Inc/stm32f4xx_ll_i2c.h **** 
 628:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 629:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable Clock stretching.
 630:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 631:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
 632:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 633:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 634:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 635:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
 636:Core/Inc/stm32f4xx_ll_i2c.h **** {
 637:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 638:Core/Inc/stm32f4xx_ll_i2c.h **** }
 639:Core/Inc/stm32f4xx_ll_i2c.h **** 
 640:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 641:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable Clock stretching.
 642:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 643:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_DisableClockStretching
 644:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 645:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 646:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 647:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)
 648:Core/Inc/stm32f4xx_ll_i2c.h **** {
 649:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 650:Core/Inc/stm32f4xx_ll_i2c.h **** }
 651:Core/Inc/stm32f4xx_ll_i2c.h **** 
 652:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 653:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if Clock stretching is enabled or disabled.
ARM GAS  /tmp/cc3MI47k.s 			page 141


 654:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_IsEnabledClockStretching
 655:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 656:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 657:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 658:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx)
 659:Core/Inc/stm32f4xx_ll_i2c.h **** {
 660:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH));
 661:Core/Inc/stm32f4xx_ll_i2c.h **** }
 662:Core/Inc/stm32f4xx_ll_i2c.h **** 
 663:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 664:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable General Call.
 665:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   When enabled the Address 0x00 is ACKed.
 666:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ENGC          LL_I2C_EnableGeneralCall
 667:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 668:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 669:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 670:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)
 671:Core/Inc/stm32f4xx_ll_i2c.h **** {
 672:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 673:Core/Inc/stm32f4xx_ll_i2c.h **** }
 674:Core/Inc/stm32f4xx_ll_i2c.h **** 
 675:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 676:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable General Call.
 677:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   When disabled the Address 0x00 is NACKed.
 678:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
 679:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 680:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 681:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 682:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
 683:Core/Inc/stm32f4xx_ll_i2c.h **** {
 684:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 685:Core/Inc/stm32f4xx_ll_i2c.h **** }
 686:Core/Inc/stm32f4xx_ll_i2c.h **** 
 687:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 688:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if General Call is enabled or disabled.
 689:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ENGC          LL_I2C_IsEnabledGeneralCall
 690:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 691:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 692:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 693:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx)
 694:Core/Inc/stm32f4xx_ll_i2c.h **** {
 695:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_ENGC) == (I2C_CR1_ENGC));
 696:Core/Inc/stm32f4xx_ll_i2c.h **** }
 697:Core/Inc/stm32f4xx_ll_i2c.h **** 
 698:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 699:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Set the Own Address1.
 700:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll OAR1         ADD0          LL_I2C_SetOwnAddress1\n
 701:Core/Inc/stm32f4xx_ll_i2c.h ****   *         OAR1         ADD1_7        LL_I2C_SetOwnAddress1\n
 702:Core/Inc/stm32f4xx_ll_i2c.h ****   *         OAR1         ADD8_9        LL_I2C_SetOwnAddress1\n
 703:Core/Inc/stm32f4xx_ll_i2c.h ****   *         OAR1         ADDMODE       LL_I2C_SetOwnAddress1
 704:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 705:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF.
 706:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  OwnAddrSize This parameter can be one of the following values:
 707:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
 708:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
 709:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 710:Core/Inc/stm32f4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 142


 711:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAdd
 712:Core/Inc/stm32f4xx_ll_i2c.h **** {
 713:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnA
 714:Core/Inc/stm32f4xx_ll_i2c.h **** }
 715:Core/Inc/stm32f4xx_ll_i2c.h **** 
 716:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 717:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Set the 7bits Own Address2.
 718:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This action has no effect if own address2 is enabled.
 719:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll OAR2         ADD2          LL_I2C_SetOwnAddress2
 720:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 721:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
 722:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 723:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 724:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
 725:Core/Inc/stm32f4xx_ll_i2c.h **** {
 726:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 727:Core/Inc/stm32f4xx_ll_i2c.h **** }
 728:Core/Inc/stm32f4xx_ll_i2c.h **** 
 729:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 730:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address2 match address.
 731:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll OAR2         ENDUAL        LL_I2C_EnableOwnAddress2
 732:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 733:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 734:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 735:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)
 736:Core/Inc/stm32f4xx_ll_i2c.h **** {
 737:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 738:Core/Inc/stm32f4xx_ll_i2c.h **** }
 739:Core/Inc/stm32f4xx_ll_i2c.h **** 
 740:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 741:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable  acknowledge on Own Address2 match address.
 742:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
 743:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 744:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 745:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 746:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
 747:Core/Inc/stm32f4xx_ll_i2c.h **** {
 748:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 749:Core/Inc/stm32f4xx_ll_i2c.h **** }
 750:Core/Inc/stm32f4xx_ll_i2c.h **** 
 751:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 752:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 753:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll OAR2         ENDUAL        LL_I2C_IsEnabledOwnAddress2
 754:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 755:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 756:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 757:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx)
 758:Core/Inc/stm32f4xx_ll_i2c.h **** {
 759:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL) == (I2C_OAR2_ENDUAL));
 760:Core/Inc/stm32f4xx_ll_i2c.h **** }
 761:Core/Inc/stm32f4xx_ll_i2c.h **** 
 762:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 763:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure the Peripheral clock frequency.
 764:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          FREQ          LL_I2C_SetPeriphClock
 765:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 766:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  PeriphClock Peripheral Clock (in Hz)
 767:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/cc3MI47k.s 			page 143


 768:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 769:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetPeriphClock(I2C_TypeDef *I2Cx, uint32_t PeriphClock)
 770:Core/Inc/stm32f4xx_ll_i2c.h **** {
 771:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock));
 772:Core/Inc/stm32f4xx_ll_i2c.h **** }
 773:Core/Inc/stm32f4xx_ll_i2c.h **** 
 774:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 775:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the Peripheral clock frequency.
 776:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          FREQ          LL_I2C_GetPeriphClock
 777:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 778:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value of Peripheral Clock (in Hz)
 779:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 780:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetPeriphClock(I2C_TypeDef *I2Cx)
 781:Core/Inc/stm32f4xx_ll_i2c.h **** {
 782:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(__LL_I2C_FREQ_MHZ_TO_HZ(READ_BIT(I2Cx->CR2, I2C_CR2_FREQ)));
 783:Core/Inc/stm32f4xx_ll_i2c.h **** }
 784:Core/Inc/stm32f4xx_ll_i2c.h **** 
 785:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 786:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure the Duty cycle (Fast mode only).
 787:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CCR          DUTY          LL_I2C_SetDutyCycle
 788:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 789:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  DutyCycle This parameter can be one of the following values:
 790:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 791:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 792:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 793:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 794:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetDutyCycle(I2C_TypeDef *I2Cx, uint32_t DutyCycle)
 795:Core/Inc/stm32f4xx_ll_i2c.h **** {
 796:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, I2C_CCR_DUTY, DutyCycle);
 797:Core/Inc/stm32f4xx_ll_i2c.h **** }
 798:Core/Inc/stm32f4xx_ll_i2c.h **** 
 799:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 800:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the Duty cycle (Fast mode only).
 801:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CCR          DUTY          LL_I2C_GetDutyCycle
 802:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 803:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 804:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 805:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 806:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 807:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDutyCycle(I2C_TypeDef *I2Cx)
 808:Core/Inc/stm32f4xx_ll_i2c.h **** {
 809:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CCR, I2C_CCR_DUTY));
 810:Core/Inc/stm32f4xx_ll_i2c.h **** }
 811:Core/Inc/stm32f4xx_ll_i2c.h **** 
 812:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 813:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure the I2C master clock speed mode.
 814:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CCR          FS            LL_I2C_SetClockSpeedMode
 815:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 816:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  ClockSpeedMode This parameter can be one of the following values:
 817:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_STANDARD_MODE
 818:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_FAST_MODE
 819:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 820:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 821:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetClockSpeedMode(I2C_TypeDef *I2Cx, uint32_t ClockSpeedMode)
 822:Core/Inc/stm32f4xx_ll_i2c.h **** {
 823:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, I2C_CCR_FS, ClockSpeedMode);
 824:Core/Inc/stm32f4xx_ll_i2c.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 144


 825:Core/Inc/stm32f4xx_ll_i2c.h **** 
 826:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 827:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the the I2C master speed mode.
 828:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CCR          FS            LL_I2C_GetClockSpeedMode
 829:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 830:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 831:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_STANDARD_MODE
 832:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_FAST_MODE
 833:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 834:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockSpeedMode(I2C_TypeDef *I2Cx)
 835:Core/Inc/stm32f4xx_ll_i2c.h **** {
 836:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CCR, I2C_CCR_FS));
 837:Core/Inc/stm32f4xx_ll_i2c.h **** }
 838:Core/Inc/stm32f4xx_ll_i2c.h **** 
 839:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 840:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure the SCL, SDA rising time.
 841:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 842:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll TRISE        TRISE         LL_I2C_SetRiseTime
 843:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 844:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  RiseTime This parameter must be a value between Min_Data=0x02 and Max_Data=0x3F.
 845:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 846:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 847:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetRiseTime(I2C_TypeDef *I2Cx, uint32_t RiseTime)
 848:Core/Inc/stm32f4xx_ll_i2c.h **** {
 849:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, RiseTime);
 850:Core/Inc/stm32f4xx_ll_i2c.h **** }
 851:Core/Inc/stm32f4xx_ll_i2c.h **** 
 852:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 853:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the SCL, SDA rising time.
 854:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll TRISE        TRISE         LL_I2C_GetRiseTime
 855:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 856:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x02 and Max_Data=0x3F
 857:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 858:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetRiseTime(I2C_TypeDef *I2Cx)
 859:Core/Inc/stm32f4xx_ll_i2c.h **** {
 860:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TRISE, I2C_TRISE_TRISE));
 861:Core/Inc/stm32f4xx_ll_i2c.h **** }
 862:Core/Inc/stm32f4xx_ll_i2c.h **** 
 863:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 864:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure the SCL high and low period.
 865:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 866:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CCR          CCR           LL_I2C_SetClockPeriod
 867:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 868:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  ClockPeriod This parameter must be a value between Min_Data=0x004 and Max_Data=0xFFF, e
 869:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 870:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 871:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetClockPeriod(I2C_TypeDef *I2Cx, uint32_t ClockPeriod)
 872:Core/Inc/stm32f4xx_ll_i2c.h **** {
 873:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, I2C_CCR_CCR, ClockPeriod);
 874:Core/Inc/stm32f4xx_ll_i2c.h **** }
 875:Core/Inc/stm32f4xx_ll_i2c.h **** 
 876:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 877:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the SCL high and low period.
 878:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CCR          CCR           LL_I2C_GetClockPeriod
 879:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 880:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x004 and Max_Data=0xFFF, except in FAST DUTY mode where Min_Dat
 881:Core/Inc/stm32f4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 145


 882:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockPeriod(I2C_TypeDef *I2Cx)
 883:Core/Inc/stm32f4xx_ll_i2c.h **** {
 884:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CCR, I2C_CCR_CCR));
 885:Core/Inc/stm32f4xx_ll_i2c.h **** }
 886:Core/Inc/stm32f4xx_ll_i2c.h **** 
 887:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 888:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure the SCL speed.
 889:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 890:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          FREQ          LL_I2C_ConfigSpeed\n
 891:Core/Inc/stm32f4xx_ll_i2c.h ****   *         TRISE        TRISE         LL_I2C_ConfigSpeed\n
 892:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CCR          FS            LL_I2C_ConfigSpeed\n
 893:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CCR          DUTY          LL_I2C_ConfigSpeed\n
 894:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CCR          CCR           LL_I2C_ConfigSpeed
 895:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 896:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  PeriphClock Peripheral Clock (in Hz)
 897:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  ClockSpeed This parameter must be a value lower than 400kHz (in Hz).
 898:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  DutyCycle This parameter can be one of the following values:
 899:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 900:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 901:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 902:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 903:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpee
 904:Core/Inc/stm32f4xx_ll_i2c.h ****                                         uint32_t DutyCycle)
 905:Core/Inc/stm32f4xx_ll_i2c.h **** {
 906:Core/Inc/stm32f4xx_ll_i2c.h ****   register uint32_t freqrange = 0x0U;
 907:Core/Inc/stm32f4xx_ll_i2c.h ****   register uint32_t clockconfig = 0x0U;
 908:Core/Inc/stm32f4xx_ll_i2c.h **** 
 909:Core/Inc/stm32f4xx_ll_i2c.h ****   /* Compute frequency range */
 910:Core/Inc/stm32f4xx_ll_i2c.h ****   freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 911:Core/Inc/stm32f4xx_ll_i2c.h **** 
 912:Core/Inc/stm32f4xx_ll_i2c.h ****   /* Configure I2Cx: Frequency range register */
 913:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 914:Core/Inc/stm32f4xx_ll_i2c.h **** 
 915:Core/Inc/stm32f4xx_ll_i2c.h ****   /* Configure I2Cx: Rise Time register */
 916:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 917:Core/Inc/stm32f4xx_ll_i2c.h **** 
 918:Core/Inc/stm32f4xx_ll_i2c.h ****   /* Configure Speed mode, Duty Cycle and Clock control register value */
 919:Core/Inc/stm32f4xx_ll_i2c.h ****   if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 920:Core/Inc/stm32f4xx_ll_i2c.h ****   {
 921:Core/Inc/stm32f4xx_ll_i2c.h ****     /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
 922:Core/Inc/stm32f4xx_ll_i2c.h ****     clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 923:Core/Inc/stm32f4xx_ll_i2c.h ****                   __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 924:Core/Inc/stm32f4xx_ll_i2c.h ****                   DutyCycle;
 925:Core/Inc/stm32f4xx_ll_i2c.h ****   }
 926:Core/Inc/stm32f4xx_ll_i2c.h ****   else
 927:Core/Inc/stm32f4xx_ll_i2c.h ****   {
 928:Core/Inc/stm32f4xx_ll_i2c.h ****     /* Set Speed mode at standard for Clock Speed request in standard clock range */
 929:Core/Inc/stm32f4xx_ll_i2c.h ****     clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 930:Core/Inc/stm32f4xx_ll_i2c.h ****                   __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 931:Core/Inc/stm32f4xx_ll_i2c.h ****   }
 932:Core/Inc/stm32f4xx_ll_i2c.h **** 
 933:Core/Inc/stm32f4xx_ll_i2c.h ****   /* Configure I2Cx: Clock control register */
 934:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 935:Core/Inc/stm32f4xx_ll_i2c.h **** }
 936:Core/Inc/stm32f4xx_ll_i2c.h **** 
 937:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 938:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Configure peripheral mode.
ARM GAS  /tmp/cc3MI47k.s 			page 146


 939:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 940:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 941:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          SMBUS         LL_I2C_SetMode\n
 942:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR1          SMBTYPE       LL_I2C_SetMode\n
 943:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR1          ENARP         LL_I2C_SetMode
 944:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 945:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  PeripheralMode This parameter can be one of the following values:
 946:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 947:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 948:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 949:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 950:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 951:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 952:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
 953:Core/Inc/stm32f4xx_ll_i2c.h **** {
 954:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 955:Core/Inc/stm32f4xx_ll_i2c.h **** }
 956:Core/Inc/stm32f4xx_ll_i2c.h **** 
 957:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 958:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get peripheral mode.
 959:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 960:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 961:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          SMBUS         LL_I2C_GetMode\n
 962:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR1          SMBTYPE       LL_I2C_GetMode\n
 963:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR1          ENARP         LL_I2C_GetMode
 964:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 965:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 966:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 967:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 968:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 969:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 970:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 971:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx)
 972:Core/Inc/stm32f4xx_ll_i2c.h **** {
 973:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP));
 974:Core/Inc/stm32f4xx_ll_i2c.h **** }
 975:Core/Inc/stm32f4xx_ll_i2c.h **** 
 976:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 977:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable SMBus alert (Host or Device mode)
 978:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 979:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 980:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   SMBus Device mode:
 981:Core/Inc/stm32f4xx_ll_i2c.h ****   *         - SMBus Alert pin is drived low and
 982:Core/Inc/stm32f4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is enabled.
 983:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus Host mode:
 984:Core/Inc/stm32f4xx_ll_i2c.h ****   *         - SMBus Alert pin management is supported.
 985:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ALERT         LL_I2C_EnableSMBusAlert
 986:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 987:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
 988:Core/Inc/stm32f4xx_ll_i2c.h ****   */
 989:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)
 990:Core/Inc/stm32f4xx_ll_i2c.h **** {
 991:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ALERT);
 992:Core/Inc/stm32f4xx_ll_i2c.h **** }
 993:Core/Inc/stm32f4xx_ll_i2c.h **** 
 994:Core/Inc/stm32f4xx_ll_i2c.h **** /**
 995:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable SMBus alert (Host or Device mode)
ARM GAS  /tmp/cc3MI47k.s 			page 147


 996:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 997:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 998:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   SMBus Device mode:
 999:Core/Inc/stm32f4xx_ll_i2c.h ****   *         - SMBus Alert pin is not drived (can be used as a standard GPIO) and
1000:Core/Inc/stm32f4xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is disabled.
1001:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus Host mode:
1002:Core/Inc/stm32f4xx_ll_i2c.h ****   *         - SMBus Alert pin management is not supported.
1003:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ALERT         LL_I2C_DisableSMBusAlert
1004:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1005:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1006:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1007:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)
1008:Core/Inc/stm32f4xx_ll_i2c.h **** {
1009:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERT);
1010:Core/Inc/stm32f4xx_ll_i2c.h **** }
1011:Core/Inc/stm32f4xx_ll_i2c.h **** 
1012:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1013:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if SMBus alert (Host or Device mode) is enabled or disabled.
1014:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1015:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1016:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ALERT         LL_I2C_IsEnabledSMBusAlert
1017:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1018:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1019:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1020:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx)
1021:Core/Inc/stm32f4xx_ll_i2c.h **** {
1022:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_ALERT) == (I2C_CR1_ALERT));
1023:Core/Inc/stm32f4xx_ll_i2c.h **** }
1024:Core/Inc/stm32f4xx_ll_i2c.h **** 
1025:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1026:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable SMBus Packet Error Calculation (PEC).
1027:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1028:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1029:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ENPEC         LL_I2C_EnableSMBusPEC
1030:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1031:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1032:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1033:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)
1034:Core/Inc/stm32f4xx_ll_i2c.h **** {
1035:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ENPEC);
1036:Core/Inc/stm32f4xx_ll_i2c.h **** }
1037:Core/Inc/stm32f4xx_ll_i2c.h **** 
1038:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1039:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable SMBus Packet Error Calculation (PEC).
1040:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1041:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1042:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ENPEC         LL_I2C_DisableSMBusPEC
1043:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1044:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1045:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1046:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)
1047:Core/Inc/stm32f4xx_ll_i2c.h **** {
1048:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENPEC);
1049:Core/Inc/stm32f4xx_ll_i2c.h **** }
1050:Core/Inc/stm32f4xx_ll_i2c.h **** 
1051:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1052:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
ARM GAS  /tmp/cc3MI47k.s 			page 148


1053:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1054:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1055:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ENPEC         LL_I2C_IsEnabledSMBusPEC
1056:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1057:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1058:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1059:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx)
1060:Core/Inc/stm32f4xx_ll_i2c.h **** {
1061:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_ENPEC) == (I2C_CR1_ENPEC));
1062:Core/Inc/stm32f4xx_ll_i2c.h **** }
1063:Core/Inc/stm32f4xx_ll_i2c.h **** 
1064:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1065:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
1066:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1067:Core/Inc/stm32f4xx_ll_i2c.h **** 
1068:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_IT_Management IT_Management
1069:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
1070:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1071:Core/Inc/stm32f4xx_ll_i2c.h **** 
1072:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1073:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable TXE interrupt.
1074:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_TX\n
1075:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_EnableIT_TX
1076:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1077:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1078:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1079:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)
1080:Core/Inc/stm32f4xx_ll_i2c.h **** {
1081:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
1082:Core/Inc/stm32f4xx_ll_i2c.h **** }
1083:Core/Inc/stm32f4xx_ll_i2c.h **** 
1084:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1085:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable TXE interrupt.
1086:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_TX\n
1087:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_DisableIT_TX
1088:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1089:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1090:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1091:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
1092:Core/Inc/stm32f4xx_ll_i2c.h **** {
1093:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
1094:Core/Inc/stm32f4xx_ll_i2c.h **** }
1095:Core/Inc/stm32f4xx_ll_i2c.h **** 
1096:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1097:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if the TXE Interrupt is enabled or disabled.
1098:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_TX\n
1099:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_IsEnabledIT_TX
1100:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1101:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1102:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1103:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx)
1104:Core/Inc/stm32f4xx_ll_i2c.h **** {
1105:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN) == (I2C_CR2_ITEVTEN | I2C_CR2_ITBU
1106:Core/Inc/stm32f4xx_ll_i2c.h **** }
1107:Core/Inc/stm32f4xx_ll_i2c.h **** 
1108:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1109:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable RXNE interrupt.
ARM GAS  /tmp/cc3MI47k.s 			page 149


1110:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_RX\n
1111:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_EnableIT_RX
1112:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1113:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1114:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1115:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
1116:Core/Inc/stm32f4xx_ll_i2c.h **** {
1117:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
1118:Core/Inc/stm32f4xx_ll_i2c.h **** }
1119:Core/Inc/stm32f4xx_ll_i2c.h **** 
1120:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1121:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable RXNE interrupt.
1122:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_RX\n
1123:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_DisableIT_RX
1124:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1125:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1126:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1127:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
1128:Core/Inc/stm32f4xx_ll_i2c.h **** {
1129:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
1130:Core/Inc/stm32f4xx_ll_i2c.h **** }
1131:Core/Inc/stm32f4xx_ll_i2c.h **** 
1132:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1133:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if the RXNE Interrupt is enabled or disabled.
1134:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_RX\n
1135:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_IsEnabledIT_RX
1136:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1137:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1138:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1139:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx)
1140:Core/Inc/stm32f4xx_ll_i2c.h **** {
1141:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN) == (I2C_CR2_ITEVTEN | I2C_CR2_ITBU
1142:Core/Inc/stm32f4xx_ll_i2c.h **** }
1143:Core/Inc/stm32f4xx_ll_i2c.h **** 
1144:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1145:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable Events interrupts.
1146:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1147:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Start Bit (SB)
1148:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Address sent, Address matched (ADDR)
1149:Core/Inc/stm32f4xx_ll_i2c.h ****   *         10-bit header sent (ADD10)
1150:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Stop detection  (STOPF)
1151:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Byte transfer finished (BTF)
1152:Core/Inc/stm32f4xx_ll_i2c.h ****   *
1153:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt if Buffer interrupts are enabled too(using 
1154:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
1155:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
1156:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_EVT
1157:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1158:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1159:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1160:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_EVT(I2C_TypeDef *I2Cx)
1161:Core/Inc/stm32f4xx_ll_i2c.h **** {
1162:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
1163:Core/Inc/stm32f4xx_ll_i2c.h **** }
1164:Core/Inc/stm32f4xx_ll_i2c.h **** 
1165:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1166:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable Events interrupts.
ARM GAS  /tmp/cc3MI47k.s 			page 150


1167:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
1168:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Start Bit (SB)
1169:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Address sent, Address matched (ADDR)
1170:Core/Inc/stm32f4xx_ll_i2c.h ****   *         10-bit header sent (ADD10)
1171:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Stop detection  (STOPF)
1172:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Byte transfer finished (BTF)
1173:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
1174:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
1175:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_EVT
1176:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1177:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1178:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1179:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_EVT(I2C_TypeDef *I2Cx)
1180:Core/Inc/stm32f4xx_ll_i2c.h **** {
1181:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
1182:Core/Inc/stm32f4xx_ll_i2c.h **** }
1183:Core/Inc/stm32f4xx_ll_i2c.h **** 
1184:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1185:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if Events interrupts are enabled or disabled.
1186:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_EVT
1187:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1188:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1189:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1190:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_EVT(I2C_TypeDef *I2Cx)
1191:Core/Inc/stm32f4xx_ll_i2c.h **** {
1192:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN) == (I2C_CR2_ITEVTEN));
1193:Core/Inc/stm32f4xx_ll_i2c.h **** }
1194:Core/Inc/stm32f4xx_ll_i2c.h **** 
1195:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1196:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable Buffer interrupts.
1197:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Any of these Buffer events will generate interrupt if Events interrupts are enabled too
1198:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
1199:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
1200:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITBUFEN       LL_I2C_EnableIT_BUF
1201:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1202:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1203:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1204:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_BUF(I2C_TypeDef *I2Cx)
1205:Core/Inc/stm32f4xx_ll_i2c.h **** {
1206:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
1207:Core/Inc/stm32f4xx_ll_i2c.h **** }
1208:Core/Inc/stm32f4xx_ll_i2c.h **** 
1209:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1210:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable Buffer interrupts.
1211:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Any of these Buffer events will generate interrupt :
1212:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
1213:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
1214:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITBUFEN       LL_I2C_DisableIT_BUF
1215:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1216:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1217:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1218:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_BUF(I2C_TypeDef *I2Cx)
1219:Core/Inc/stm32f4xx_ll_i2c.h **** {
1220:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
1221:Core/Inc/stm32f4xx_ll_i2c.h **** }
1222:Core/Inc/stm32f4xx_ll_i2c.h **** 
1223:Core/Inc/stm32f4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 151


1224:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if Buffer interrupts are enabled or disabled.
1225:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITBUFEN       LL_I2C_IsEnabledIT_BUF
1226:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1227:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1228:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1229:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_BUF(I2C_TypeDef *I2Cx)
1230:Core/Inc/stm32f4xx_ll_i2c.h **** {
1231:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN) == (I2C_CR2_ITBUFEN));
1232:Core/Inc/stm32f4xx_ll_i2c.h **** }
1233:Core/Inc/stm32f4xx_ll_i2c.h **** 
1234:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1235:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable Error interrupts.
1236:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1237:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1238:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1239:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1240:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1241:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Acknowledge Failure(AF)
1242:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1243:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1244:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1245:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (SMBALERT)
1246:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITERREN       LL_I2C_EnableIT_ERR
1247:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1248:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1249:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1250:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
1251:Core/Inc/stm32f4xx_ll_i2c.h **** {
1252:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
1253:Core/Inc/stm32f4xx_ll_i2c.h **** }
1254:Core/Inc/stm32f4xx_ll_i2c.h **** 
1255:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1256:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable Error interrupts.
1257:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1258:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1259:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1260:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1261:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1262:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Acknowledge Failure(AF)
1263:Core/Inc/stm32f4xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1264:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1265:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1266:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus Alert pin event detection (SMBALERT)
1267:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITERREN       LL_I2C_DisableIT_ERR
1268:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1269:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1270:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1271:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)
1272:Core/Inc/stm32f4xx_ll_i2c.h **** {
1273:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
1274:Core/Inc/stm32f4xx_ll_i2c.h **** }
1275:Core/Inc/stm32f4xx_ll_i2c.h **** 
1276:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1277:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if Error interrupts are enabled or disabled.
1278:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          ITERREN       LL_I2C_IsEnabledIT_ERR
1279:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1280:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cc3MI47k.s 			page 152


1281:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1282:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx)
1283:Core/Inc/stm32f4xx_ll_i2c.h **** {
1284:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITERREN) == (I2C_CR2_ITERREN));
1285:Core/Inc/stm32f4xx_ll_i2c.h **** }
1286:Core/Inc/stm32f4xx_ll_i2c.h **** 
1287:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1288:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
1289:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1290:Core/Inc/stm32f4xx_ll_i2c.h **** 
1291:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_FLAG_management FLAG_management
1292:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
1293:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1294:Core/Inc/stm32f4xx_ll_i2c.h **** 
1295:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1296:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit data register empty flag.
1297:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1298:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1299:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
1300:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1301:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1302:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1303:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
1304:Core/Inc/stm32f4xx_ll_i2c.h **** {
1305:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
1306:Core/Inc/stm32f4xx_ll_i2c.h **** }
1307:Core/Inc/stm32f4xx_ll_i2c.h **** 
1308:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1309:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Byte Transfer Finished flag.
1310:Core/Inc/stm32f4xx_ll_i2c.h ****   *         RESET: When Data byte transfer not done.
1311:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When Data byte transfer succeeded.
1312:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          BTF           LL_I2C_IsActiveFlag_BTF
1313:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1314:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1315:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1316:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BTF(I2C_TypeDef *I2Cx)
1317:Core/Inc/stm32f4xx_ll_i2c.h **** {
1318:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_BTF) == (I2C_SR1_BTF));
1319:Core/Inc/stm32f4xx_ll_i2c.h **** }
1320:Core/Inc/stm32f4xx_ll_i2c.h **** 
1321:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1322:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Receive data register not empty flag.
1323:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: When Receive data register is read.
1324:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When the received data is copied in Receive data register.
1325:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
1326:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1327:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1328:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1329:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
1330:Core/Inc/stm32f4xx_ll_i2c.h **** {
1331:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
1332:Core/Inc/stm32f4xx_ll_i2c.h **** }
1333:Core/Inc/stm32f4xx_ll_i2c.h **** 
1334:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1335:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Start Bit (master mode).
1336:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: When No Start condition.
1337:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When Start condition is generated.
ARM GAS  /tmp/cc3MI47k.s 			page 153


1338:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          SB            LL_I2C_IsActiveFlag_SB
1339:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1340:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1341:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1342:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_SB(I2C_TypeDef *I2Cx)
1343:Core/Inc/stm32f4xx_ll_i2c.h **** {
1344:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_SB) == (I2C_SR1_SB));
1345:Core/Inc/stm32f4xx_ll_i2c.h **** }
1346:Core/Inc/stm32f4xx_ll_i2c.h **** 
1347:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1348:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Address sent (master mode) or Address matched flag (slave mode).
1349:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1350:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When the address is fully sent (master mode) or when the received slave address ma
1351:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
1352:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1353:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1354:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1355:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
1356:Core/Inc/stm32f4xx_ll_i2c.h **** {
1357:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
1358:Core/Inc/stm32f4xx_ll_i2c.h **** }
1359:Core/Inc/stm32f4xx_ll_i2c.h **** 
1360:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1361:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of 10-bit header sent (master mode).
1362:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: When no ADD10 event occured.
1363:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When the master has sent the first address byte (header).
1364:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          ADD10         LL_I2C_IsActiveFlag_ADD10
1365:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1366:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1367:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1368:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADD10(I2C_TypeDef *I2Cx)
1369:Core/Inc/stm32f4xx_ll_i2c.h **** {
1370:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_ADD10) == (I2C_SR1_ADD10));
1371:Core/Inc/stm32f4xx_ll_i2c.h **** }
1372:Core/Inc/stm32f4xx_ll_i2c.h **** 
1373:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1374:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Acknowledge failure flag.
1375:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: No acknowledge failure.
1376:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When an acknowledge failure is received after a byte transmission.
1377:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          AF            LL_I2C_IsActiveFlag_AF
1378:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1379:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1380:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1381:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_AF(I2C_TypeDef *I2Cx)
1382:Core/Inc/stm32f4xx_ll_i2c.h **** {
1383:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_AF) == (I2C_SR1_AF));
1384:Core/Inc/stm32f4xx_ll_i2c.h **** }
1385:Core/Inc/stm32f4xx_ll_i2c.h **** 
1386:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1387:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Stop detection flag (slave mode).
1388:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1389:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When a Stop condition is detected.
1390:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          STOPF         LL_I2C_IsActiveFlag_STOP
1391:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1392:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1393:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1394:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
ARM GAS  /tmp/cc3MI47k.s 			page 154


1395:Core/Inc/stm32f4xx_ll_i2c.h **** {
1396:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_STOPF) == (I2C_SR1_STOPF));
1397:Core/Inc/stm32f4xx_ll_i2c.h **** }
1398:Core/Inc/stm32f4xx_ll_i2c.h **** 
1399:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1400:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus error flag.
1401:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1402:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When a misplaced Start or Stop condition is detected.
1403:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          BERR          LL_I2C_IsActiveFlag_BERR
1404:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1405:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1406:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1407:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)
1408:Core/Inc/stm32f4xx_ll_i2c.h **** {
1409:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_BERR) == (I2C_SR1_BERR));
1410:Core/Inc/stm32f4xx_ll_i2c.h **** }
1411:Core/Inc/stm32f4xx_ll_i2c.h **** 
1412:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1413:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Arbitration lost flag.
1414:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1415:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When arbitration lost.
1416:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          ARLO          LL_I2C_IsActiveFlag_ARLO
1417:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1418:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1419:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1420:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)
1421:Core/Inc/stm32f4xx_ll_i2c.h **** {
1422:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_ARLO) == (I2C_SR1_ARLO));
1423:Core/Inc/stm32f4xx_ll_i2c.h **** }
1424:Core/Inc/stm32f4xx_ll_i2c.h **** 
1425:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1426:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Overrun/Underrun flag.
1427:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1428:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When an overrun/underrun error occurs (Clock Stretching Disabled).
1429:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          OVR           LL_I2C_IsActiveFlag_OVR
1430:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1431:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1432:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1433:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)
1434:Core/Inc/stm32f4xx_ll_i2c.h **** {
1435:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_OVR) == (I2C_SR1_OVR));
1436:Core/Inc/stm32f4xx_ll_i2c.h **** }
1437:Core/Inc/stm32f4xx_ll_i2c.h **** 
1438:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1439:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus PEC error flag in reception.
1440:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1441:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1442:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          PECERR        LL_I2C_IsActiveSMBusFlag_PECERR
1443:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1444:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1445:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1446:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
1447:Core/Inc/stm32f4xx_ll_i2c.h **** {
1448:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_PECERR) == (I2C_SR1_PECERR));
1449:Core/Inc/stm32f4xx_ll_i2c.h **** }
1450:Core/Inc/stm32f4xx_ll_i2c.h **** 
1451:Core/Inc/stm32f4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 155


1452:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Timeout detection flag.
1453:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1454:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1455:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          TIMEOUT       LL_I2C_IsActiveSMBusFlag_TIMEOUT
1456:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1457:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1458:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1459:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1460:Core/Inc/stm32f4xx_ll_i2c.h **** {
1461:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_TIMEOUT) == (I2C_SR1_TIMEOUT));
1462:Core/Inc/stm32f4xx_ll_i2c.h **** }
1463:Core/Inc/stm32f4xx_ll_i2c.h **** 
1464:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1465:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus alert flag.
1466:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1467:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1468:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          SMBALERT      LL_I2C_IsActiveSMBusFlag_ALERT
1469:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1470:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1471:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1472:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1473:Core/Inc/stm32f4xx_ll_i2c.h **** {
1474:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_SMBALERT) == (I2C_SR1_SMBALERT));
1475:Core/Inc/stm32f4xx_ll_i2c.h **** }
1476:Core/Inc/stm32f4xx_ll_i2c.h **** 
1477:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1478:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Bus Busy flag.
1479:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1480:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: When a Start condition is detected.
1481:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          BUSY          LL_I2C_IsActiveFlag_BUSY
1482:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1483:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1484:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1485:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)
1486:Core/Inc/stm32f4xx_ll_i2c.h **** {
1487:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_BUSY) == (I2C_SR2_BUSY));
1488:Core/Inc/stm32f4xx_ll_i2c.h **** }
1489:Core/Inc/stm32f4xx_ll_i2c.h **** 
1490:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1491:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Dual flag.
1492:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Received address matched with OAR1.
1493:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: Received address matched with OAR2.
1494:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          DUALF         LL_I2C_IsActiveFlag_DUAL
1495:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1496:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1497:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1498:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_DUAL(I2C_TypeDef *I2Cx)
1499:Core/Inc/stm32f4xx_ll_i2c.h **** {
1500:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_DUALF) == (I2C_SR2_DUALF));
1501:Core/Inc/stm32f4xx_ll_i2c.h **** }
1502:Core/Inc/stm32f4xx_ll_i2c.h **** 
1503:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1504:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Host address reception (Slave mode).
1505:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1506:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1507:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: No SMBus Host address
1508:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: SMBus Host address received.
ARM GAS  /tmp/cc3MI47k.s 			page 156


1509:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
1510:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          SMBHOST       LL_I2C_IsActiveSMBusFlag_SMBHOST
1511:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1512:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1513:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1514:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_SMBHOST(I2C_TypeDef *I2Cx)
1515:Core/Inc/stm32f4xx_ll_i2c.h **** {
1516:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_SMBHOST) == (I2C_SR2_SMBHOST));
1517:Core/Inc/stm32f4xx_ll_i2c.h **** }
1518:Core/Inc/stm32f4xx_ll_i2c.h **** 
1519:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1520:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Device default address reception (Slave mode).
1521:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1522:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1523:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: No SMBus Device default address
1524:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: SMBus Device default address received.
1525:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
1526:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          SMBDEFAULT    LL_I2C_IsActiveSMBusFlag_SMBDEFAULT
1527:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1528:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1529:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1530:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_SMBDEFAULT(I2C_TypeDef *I2Cx)
1531:Core/Inc/stm32f4xx_ll_i2c.h **** {
1532:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_SMBDEFAULT) == (I2C_SR2_SMBDEFAULT));
1533:Core/Inc/stm32f4xx_ll_i2c.h **** }
1534:Core/Inc/stm32f4xx_ll_i2c.h **** 
1535:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1536:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of General call address reception (Slave mode).
1537:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: No Generall call address
1538:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: General call address received.
1539:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
1540:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          GENCALL       LL_I2C_IsActiveFlag_GENCALL
1541:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1542:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1543:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1544:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_GENCALL(I2C_TypeDef *I2Cx)
1545:Core/Inc/stm32f4xx_ll_i2c.h **** {
1546:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_GENCALL) == (I2C_SR2_GENCALL));
1547:Core/Inc/stm32f4xx_ll_i2c.h **** }
1548:Core/Inc/stm32f4xx_ll_i2c.h **** 
1549:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1550:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the status of Master/Slave flag.
1551:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Slave Mode.
1552:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: Master Mode.
1553:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          MSL           LL_I2C_IsActiveFlag_MSL
1554:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1555:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1556:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1557:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_MSL(I2C_TypeDef *I2Cx)
1558:Core/Inc/stm32f4xx_ll_i2c.h **** {
1559:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_MSL) == (I2C_SR2_MSL));
1560:Core/Inc/stm32f4xx_ll_i2c.h **** }
1561:Core/Inc/stm32f4xx_ll_i2c.h **** 
1562:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1563:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear Address Matched flag.
1564:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Clearing this flag is done by a read access to the I2Cx_SR1
1565:Core/Inc/stm32f4xx_ll_i2c.h ****   *         register followed by a read access to the I2Cx_SR2 register.
ARM GAS  /tmp/cc3MI47k.s 			page 157


1566:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
1567:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1568:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1569:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1570:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
1571:Core/Inc/stm32f4xx_ll_i2c.h **** {
1572:Core/Inc/stm32f4xx_ll_i2c.h ****   __IO uint32_t tmpreg;
1573:Core/Inc/stm32f4xx_ll_i2c.h ****   tmpreg = I2Cx->SR1;
1574:Core/Inc/stm32f4xx_ll_i2c.h ****   (void) tmpreg;
1575:Core/Inc/stm32f4xx_ll_i2c.h ****   tmpreg = I2Cx->SR2;
1576:Core/Inc/stm32f4xx_ll_i2c.h ****   (void) tmpreg;
1577:Core/Inc/stm32f4xx_ll_i2c.h **** }
1578:Core/Inc/stm32f4xx_ll_i2c.h **** 
1579:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1580:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear Acknowledge failure flag.
1581:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          AF            LL_I2C_ClearFlag_AF
1582:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1583:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1584:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1585:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_AF(I2C_TypeDef *I2Cx)
1586:Core/Inc/stm32f4xx_ll_i2c.h **** {
1587:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_AF);
1588:Core/Inc/stm32f4xx_ll_i2c.h **** }
1589:Core/Inc/stm32f4xx_ll_i2c.h **** 
1590:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1591:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear Stop detection flag.
1592:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Clearing this flag is done by a read access to the I2Cx_SR1
1593:Core/Inc/stm32f4xx_ll_i2c.h ****   *         register followed by a write access to I2Cx_CR1 register.
1594:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          STOPF         LL_I2C_ClearFlag_STOP\n
1595:Core/Inc/stm32f4xx_ll_i2c.h ****   *         CR1          PE            LL_I2C_ClearFlag_STOP
1596:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1597:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1598:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1599:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
1600:Core/Inc/stm32f4xx_ll_i2c.h **** {
1601:Core/Inc/stm32f4xx_ll_i2c.h ****   __IO uint32_t tmpreg;
1602:Core/Inc/stm32f4xx_ll_i2c.h ****   tmpreg = I2Cx->SR1;
1603:Core/Inc/stm32f4xx_ll_i2c.h ****   (void) tmpreg;
1604:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PE);
1605:Core/Inc/stm32f4xx_ll_i2c.h **** }
1606:Core/Inc/stm32f4xx_ll_i2c.h **** 
1607:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1608:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear Bus error flag.
1609:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          BERR          LL_I2C_ClearFlag_BERR
1610:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1611:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1612:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1613:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
1614:Core/Inc/stm32f4xx_ll_i2c.h **** {
1615:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_BERR);
1616:Core/Inc/stm32f4xx_ll_i2c.h **** }
1617:Core/Inc/stm32f4xx_ll_i2c.h **** 
1618:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1619:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear Arbitration lost flag.
1620:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          ARLO          LL_I2C_ClearFlag_ARLO
1621:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1622:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/cc3MI47k.s 			page 158


1623:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1624:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
1625:Core/Inc/stm32f4xx_ll_i2c.h **** {
1626:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_ARLO);
1627:Core/Inc/stm32f4xx_ll_i2c.h **** }
1628:Core/Inc/stm32f4xx_ll_i2c.h **** 
1629:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1630:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear Overrun/Underrun flag.
1631:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          OVR           LL_I2C_ClearFlag_OVR
1632:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1633:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1634:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1635:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
1636:Core/Inc/stm32f4xx_ll_i2c.h **** {
1637:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_OVR);
1638:Core/Inc/stm32f4xx_ll_i2c.h **** }
1639:Core/Inc/stm32f4xx_ll_i2c.h **** 
1640:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1641:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear SMBus PEC error flag.
1642:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          PECERR        LL_I2C_ClearSMBusFlag_PECERR
1643:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1644:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1645:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1646:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
1647:Core/Inc/stm32f4xx_ll_i2c.h **** {
1648:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_PECERR);
1649:Core/Inc/stm32f4xx_ll_i2c.h **** }
1650:Core/Inc/stm32f4xx_ll_i2c.h **** 
1651:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1652:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear SMBus Timeout detection flag.
1653:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1654:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1655:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          TIMEOUT       LL_I2C_ClearSMBusFlag_TIMEOUT
1656:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1657:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1658:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1659:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1660:Core/Inc/stm32f4xx_ll_i2c.h **** {
1661:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_TIMEOUT);
1662:Core/Inc/stm32f4xx_ll_i2c.h **** }
1663:Core/Inc/stm32f4xx_ll_i2c.h **** 
1664:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1665:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Clear SMBus Alert flag.
1666:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1667:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1668:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR1          SMBALERT      LL_I2C_ClearSMBusFlag_ALERT
1669:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1670:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1671:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1672:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1673:Core/Inc/stm32f4xx_ll_i2c.h **** {
1674:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_SMBALERT);
1675:Core/Inc/stm32f4xx_ll_i2c.h **** }
1676:Core/Inc/stm32f4xx_ll_i2c.h **** 
1677:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1678:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
1679:Core/Inc/stm32f4xx_ll_i2c.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 159


1680:Core/Inc/stm32f4xx_ll_i2c.h **** 
1681:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Data_Management Data_Management
1682:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
1683:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1684:Core/Inc/stm32f4xx_ll_i2c.h **** 
1685:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1686:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable Reset of I2C peripheral.
1687:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          SWRST         LL_I2C_EnableReset
1688:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1689:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1690:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1691:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableReset(I2C_TypeDef *I2Cx)
1692:Core/Inc/stm32f4xx_ll_i2c.h **** {
1693:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_SWRST);
1694:Core/Inc/stm32f4xx_ll_i2c.h **** }
1695:Core/Inc/stm32f4xx_ll_i2c.h **** 
1696:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1697:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable Reset of I2C peripheral.
1698:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          SWRST         LL_I2C_DisableReset
1699:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1700:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1701:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1702:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableReset(I2C_TypeDef *I2Cx)
1703:Core/Inc/stm32f4xx_ll_i2c.h **** {
1704:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_SWRST);
1705:Core/Inc/stm32f4xx_ll_i2c.h **** }
1706:Core/Inc/stm32f4xx_ll_i2c.h **** 
1707:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1708:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if the I2C peripheral is under reset state or not.
1709:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          SWRST         LL_I2C_IsResetEnabled
1710:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1711:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1712:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1713:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsResetEnabled(I2C_TypeDef *I2Cx)
1714:Core/Inc/stm32f4xx_ll_i2c.h **** {
1715:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_SWRST) == (I2C_CR1_SWRST));
1716:Core/Inc/stm32f4xx_ll_i2c.h **** }
1717:Core/Inc/stm32f4xx_ll_i2c.h **** 
1718:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1719:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address 
1720:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Usage in Slave or Master mode.
1721:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          ACK           LL_I2C_AcknowledgeNextData
1722:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1723:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  TypeAcknowledge This parameter can be one of the following values:
1724:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ACK
1725:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_NACK
1726:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1727:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1728:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
1729:Core/Inc/stm32f4xx_ll_i2c.h **** {
1730:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
1731:Core/Inc/stm32f4xx_ll_i2c.h **** }
1732:Core/Inc/stm32f4xx_ll_i2c.h **** 
1733:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1734:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Generate a START or RESTART condition
1735:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   The START bit can be set even if bus is BUSY or I2C is in slave mode.
1736:Core/Inc/stm32f4xx_ll_i2c.h ****   *         This action has no effect when RELOAD is set.
ARM GAS  /tmp/cc3MI47k.s 			page 160


1737:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
1738:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1739:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1740:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1741:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
1742:Core/Inc/stm32f4xx_ll_i2c.h **** {
1743:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_START);
1744:Core/Inc/stm32f4xx_ll_i2c.h **** }
1745:Core/Inc/stm32f4xx_ll_i2c.h **** 
1746:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1747:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Generate a STOP condition after the current byte transfer (master mode).
1748:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
1749:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1750:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1751:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1752:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
1753:Core/Inc/stm32f4xx_ll_i2c.h **** {
1754:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
1755:Core/Inc/stm32f4xx_ll_i2c.h **** }
1756:Core/Inc/stm32f4xx_ll_i2c.h **** 
1757:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1758:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable bit POS (master/host mode).
1759:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   In that case, the ACK bit controls the (N)ACK of the next byte received or the PEC bit 
1760:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          POS           LL_I2C_EnableBitPOS
1761:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1762:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1763:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1764:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableBitPOS(I2C_TypeDef *I2Cx)
1765:Core/Inc/stm32f4xx_ll_i2c.h **** {
1766:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_POS);
1767:Core/Inc/stm32f4xx_ll_i2c.h **** }
1768:Core/Inc/stm32f4xx_ll_i2c.h **** 
1769:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1770:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable bit POS (master/host mode).
1771:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   In that case, the ACK bit controls the (N)ACK of the current byte received or the PEC b
1772:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          POS           LL_I2C_DisableBitPOS
1773:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1774:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1775:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1776:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableBitPOS(I2C_TypeDef *I2Cx)
1777:Core/Inc/stm32f4xx_ll_i2c.h **** {
1778:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_POS);
1779:Core/Inc/stm32f4xx_ll_i2c.h **** }
1780:Core/Inc/stm32f4xx_ll_i2c.h **** 
1781:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1782:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if bit POS  is enabled or disabled.
1783:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          POS           LL_I2C_IsEnabledBitPOS
1784:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1785:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1786:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1787:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledBitPOS(I2C_TypeDef *I2Cx)
1788:Core/Inc/stm32f4xx_ll_i2c.h **** {
1789:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_POS) == (I2C_CR1_POS));
1790:Core/Inc/stm32f4xx_ll_i2c.h **** }
1791:Core/Inc/stm32f4xx_ll_i2c.h **** 
1792:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1793:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Indicate the value of transfer direction.
ARM GAS  /tmp/cc3MI47k.s 			page 161


1794:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   RESET: Bus is in read transfer (peripheral point of view).
1795:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SET: Bus is in write transfer (peripheral point of view).
1796:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          TRA           LL_I2C_GetTransferDirection
1797:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1798:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
1799:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_WRITE
1800:Core/Inc/stm32f4xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_READ
1801:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1802:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx)
1803:Core/Inc/stm32f4xx_ll_i2c.h **** {
1804:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->SR2, I2C_SR2_TRA));
1805:Core/Inc/stm32f4xx_ll_i2c.h **** }
1806:Core/Inc/stm32f4xx_ll_i2c.h **** 
1807:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1808:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable DMA last transfer.
1809:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This action mean that next DMA EOT is the last transfer.
1810:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          LAST          LL_I2C_EnableLastDMA
1811:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1812:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1813:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1814:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableLastDMA(I2C_TypeDef *I2Cx)
1815:Core/Inc/stm32f4xx_ll_i2c.h **** {
1816:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_LAST);
1817:Core/Inc/stm32f4xx_ll_i2c.h **** }
1818:Core/Inc/stm32f4xx_ll_i2c.h **** 
1819:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1820:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable DMA last transfer.
1821:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This action mean that next DMA EOT is not the last transfer.
1822:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          LAST          LL_I2C_DisableLastDMA
1823:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1824:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1825:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1826:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableLastDMA(I2C_TypeDef *I2Cx)
1827:Core/Inc/stm32f4xx_ll_i2c.h **** {
1828:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_LAST);
1829:Core/Inc/stm32f4xx_ll_i2c.h **** }
1830:Core/Inc/stm32f4xx_ll_i2c.h **** 
1831:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1832:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if DMA last transfer is enabled or disabled.
1833:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR2          LAST          LL_I2C_IsEnabledLastDMA
1834:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1835:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1836:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1837:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledLastDMA(I2C_TypeDef *I2Cx)
1838:Core/Inc/stm32f4xx_ll_i2c.h **** {
1839:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_LAST) == (I2C_CR2_LAST));
1840:Core/Inc/stm32f4xx_ll_i2c.h **** }
1841:Core/Inc/stm32f4xx_ll_i2c.h **** 
1842:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1843:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Enable transfer or internal comparison of the SMBus Packet Error byte (transmission or 
1844:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1845:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1846:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   This feature is cleared by hardware when the PEC byte is transferred or compared,
1847:Core/Inc/stm32f4xx_ll_i2c.h ****   *         or by a START or STOP condition, it is also cleared by software.
1848:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          PEC           LL_I2C_EnableSMBusPECCompare
1849:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1850:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/cc3MI47k.s 			page 162


1851:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1852:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx)
1853:Core/Inc/stm32f4xx_ll_i2c.h **** {
1854:Core/Inc/stm32f4xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PEC);
1855:Core/Inc/stm32f4xx_ll_i2c.h **** }
1856:Core/Inc/stm32f4xx_ll_i2c.h **** 
1857:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1858:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Disable transfer or internal comparison of the SMBus Packet Error byte (transmission or
1859:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1860:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1861:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          PEC           LL_I2C_DisableSMBusPECCompare
1862:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1863:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1864:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1865:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusPECCompare(I2C_TypeDef *I2Cx)
1866:Core/Inc/stm32f4xx_ll_i2c.h **** {
1867:Core/Inc/stm32f4xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PEC);
1868:Core/Inc/stm32f4xx_ll_i2c.h **** }
1869:Core/Inc/stm32f4xx_ll_i2c.h **** 
1870:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1871:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Check if the SMBus Packet Error byte transfer or internal comparison is requested or no
1872:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1873:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1874:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll CR1          PEC           LL_I2C_IsEnabledSMBusPECCompare
1875:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1876:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1877:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1878:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx)
1879:Core/Inc/stm32f4xx_ll_i2c.h **** {
1880:Core/Inc/stm32f4xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_PEC) == (I2C_CR1_PEC));
1881:Core/Inc/stm32f4xx_ll_i2c.h **** }
1882:Core/Inc/stm32f4xx_ll_i2c.h **** 
1883:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1884:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Get the SMBus Packet Error byte calculated.
1885:Core/Inc/stm32f4xx_ll_i2c.h ****   * @note   Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1886:Core/Inc/stm32f4xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1887:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll SR2          PEC           LL_I2C_GetSMBusPEC
1888:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1889:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
1890:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1891:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx)
1892:Core/Inc/stm32f4xx_ll_i2c.h **** {
1893:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->SR2, I2C_SR2_PEC) >> I2C_SR2_PEC_Pos);
1894:Core/Inc/stm32f4xx_ll_i2c.h **** }
1895:Core/Inc/stm32f4xx_ll_i2c.h **** 
1896:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1897:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Read Receive Data register.
1898:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll DR           DR            LL_I2C_ReceiveData8
1899:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1900:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xFF
1901:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1902:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
1903:Core/Inc/stm32f4xx_ll_i2c.h **** {
1904:Core/Inc/stm32f4xx_ll_i2c.h ****   return (uint8_t)(READ_BIT(I2Cx->DR, I2C_DR_DR));
1905:Core/Inc/stm32f4xx_ll_i2c.h **** }
1906:Core/Inc/stm32f4xx_ll_i2c.h **** 
1907:Core/Inc/stm32f4xx_ll_i2c.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 163


1908:Core/Inc/stm32f4xx_ll_i2c.h ****   * @brief  Write in Transmit Data Register .
1909:Core/Inc/stm32f4xx_ll_i2c.h ****   * @rmtoll DR           DR            LL_I2C_TransmitData8
1910:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1911:Core/Inc/stm32f4xx_ll_i2c.h ****   * @param  Data Value between Min_Data=0x0 and Max_Data=0xFF
1912:Core/Inc/stm32f4xx_ll_i2c.h ****   * @retval None
1913:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1914:Core/Inc/stm32f4xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
1915:Core/Inc/stm32f4xx_ll_i2c.h **** {
1916:Core/Inc/stm32f4xx_ll_i2c.h ****   MODIFY_REG(I2Cx->DR, I2C_DR_DR, Data);
1917:Core/Inc/stm32f4xx_ll_i2c.h **** }
1918:Core/Inc/stm32f4xx_ll_i2c.h **** 
1919:Core/Inc/stm32f4xx_ll_i2c.h **** /**
1920:Core/Inc/stm32f4xx_ll_i2c.h ****   * @}
1921:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1922:Core/Inc/stm32f4xx_ll_i2c.h **** 
1923:Core/Inc/stm32f4xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
1924:Core/Inc/stm32f4xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Init Initialization and de-initialization functions
1925:Core/Inc/stm32f4xx_ll_i2c.h ****   * @{
1926:Core/Inc/stm32f4xx_ll_i2c.h ****   */
1927:Core/Inc/stm32f4xx_ll_i2c.h **** //---------------------I2C_NEW----------------------------
1928:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_ALL_PERIPH(PERIPH)      (((PERIPH) == I2C1) || \
1929:Core/Inc/stm32f4xx_ll_i2c.h ****                                        ((PERIPH) == I2C2) || \
1930:Core/Inc/stm32f4xx_ll_i2c.h ****                                        ((PERIPH) == I2C3))
1931:Core/Inc/stm32f4xx_ll_i2c.h **** 
1932:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_Mode_I2C                    ((uint16_t)0x0000)
1933:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_Mode_SMBusDevice            ((uint16_t)0x0002)  
1934:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_Mode_SMBusHost              ((uint16_t)0x000A)
1935:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || \
1936:Core/Inc/stm32f4xx_ll_i2c.h ****                           ((MODE) == I2C_Mode_SMBusDevice) || \
1937:Core/Inc/stm32f4xx_ll_i2c.h ****                           ((MODE) == I2C_Mode_SMBusHost))
1938:Core/Inc/stm32f4xx_ll_i2c.h **** 
1939:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_DutyCycle_16_9              ((uint16_t)0x4000) /*!< I2C fast mode Tlow/Thigh = 16/9 */
1940:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_DutyCycle_2                 ((uint16_t)0xBFFF) /*!< I2C fast mode Tlow/Thigh = 2 */
1941:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || ((CYCLE) == I2C_DutyCycle_2))
1942:Core/Inc/stm32f4xx_ll_i2c.h **** 
1943:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_Ack_Enable                  ((uint16_t)0x0400)
1944:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_Ack_Disable                 ((uint16_t)0x0000)
1945:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || \
1946:Core/Inc/stm32f4xx_ll_i2c.h ****                                 ((STATE) == I2C_Ack_Disable))
1947:Core/Inc/stm32f4xx_ll_i2c.h **** 
1948:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_AcknowledgedAddress_7bit    ((uint16_t)0x4000)
1949:Core/Inc/stm32f4xx_ll_i2c.h **** #define I2C_AcknowledgedAddress_10bit   ((uint16_t)0xC000)
1950:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || ((ADDRE
1951:Core/Inc/stm32f4xx_ll_i2c.h **** 
1952:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)
1953:Core/Inc/stm32f4xx_ll_i2c.h **** 
1954:Core/Inc/stm32f4xx_ll_i2c.h **** #define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <=400000))
1955:Core/Inc/stm32f4xx_ll_i2c.h **** 
1956:Core/Inc/stm32f4xx_ll_i2c.h **** void LL_I2C_Init(I2C_TypeDef* I2Cx, LL_I2C_InitTypeDef* I2C_InitStruct)
1957:Core/Inc/stm32f4xx_ll_i2c.h **** {
 199              		.loc 2 1957 0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 16
 202              		@ frame_needed = 0, uses_anonymous_args = 0
 203              	.LVL35:
 204 0000 70B5     		push	{r4, r5, r6, lr}
 205              	.LCFI3:
ARM GAS  /tmp/cc3MI47k.s 			page 164


 206              		.cfi_def_cfa_offset 16
 207              		.cfi_offset 4, -16
 208              		.cfi_offset 5, -12
 209              		.cfi_offset 6, -8
 210              		.cfi_offset 14, -4
 211 0002 84B0     		sub	sp, sp, #16
 212              	.LCFI4:
 213              		.cfi_def_cfa_offset 32
 214 0004 0446     		mov	r4, r0
 215 0006 0D46     		mov	r5, r1
 216              	.LVL36:
1958:Core/Inc/stm32f4xx_ll_i2c.h ****      uint16_t tmpreg = 0, freqrange = 0;
1959:Core/Inc/stm32f4xx_ll_i2c.h ****      uint16_t result = 0x04;
1960:Core/Inc/stm32f4xx_ll_i2c.h ****      uint32_t pclk1 = 8000000;
1961:Core/Inc/stm32f4xx_ll_i2c.h ****      LL_RCC_ClocksTypeDef  rcc_clocks;
1962:Core/Inc/stm32f4xx_ll_i2c.h ****      /* Check the parameters */
1963:Core/Inc/stm32f4xx_ll_i2c.h ****      assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1964:Core/Inc/stm32f4xx_ll_i2c.h ****      assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->ClockSpeed)     );
1965:Core/Inc/stm32f4xx_ll_i2c.h ****      assert_param(IS_I2C_MODE(I2C_InitStruct->Mode));
1966:Core/Inc/stm32f4xx_ll_i2c.h ****      assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->DutyCycle));
1967:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
1968:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->Ack));
1969:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->AcknowledgedAddress));
1970:Core/Inc/stm32f4xx_ll_i2c.h **** /*---------------------------- I2Cx CR2 Configuration -----------     -------------*/
1971:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get the I2Cx CR2 value */
1972:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg = I2Cx->CR2;
 217              		.loc 2 1972 0
 218 0008 4668     		ldr	r6, [r0, #4]
 219 000a B6B2     		uxth	r6, r6
 220              	.LVL37:
1973:Core/Inc/stm32f4xx_ll_i2c.h **** /* Clear frequency FREQ[5:0] bits */
1974:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 221              		.loc 2 1974 0
 222 000c 26F03F06 		bic	r6, r6, #63
 223              	.LVL38:
 224 0010 B6B2     		uxth	r6, r6
 225              	.LVL39:
1975:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get pclk1 frequency value */
1976:Core/Inc/stm32f4xx_ll_i2c.h ****     LL_RCC_GetClocksFreq(&rcc_clocks);
 226              		.loc 2 1976 0
 227 0012 6846     		mov	r0, sp
 228              	.LVL40:
 229 0014 FFF7FEFF 		bl	LL_RCC_GetClocksFreq
 230              	.LVL41:
1977:Core/Inc/stm32f4xx_ll_i2c.h ****     pclk1 = rcc_clocks.PCLK1_Frequency;
 231              		.loc 2 1977 0
 232 0018 0299     		ldr	r1, [sp, #8]
 233              	.LVL42:
1978:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set frequency bits depending on pclk1 value */
1979:Core/Inc/stm32f4xx_ll_i2c.h ****     freqrange = (uint16_t)(pclk1 / 1000000);
 234              		.loc 2 1979 0
 235 001a 2C4B     		ldr	r3, .L24
 236 001c A3FB0123 		umull	r2, r3, r3, r1
 237 0020 9B0C     		lsrs	r3, r3, #18
 238              	.LVL43:
1980:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg |= freqrange;
 239              		.loc 2 1980 0
ARM GAS  /tmp/cc3MI47k.s 			page 165


 240 0022 1E43     		orrs	r6, r6, r3
 241              	.LVL44:
1981:Core/Inc/stm32f4xx_ll_i2c.h **** /* Write to I2Cx CR2 */
1982:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->CR2 = tmpreg;
 242              		.loc 2 1982 0
 243 0024 6660     		str	r6, [r4, #4]
1983:Core/Inc/stm32f4xx_ll_i2c.h **** /*---------------------------- I2Cx CCR Configuration ------------------------*/
1984:Core/Inc/stm32f4xx_ll_i2c.h **** /* Disable the selected I2C peripheral to configure TRISE */
1985:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 244              		.loc 2 1985 0
 245 0026 2268     		ldr	r2, [r4]
 246 0028 22F00102 		bic	r2, r2, #1
 247 002c 1204     		lsls	r2, r2, #16
 248 002e 120C     		lsrs	r2, r2, #16
 249 0030 2260     		str	r2, [r4]
 250              	.LVL45:
1986:Core/Inc/stm32f4xx_ll_i2c.h **** /* Reset tmpreg value */
1987:Core/Inc/stm32f4xx_ll_i2c.h **** /* Clear F/S, DUTY and CCR[11:0] bits */
1988:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg = 0;
1989:Core/Inc/stm32f4xx_ll_i2c.h **** 
1990:Core/Inc/stm32f4xx_ll_i2c.h **** /* Configure speed in standard mode */
1991:Core/Inc/stm32f4xx_ll_i2c.h ****     if (I2C_InitStruct->ClockSpeed <= 100000)
 251              		.loc 2 1991 0
 252 0032 6A68     		ldr	r2, [r5, #4]
 253 0034 2648     		ldr	r0, .L24+4
 254 0036 8242     		cmp	r2, r0
 255 0038 1FD8     		bhi	.L15
1992:Core/Inc/stm32f4xx_ll_i2c.h ****     {
1993:Core/Inc/stm32f4xx_ll_i2c.h **** /* Standard mode speed calculate */
1994:Core/Inc/stm32f4xx_ll_i2c.h ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->ClockSpeed << 1));
 256              		.loc 2 1994 0
 257 003a 5200     		lsls	r2, r2, #1
 258 003c B1FBF2F2 		udiv	r2, r1, r2
 259 0040 92B2     		uxth	r2, r2
 260              	.LVL46:
1995:Core/Inc/stm32f4xx_ll_i2c.h **** /* Test if CCR value is under 0x4*/
1996:Core/Inc/stm32f4xx_ll_i2c.h ****     if (result < 0x04)
 261              		.loc 2 1996 0
 262 0042 032A     		cmp	r2, #3
 263 0044 00D8     		bhi	.L16
1997:Core/Inc/stm32f4xx_ll_i2c.h ****     {
1998:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set minimum allowed value */
1999:Core/Inc/stm32f4xx_ll_i2c.h ****     result = 0x04;
 264              		.loc 2 1999 0
 265 0046 0422     		movs	r2, #4
 266              	.LVL47:
 267              	.L16:
2000:Core/Inc/stm32f4xx_ll_i2c.h **** }
2001:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set speed value for standard mode */
2002:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg |= result;
2003:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set Maximum Rise Time for standard mode */
2004:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->TRISE = freqrange + 1;
 268              		.loc 2 2004 0
 269 0048 0133     		adds	r3, r3, #1
 270              	.LVL48:
 271 004a 2362     		str	r3, [r4, #32]
 272              	.LVL49:
ARM GAS  /tmp/cc3MI47k.s 			page 166


 273              	.L17:
2005:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2006:Core/Inc/stm32f4xx_ll_i2c.h **** /* Configure speed in fast mode */
2007:Core/Inc/stm32f4xx_ll_i2c.h **** /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral input clock) must 
2008:Core/Inc/stm32f4xx_ll_i2c.h ****     else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
2009:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2010:Core/Inc/stm32f4xx_ll_i2c.h ****     if (I2C_InitStruct->DutyCycle == I2C_DutyCycle_2)
2011:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2012:Core/Inc/stm32f4xx_ll_i2c.h **** /* Fast mode speed calculate: Tlow/Thigh = 2 */
2013:Core/Inc/stm32f4xx_ll_i2c.h ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->ClockSpeed * 3));
2014:Core/Inc/stm32f4xx_ll_i2c.h **** }
2015:Core/Inc/stm32f4xx_ll_i2c.h ****     else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
2016:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2017:Core/Inc/stm32f4xx_ll_i2c.h **** /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
2018:Core/Inc/stm32f4xx_ll_i2c.h ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->ClockSpeed * 25));
2019:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set DUTY bit */
2020:Core/Inc/stm32f4xx_ll_i2c.h ****     result |= I2C_DutyCycle_16_9;
2021:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2022:Core/Inc/stm32f4xx_ll_i2c.h ****  
2023:Core/Inc/stm32f4xx_ll_i2c.h **** /* Test if CCR value is under 0x1*/
2024:Core/Inc/stm32f4xx_ll_i2c.h ****     if ((result & I2C_CCR_CCR) == 0)
2025:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2026:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set minimum allowed value */
2027:Core/Inc/stm32f4xx_ll_i2c.h ****     result |= (uint16_t)0x0001;
2028:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2029:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set speed value and set F/S bit for fast mode */
2030:Core/Inc/stm32f4xx_ll_i2c.h **** tmpreg |= (uint16_t)(result | I2C_CCR_FS);
2031:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set Maximum Rise Time for fast mode */
2032:Core/Inc/stm32f4xx_ll_i2c.h **** I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);
2033:Core/Inc/stm32f4xx_ll_i2c.h **** }
2034:Core/Inc/stm32f4xx_ll_i2c.h **** 
2035:Core/Inc/stm32f4xx_ll_i2c.h **** /* Write to I2Cx CCR */
2036:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->CCR = tmpreg;
 274              		.loc 2 2036 0
 275 004c E261     		str	r2, [r4, #28]
2037:Core/Inc/stm32f4xx_ll_i2c.h **** /* Enable the selected I2C peripheral */
2038:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->CR1 |= I2C_CR1_PE;
 276              		.loc 2 2038 0
 277 004e 2368     		ldr	r3, [r4]
 278 0050 43F00103 		orr	r3, r3, #1
 279 0054 2360     		str	r3, [r4]
2039:Core/Inc/stm32f4xx_ll_i2c.h **** 
2040:Core/Inc/stm32f4xx_ll_i2c.h **** /*---------------------------- I2Cx CR1 Configuration ------------------------*/
2041:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get the I2Cx CR1 value */
2042:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg = I2Cx->CR1;
 280              		.loc 2 2042 0
 281 0056 2368     		ldr	r3, [r4]
 282 0058 9BB2     		uxth	r3, r3
 283              	.LVL50:
2043:Core/Inc/stm32f4xx_ll_i2c.h **** /* Clear ACK, SMBTYPE and  SMBUS bits */
2044:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg &= CR1_CLEAR_MASK;
 284              		.loc 2 2044 0
 285 005a 23F48163 		bic	r3, r3, #1032
 286              	.LVL51:
 287 005e 23F00203 		bic	r3, r3, #2
 288              	.LVL52:
2045:Core/Inc/stm32f4xx_ll_i2c.h **** /* Configure I2Cx: mode and acknowledgement */
ARM GAS  /tmp/cc3MI47k.s 			page 167


2046:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
2047:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set ACK bit according to I2C_Ack value */
2048:Core/Inc/stm32f4xx_ll_i2c.h ****     tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->Mode | I2C_InitStruct->Ack);
 289              		.loc 2 2048 0
 290 0062 AA68     		ldr	r2, [r5, #8]
 291 0064 E969     		ldr	r1, [r5, #28]
 292 0066 0A43     		orrs	r2, r2, r1
 293 0068 92B2     		uxth	r2, r2
 294 006a 1343     		orrs	r3, r3, r2
 295              	.LVL53:
2049:Core/Inc/stm32f4xx_ll_i2c.h **** /* Write to I2Cx CR1 */
2050:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->CR1 = tmpreg;
 296              		.loc 2 2050 0
 297 006c 2360     		str	r3, [r4]
2051:Core/Inc/stm32f4xx_ll_i2c.h ****  
2052:Core/Inc/stm32f4xx_ll_i2c.h **** /*---------------------------- I2Cx OAR1 Configuration -----------------------*/
2053:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set I2Cx Own Address1 and acknowledged address */
2054:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->OAR1 = (I2C_InitStruct->AcknowledgedAddress | I2C_InitStruct->OwnAddress1);
 298              		.loc 2 2054 0
 299 006e 2B6A     		ldr	r3, [r5, #32]
 300              	.LVL54:
 301 0070 2A69     		ldr	r2, [r5, #16]
 302 0072 1343     		orrs	r3, r3, r2
 303 0074 A360     		str	r3, [r4, #8]
 304              	.LVL55:
2055:Core/Inc/stm32f4xx_ll_i2c.h ****     } 
 305              		.loc 2 2055 0
 306 0076 04B0     		add	sp, sp, #16
 307              	.LCFI5:
 308              		.cfi_remember_state
 309              		.cfi_def_cfa_offset 16
 310              		@ sp needed
 311 0078 70BD     		pop	{r4, r5, r6, pc}
 312              	.LVL56:
 313              	.L15:
 314              	.LCFI6:
 315              		.cfi_restore_state
2010:Core/Inc/stm32f4xx_ll_i2c.h ****     {
 316              		.loc 2 2010 0
 317 007a EE68     		ldr	r6, [r5, #12]
 318 007c 4BF6FF70 		movw	r0, #49151
 319 0080 8642     		cmp	r6, r0
 320 0082 1DD0     		beq	.L23
2018:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set DUTY bit */
 321              		.loc 2 2018 0
 322 0084 02EB8202 		add	r2, r2, r2, lsl #2
 323 0088 02EB8202 		add	r2, r2, r2, lsl #2
 324 008c B1FBF2F2 		udiv	r2, r1, r2
 325 0090 92B2     		uxth	r2, r2
 326              	.LVL57:
2020:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 327              		.loc 2 2020 0
 328 0092 42F48042 		orr	r2, r2, #16384
 329              	.LVL58:
 330              	.L19:
2024:Core/Inc/stm32f4xx_ll_i2c.h ****     {
 331              		.loc 2 2024 0
ARM GAS  /tmp/cc3MI47k.s 			page 168


 332 0096 C2F30B01 		ubfx	r1, r2, #0, #12
 333              	.LVL59:
 334 009a 09B9     		cbnz	r1, .L20
2027:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 335              		.loc 2 2027 0
 336 009c 42F00102 		orr	r2, r2, #1
 337              	.LVL60:
 338              	.L20:
2030:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set Maximum Rise Time for fast mode */
 339              		.loc 2 2030 0
 340 00a0 42F40042 		orr	r2, r2, #32768
 341              	.LVL61:
2032:Core/Inc/stm32f4xx_ll_i2c.h **** }
 342              		.loc 2 2032 0
 343 00a4 4FF49671 		mov	r1, #300
 344 00a8 03FB01F3 		mul	r3, r3, r1
 345              	.LVL62:
 346 00ac 0949     		ldr	r1, .L24+8
 347 00ae 81FB0301 		smull	r0, r1, r1, r3
 348 00b2 DB17     		asrs	r3, r3, #31
 349 00b4 C3EBA113 		rsb	r3, r3, r1, asr #6
 350 00b8 0133     		adds	r3, r3, #1
 351 00ba 9BB2     		uxth	r3, r3
 352 00bc 2362     		str	r3, [r4, #32]
 353 00be C5E7     		b	.L17
 354              	.LVL63:
 355              	.L23:
2013:Core/Inc/stm32f4xx_ll_i2c.h **** }
 356              		.loc 2 2013 0
 357 00c0 02EB4202 		add	r2, r2, r2, lsl #1
 358 00c4 B1FBF2F2 		udiv	r2, r1, r2
 359 00c8 92B2     		uxth	r2, r2
 360              	.LVL64:
 361 00ca E4E7     		b	.L19
 362              	.L25:
 363              		.align	2
 364              	.L24:
 365 00cc 83DE1B43 		.word	1125899907
 366 00d0 A0860100 		.word	100000
 367 00d4 D34D6210 		.word	274877907
 368              		.cfi_endproc
 369              	.LFE965:
 371              		.section	.text.I2C_GenerateSTART,"ax",%progbits
 372              		.align	1
 373              		.global	I2C_GenerateSTART
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 377              		.fpu fpv4-sp-d16
 379              	I2C_GenerateSTART:
 380              	.LFB966:
2056:Core/Inc/stm32f4xx_ll_i2c.h **** 
2057:Core/Inc/stm32f4xx_ll_i2c.h **** /**
2058:Core/Inc/stm32f4xx_ll_i2c.h **** * @brief  Fills each I2C_InitStruct member with its default val  ue.
2059:Core/Inc/stm32f4xx_ll_i2c.h **** * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structu     re which will be initialized.
2060:Core/Inc/stm32f4xx_ll_i2c.h **** * @retval None
2061:Core/Inc/stm32f4xx_ll_i2c.h **** */
ARM GAS  /tmp/cc3MI47k.s 			page 169


2062:Core/Inc/stm32f4xx_ll_i2c.h **** 
2063:Core/Inc/stm32f4xx_ll_i2c.h **** //-----------------------------------------------------------
2064:Core/Inc/stm32f4xx_ll_i2c.h **** 
2065:Core/Inc/stm32f4xx_ll_i2c.h **** //--------------------MPU6050_I2C---------------------------
2066:Core/Inc/stm32f4xx_ll_i2c.h **** #define FLAG_MASK         ((uint32_t)0x00FFFFFF)
2067:Core/Inc/stm32f4xx_ll_i2c.h **** 
2068:Core/Inc/stm32f4xx_ll_i2c.h **** void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
2069:Core/Inc/stm32f4xx_ll_i2c.h **** { 
 381              		.loc 2 2069 0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              		@ link register save eliminated.
 386              	.LVL65:
2070:Core/Inc/stm32f4xx_ll_i2c.h ****  /* Check the parameters */
2071:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2072:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_FUNCTIONAL_STATE(NewState));
2073:Core/Inc/stm32f4xx_ll_i2c.h ****     if (NewState != DISABLE)
 387              		.loc 2 2073 0
 388 0000 31B9     		cbnz	r1, .L29
2074:Core/Inc/stm32f4xx_ll_i2c.h ****     { 
2075:Core/Inc/stm32f4xx_ll_i2c.h **** /* Generate a START condition */
2076:Core/Inc/stm32f4xx_ll_i2c.h ****         I2Cx->CR1 |= I2C_CR1_START;
2077:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2078:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2079:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2080:Core/Inc/stm32f4xx_ll_i2c.h ****     /* Disable the START condition generation */
2081:Core/Inc/stm32f4xx_ll_i2c.h ****         I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 389              		.loc 2 2081 0
 390 0002 0368     		ldr	r3, [r0]
 391 0004 23F48073 		bic	r3, r3, #256
 392 0008 1B04     		lsls	r3, r3, #16
 393 000a 1B0C     		lsrs	r3, r3, #16
 394 000c 0360     		str	r3, [r0]
 395 000e 7047     		bx	lr
 396              	.L29:
2076:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 397              		.loc 2 2076 0
 398 0010 0368     		ldr	r3, [r0]
 399 0012 43F48073 		orr	r3, r3, #256
 400 0016 0360     		str	r3, [r0]
 401 0018 7047     		bx	lr
 402              		.cfi_endproc
 403              	.LFE966:
 405              		.section	.text.I2C_CheckEvent,"ax",%progbits
 406              		.align	1
 407              		.global	I2C_CheckEvent
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	I2C_CheckEvent:
 414              	.LFB967:
2082:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2083:Core/Inc/stm32f4xx_ll_i2c.h **** }
2084:Core/Inc/stm32f4xx_ll_i2c.h **** 
2085:Core/Inc/stm32f4xx_ll_i2c.h **** ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
ARM GAS  /tmp/cc3MI47k.s 			page 170


2086:Core/Inc/stm32f4xx_ll_i2c.h **** {
 415              		.loc 2 2086 0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              		@ link register save eliminated.
 420              	.LVL66:
2087:Core/Inc/stm32f4xx_ll_i2c.h ****     uint32_t lastevent = 0;
2088:Core/Inc/stm32f4xx_ll_i2c.h ****     uint32_t flag1 = 0, flag2 = 0;
2089:Core/Inc/stm32f4xx_ll_i2c.h ****     ErrorStatus status = ERROR;
2090:Core/Inc/stm32f4xx_ll_i2c.h ****  
2091:Core/Inc/stm32f4xx_ll_i2c.h **** /* Check the parameters */
2092:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2093:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_EVENT(I2C_EVENT));
2094:Core/Inc/stm32f4xx_ll_i2c.h ****  
2095:Core/Inc/stm32f4xx_ll_i2c.h **** /* Read the I2Cx status register */
2096:Core/Inc/stm32f4xx_ll_i2c.h **** 
2097:Core/Inc/stm32f4xx_ll_i2c.h ****     flag1 = I2Cx->SR1;
 421              		.loc 2 2097 0
 422 0000 4369     		ldr	r3, [r0, #20]
 423              	.LVL67:
2098:Core/Inc/stm32f4xx_ll_i2c.h ****     flag2 = I2Cx->SR2;
 424              		.loc 2 2098 0
 425 0002 8269     		ldr	r2, [r0, #24]
 426              	.LVL68:
2099:Core/Inc/stm32f4xx_ll_i2c.h ****     flag2 = flag2 << 16;
2100:Core/Inc/stm32f4xx_ll_i2c.h ****  
2101:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get the last event value from I2C status register */
2102:Core/Inc/stm32f4xx_ll_i2c.h ****     lastevent = (flag1 | flag2) & FLAG_MASK;
 427              		.loc 2 2102 0
 428 0004 43EA0243 		orr	r3, r3, r2, lsl #16
 429              	.LVL69:
 430 0008 23F07F43 		bic	r3, r3, #-16777216
 431              	.LVL70:
2103:Core/Inc/stm32f4xx_ll_i2c.h ****  
2104:Core/Inc/stm32f4xx_ll_i2c.h **** /* Check whether the last event contains the I2C_EVENT */
2105:Core/Inc/stm32f4xx_ll_i2c.h ****     if ((lastevent & I2C_EVENT) == I2C_EVENT)
 432              		.loc 2 2105 0
 433 000c 31EA0303 		bics	r3, r1, r3
 434              	.LVL71:
 435 0010 01D0     		beq	.L33
2106:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2107:Core/Inc/stm32f4xx_ll_i2c.h **** /* SUCCESS: last event is equal to I2C_EVENT */
2108:Core/Inc/stm32f4xx_ll_i2c.h ****         status = SUCCESS;
2109:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2110:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2111:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2112:Core/Inc/stm32f4xx_ll_i2c.h **** /* ERROR: last event is different from I2C_EVENT */
2113:Core/Inc/stm32f4xx_ll_i2c.h ****         status = ERROR;
 436              		.loc 2 2113 0
 437 0012 0120     		movs	r0, #1
 438              	.LVL72:
2114:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2115:Core/Inc/stm32f4xx_ll_i2c.h **** /* Return status */
2116:Core/Inc/stm32f4xx_ll_i2c.h ****     return status;
2117:Core/Inc/stm32f4xx_ll_i2c.h **** }
 439              		.loc 2 2117 0
ARM GAS  /tmp/cc3MI47k.s 			page 171


 440 0014 7047     		bx	lr
 441              	.LVL73:
 442              	.L33:
2108:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 443              		.loc 2 2108 0
 444 0016 0020     		movs	r0, #0
 445              	.LVL74:
 446 0018 7047     		bx	lr
 447              		.cfi_endproc
 448              	.LFE967:
 450              		.section	.text.I2C_Send7bitAddress,"ax",%progbits
 451              		.align	1
 452              		.global	I2C_Send7bitAddress
 453              		.syntax unified
 454              		.thumb
 455              		.thumb_func
 456              		.fpu fpv4-sp-d16
 458              	I2C_Send7bitAddress:
 459              	.LFB968:
2118:Core/Inc/stm32f4xx_ll_i2c.h **** 
2119:Core/Inc/stm32f4xx_ll_i2c.h **** void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
2120:Core/Inc/stm32f4xx_ll_i2c.h **** {
 460              		.loc 2 2120 0
 461              		.cfi_startproc
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464              		@ link register save eliminated.
 465              	.LVL75:
2121:Core/Inc/stm32f4xx_ll_i2c.h ****   /* Check the parameters */
2122:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2123:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_DIRECTION(I2C_Direction));
2124:Core/Inc/stm32f4xx_ll_i2c.h **** /* Test on the direction to set/reset the read/write bit */
2125:Core/Inc/stm32f4xx_ll_i2c.h ****     if (I2C_Direction != I2C_Direction_Transmitter)
 466              		.loc 2 2125 0
 467 0000 1AB9     		cbnz	r2, .L37
2126:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2127:Core/Inc/stm32f4xx_ll_i2c.h **** /* Set the address bit0 for read */
2128:Core/Inc/stm32f4xx_ll_i2c.h ****         Address |= I2C_OAR1_ADD0;
2129:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2130:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2131:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2132:Core/Inc/stm32f4xx_ll_i2c.h **** /* Reset the address bit0 for write */
2133:Core/Inc/stm32f4xx_ll_i2c.h ****         Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 468              		.loc 2 2133 0
 469 0002 01F0FE01 		and	r1, r1, #254
 470              	.LVL76:
 471              	.L36:
2134:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2135:Core/Inc/stm32f4xx_ll_i2c.h **** /* Send the address */
2136:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->DR = Address;
 472              		.loc 2 2136 0
 473 0006 0161     		str	r1, [r0, #16]
 474 0008 7047     		bx	lr
 475              	.L37:
2128:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 476              		.loc 2 2128 0
 477 000a 41F00101 		orr	r1, r1, #1
ARM GAS  /tmp/cc3MI47k.s 			page 172


 478              	.LVL77:
 479 000e FAE7     		b	.L36
 480              		.cfi_endproc
 481              	.LFE968:
 483              		.section	.text.I2C_AcknowledgeConfig,"ax",%progbits
 484              		.align	1
 485              		.global	I2C_AcknowledgeConfig
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 489              		.fpu fpv4-sp-d16
 491              	I2C_AcknowledgeConfig:
 492              	.LFB969:
2137:Core/Inc/stm32f4xx_ll_i2c.h **** }
2138:Core/Inc/stm32f4xx_ll_i2c.h **** 
2139:Core/Inc/stm32f4xx_ll_i2c.h **** void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
2140:Core/Inc/stm32f4xx_ll_i2c.h **** {
 493              		.loc 2 2140 0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497              		@ link register save eliminated.
 498              	.LVL78:
2141:Core/Inc/stm32f4xx_ll_i2c.h **** /* Check the parameters */
2142:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2143:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_FUNCTIONAL_STATE(NewState));
2144:Core/Inc/stm32f4xx_ll_i2c.h ****     if (NewState != DISABLE)
 499              		.loc 2 2144 0
 500 0000 31B9     		cbnz	r1, .L41
2145:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2146:Core/Inc/stm32f4xx_ll_i2c.h **** /* Enable the acknowledgement */
2147:Core/Inc/stm32f4xx_ll_i2c.h ****         I2Cx->CR1 |= I2C_CR1_ACK;
2148:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2149:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2150:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2151:Core/Inc/stm32f4xx_ll_i2c.h **** /* Disable the acknowledgement */
2152:Core/Inc/stm32f4xx_ll_i2c.h ****         I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 501              		.loc 2 2152 0
 502 0002 0368     		ldr	r3, [r0]
 503 0004 23F48063 		bic	r3, r3, #1024
 504 0008 1B04     		lsls	r3, r3, #16
 505 000a 1B0C     		lsrs	r3, r3, #16
 506 000c 0360     		str	r3, [r0]
 507 000e 7047     		bx	lr
 508              	.L41:
2147:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 509              		.loc 2 2147 0
 510 0010 0368     		ldr	r3, [r0]
 511 0012 43F48063 		orr	r3, r3, #1024
 512 0016 0360     		str	r3, [r0]
 513 0018 7047     		bx	lr
 514              		.cfi_endproc
 515              	.LFE969:
 517              		.section	.text.I2C_SendData,"ax",%progbits
 518              		.align	1
 519              		.global	I2C_SendData
 520              		.syntax unified
ARM GAS  /tmp/cc3MI47k.s 			page 173


 521              		.thumb
 522              		.thumb_func
 523              		.fpu fpv4-sp-d16
 525              	I2C_SendData:
 526              	.LFB970:
2153:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2154:Core/Inc/stm32f4xx_ll_i2c.h **** }
2155:Core/Inc/stm32f4xx_ll_i2c.h **** 
2156:Core/Inc/stm32f4xx_ll_i2c.h **** void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
2157:Core/Inc/stm32f4xx_ll_i2c.h **** {
 527              		.loc 2 2157 0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 0
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531              		@ link register save eliminated.
 532              	.LVL79:
2158:Core/Inc/stm32f4xx_ll_i2c.h **** /* Check the parameters */
2159:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2160:Core/Inc/stm32f4xx_ll_i2c.h **** /* Write in the DR register the data to be sent */
2161:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->DR = Data;
 533              		.loc 2 2161 0
 534 0000 0161     		str	r1, [r0, #16]
 535 0002 7047     		bx	lr
 536              		.cfi_endproc
 537              	.LFE970:
 539              		.section	.text.I2C_GenerateSTOP,"ax",%progbits
 540              		.align	1
 541              		.global	I2C_GenerateSTOP
 542              		.syntax unified
 543              		.thumb
 544              		.thumb_func
 545              		.fpu fpv4-sp-d16
 547              	I2C_GenerateSTOP:
 548              	.LFB971:
2162:Core/Inc/stm32f4xx_ll_i2c.h **** }
2163:Core/Inc/stm32f4xx_ll_i2c.h **** 
2164:Core/Inc/stm32f4xx_ll_i2c.h **** void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState     )
2165:Core/Inc/stm32f4xx_ll_i2c.h **** { 
 549              		.loc 2 2165 0
 550              		.cfi_startproc
 551              		@ args = 0, pretend = 0, frame = 0
 552              		@ frame_needed = 0, uses_anonymous_args = 0
 553              		@ link register save eliminated.
 554              	.LVL80:
2166:Core/Inc/stm32f4xx_ll_i2c.h ****     /* Check the parameters */
2167:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2168:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_FUNCTIONAL_STATE(NewState));
2169:Core/Inc/stm32f4xx_ll_i2c.h ****     if (NewState != DISABLE)
 555              		.loc 2 2169 0
 556 0000 31B9     		cbnz	r1, .L46
2170:Core/Inc/stm32f4xx_ll_i2c.h ****     { 
2171:Core/Inc/stm32f4xx_ll_i2c.h **** /* Generate a STOP condition */
2172:Core/Inc/stm32f4xx_ll_i2c.h ****         I2Cx->CR1 |= I2C_CR1_STOP;
2173:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2174:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2175:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2176:Core/Inc/stm32f4xx_ll_i2c.h **** /* Disable the STOP condition generation */
ARM GAS  /tmp/cc3MI47k.s 			page 174


2177:Core/Inc/stm32f4xx_ll_i2c.h ****         I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 557              		.loc 2 2177 0
 558 0002 0368     		ldr	r3, [r0]
 559 0004 23F40073 		bic	r3, r3, #512
 560 0008 1B04     		lsls	r3, r3, #16
 561 000a 1B0C     		lsrs	r3, r3, #16
 562 000c 0360     		str	r3, [r0]
 563 000e 7047     		bx	lr
 564              	.L46:
2172:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 565              		.loc 2 2172 0
 566 0010 0368     		ldr	r3, [r0]
 567 0012 43F40073 		orr	r3, r3, #512
 568 0016 0360     		str	r3, [r0]
 569 0018 7047     		bx	lr
 570              		.cfi_endproc
 571              	.LFE971:
 573              		.section	.text.I2C_GetFlagStatus,"ax",%progbits
 574              		.align	1
 575              		.global	I2C_GetFlagStatus
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 579              		.fpu fpv4-sp-d16
 581              	I2C_GetFlagStatus:
 582              	.LFB972:
2178:Core/Inc/stm32f4xx_ll_i2c.h ****     } 
2179:Core/Inc/stm32f4xx_ll_i2c.h **** }
2180:Core/Inc/stm32f4xx_ll_i2c.h **** 
2181:Core/Inc/stm32f4xx_ll_i2c.h **** FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG     )
2182:Core/Inc/stm32f4xx_ll_i2c.h **** {
 583              		.loc 2 2182 0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 8
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587              		@ link register save eliminated.
 588              	.LVL81:
 589 0000 82B0     		sub	sp, sp, #8
 590              	.LCFI7:
 591              		.cfi_def_cfa_offset 8
 592              	.LVL82:
2183:Core/Inc/stm32f4xx_ll_i2c.h ****     FlagStatus bitstatus = RESET;
2184:Core/Inc/stm32f4xx_ll_i2c.h ****     __IO uint32_t i2creg = 0, i2cxbase = 0;
 593              		.loc 2 2184 0
 594 0002 0023     		movs	r3, #0
 595 0004 0193     		str	r3, [sp, #4]
 596 0006 0093     		str	r3, [sp]
2185:Core/Inc/stm32f4xx_ll_i2c.h ****  
2186:Core/Inc/stm32f4xx_ll_i2c.h **** /* Check the parameters */
2187:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2188:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
2189:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get the I2Cx peripheral base address */
2190:Core/Inc/stm32f4xx_ll_i2c.h ****     i2cxbase = (uint32_t)I2Cx;
 597              		.loc 2 2190 0
 598 0008 0090     		str	r0, [sp]
2191:Core/Inc/stm32f4xx_ll_i2c.h **** 
2192:Core/Inc/stm32f4xx_ll_i2c.h **** /* Read flag register index */
ARM GAS  /tmp/cc3MI47k.s 			page 175


2193:Core/Inc/stm32f4xx_ll_i2c.h ****     i2creg = I2C_FLAG >> 28;
 599              		.loc 2 2193 0
 600 000a 0B0F     		lsrs	r3, r1, #28
 601 000c 0193     		str	r3, [sp, #4]
2194:Core/Inc/stm32f4xx_ll_i2c.h **** 
2195:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get bit[23:0] of the flag */
2196:Core/Inc/stm32f4xx_ll_i2c.h ****     I2C_FLAG &= FLAG_MASK;
 602              		.loc 2 2196 0
 603 000e 21F07F41 		bic	r1, r1, #-16777216
 604              	.LVL83:
2197:Core/Inc/stm32f4xx_ll_i2c.h **** 
2198:Core/Inc/stm32f4xx_ll_i2c.h ****     if(i2creg != 0)
 605              		.loc 2 2198 0
 606 0012 019B     		ldr	r3, [sp, #4]
 607 0014 4BB1     		cbz	r3, .L48
2199:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2200:Core/Inc/stm32f4xx_ll_i2c.h ****     /* Get the I2Cx SR1 register address */
2201:Core/Inc/stm32f4xx_ll_i2c.h ****     i2cxbase += 0x14;
 608              		.loc 2 2201 0
 609 0016 009B     		ldr	r3, [sp]
 610 0018 1433     		adds	r3, r3, #20
 611 001a 0093     		str	r3, [sp]
 612              	.L49:
2202:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2203:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2204:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2205:Core/Inc/stm32f4xx_ll_i2c.h **** /* Flag in I2Cx SR2 Register */
2206:Core/Inc/stm32f4xx_ll_i2c.h ****         I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
2207:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get the I2Cx SR2 register address */
2208:Core/Inc/stm32f4xx_ll_i2c.h ****         i2cxbase += 0x18;
2209:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2210:Core/Inc/stm32f4xx_ll_i2c.h **** 
2211:Core/Inc/stm32f4xx_ll_i2c.h ****     if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 613              		.loc 2 2211 0
 614 001c 009B     		ldr	r3, [sp]
 615 001e 1B68     		ldr	r3, [r3]
 616 0020 1942     		tst	r1, r3
 617 0022 07D1     		bne	.L53
2212:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2213:Core/Inc/stm32f4xx_ll_i2c.h **** /* I2C_FLAG is set */
2214:Core/Inc/stm32f4xx_ll_i2c.h ****     bitstatus = SET;
2215:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2216:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2217:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2218:Core/Inc/stm32f4xx_ll_i2c.h **** /* I2C_FLAG is reset */
2219:Core/Inc/stm32f4xx_ll_i2c.h ****         bitstatus = RESET;
 618              		.loc 2 2219 0
 619 0024 0020     		movs	r0, #0
 620              	.LVL84:
 621              	.L50:
2220:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2221:Core/Inc/stm32f4xx_ll_i2c.h **** 
2222:Core/Inc/stm32f4xx_ll_i2c.h **** /* Return the I2C_FLAG status */
2223:Core/Inc/stm32f4xx_ll_i2c.h ****     return  bitstatus;
2224:Core/Inc/stm32f4xx_ll_i2c.h **** }
 622              		.loc 2 2224 0
 623 0026 02B0     		add	sp, sp, #8
ARM GAS  /tmp/cc3MI47k.s 			page 176


 624              	.LCFI8:
 625              		.cfi_remember_state
 626              		.cfi_def_cfa_offset 0
 627              		@ sp needed
 628 0028 7047     		bx	lr
 629              	.LVL85:
 630              	.L48:
 631              	.LCFI9:
 632              		.cfi_restore_state
2206:Core/Inc/stm32f4xx_ll_i2c.h **** /* Get the I2Cx SR2 register address */
 633              		.loc 2 2206 0
 634 002a 090C     		lsrs	r1, r1, #16
 635              	.LVL86:
2208:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 636              		.loc 2 2208 0
 637 002c 009B     		ldr	r3, [sp]
 638 002e 1833     		adds	r3, r3, #24
 639 0030 0093     		str	r3, [sp]
 640 0032 F3E7     		b	.L49
 641              	.L53:
2214:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 642              		.loc 2 2214 0
 643 0034 0120     		movs	r0, #1
 644              	.LVL87:
 645 0036 F6E7     		b	.L50
 646              		.cfi_endproc
 647              	.LFE972:
 649              		.section	.text.I2C_Cmd,"ax",%progbits
 650              		.align	1
 651              		.global	I2C_Cmd
 652              		.syntax unified
 653              		.thumb
 654              		.thumb_func
 655              		.fpu fpv4-sp-d16
 657              	I2C_Cmd:
 658              	.LFB973:
2225:Core/Inc/stm32f4xx_ll_i2c.h **** 
2226:Core/Inc/stm32f4xx_ll_i2c.h **** void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
2227:Core/Inc/stm32f4xx_ll_i2c.h **** {
 659              		.loc 2 2227 0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		@ link register save eliminated.
 664              	.LVL88:
2228:Core/Inc/stm32f4xx_ll_i2c.h **** /* Check the parameters */
2229:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2230:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_FUNCTIONAL_STATE(NewState));
2231:Core/Inc/stm32f4xx_ll_i2c.h ****     if (NewState != DISABLE)
 665              		.loc 2 2231 0
 666 0000 31B9     		cbnz	r1, .L57
2232:Core/Inc/stm32f4xx_ll_i2c.h ****     {
2233:Core/Inc/stm32f4xx_ll_i2c.h **** /* Enable the selected I2C peripheral */
2234:Core/Inc/stm32f4xx_ll_i2c.h ****     I2Cx->CR1 |= I2C_CR1_PE;
2235:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2236:Core/Inc/stm32f4xx_ll_i2c.h ****     else
2237:Core/Inc/stm32f4xx_ll_i2c.h ****     {
ARM GAS  /tmp/cc3MI47k.s 			page 177


2238:Core/Inc/stm32f4xx_ll_i2c.h **** /* Disable the selected I2C peripheral */
2239:Core/Inc/stm32f4xx_ll_i2c.h ****         I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 667              		.loc 2 2239 0
 668 0002 0368     		ldr	r3, [r0]
 669 0004 23F00103 		bic	r3, r3, #1
 670 0008 1B04     		lsls	r3, r3, #16
 671 000a 1B0C     		lsrs	r3, r3, #16
 672 000c 0360     		str	r3, [r0]
 673 000e 7047     		bx	lr
 674              	.L57:
2234:Core/Inc/stm32f4xx_ll_i2c.h ****     }
 675              		.loc 2 2234 0
 676 0010 0368     		ldr	r3, [r0]
 677 0012 43F00103 		orr	r3, r3, #1
 678 0016 0360     		str	r3, [r0]
 679 0018 7047     		bx	lr
 680              		.cfi_endproc
 681              	.LFE973:
 683              		.section	.text.I2C_ReceiveData,"ax",%progbits
 684              		.align	1
 685              		.global	I2C_ReceiveData
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 689              		.fpu fpv4-sp-d16
 691              	I2C_ReceiveData:
 692              	.LFB974:
2240:Core/Inc/stm32f4xx_ll_i2c.h ****     }
2241:Core/Inc/stm32f4xx_ll_i2c.h **** }
2242:Core/Inc/stm32f4xx_ll_i2c.h **** 
2243:Core/Inc/stm32f4xx_ll_i2c.h **** uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
2244:Core/Inc/stm32f4xx_ll_i2c.h **** {
 693              		.loc 2 2244 0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		@ link register save eliminated.
 698              	.LVL89:
2245:Core/Inc/stm32f4xx_ll_i2c.h **** /* Check the parameters */
2246:Core/Inc/stm32f4xx_ll_i2c.h ****     assert_param(IS_I2C_ALL_PERIPH(I2Cx));
2247:Core/Inc/stm32f4xx_ll_i2c.h **** /* Return the data in the DR register */
2248:Core/Inc/stm32f4xx_ll_i2c.h ****     return (uint8_t)I2Cx->DR;
 699              		.loc 2 2248 0
 700 0000 0069     		ldr	r0, [r0, #16]
 701              	.LVL90:
2249:Core/Inc/stm32f4xx_ll_i2c.h **** }
 702              		.loc 2 2249 0
 703 0002 C0B2     		uxtb	r0, r0
 704 0004 7047     		bx	lr
 705              		.cfi_endproc
 706              	.LFE974:
 708              		.section	.text.MPU6050_I2C_Init,"ax",%progbits
 709              		.align	1
 710              		.global	MPU6050_I2C_Init
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
ARM GAS  /tmp/cc3MI47k.s 			page 178


 714              		.fpu fpv4-sp-d16
 716              	MPU6050_I2C_Init:
 717              	.LFB990:
 718              		.file 3 "Core/Src/MPU6050.c"
   1:Core/Src/MPU6050.c **** //MPU6050 I2C library for ARM STM32F103xx Microcontrollers - Main source file
   2:Core/Src/MPU6050.c **** //Has bit, byte and buffer I2C R/W functions
   3:Core/Src/MPU6050.c **** // 23/05/2012 by Harinadha Reddy Chintalapalli <harinath.ec@gmail.com>
   4:Core/Src/MPU6050.c **** // Changelog:
   5:Core/Src/MPU6050.c **** //     2012-05-23 - initial release. Thanks to Jeff Rowberg <jeff@rowberg.net> for his AVR/Arduino
   6:Core/Src/MPU6050.c **** //                  based MPU6050 development which inspired me & taken as reference to develop thi
   7:Core/Src/MPU6050.c **** /* ============================================================================================
   8:Core/Src/MPU6050.c ****  MPU6050 device I2C library code for ARM STM32F103xx is placed under the MIT license
   9:Core/Src/MPU6050.c ****  Copyright (c) 2012 Harinadha Reddy Chintalapalli
  10:Core/Src/MPU6050.c **** 
  11:Core/Src/MPU6050.c ****  Permission is hereby granted, free of charge, to any person obtaining a copy
  12:Core/Src/MPU6050.c ****  of this software and associated documentation files (the "Software"), to deal
  13:Core/Src/MPU6050.c ****  in the Software without restriction, including without limitation the rights
  14:Core/Src/MPU6050.c ****  to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
  15:Core/Src/MPU6050.c ****  copies of the Software, and to permit persons to whom the Software is
  16:Core/Src/MPU6050.c ****  furnished to do so, subject to the following conditions:
  17:Core/Src/MPU6050.c **** 
  18:Core/Src/MPU6050.c ****  The above copyright notice and this permission notice shall be included in
  19:Core/Src/MPU6050.c ****  all copies or substantial portions of the Software.
  20:Core/Src/MPU6050.c **** 
  21:Core/Src/MPU6050.c ****  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  22:Core/Src/MPU6050.c ****  IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  23:Core/Src/MPU6050.c ****  FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  24:Core/Src/MPU6050.c ****  AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  25:Core/Src/MPU6050.c ****  LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  26:Core/Src/MPU6050.c ****  OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
  27:Core/Src/MPU6050.c ****  THE SOFTWARE.
  28:Core/Src/MPU6050.c ****  ================================================================================================
  29:Core/Src/MPU6050.c ****  */
  30:Core/Src/MPU6050.c **** 
  31:Core/Src/MPU6050.c **** /* Includes */
  32:Core/Src/MPU6050.c **** #include "MPU6050.h"
  33:Core/Src/MPU6050.c **** 
  34:Core/Src/MPU6050.c **** /** @defgroup MPU6050_Library
  35:Core/Src/MPU6050.c ****  * @{
  36:Core/Src/MPU6050.c ****  */
  37:Core/Src/MPU6050.c **** 
  38:Core/Src/MPU6050.c **** /** Power on and prepare for general usage.
  39:Core/Src/MPU6050.c ****  * This will activate the device and take it out of sleep mode (which must be done
  40:Core/Src/MPU6050.c ****  * after start-up). This function also sets both the accelerometer and the gyroscope
  41:Core/Src/MPU6050.c ****  * to their most sensitive settings, namely +/- 2g and +/- 250 degrees/sec, and sets
  42:Core/Src/MPU6050.c ****  * the clock source to use the X Gyro for reference, which is slightly better than
  43:Core/Src/MPU6050.c ****  * the default internal clock source.
  44:Core/Src/MPU6050.c ****  */
  45:Core/Src/MPU6050.c **** void MPU6050_Initialize()
  46:Core/Src/MPU6050.c **** {
  47:Core/Src/MPU6050.c ****     MPU6050_SetClockSource(MPU6050_CLOCK_PLL_XGYRO);
  48:Core/Src/MPU6050.c ****     MPU6050_SetFullScaleGyroRange(MPU6050_GYRO_FS_250);
  49:Core/Src/MPU6050.c ****     MPU6050_SetFullScaleAccelRange(MPU6050_ACCEL_FS_2);
  50:Core/Src/MPU6050.c ****     MPU6050_SetSleepModeStatus(DISABLE);
  51:Core/Src/MPU6050.c **** }
  52:Core/Src/MPU6050.c **** 
  53:Core/Src/MPU6050.c **** /** Verify the I2C connection.
ARM GAS  /tmp/cc3MI47k.s 			page 179


  54:Core/Src/MPU6050.c ****  * Make sure the device is connected and responds as expected.
  55:Core/Src/MPU6050.c ****  * @return True if connection is valid, FALSE otherwise
  56:Core/Src/MPU6050.c ****  */
  57:Core/Src/MPU6050.c **** _Bool MPU6050_TestConnection()
  58:Core/Src/MPU6050.c **** {
  59:Core/Src/MPU6050.c ****     return MPU6050_GetDeviceID() == 0x34 ? bool(1) : bool(0); //0b110100; 8-bit representation in h
  60:Core/Src/MPU6050.c **** }
  61:Core/Src/MPU6050.c **** // WHO_AM_I register
  62:Core/Src/MPU6050.c **** 
  63:Core/Src/MPU6050.c **** /** Get Device ID.
  64:Core/Src/MPU6050.c ****  * This register is used to verify the identity of the device (0b110100).
  65:Core/Src/MPU6050.c ****  * @return Device ID (should be 0x68, 104 dec, 150 oct)
  66:Core/Src/MPU6050.c ****  * @see MPU6050_RA_WHO_AM_I
  67:Core/Src/MPU6050.c ****  * @see MPU6050_WHO_AM_I_BIT
  68:Core/Src/MPU6050.c ****  * @see MPU6050_WHO_AM_I_LENGTH
  69:Core/Src/MPU6050.c ****  */
  70:Core/Src/MPU6050.c **** void MPU6050_GetDeviceID()
  71:Core/Src/MPU6050.c **** {
  72:Core/Src/MPU6050.c ****     uint8_t tmp;
  73:Core/Src/MPU6050.c ****     MPU6050_ReadBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, MPU6050_WHO_AM_I_BIT, MPU6050_WH
  74:Core/Src/MPU6050.c ****     return tmp;
  75:Core/Src/MPU6050.c **** }
  76:Core/Src/MPU6050.c **** 
  77:Core/Src/MPU6050.c **** /** Set clock source setting.
  78:Core/Src/MPU6050.c ****  * An internal 8MHz oscillator, gyroscope based clock, or external sources can
  79:Core/Src/MPU6050.c ****  * be selected as the MPU-60X0 clock source. When the internal 8 MHz oscillator
  80:Core/Src/MPU6050.c ****  * or an external source is chosen as the clock source, the MPU-60X0 can operate
  81:Core/Src/MPU6050.c ****  * in low power modes with the gyroscopes disabled.
  82:Core/Src/MPU6050.c ****  *
  83:Core/Src/MPU6050.c ****  * Upon power up, the MPU-60X0 clock source defaults to the internal oscillator.
  84:Core/Src/MPU6050.c ****  * However, it is highly recommended that the device be configured to use one of
  85:Core/Src/MPU6050.c ****  * the gyroscopes (or an external clock source) as the clock reference for
  86:Core/Src/MPU6050.c ****  * improved stability. The clock source can be selected according to the following table:
  87:Core/Src/MPU6050.c ****  *
  88:Core/Src/MPU6050.c ****  * <pre>
  89:Core/Src/MPU6050.c ****  * CLK_SEL | Clock Source
  90:Core/Src/MPU6050.c ****  * --------+--------------------------------------
  91:Core/Src/MPU6050.c ****  * 0       | Internal oscillator
  92:Core/Src/MPU6050.c ****  * 1       | PLL with X Gyro reference
  93:Core/Src/MPU6050.c ****  * 2       | PLL with Y Gyro reference
  94:Core/Src/MPU6050.c ****  * 3       | PLL with Z Gyro reference
  95:Core/Src/MPU6050.c ****  * 4       | PLL with external 32.768kHz reference
  96:Core/Src/MPU6050.c ****  * 5       | PLL with external 19.2MHz reference
  97:Core/Src/MPU6050.c ****  * 6       | Reserved
  98:Core/Src/MPU6050.c ****  * 7       | Stops the clock and keeps the timing generator in reset
  99:Core/Src/MPU6050.c ****  * </pre>
 100:Core/Src/MPU6050.c ****  *
 101:Core/Src/MPU6050.c ****  * @param source New clock source setting
 102:Core/Src/MPU6050.c ****  * @see MPU6050_GetClockSource()
 103:Core/Src/MPU6050.c ****  * @see MPU6050_RA_PWR_MGMT_1
 104:Core/Src/MPU6050.c ****  * @see MPU6050_PWR1_CLKSEL_BIT
 105:Core/Src/MPU6050.c ****  * @see MPU6050_PWR1_CLKSEL_LENGTH
 106:Core/Src/MPU6050.c ****  */
 107:Core/Src/MPU6050.c **** void MPU6050_SetClockSource(uint8_t source)
 108:Core/Src/MPU6050.c **** {
 109:Core/Src/MPU6050.c ****     MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6
 110:Core/Src/MPU6050.c **** }
ARM GAS  /tmp/cc3MI47k.s 			page 180


 111:Core/Src/MPU6050.c **** 
 112:Core/Src/MPU6050.c **** /** Set full-scale gyroscope range.
 113:Core/Src/MPU6050.c ****  * @param range New full-scale gyroscope range value
 114:Core/Src/MPU6050.c ****  * @see MPU6050_GetFullScaleGyroRange()
 115:Core/Src/MPU6050.c ****  * @see MPU6050_GYRO_FS_250
 116:Core/Src/MPU6050.c ****  * @see MPU6050_RA_GYRO_CONFIG
 117:Core/Src/MPU6050.c ****  * @see MPU6050_GCONFIG_FS_SEL_BIT
 118:Core/Src/MPU6050.c ****  * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 119:Core/Src/MPU6050.c ****  */
 120:Core/Src/MPU6050.c **** void MPU6050_SetFullScaleGyroRange(uint8_t range)
 121:Core/Src/MPU6050.c **** {
 122:Core/Src/MPU6050.c ****     MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, 
 123:Core/Src/MPU6050.c **** }
 124:Core/Src/MPU6050.c **** 
 125:Core/Src/MPU6050.c **** // GYRO_CONFIG register
 126:Core/Src/MPU6050.c **** 
 127:Core/Src/MPU6050.c **** /** Get full-scale gyroscope range.
 128:Core/Src/MPU6050.c ****  * The FS_SEL parameter allows setting the full-scale range of the gyro sensors,
 129:Core/Src/MPU6050.c ****  * as described in the table below.
 130:Core/Src/MPU6050.c ****  *
 131:Core/Src/MPU6050.c ****  * <pre>
 132:Core/Src/MPU6050.c ****  * 0 = +/- 250 degrees/sec
 133:Core/Src/MPU6050.c ****  * 1 = +/- 500 degrees/sec
 134:Core/Src/MPU6050.c ****  * 2 = +/- 1000 degrees/sec
 135:Core/Src/MPU6050.c ****  * 3 = +/- 2000 degrees/sec
 136:Core/Src/MPU6050.c ****  * </pre>
 137:Core/Src/MPU6050.c ****  *
 138:Core/Src/MPU6050.c ****  * @return Current full-scale gyroscope range setting
 139:Core/Src/MPU6050.c ****  * @see MPU6050_GYRO_FS_250
 140:Core/Src/MPU6050.c ****  * @see MPU6050_RA_GYRO_CONFIG
 141:Core/Src/MPU6050.c ****  * @see MPU6050_GCONFIG_FS_SEL_BIT
 142:Core/Src/MPU6050.c ****  * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 143:Core/Src/MPU6050.c ****  */
 144:Core/Src/MPU6050.c **** uint8_t MPU6050_GetFullScaleGyroRange()
 145:Core/Src/MPU6050.c **** {
 146:Core/Src/MPU6050.c ****     uint8_t tmp;
 147:Core/Src/MPU6050.c ****     MPU6050_ReadBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, M
 148:Core/Src/MPU6050.c ****     return tmp;
 149:Core/Src/MPU6050.c **** }
 150:Core/Src/MPU6050.c **** 
 151:Core/Src/MPU6050.c **** /** Get full-scale accelerometer range.
 152:Core/Src/MPU6050.c ****  * The FS_SEL parameter allows setting the full-scale range of the accelerometer
 153:Core/Src/MPU6050.c ****  * sensors, as described in the table below.
 154:Core/Src/MPU6050.c ****  *
 155:Core/Src/MPU6050.c ****  * <pre>
 156:Core/Src/MPU6050.c ****  * 0 = +/- 2g
 157:Core/Src/MPU6050.c ****  * 1 = +/- 4g
 158:Core/Src/MPU6050.c ****  * 2 = +/- 8g
 159:Core/Src/MPU6050.c ****  * 3 = +/- 16g
 160:Core/Src/MPU6050.c ****  * </pre>
 161:Core/Src/MPU6050.c ****  *
 162:Core/Src/MPU6050.c ****  * @return Current full-scale accelerometer range setting
 163:Core/Src/MPU6050.c ****  * @see MPU6050_ACCEL_FS_2
 164:Core/Src/MPU6050.c ****  * @see MPU6050_RA_ACCEL_CONFIG
 165:Core/Src/MPU6050.c ****  * @see MPU6050_ACONFIG_AFS_SEL_BIT
 166:Core/Src/MPU6050.c ****  * @see MPU6050_ACONFIG_AFS_SEL_LENGTH
 167:Core/Src/MPU6050.c ****  */
ARM GAS  /tmp/cc3MI47k.s 			page 181


 168:Core/Src/MPU6050.c **** uint8_t MPU6050_GetFullScaleAccelRange()
 169:Core/Src/MPU6050.c **** {
 170:Core/Src/MPU6050.c ****     uint8_t tmp;
 171:Core/Src/MPU6050.c ****     MPU6050_ReadBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT,
 172:Core/Src/MPU6050.c ****     return tmp;
 173:Core/Src/MPU6050.c **** }
 174:Core/Src/MPU6050.c **** 
 175:Core/Src/MPU6050.c **** /** Set full-scale accelerometer range.
 176:Core/Src/MPU6050.c ****  * @param range New full-scale accelerometer range setting
 177:Core/Src/MPU6050.c ****  * @see MPU6050_GetFullScaleAccelRange()
 178:Core/Src/MPU6050.c ****  */
 179:Core/Src/MPU6050.c **** void MPU6050_SetFullScaleAccelRange(uint8_t range)
 180:Core/Src/MPU6050.c **** {
 181:Core/Src/MPU6050.c ****     MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT
 182:Core/Src/MPU6050.c **** }
 183:Core/Src/MPU6050.c **** 
 184:Core/Src/MPU6050.c **** /** Get sleep mode status.
 185:Core/Src/MPU6050.c ****  * Setting the SLEEP bit in the register puts the device into very low power
 186:Core/Src/MPU6050.c ****  * sleep mode. In this mode, only the serial interface and internal registers
 187:Core/Src/MPU6050.c ****  * remain active, allowing for a very low standby current. Clearing this bit
 188:Core/Src/MPU6050.c ****  * puts the device back into normal mode. To save power, the individual standby
 189:Core/Src/MPU6050.c ****  * selections for each of the gyros should be used if any gyro axis is not used
 190:Core/Src/MPU6050.c ****  * by the application.
 191:Core/Src/MPU6050.c ****  * @return Current sleep mode enabled status
 192:Core/Src/MPU6050.c ****  * @see MPU6050_RA_PWR_MGMT_1
 193:Core/Src/MPU6050.c ****  * @see MPU6050_PWR1_SLEEP_BIT
 194:Core/Src/MPU6050.c ****  */
 195:Core/Src/MPU6050.c **** void MPU6050_SetSleepModeStatus(FunctionalState NewState)
 196:Core/Src/MPU6050.c **** {
 197:Core/Src/MPU6050.c ****     MPU6050_WriteBit(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, NewSta
 198:Core/Src/MPU6050.c **** }
 199:Core/Src/MPU6050.c **** /** Set sleep mode status.
 200:Core/Src/MPU6050.c ****  * @param enabled New sleep mode enabled status
 201:Core/Src/MPU6050.c ****  * @see MPU6050_GetSleepModeStatus()
 202:Core/Src/MPU6050.c ****  * @see MPU6050_RA_PWR_MGMT_1
 203:Core/Src/MPU6050.c ****  * @see MPU6050_PWR1_SLEEP_BIT
 204:Core/Src/MPU6050.c ****  */
 205:Core/Src/MPU6050.c **** _Bool MPU6050_GetSleepModeStatus()
 206:Core/Src/MPU6050.c **** {
 207:Core/Src/MPU6050.c ****     uint8_t tmp;
 208:Core/Src/MPU6050.c ****     MPU6050_ReadBit(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, &tmp);
 209:Core/Src/MPU6050.c ****     return tmp == 0x00 ? bool(0) : bool(1);
 210:Core/Src/MPU6050.c **** }
 211:Core/Src/MPU6050.c **** /** Get raw 6-axis motion sensor readings (accel/gyro).
 212:Core/Src/MPU6050.c ****  * Retrieves all currently available motion sensor values.
 213:Core/Src/MPU6050.c ****  * @param AccelGyro 16-bit signed integer array of length 6
 214:Core/Src/MPU6050.c ****  * @see MPU6050_RA_ACCEL_XOUT_H
 215:Core/Src/MPU6050.c ****  */
 216:Core/Src/MPU6050.c **** void MPU6050_GetRawAccelGyro(int16_t *AccelGyro)
 217:Core/Src/MPU6050.c **** {
 218:Core/Src/MPU6050.c ****     uint8_t tmpBuffer[14];
 219:Core/Src/MPU6050.c ****     MPU6050_I2C_BufferRead(MPU6050_DEFAULT_ADDRESS, tmpBuffer, MPU6050_RA_ACCEL_XOUT_H, 14);
 220:Core/Src/MPU6050.c ****     /* Get acceleration */
 221:Core/Src/MPU6050.c ****     for (int i = 0; i < 3; i++)
 222:Core/Src/MPU6050.c ****         AccelGyro[i] = ((int16_t) ((uint16_t) tmpBuffer[2 * i] << 8) + tmpBuffer[2 * i + 1]);
 223:Core/Src/MPU6050.c ****     /* Get Angular rate */
 224:Core/Src/MPU6050.c ****     for (int i = 4; i < 7; i++)
ARM GAS  /tmp/cc3MI47k.s 			page 182


 225:Core/Src/MPU6050.c ****         AccelGyro[i - 1] = ((int16_t) ((uint16_t) tmpBuffer[2 * i] << 8) + tmpBuffer[2 * i + 1]);
 226:Core/Src/MPU6050.c **** 
 227:Core/Src/MPU6050.c **** }
 228:Core/Src/MPU6050.c **** 
 229:Core/Src/MPU6050.c **** /** Write multiple bits in an 8-bit device register.
 230:Core/Src/MPU6050.c ****  * @param slaveAddr I2C slave device address
 231:Core/Src/MPU6050.c ****  * @param regAddr Register regAddr to write to
 232:Core/Src/MPU6050.c ****  * @param bitStart First bit position to write (0-7)
 233:Core/Src/MPU6050.c ****  * @param length Number of bits to write (not more than 8)
 234:Core/Src/MPU6050.c ****  * @param data Right-aligned value to write
 235:Core/Src/MPU6050.c ****  */
 236:Core/Src/MPU6050.c **** void MPU6050_WriteBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_
 237:Core/Src/MPU6050.c **** {
 238:Core/Src/MPU6050.c ****     //      010 value to write
 239:Core/Src/MPU6050.c ****     // 76543210 bit numbers
 240:Core/Src/MPU6050.c ****     //    xxx   args: bitStart=4, length=3
 241:Core/Src/MPU6050.c ****     // 00011100 mask byte
 242:Core/Src/MPU6050.c ****     // 10101111 original value (sample)
 243:Core/Src/MPU6050.c ****     // 10100011 original & ~mask
 244:Core/Src/MPU6050.c ****     // 10101011 masked | value
 245:Core/Src/MPU6050.c ****     uint8_t tmp;
 246:Core/Src/MPU6050.c ****     MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
 247:Core/Src/MPU6050.c ****     uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 248:Core/Src/MPU6050.c ****     data <<= (bitStart - length + 1); // shift data into correct position
 249:Core/Src/MPU6050.c ****     data &= mask; // zero all non-important bits in data
 250:Core/Src/MPU6050.c ****     tmp &= ~(mask); // zero all important bits in existing byte
 251:Core/Src/MPU6050.c ****     tmp |= data; // combine data with existing byte
 252:Core/Src/MPU6050.c ****     MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
 253:Core/Src/MPU6050.c **** }
 254:Core/Src/MPU6050.c **** 
 255:Core/Src/MPU6050.c **** /** write a single bit in an 8-bit device register.
 256:Core/Src/MPU6050.c ****  * @param slaveAddr I2C slave device address
 257:Core/Src/MPU6050.c ****  * @param regAddr Register regAddr to write to
 258:Core/Src/MPU6050.c ****  * @param bitNum Bit position to write (0-7)
 259:Core/Src/MPU6050.c ****  * @param value New bit value to write
 260:Core/Src/MPU6050.c ****  */
 261:Core/Src/MPU6050.c **** void MPU6050_WriteBit(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data)
 262:Core/Src/MPU6050.c **** {
 263:Core/Src/MPU6050.c ****     uint8_t tmp;
 264:Core/Src/MPU6050.c ****     MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
 265:Core/Src/MPU6050.c ****     tmp = (data != 0) ? (tmp | (1 << bitNum)) : (tmp & ~(1 << bitNum));
 266:Core/Src/MPU6050.c ****     MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
 267:Core/Src/MPU6050.c **** }
 268:Core/Src/MPU6050.c **** 
 269:Core/Src/MPU6050.c **** /** Read multiple bits from an 8-bit device register.
 270:Core/Src/MPU6050.c ****  * @param slaveAddr I2C slave device address
 271:Core/Src/MPU6050.c ****  * @param regAddr Register regAddr to read from
 272:Core/Src/MPU6050.c ****  * @param bitStart First bit position to read (0-7)
 273:Core/Src/MPU6050.c ****  * @param length Number of bits to read (not more than 8)
 274:Core/Src/MPU6050.c ****  * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will e
 275:Core/Src/MPU6050.c ****  * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default cla
 276:Core/Src/MPU6050.c ****  */
 277:Core/Src/MPU6050.c **** void MPU6050_ReadBits(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t
 278:Core/Src/MPU6050.c **** {
 279:Core/Src/MPU6050.c ****     // 01101001 read byte
 280:Core/Src/MPU6050.c ****     // 76543210 bit numbers
 281:Core/Src/MPU6050.c ****     //    xxx   args: bitStart=4, length=3
ARM GAS  /tmp/cc3MI47k.s 			page 183


 282:Core/Src/MPU6050.c ****     //    010   masked
 283:Core/Src/MPU6050.c ****     //   -> 010 shifted
 284:Core/Src/MPU6050.c ****     uint8_t tmp;
 285:Core/Src/MPU6050.c ****     MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
 286:Core/Src/MPU6050.c ****     uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 287:Core/Src/MPU6050.c ****     tmp &= mask;
 288:Core/Src/MPU6050.c ****     tmp >>= (bitStart - length + 1);
 289:Core/Src/MPU6050.c ****     *data = tmp;
 290:Core/Src/MPU6050.c **** }
 291:Core/Src/MPU6050.c **** 
 292:Core/Src/MPU6050.c **** /** Read a single bit from an 8-bit device register.
 293:Core/Src/MPU6050.c ****  * @param slaveAddr I2C slave device address
 294:Core/Src/MPU6050.c ****  * @param regAddr Register regAddr to read from
 295:Core/Src/MPU6050.c ****  * @param bitNum Bit position to read (0-7)
 296:Core/Src/MPU6050.c ****  * @param data Container for single bit value
 297:Core/Src/MPU6050.c ****  * @param timeout Optional read timeout in milliseconds (0 to disable, leave off to use default cla
 298:Core/Src/MPU6050.c ****  */
 299:Core/Src/MPU6050.c **** void MPU6050_ReadBit(uint8_t slaveAddr, uint8_t regAddr, uint8_t bitNum, uint8_t *data)
 300:Core/Src/MPU6050.c **** {
 301:Core/Src/MPU6050.c ****     uint8_t tmp;
 302:Core/Src/MPU6050.c ****     MPU6050_I2C_BufferRead(slaveAddr, &tmp, regAddr, 1);
 303:Core/Src/MPU6050.c ****     *data = tmp & (1 << bitNum);
 304:Core/Src/MPU6050.c **** }
 305:Core/Src/MPU6050.c **** 
 306:Core/Src/MPU6050.c **** /**
 307:Core/Src/MPU6050.c ****  * @brief  Initializes the I2C peripheral used to drive the MPU6050
 308:Core/Src/MPU6050.c ****  * @param  None
 309:Core/Src/MPU6050.c ****  * @return None
 310:Core/Src/MPU6050.c ****  */
 311:Core/Src/MPU6050.c **** void MPU6050_I2C_Init()
 312:Core/Src/MPU6050.c **** {
 719              		.loc 3 312 0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 64
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723 0000 10B5     		push	{r4, lr}
 724              	.LCFI10:
 725              		.cfi_def_cfa_offset 8
 726              		.cfi_offset 4, -8
 727              		.cfi_offset 14, -4
 728 0002 90B0     		sub	sp, sp, #64
 729              	.LCFI11:
 730              		.cfi_def_cfa_offset 72
 313:Core/Src/MPU6050.c ****     LL_I2C_InitTypeDef I2C_InitStructure;
 314:Core/Src/MPU6050.c ****     LL_GPIO_InitTypeDef GPIO_InitStructure;
 315:Core/Src/MPU6050.c **** 
 316:Core/Src/MPU6050.c ****     /* Enable I2C and GPIO clocks */
 317:Core/Src/MPU6050.c ****     RCC_APB1PeriphClockCmd(MPU6050_I2C_RCC_Periph, ENABLE);
 731              		.loc 3 317 0
 732 0004 0121     		movs	r1, #1
 733 0006 4FF40010 		mov	r0, #2097152
 734 000a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 735              	.LVL91:
 318:Core/Src/MPU6050.c ****     RCC_APB2PeriphClockCmd(MPU6050_I2C_RCC_Port, ENABLE);
 736              		.loc 3 318 0
 737 000e 0121     		movs	r1, #1
 738 0010 0220     		movs	r0, #2
ARM GAS  /tmp/cc3MI47k.s 			page 184


 739 0012 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd
 740              	.LVL92:
 319:Core/Src/MPU6050.c **** 
 320:Core/Src/MPU6050.c ****     /* Configure I2C pins: SCL and SDA */
 321:Core/Src/MPU6050.c ****     GPIO_InitStructure.Pin = MPU6050_I2C_SCL_Pin | MPU6050_I2C_SDA_Pin;
 741              		.loc 3 321 0
 742 0016 C023     		movs	r3, #192
 743 0018 0193     		str	r3, [sp, #4]
 322:Core/Src/MPU6050.c ****     GPIO_InitStructure.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 744              		.loc 3 322 0
 745 001a 0323     		movs	r3, #3
 746 001c 0393     		str	r3, [sp, #12]
 323:Core/Src/MPU6050.c ****     GPIO_InitStructure.Mode = LL_GPIO_MODE_ALTERNATE;
 747              		.loc 3 323 0
 748 001e 0223     		movs	r3, #2
 749 0020 0293     		str	r3, [sp, #8]
 324:Core/Src/MPU6050.c ****     GPIO_Init(MPU6050_I2C_Port, &GPIO_InitStructure);
 750              		.loc 3 324 0
 751 0022 01A9     		add	r1, sp, #4
 752 0024 0E48     		ldr	r0, .L61
 753 0026 FFF7FEFF 		bl	GPIO_Init
 754              	.LVL93:
 325:Core/Src/MPU6050.c **** 
 326:Core/Src/MPU6050.c ****     /* I2C configuration */
 327:Core/Src/MPU6050.c ****     I2C_InitStructure.Mode = I2C_Mode_I2C;
 755              		.loc 3 327 0
 756 002a 0023     		movs	r3, #0
 757 002c 0993     		str	r3, [sp, #36]
 328:Core/Src/MPU6050.c ****     I2C_InitStructure.DutyCycle = I2C_DutyCycle_2;
 758              		.loc 3 328 0
 759 002e 4BF6FF73 		movw	r3, #49151
 760 0032 0A93     		str	r3, [sp, #40]
 329:Core/Src/MPU6050.c ****     I2C_InitStructure.OwnAddress1 = MPU6050_DEFAULT_ADDRESS; // MPU6050 7-bit adress = 0x68, 8-bit 
 761              		.loc 3 329 0
 762 0034 D023     		movs	r3, #208
 763 0036 0B93     		str	r3, [sp, #44]
 330:Core/Src/MPU6050.c ****     I2C_InitStructure.Ack = I2C_Ack_Enable;
 764              		.loc 3 330 0
 765 0038 4FF48063 		mov	r3, #1024
 766 003c 0E93     		str	r3, [sp, #56]
 331:Core/Src/MPU6050.c ****     I2C_InitStructure.AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 767              		.loc 3 331 0
 768 003e 4FF48043 		mov	r3, #16384
 769 0042 0F93     		str	r3, [sp, #60]
 332:Core/Src/MPU6050.c ****     I2C_InitStructure.ClockSpeed = MPU6050_I2C_Speed;
 770              		.loc 3 332 0
 771 0044 074B     		ldr	r3, .L61+4
 772 0046 0893     		str	r3, [sp, #32]
 333:Core/Src/MPU6050.c **** 
 334:Core/Src/MPU6050.c ****     /* Apply I2C configuration after enabling it */
 335:Core/Src/MPU6050.c ****     I2C_Init(MPU6050_I2C, &I2C_InitStructure);
 773              		.loc 3 335 0
 774 0048 074C     		ldr	r4, .L61+8
 775 004a 07A9     		add	r1, sp, #28
 776 004c 2046     		mov	r0, r4
 777 004e FFF7FEFF 		bl	I2C_Init
 778              	.LVL94:
ARM GAS  /tmp/cc3MI47k.s 			page 185


 336:Core/Src/MPU6050.c ****     /* I2C Peripheral Enable */
 337:Core/Src/MPU6050.c ****     I2C_Cmd(MPU6050_I2C, ENABLE);
 779              		.loc 3 337 0
 780 0052 0121     		movs	r1, #1
 781 0054 2046     		mov	r0, r4
 782 0056 FFF7FEFF 		bl	I2C_Cmd
 783              	.LVL95:
 338:Core/Src/MPU6050.c **** }
 784              		.loc 3 338 0
 785 005a 10B0     		add	sp, sp, #64
 786              	.LCFI12:
 787              		.cfi_def_cfa_offset 8
 788              		@ sp needed
 789 005c 10BD     		pop	{r4, pc}
 790              	.L62:
 791 005e 00BF     		.align	2
 792              	.L61:
 793 0060 00040240 		.word	1073873920
 794 0064 A0860100 		.word	100000
 795 0068 00540040 		.word	1073763328
 796              		.cfi_endproc
 797              	.LFE990:
 799              		.section	.text.MPU6050_I2C_ByteWrite,"ax",%progbits
 800              		.align	1
 801              		.global	MPU6050_I2C_ByteWrite
 802              		.syntax unified
 803              		.thumb
 804              		.thumb_func
 805              		.fpu fpv4-sp-d16
 807              	MPU6050_I2C_ByteWrite:
 808              	.LFB991:
 339:Core/Src/MPU6050.c **** 
 340:Core/Src/MPU6050.c **** /**
 341:Core/Src/MPU6050.c ****  * @brief  Writes one byte to the  MPU6050.
 342:Core/Src/MPU6050.c ****  * @param  slaveAddr : slave address MPU6050_DEFAULT_ADDRESS
 343:Core/Src/MPU6050.c ****  * @param  pBuffer : pointer to the buffer  containing the data to be written to the MPU6050.
 344:Core/Src/MPU6050.c ****  * @param  writeAddr : address of the register in which the data will be written
 345:Core/Src/MPU6050.c ****  * @return None
 346:Core/Src/MPU6050.c ****  */
 347:Core/Src/MPU6050.c **** void MPU6050_I2C_ByteWrite(uint8_t slaveAddr, uint8_t *pBuffer, uint8_t writeAddr)
 348:Core/Src/MPU6050.c **** {
 809              		.loc 3 348 0
 810              		.cfi_startproc
 811              		@ args = 0, pretend = 0, frame = 0
 812              		@ frame_needed = 0, uses_anonymous_args = 0
 813              	.LVL96:
 814 0000 70B5     		push	{r4, r5, r6, lr}
 815              	.LCFI13:
 816              		.cfi_def_cfa_offset 16
 817              		.cfi_offset 4, -16
 818              		.cfi_offset 5, -12
 819              		.cfi_offset 6, -8
 820              		.cfi_offset 14, -4
 821 0002 0646     		mov	r6, r0
 822 0004 0C46     		mov	r4, r1
 823 0006 1546     		mov	r5, r2
 349:Core/Src/MPU6050.c ****     // ENTR_CRT_SECTION();
ARM GAS  /tmp/cc3MI47k.s 			page 186


 350:Core/Src/MPU6050.c **** 
 351:Core/Src/MPU6050.c ****     /* Send START condition */
 352:Core/Src/MPU6050.c ****     I2C_GenerateSTART(MPU6050_I2C, ENABLE);
 824              		.loc 3 352 0
 825 0008 0121     		movs	r1, #1
 826              	.LVL97:
 827 000a 1648     		ldr	r0, .L69
 828              	.LVL98:
 829 000c FFF7FEFF 		bl	I2C_GenerateSTART
 830              	.LVL99:
 831              	.L64:
 353:Core/Src/MPU6050.c **** 
 354:Core/Src/MPU6050.c ****     /* Test on EV5 and clear it */
 355:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_MODE_SELECT));
 832              		.loc 3 355 0 discriminator 1
 833 0010 1549     		ldr	r1, .L69+4
 834 0012 1448     		ldr	r0, .L69
 835 0014 FFF7FEFF 		bl	I2C_CheckEvent
 836              	.LVL100:
 837 0018 0028     		cmp	r0, #0
 838 001a F9D0     		beq	.L64
 356:Core/Src/MPU6050.c **** 
 357:Core/Src/MPU6050.c ****     /* Send MPU6050 address for write */
 358:Core/Src/MPU6050.c ****     I2C_Send7bitAddress(MPU6050_I2C, slaveAddr, I2C_Direction_Transmitter);
 839              		.loc 3 358 0
 840 001c 0022     		movs	r2, #0
 841 001e 3146     		mov	r1, r6
 842 0020 1048     		ldr	r0, .L69
 843 0022 FFF7FEFF 		bl	I2C_Send7bitAddress
 844              	.LVL101:
 845              	.L65:
 359:Core/Src/MPU6050.c **** 
 360:Core/Src/MPU6050.c ****     /* Test on EV6 and clear it */
 361:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 846              		.loc 3 361 0 discriminator 1
 847 0026 1149     		ldr	r1, .L69+8
 848 0028 0E48     		ldr	r0, .L69
 849 002a FFF7FEFF 		bl	I2C_CheckEvent
 850              	.LVL102:
 851 002e 0028     		cmp	r0, #0
 852 0030 F9D0     		beq	.L65
 362:Core/Src/MPU6050.c **** 
 363:Core/Src/MPU6050.c ****     /* Send the MPU6050's internal address to write to */
 364:Core/Src/MPU6050.c ****     I2C_SendData(MPU6050_I2C, writeAddr);
 853              		.loc 3 364 0
 854 0032 2946     		mov	r1, r5
 855 0034 0B48     		ldr	r0, .L69
 856 0036 FFF7FEFF 		bl	I2C_SendData
 857              	.LVL103:
 858              	.L66:
 365:Core/Src/MPU6050.c **** 
 366:Core/Src/MPU6050.c ****     /* Test on EV8 and clear it */
 367:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 859              		.loc 3 367 0 discriminator 1
 860 003a 0D49     		ldr	r1, .L69+12
 861 003c 0948     		ldr	r0, .L69
 862 003e FFF7FEFF 		bl	I2C_CheckEvent
ARM GAS  /tmp/cc3MI47k.s 			page 187


 863              	.LVL104:
 864 0042 0028     		cmp	r0, #0
 865 0044 F9D0     		beq	.L66
 368:Core/Src/MPU6050.c **** 
 369:Core/Src/MPU6050.c ****     /* Send the byte to be written */
 370:Core/Src/MPU6050.c ****     I2C_SendData(MPU6050_I2C, *pBuffer);
 866              		.loc 3 370 0
 867 0046 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 868 0048 0648     		ldr	r0, .L69
 869 004a FFF7FEFF 		bl	I2C_SendData
 870              	.LVL105:
 871              	.L67:
 371:Core/Src/MPU6050.c **** 
 372:Core/Src/MPU6050.c ****     /* Test on EV8 and clear it */
 373:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 872              		.loc 3 373 0 discriminator 1
 873 004e 0849     		ldr	r1, .L69+12
 874 0050 0448     		ldr	r0, .L69
 875 0052 FFF7FEFF 		bl	I2C_CheckEvent
 876              	.LVL106:
 877 0056 0028     		cmp	r0, #0
 878 0058 F9D0     		beq	.L67
 374:Core/Src/MPU6050.c **** 
 375:Core/Src/MPU6050.c ****     /* Send STOP condition */
 376:Core/Src/MPU6050.c ****     I2C_GenerateSTOP(MPU6050_I2C, ENABLE);
 879              		.loc 3 376 0
 880 005a 0121     		movs	r1, #1
 881 005c 0148     		ldr	r0, .L69
 882 005e FFF7FEFF 		bl	I2C_GenerateSTOP
 883              	.LVL107:
 884 0062 70BD     		pop	{r4, r5, r6, pc}
 885              	.LVL108:
 886              	.L70:
 887              		.align	2
 888              	.L69:
 889 0064 00540040 		.word	1073763328
 890 0068 01000300 		.word	196609
 891 006c 82000700 		.word	458882
 892 0070 84000700 		.word	458884
 893              		.cfi_endproc
 894              	.LFE991:
 896              		.section	.text.MPU6050_I2C_BufferRead,"ax",%progbits
 897              		.align	1
 898              		.global	MPU6050_I2C_BufferRead
 899              		.syntax unified
 900              		.thumb
 901              		.thumb_func
 902              		.fpu fpv4-sp-d16
 904              	MPU6050_I2C_BufferRead:
 905              	.LFB992:
 377:Core/Src/MPU6050.c **** 
 378:Core/Src/MPU6050.c ****     // EXT_CRT_SECTION();
 379:Core/Src/MPU6050.c **** }
 380:Core/Src/MPU6050.c **** 
 381:Core/Src/MPU6050.c **** /**
 382:Core/Src/MPU6050.c ****  * @brief  Reads a block of data from the MPU6050.
 383:Core/Src/MPU6050.c ****  * @param  slaveAddr  : slave address MPU6050_DEFAULT_ADDRESS
ARM GAS  /tmp/cc3MI47k.s 			page 188


 384:Core/Src/MPU6050.c ****  * @param  pBuffer : pointer to the buffer that receives the data read from the MPU6050.
 385:Core/Src/MPU6050.c ****  * @param  readAddr : MPU6050's internal address to read from.
 386:Core/Src/MPU6050.c ****  * @param  NumByteToRead : number of bytes to read from the MPU6050 ( NumByteToRead >1  only for th
 387:Core/Src/MPU6050.c ****  * @return None
 388:Core/Src/MPU6050.c ****  */
 389:Core/Src/MPU6050.c **** void MPU6050_I2C_BufferRead(uint8_t slaveAddr, uint8_t *pBuffer, uint8_t readAddr, uint16_t NumByte
 390:Core/Src/MPU6050.c **** {
 906              		.loc 3 390 0
 907              		.cfi_startproc
 908              		@ args = 0, pretend = 0, frame = 0
 909              		@ frame_needed = 0, uses_anonymous_args = 0
 910              	.LVL109:
 911 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 912              	.LCFI14:
 913              		.cfi_def_cfa_offset 24
 914              		.cfi_offset 4, -24
 915              		.cfi_offset 5, -20
 916              		.cfi_offset 6, -16
 917              		.cfi_offset 7, -12
 918              		.cfi_offset 8, -8
 919              		.cfi_offset 14, -4
 920 0004 0546     		mov	r5, r0
 921 0006 0F46     		mov	r7, r1
 922 0008 9046     		mov	r8, r2
 923 000a 1C46     		mov	r4, r3
 924              	.LVL110:
 925              	.L72:
 391:Core/Src/MPU6050.c ****     // ENTR_CRT_SECTION();
 392:Core/Src/MPU6050.c **** 
 393:Core/Src/MPU6050.c ****     /* While the bus is busy */
 394:Core/Src/MPU6050.c ****     while (I2C_GetFlagStatus(MPU6050_I2C, I2C_FLAG_BUSY));
 926              		.loc 3 394 0 discriminator 1
 927 000c 4FF40031 		mov	r1, #131072
 928 0010 2F48     		ldr	r0, .L85
 929 0012 FFF7FEFF 		bl	I2C_GetFlagStatus
 930              	.LVL111:
 931 0016 0028     		cmp	r0, #0
 932 0018 F8D1     		bne	.L72
 395:Core/Src/MPU6050.c **** 
 396:Core/Src/MPU6050.c ****     /* Send START condition */
 397:Core/Src/MPU6050.c ****     I2C_GenerateSTART(MPU6050_I2C, ENABLE);
 933              		.loc 3 397 0
 934 001a 0121     		movs	r1, #1
 935 001c 2C48     		ldr	r0, .L85
 936 001e FFF7FEFF 		bl	I2C_GenerateSTART
 937              	.LVL112:
 938              	.L73:
 398:Core/Src/MPU6050.c **** 
 399:Core/Src/MPU6050.c ****     /* Test on EV5 and clear it */
 400:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_MODE_SELECT));
 939              		.loc 3 400 0 discriminator 1
 940 0022 2C49     		ldr	r1, .L85+4
 941 0024 2A48     		ldr	r0, .L85
 942 0026 FFF7FEFF 		bl	I2C_CheckEvent
 943              	.LVL113:
 944 002a 0028     		cmp	r0, #0
 945 002c F9D0     		beq	.L73
ARM GAS  /tmp/cc3MI47k.s 			page 189


 401:Core/Src/MPU6050.c **** 
 402:Core/Src/MPU6050.c ****     /* Send MPU6050 address for write */
 403:Core/Src/MPU6050.c ****     I2C_Send7bitAddress(MPU6050_I2C, slaveAddr, I2C_Direction_Transmitter);
 946              		.loc 3 403 0
 947 002e 0022     		movs	r2, #0
 948 0030 2946     		mov	r1, r5
 949 0032 2748     		ldr	r0, .L85
 950 0034 FFF7FEFF 		bl	I2C_Send7bitAddress
 951              	.LVL114:
 952              	.L74:
 404:Core/Src/MPU6050.c **** 
 405:Core/Src/MPU6050.c ****     /* Test on EV6 and clear it */
 406:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED));
 953              		.loc 3 406 0 discriminator 1
 954 0038 2749     		ldr	r1, .L85+8
 955 003a 2548     		ldr	r0, .L85
 956 003c FFF7FEFF 		bl	I2C_CheckEvent
 957              	.LVL115:
 958 0040 0028     		cmp	r0, #0
 959 0042 F9D0     		beq	.L74
 407:Core/Src/MPU6050.c **** 
 408:Core/Src/MPU6050.c ****     /* Clear EV6 by setting again the PE bit */
 409:Core/Src/MPU6050.c ****     I2C_Cmd(MPU6050_I2C, ENABLE);
 960              		.loc 3 409 0
 961 0044 224E     		ldr	r6, .L85
 962 0046 0121     		movs	r1, #1
 963 0048 3046     		mov	r0, r6
 964 004a FFF7FEFF 		bl	I2C_Cmd
 965              	.LVL116:
 410:Core/Src/MPU6050.c **** 
 411:Core/Src/MPU6050.c ****     /* Send the MPU6050's internal address to write to */
 412:Core/Src/MPU6050.c ****     I2C_SendData(MPU6050_I2C, readAddr);
 966              		.loc 3 412 0
 967 004e 4146     		mov	r1, r8
 968 0050 3046     		mov	r0, r6
 969 0052 FFF7FEFF 		bl	I2C_SendData
 970              	.LVL117:
 971              	.L75:
 413:Core/Src/MPU6050.c **** 
 414:Core/Src/MPU6050.c ****     /* Test on EV8 and clear it */
 415:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_BYTE_TRANSMITTED));
 972              		.loc 3 415 0 discriminator 1
 973 0056 2149     		ldr	r1, .L85+12
 974 0058 1D48     		ldr	r0, .L85
 975 005a FFF7FEFF 		bl	I2C_CheckEvent
 976              	.LVL118:
 977 005e 0028     		cmp	r0, #0
 978 0060 F9D0     		beq	.L75
 416:Core/Src/MPU6050.c **** 
 417:Core/Src/MPU6050.c ****     /* Send STRAT condition a second time */
 418:Core/Src/MPU6050.c ****     I2C_GenerateSTART(MPU6050_I2C, ENABLE);
 979              		.loc 3 418 0
 980 0062 0121     		movs	r1, #1
 981 0064 1A48     		ldr	r0, .L85
 982 0066 FFF7FEFF 		bl	I2C_GenerateSTART
 983              	.LVL119:
 984              	.L76:
ARM GAS  /tmp/cc3MI47k.s 			page 190


 419:Core/Src/MPU6050.c **** 
 420:Core/Src/MPU6050.c ****     /* Test on EV5 and clear it */
 421:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_MODE_SELECT));
 985              		.loc 3 421 0 discriminator 1
 986 006a 1A49     		ldr	r1, .L85+4
 987 006c 1848     		ldr	r0, .L85
 988 006e FFF7FEFF 		bl	I2C_CheckEvent
 989              	.LVL120:
 990 0072 0028     		cmp	r0, #0
 991 0074 F9D0     		beq	.L76
 422:Core/Src/MPU6050.c **** 
 423:Core/Src/MPU6050.c ****     /* Send MPU6050 address for read */
 424:Core/Src/MPU6050.c ****     I2C_Send7bitAddress(MPU6050_I2C, slaveAddr, I2C_Direction_Receiver);
 992              		.loc 3 424 0
 993 0076 0122     		movs	r2, #1
 994 0078 2946     		mov	r1, r5
 995 007a 1548     		ldr	r0, .L85
 996 007c FFF7FEFF 		bl	I2C_Send7bitAddress
 997              	.LVL121:
 998              	.L77:
 425:Core/Src/MPU6050.c **** 
 426:Core/Src/MPU6050.c ****     /* Test on EV6 and clear it */
 427:Core/Src/MPU6050.c ****     while (!I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED));
 999              		.loc 3 427 0 discriminator 1
 1000 0080 1749     		ldr	r1, .L85+16
 1001 0082 1348     		ldr	r0, .L85
 1002 0084 FFF7FEFF 		bl	I2C_CheckEvent
 1003              	.LVL122:
 1004 0088 0028     		cmp	r0, #0
 1005 008a F9D0     		beq	.L77
 1006              	.LVL123:
 1007              	.L80:
 428:Core/Src/MPU6050.c **** 
 429:Core/Src/MPU6050.c ****     /* While there is data to be read */
 430:Core/Src/MPU6050.c ****     while (NumByteToRead)
 1008              		.loc 3 430 0
 1009 008c CCB1     		cbz	r4, .L83
 431:Core/Src/MPU6050.c ****     {
 432:Core/Src/MPU6050.c ****         if (NumByteToRead == 1)
 1010              		.loc 3 432 0
 1011 008e 012C     		cmp	r4, #1
 1012 0090 0DD0     		beq	.L84
 1013              	.L79:
 433:Core/Src/MPU6050.c ****         {
 434:Core/Src/MPU6050.c ****             /* Disable Acknowledgement */
 435:Core/Src/MPU6050.c ****             I2C_AcknowledgeConfig(MPU6050_I2C, DISABLE);
 436:Core/Src/MPU6050.c **** 
 437:Core/Src/MPU6050.c ****             /* Send STOP Condition */
 438:Core/Src/MPU6050.c ****             I2C_GenerateSTOP(MPU6050_I2C, ENABLE);
 439:Core/Src/MPU6050.c ****         }
 440:Core/Src/MPU6050.c **** 
 441:Core/Src/MPU6050.c ****         /* Test on EV7 and clear it */
 442:Core/Src/MPU6050.c ****         if (I2C_CheckEvent(MPU6050_I2C, I2C_EVENT_MASTER_BYTE_RECEIVED))
 1014              		.loc 3 442 0
 1015 0092 1449     		ldr	r1, .L85+20
 1016 0094 0E48     		ldr	r0, .L85
 1017 0096 FFF7FEFF 		bl	I2C_CheckEvent
ARM GAS  /tmp/cc3MI47k.s 			page 191


 1018              	.LVL124:
 1019 009a 0028     		cmp	r0, #0
 1020 009c F6D0     		beq	.L80
 443:Core/Src/MPU6050.c ****         {
 444:Core/Src/MPU6050.c ****             /* Read a byte from the MPU6050 */
 445:Core/Src/MPU6050.c ****             *pBuffer = I2C_ReceiveData(MPU6050_I2C);
 1021              		.loc 3 445 0
 1022 009e 0C48     		ldr	r0, .L85
 1023 00a0 FFF7FEFF 		bl	I2C_ReceiveData
 1024              	.LVL125:
 1025 00a4 07F8010B 		strb	r0, [r7], #1
 1026              	.LVL126:
 446:Core/Src/MPU6050.c **** 
 447:Core/Src/MPU6050.c ****             /* Point to the next location where the byte read will be saved */
 448:Core/Src/MPU6050.c ****             pBuffer++;
 449:Core/Src/MPU6050.c **** 
 450:Core/Src/MPU6050.c ****             /* Decrement the read bytes counter */
 451:Core/Src/MPU6050.c ****             NumByteToRead--;
 1027              		.loc 3 451 0
 1028 00a8 013C     		subs	r4, r4, #1
 1029              	.LVL127:
 1030 00aa A4B2     		uxth	r4, r4
 1031              	.LVL128:
 1032 00ac EEE7     		b	.L80
 1033              	.L84:
 435:Core/Src/MPU6050.c **** 
 1034              		.loc 3 435 0
 1035 00ae 084D     		ldr	r5, .L85
 1036 00b0 0021     		movs	r1, #0
 1037 00b2 2846     		mov	r0, r5
 1038 00b4 FFF7FEFF 		bl	I2C_AcknowledgeConfig
 1039              	.LVL129:
 438:Core/Src/MPU6050.c ****         }
 1040              		.loc 3 438 0
 1041 00b8 0121     		movs	r1, #1
 1042 00ba 2846     		mov	r0, r5
 1043 00bc FFF7FEFF 		bl	I2C_GenerateSTOP
 1044              	.LVL130:
 1045 00c0 E7E7     		b	.L79
 1046              	.L83:
 452:Core/Src/MPU6050.c ****         }
 453:Core/Src/MPU6050.c ****     }
 454:Core/Src/MPU6050.c **** 
 455:Core/Src/MPU6050.c ****     /* Enable Acknowledgement to be ready for another reception */
 456:Core/Src/MPU6050.c ****     I2C_AcknowledgeConfig(MPU6050_I2C, ENABLE);
 1047              		.loc 3 456 0
 1048 00c2 0121     		movs	r1, #1
 1049 00c4 0248     		ldr	r0, .L85
 1050 00c6 FFF7FEFF 		bl	I2C_AcknowledgeConfig
 1051              	.LVL131:
 1052 00ca BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1053              	.LVL132:
 1054              	.L86:
 1055 00ce 00BF     		.align	2
 1056              	.L85:
 1057 00d0 00540040 		.word	1073763328
 1058 00d4 01000300 		.word	196609
ARM GAS  /tmp/cc3MI47k.s 			page 192


 1059 00d8 82000700 		.word	458882
 1060 00dc 84000700 		.word	458884
 1061 00e0 02000300 		.word	196610
 1062 00e4 40000300 		.word	196672
 1063              		.cfi_endproc
 1064              	.LFE992:
 1066              		.section	.text.MPU6050_GetRawAccelGyro,"ax",%progbits
 1067              		.align	1
 1068              		.global	MPU6050_GetRawAccelGyro
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1072              		.fpu fpv4-sp-d16
 1074              	MPU6050_GetRawAccelGyro:
 1075              	.LFB985:
 217:Core/Src/MPU6050.c ****     uint8_t tmpBuffer[14];
 1076              		.loc 3 217 0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 16
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              	.LVL133:
 1081 0000 10B5     		push	{r4, lr}
 1082              	.LCFI15:
 1083              		.cfi_def_cfa_offset 8
 1084              		.cfi_offset 4, -8
 1085              		.cfi_offset 14, -4
 1086 0002 84B0     		sub	sp, sp, #16
 1087              	.LCFI16:
 1088              		.cfi_def_cfa_offset 24
 1089 0004 0446     		mov	r4, r0
 219:Core/Src/MPU6050.c ****     /* Get acceleration */
 1090              		.loc 3 219 0
 1091 0006 0E23     		movs	r3, #14
 1092 0008 3B22     		movs	r2, #59
 1093 000a 6946     		mov	r1, sp
 1094 000c D020     		movs	r0, #208
 1095              	.LVL134:
 1096 000e FFF7FEFF 		bl	MPU6050_I2C_BufferRead
 1097              	.LVL135:
 1098              	.LBB94:
 221:Core/Src/MPU6050.c ****         AccelGyro[i] = ((int16_t) ((uint16_t) tmpBuffer[2 * i] << 8) + tmpBuffer[2 * i + 1]);
 1099              		.loc 3 221 0
 1100 0012 0022     		movs	r2, #0
 1101 0014 0EE0     		b	.L88
 1102              	.LVL136:
 1103              	.L89:
 222:Core/Src/MPU6050.c ****     /* Get Angular rate */
 1104              		.loc 3 222 0 discriminator 3
 1105 0016 5300     		lsls	r3, r2, #1
 1106 0018 04A9     		add	r1, sp, #16
 1107 001a 1944     		add	r1, r1, r3
 1108 001c 11F8101C 		ldrb	r1, [r1, #-16]	@ zero_extendqisi2
 1109 0020 0133     		adds	r3, r3, #1
 1110 0022 04A8     		add	r0, sp, #16
 1111 0024 0344     		add	r3, r3, r0
 1112 0026 13F8103C 		ldrb	r3, [r3, #-16]	@ zero_extendqisi2
 1113 002a 03EB0123 		add	r3, r3, r1, lsl #8
ARM GAS  /tmp/cc3MI47k.s 			page 193


 1114 002e 24F81230 		strh	r3, [r4, r2, lsl #1]	@ movhi
 221:Core/Src/MPU6050.c ****         AccelGyro[i] = ((int16_t) ((uint16_t) tmpBuffer[2 * i] << 8) + tmpBuffer[2 * i + 1]);
 1115              		.loc 3 221 0 discriminator 3
 1116 0032 0132     		adds	r2, r2, #1
 1117              	.LVL137:
 1118              	.L88:
 221:Core/Src/MPU6050.c ****         AccelGyro[i] = ((int16_t) ((uint16_t) tmpBuffer[2 * i] << 8) + tmpBuffer[2 * i + 1]);
 1119              		.loc 3 221 0 is_stmt 0 discriminator 1
 1120 0034 022A     		cmp	r2, #2
 1121 0036 EEDD     		ble	.L89
 1122 0038 0422     		movs	r2, #4
 1123              	.LVL138:
 1124 003a 12E0     		b	.L90
 1125              	.LVL139:
 1126              	.L91:
 1127              	.LBE94:
 1128              	.LBB95:
 225:Core/Src/MPU6050.c **** 
 1129              		.loc 3 225 0 is_stmt 1 discriminator 3
 1130 003c 02F10041 		add	r1, r2, #-2147483648
 1131 0040 0139     		subs	r1, r1, #1
 1132 0042 5300     		lsls	r3, r2, #1
 1133 0044 04A8     		add	r0, sp, #16
 1134 0046 1844     		add	r0, r0, r3
 1135 0048 10F8100C 		ldrb	r0, [r0, #-16]	@ zero_extendqisi2
 1136 004c 0133     		adds	r3, r3, #1
 1137 004e 0DF1100E 		add	lr, sp, #16
 1138 0052 7344     		add	r3, r3, lr
 1139 0054 13F8103C 		ldrb	r3, [r3, #-16]	@ zero_extendqisi2
 1140 0058 03EB0023 		add	r3, r3, r0, lsl #8
 1141 005c 24F81130 		strh	r3, [r4, r1, lsl #1]	@ movhi
 224:Core/Src/MPU6050.c ****         AccelGyro[i - 1] = ((int16_t) ((uint16_t) tmpBuffer[2 * i] << 8) + tmpBuffer[2 * i + 1]);
 1142              		.loc 3 224 0 discriminator 3
 1143 0060 0132     		adds	r2, r2, #1
 1144              	.LVL140:
 1145              	.L90:
 224:Core/Src/MPU6050.c ****         AccelGyro[i - 1] = ((int16_t) ((uint16_t) tmpBuffer[2 * i] << 8) + tmpBuffer[2 * i + 1]);
 1146              		.loc 3 224 0 is_stmt 0 discriminator 1
 1147 0062 062A     		cmp	r2, #6
 1148 0064 EADD     		ble	.L91
 1149              	.LBE95:
 227:Core/Src/MPU6050.c **** 
 1150              		.loc 3 227 0 is_stmt 1
 1151 0066 04B0     		add	sp, sp, #16
 1152              	.LCFI17:
 1153              		.cfi_def_cfa_offset 8
 1154              		@ sp needed
 1155 0068 10BD     		pop	{r4, pc}
 1156              		.cfi_endproc
 1157              	.LFE985:
 1159              		.section	.text.MPU6050_WriteBits,"ax",%progbits
 1160              		.align	1
 1161              		.global	MPU6050_WriteBits
 1162              		.syntax unified
 1163              		.thumb
 1164              		.thumb_func
 1165              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc3MI47k.s 			page 194


 1167              	MPU6050_WriteBits:
 1168              	.LFB986:
 237:Core/Src/MPU6050.c ****     //      010 value to write
 1169              		.loc 3 237 0
 1170              		.cfi_startproc
 1171              		@ args = 4, pretend = 0, frame = 8
 1172              		@ frame_needed = 0, uses_anonymous_args = 0
 1173              	.LVL141:
 1174 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1175              	.LCFI18:
 1176              		.cfi_def_cfa_offset 20
 1177              		.cfi_offset 4, -20
 1178              		.cfi_offset 5, -16
 1179              		.cfi_offset 6, -12
 1180              		.cfi_offset 7, -8
 1181              		.cfi_offset 14, -4
 1182 0002 83B0     		sub	sp, sp, #12
 1183              	.LCFI19:
 1184              		.cfi_def_cfa_offset 32
 1185 0004 0546     		mov	r5, r0
 1186 0006 0C46     		mov	r4, r1
 1187 0008 1646     		mov	r6, r2
 1188 000a 1F46     		mov	r7, r3
 246:Core/Src/MPU6050.c ****     uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 1189              		.loc 3 246 0
 1190 000c 0123     		movs	r3, #1
 1191              	.LVL142:
 1192 000e 0A46     		mov	r2, r1
 1193              	.LVL143:
 1194 0010 0DF10701 		add	r1, sp, #7
 1195              	.LVL144:
 1196 0014 FFF7FEFF 		bl	MPU6050_I2C_BufferRead
 1197              	.LVL145:
 247:Core/Src/MPU6050.c ****     data <<= (bitStart - length + 1); // shift data into correct position
 1198              		.loc 3 247 0
 1199 0018 0121     		movs	r1, #1
 1200 001a B940     		lsls	r1, r1, r7
 1201 001c 0139     		subs	r1, r1, #1
 1202 001e F31B     		subs	r3, r6, r7
 1203 0020 5A1C     		adds	r2, r3, #1
 1204 0022 9140     		lsls	r1, r1, r2
 1205              	.LVL146:
 248:Core/Src/MPU6050.c ****     data &= mask; // zero all non-important bits in data
 1206              		.loc 3 248 0
 1207 0024 9DF82030 		ldrb	r3, [sp, #32]	@ zero_extendqisi2
 1208 0028 9340     		lsls	r3, r3, r2
 1209 002a DBB2     		uxtb	r3, r3
 1210              	.LVL147:
 249:Core/Src/MPU6050.c ****     tmp &= ~(mask); // zero all important bits in existing byte
 1211              		.loc 3 249 0
 1212 002c 0B40     		ands	r3, r3, r1
 1213              	.LVL148:
 250:Core/Src/MPU6050.c ****     tmp |= data; // combine data with existing byte
 1214              		.loc 3 250 0
 1215 002e 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 1216 0032 22EA0101 		bic	r1, r2, r1
 1217              	.LVL149:
ARM GAS  /tmp/cc3MI47k.s 			page 195


 251:Core/Src/MPU6050.c ****     MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
 1218              		.loc 3 251 0
 1219 0036 0B43     		orrs	r3, r3, r1
 1220              	.LVL150:
 1221 0038 8DF80730 		strb	r3, [sp, #7]
 252:Core/Src/MPU6050.c **** }
 1222              		.loc 3 252 0
 1223 003c 2246     		mov	r2, r4
 1224 003e 0DF10701 		add	r1, sp, #7
 1225 0042 2846     		mov	r0, r5
 1226 0044 FFF7FEFF 		bl	MPU6050_I2C_ByteWrite
 1227              	.LVL151:
 253:Core/Src/MPU6050.c **** 
 1228              		.loc 3 253 0
 1229 0048 03B0     		add	sp, sp, #12
 1230              	.LCFI20:
 1231              		.cfi_def_cfa_offset 20
 1232              		@ sp needed
 1233 004a F0BD     		pop	{r4, r5, r6, r7, pc}
 1234              		.cfi_endproc
 1235              	.LFE986:
 1237              		.section	.text.MPU6050_SetClockSource,"ax",%progbits
 1238              		.align	1
 1239              		.global	MPU6050_SetClockSource
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1243              		.fpu fpv4-sp-d16
 1245              	MPU6050_SetClockSource:
 1246              	.LFB978:
 108:Core/Src/MPU6050.c ****     MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6
 1247              		.loc 3 108 0
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 0
 1250              		@ frame_needed = 0, uses_anonymous_args = 0
 1251              	.LVL152:
 1252 0000 00B5     		push	{lr}
 1253              	.LCFI21:
 1254              		.cfi_def_cfa_offset 4
 1255              		.cfi_offset 14, -4
 1256 0002 83B0     		sub	sp, sp, #12
 1257              	.LCFI22:
 1258              		.cfi_def_cfa_offset 16
 109:Core/Src/MPU6050.c **** }
 1259              		.loc 3 109 0
 1260 0004 0090     		str	r0, [sp]
 1261 0006 0323     		movs	r3, #3
 1262 0008 0222     		movs	r2, #2
 1263 000a 6B21     		movs	r1, #107
 1264 000c D020     		movs	r0, #208
 1265              	.LVL153:
 1266 000e FFF7FEFF 		bl	MPU6050_WriteBits
 1267              	.LVL154:
 110:Core/Src/MPU6050.c **** 
 1268              		.loc 3 110 0
 1269 0012 03B0     		add	sp, sp, #12
 1270              	.LCFI23:
ARM GAS  /tmp/cc3MI47k.s 			page 196


 1271              		.cfi_def_cfa_offset 4
 1272              		@ sp needed
 1273 0014 5DF804FB 		ldr	pc, [sp], #4
 1274              		.cfi_endproc
 1275              	.LFE978:
 1277              		.section	.text.MPU6050_SetFullScaleGyroRange,"ax",%progbits
 1278              		.align	1
 1279              		.global	MPU6050_SetFullScaleGyroRange
 1280              		.syntax unified
 1281              		.thumb
 1282              		.thumb_func
 1283              		.fpu fpv4-sp-d16
 1285              	MPU6050_SetFullScaleGyroRange:
 1286              	.LFB979:
 121:Core/Src/MPU6050.c ****     MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, 
 1287              		.loc 3 121 0
 1288              		.cfi_startproc
 1289              		@ args = 0, pretend = 0, frame = 0
 1290              		@ frame_needed = 0, uses_anonymous_args = 0
 1291              	.LVL155:
 1292 0000 00B5     		push	{lr}
 1293              	.LCFI24:
 1294              		.cfi_def_cfa_offset 4
 1295              		.cfi_offset 14, -4
 1296 0002 83B0     		sub	sp, sp, #12
 1297              	.LCFI25:
 1298              		.cfi_def_cfa_offset 16
 122:Core/Src/MPU6050.c **** }
 1299              		.loc 3 122 0
 1300 0004 0090     		str	r0, [sp]
 1301 0006 0223     		movs	r3, #2
 1302 0008 0422     		movs	r2, #4
 1303 000a 1B21     		movs	r1, #27
 1304 000c D020     		movs	r0, #208
 1305              	.LVL156:
 1306 000e FFF7FEFF 		bl	MPU6050_WriteBits
 1307              	.LVL157:
 123:Core/Src/MPU6050.c **** 
 1308              		.loc 3 123 0
 1309 0012 03B0     		add	sp, sp, #12
 1310              	.LCFI26:
 1311              		.cfi_def_cfa_offset 4
 1312              		@ sp needed
 1313 0014 5DF804FB 		ldr	pc, [sp], #4
 1314              		.cfi_endproc
 1315              	.LFE979:
 1317              		.section	.text.MPU6050_SetFullScaleAccelRange,"ax",%progbits
 1318              		.align	1
 1319              		.global	MPU6050_SetFullScaleAccelRange
 1320              		.syntax unified
 1321              		.thumb
 1322              		.thumb_func
 1323              		.fpu fpv4-sp-d16
 1325              	MPU6050_SetFullScaleAccelRange:
 1326              	.LFB982:
 180:Core/Src/MPU6050.c ****     MPU6050_WriteBits(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT
 1327              		.loc 3 180 0
ARM GAS  /tmp/cc3MI47k.s 			page 197


 1328              		.cfi_startproc
 1329              		@ args = 0, pretend = 0, frame = 0
 1330              		@ frame_needed = 0, uses_anonymous_args = 0
 1331              	.LVL158:
 1332 0000 00B5     		push	{lr}
 1333              	.LCFI27:
 1334              		.cfi_def_cfa_offset 4
 1335              		.cfi_offset 14, -4
 1336 0002 83B0     		sub	sp, sp, #12
 1337              	.LCFI28:
 1338              		.cfi_def_cfa_offset 16
 181:Core/Src/MPU6050.c **** }
 1339              		.loc 3 181 0
 1340 0004 0090     		str	r0, [sp]
 1341 0006 0223     		movs	r3, #2
 1342 0008 0422     		movs	r2, #4
 1343 000a 1C21     		movs	r1, #28
 1344 000c D020     		movs	r0, #208
 1345              	.LVL159:
 1346 000e FFF7FEFF 		bl	MPU6050_WriteBits
 1347              	.LVL160:
 182:Core/Src/MPU6050.c **** 
 1348              		.loc 3 182 0
 1349 0012 03B0     		add	sp, sp, #12
 1350              	.LCFI29:
 1351              		.cfi_def_cfa_offset 4
 1352              		@ sp needed
 1353 0014 5DF804FB 		ldr	pc, [sp], #4
 1354              		.cfi_endproc
 1355              	.LFE982:
 1357              		.section	.text.MPU6050_WriteBit,"ax",%progbits
 1358              		.align	1
 1359              		.global	MPU6050_WriteBit
 1360              		.syntax unified
 1361              		.thumb
 1362              		.thumb_func
 1363              		.fpu fpv4-sp-d16
 1365              	MPU6050_WriteBit:
 1366              	.LFB987:
 262:Core/Src/MPU6050.c ****     uint8_t tmp;
 1367              		.loc 3 262 0
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 8
 1370              		@ frame_needed = 0, uses_anonymous_args = 0
 1371              	.LVL161:
 1372 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1373              	.LCFI30:
 1374              		.cfi_def_cfa_offset 20
 1375              		.cfi_offset 4, -20
 1376              		.cfi_offset 5, -16
 1377              		.cfi_offset 6, -12
 1378              		.cfi_offset 7, -8
 1379              		.cfi_offset 14, -4
 1380 0002 83B0     		sub	sp, sp, #12
 1381              	.LCFI31:
 1382              		.cfi_def_cfa_offset 32
 1383 0004 0546     		mov	r5, r0
ARM GAS  /tmp/cc3MI47k.s 			page 198


 1384 0006 0C46     		mov	r4, r1
 1385 0008 1646     		mov	r6, r2
 1386 000a 1F46     		mov	r7, r3
 264:Core/Src/MPU6050.c ****     tmp = (data != 0) ? (tmp | (1 << bitNum)) : (tmp & ~(1 << bitNum));
 1387              		.loc 3 264 0
 1388 000c 0123     		movs	r3, #1
 1389              	.LVL162:
 1390 000e 0A46     		mov	r2, r1
 1391              	.LVL163:
 1392 0010 0DF10701 		add	r1, sp, #7
 1393              	.LVL164:
 1394 0014 FFF7FEFF 		bl	MPU6050_I2C_BufferRead
 1395              	.LVL165:
 265:Core/Src/MPU6050.c ****     MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
 1396              		.loc 3 265 0
 1397 0018 7FB9     		cbnz	r7, .L105
 265:Core/Src/MPU6050.c ****     MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
 1398              		.loc 3 265 0 is_stmt 0 discriminator 2
 1399 001a 0122     		movs	r2, #1
 1400 001c 02FA06F3 		lsl	r3, r2, r6
 1401 0020 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 1402 0024 22EA0302 		bic	r2, r2, r3
 1403              	.L103:
 265:Core/Src/MPU6050.c ****     MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
 1404              		.loc 3 265 0 discriminator 4
 1405 0028 02A9     		add	r1, sp, #8
 1406 002a 01F8012D 		strb	r2, [r1, #-1]!
 266:Core/Src/MPU6050.c **** }
 1407              		.loc 3 266 0 is_stmt 1 discriminator 4
 1408 002e 2246     		mov	r2, r4
 1409 0030 2846     		mov	r0, r5
 1410 0032 FFF7FEFF 		bl	MPU6050_I2C_ByteWrite
 1411              	.LVL166:
 267:Core/Src/MPU6050.c **** 
 1412              		.loc 3 267 0 discriminator 4
 1413 0036 03B0     		add	sp, sp, #12
 1414              	.LCFI32:
 1415              		.cfi_remember_state
 1416              		.cfi_def_cfa_offset 20
 1417              		@ sp needed
 1418 0038 F0BD     		pop	{r4, r5, r6, r7, pc}
 1419              	.L105:
 1420              	.LCFI33:
 1421              		.cfi_restore_state
 265:Core/Src/MPU6050.c ****     MPU6050_I2C_ByteWrite(slaveAddr, &tmp, regAddr);
 1422              		.loc 3 265 0 discriminator 1
 1423 003a 0122     		movs	r2, #1
 1424 003c 02FA06F3 		lsl	r3, r2, r6
 1425 0040 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 1426 0044 1A43     		orrs	r2, r2, r3
 1427 0046 D2B2     		uxtb	r2, r2
 1428 0048 EEE7     		b	.L103
 1429              		.cfi_endproc
 1430              	.LFE987:
 1432              		.section	.text.MPU6050_SetSleepModeStatus,"ax",%progbits
 1433              		.align	1
 1434              		.global	MPU6050_SetSleepModeStatus
ARM GAS  /tmp/cc3MI47k.s 			page 199


 1435              		.syntax unified
 1436              		.thumb
 1437              		.thumb_func
 1438              		.fpu fpv4-sp-d16
 1440              	MPU6050_SetSleepModeStatus:
 1441              	.LFB983:
 196:Core/Src/MPU6050.c ****     MPU6050_WriteBit(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, NewSta
 1442              		.loc 3 196 0
 1443              		.cfi_startproc
 1444              		@ args = 0, pretend = 0, frame = 0
 1445              		@ frame_needed = 0, uses_anonymous_args = 0
 1446              	.LVL167:
 1447 0000 08B5     		push	{r3, lr}
 1448              	.LCFI34:
 1449              		.cfi_def_cfa_offset 8
 1450              		.cfi_offset 3, -8
 1451              		.cfi_offset 14, -4
 197:Core/Src/MPU6050.c **** }
 1452              		.loc 3 197 0
 1453 0002 0346     		mov	r3, r0
 1454 0004 0622     		movs	r2, #6
 1455 0006 6B21     		movs	r1, #107
 1456 0008 D020     		movs	r0, #208
 1457              	.LVL168:
 1458 000a FFF7FEFF 		bl	MPU6050_WriteBit
 1459              	.LVL169:
 1460 000e 08BD     		pop	{r3, pc}
 1461              		.cfi_endproc
 1462              	.LFE983:
 1464              		.section	.text.MPU6050_Initialize,"ax",%progbits
 1465              		.align	1
 1466              		.global	MPU6050_Initialize
 1467              		.syntax unified
 1468              		.thumb
 1469              		.thumb_func
 1470              		.fpu fpv4-sp-d16
 1472              	MPU6050_Initialize:
 1473              	.LFB975:
  46:Core/Src/MPU6050.c ****     MPU6050_SetClockSource(MPU6050_CLOCK_PLL_XGYRO);
 1474              		.loc 3 46 0
 1475              		.cfi_startproc
 1476              		@ args = 0, pretend = 0, frame = 0
 1477              		@ frame_needed = 0, uses_anonymous_args = 0
 1478 0000 08B5     		push	{r3, lr}
 1479              	.LCFI35:
 1480              		.cfi_def_cfa_offset 8
 1481              		.cfi_offset 3, -8
 1482              		.cfi_offset 14, -4
  47:Core/Src/MPU6050.c ****     MPU6050_SetFullScaleGyroRange(MPU6050_GYRO_FS_250);
 1483              		.loc 3 47 0
 1484 0002 0120     		movs	r0, #1
 1485 0004 FFF7FEFF 		bl	MPU6050_SetClockSource
 1486              	.LVL170:
  48:Core/Src/MPU6050.c ****     MPU6050_SetFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 1487              		.loc 3 48 0
 1488 0008 0020     		movs	r0, #0
 1489 000a FFF7FEFF 		bl	MPU6050_SetFullScaleGyroRange
ARM GAS  /tmp/cc3MI47k.s 			page 200


 1490              	.LVL171:
  49:Core/Src/MPU6050.c ****     MPU6050_SetSleepModeStatus(DISABLE);
 1491              		.loc 3 49 0
 1492 000e 0020     		movs	r0, #0
 1493 0010 FFF7FEFF 		bl	MPU6050_SetFullScaleAccelRange
 1494              	.LVL172:
  50:Core/Src/MPU6050.c **** }
 1495              		.loc 3 50 0
 1496 0014 0020     		movs	r0, #0
 1497 0016 FFF7FEFF 		bl	MPU6050_SetSleepModeStatus
 1498              	.LVL173:
 1499 001a 08BD     		pop	{r3, pc}
 1500              		.cfi_endproc
 1501              	.LFE975:
 1503              		.section	.text.MPU6050_ReadBits,"ax",%progbits
 1504              		.align	1
 1505              		.global	MPU6050_ReadBits
 1506              		.syntax unified
 1507              		.thumb
 1508              		.thumb_func
 1509              		.fpu fpv4-sp-d16
 1511              	MPU6050_ReadBits:
 1512              	.LFB988:
 278:Core/Src/MPU6050.c ****     // 01101001 read byte
 1513              		.loc 3 278 0
 1514              		.cfi_startproc
 1515              		@ args = 4, pretend = 0, frame = 8
 1516              		@ frame_needed = 0, uses_anonymous_args = 0
 1517              	.LVL174:
 1518 0000 30B5     		push	{r4, r5, lr}
 1519              	.LCFI36:
 1520              		.cfi_def_cfa_offset 12
 1521              		.cfi_offset 4, -12
 1522              		.cfi_offset 5, -8
 1523              		.cfi_offset 14, -4
 1524 0002 83B0     		sub	sp, sp, #12
 1525              	.LCFI37:
 1526              		.cfi_def_cfa_offset 24
 1527 0004 1446     		mov	r4, r2
 1528 0006 1D46     		mov	r5, r3
 285:Core/Src/MPU6050.c ****     uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 1529              		.loc 3 285 0
 1530 0008 0123     		movs	r3, #1
 1531              	.LVL175:
 1532 000a 0A46     		mov	r2, r1
 1533              	.LVL176:
 1534 000c 0DF10701 		add	r1, sp, #7
 1535              	.LVL177:
 1536 0010 FFF7FEFF 		bl	MPU6050_I2C_BufferRead
 1537              	.LVL178:
 286:Core/Src/MPU6050.c ****     tmp &= mask;
 1538              		.loc 3 286 0
 1539 0014 0122     		movs	r2, #1
 1540 0016 AA40     		lsls	r2, r2, r5
 1541 0018 013A     		subs	r2, r2, #1
 1542 001a 631B     		subs	r3, r4, r5
 1543 001c 0133     		adds	r3, r3, #1
ARM GAS  /tmp/cc3MI47k.s 			page 201


 1544 001e 9A40     		lsls	r2, r2, r3
 1545              	.LVL179:
 287:Core/Src/MPU6050.c ****     tmp >>= (bitStart - length + 1);
 1546              		.loc 3 287 0
 1547 0020 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 1548 0024 0A40     		ands	r2, r2, r1
 1549              	.LVL180:
 288:Core/Src/MPU6050.c ****     *data = tmp;
 1550              		.loc 3 288 0
 1551 0026 1A41     		asrs	r2, r2, r3
 289:Core/Src/MPU6050.c **** }
 1552              		.loc 3 289 0
 1553 0028 069B     		ldr	r3, [sp, #24]
 1554              	.LVL181:
 1555 002a 1A70     		strb	r2, [r3]
 290:Core/Src/MPU6050.c **** 
 1556              		.loc 3 290 0
 1557 002c 03B0     		add	sp, sp, #12
 1558              	.LCFI38:
 1559              		.cfi_def_cfa_offset 12
 1560              		@ sp needed
 1561 002e 30BD     		pop	{r4, r5, pc}
 1562              		.cfi_endproc
 1563              	.LFE988:
 1565              		.section	.text.MPU6050_GetDeviceID,"ax",%progbits
 1566              		.align	1
 1567              		.global	MPU6050_GetDeviceID
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1571              		.fpu fpv4-sp-d16
 1573              	MPU6050_GetDeviceID:
 1574              	.LFB977:
  71:Core/Src/MPU6050.c ****     uint8_t tmp;
 1575              		.loc 3 71 0
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 8
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579 0000 00B5     		push	{lr}
 1580              	.LCFI39:
 1581              		.cfi_def_cfa_offset 4
 1582              		.cfi_offset 14, -4
 1583 0002 85B0     		sub	sp, sp, #20
 1584              	.LCFI40:
 1585              		.cfi_def_cfa_offset 24
  73:Core/Src/MPU6050.c ****     return tmp;
 1586              		.loc 3 73 0
 1587 0004 0DF10F03 		add	r3, sp, #15
 1588 0008 0093     		str	r3, [sp]
 1589 000a 0623     		movs	r3, #6
 1590 000c 1A46     		mov	r2, r3
 1591 000e 7521     		movs	r1, #117
 1592 0010 D020     		movs	r0, #208
 1593 0012 FFF7FEFF 		bl	MPU6050_ReadBits
 1594              	.LVL182:
  75:Core/Src/MPU6050.c **** 
 1595              		.loc 3 75 0
ARM GAS  /tmp/cc3MI47k.s 			page 202


 1596 0016 05B0     		add	sp, sp, #20
 1597              	.LCFI41:
 1598              		.cfi_def_cfa_offset 4
 1599              		@ sp needed
 1600 0018 5DF804FB 		ldr	pc, [sp], #4
 1601              		.cfi_endproc
 1602              	.LFE977:
 1604              		.section	.text.MPU6050_TestConnection,"ax",%progbits
 1605              		.align	1
 1606              		.global	MPU6050_TestConnection
 1607              		.syntax unified
 1608              		.thumb
 1609              		.thumb_func
 1610              		.fpu fpv4-sp-d16
 1612              	MPU6050_TestConnection:
 1613              	.LFB976:
  58:Core/Src/MPU6050.c ****     return MPU6050_GetDeviceID() == 0x34 ? bool(1) : bool(0); //0b110100; 8-bit representation in h
 1614              		.loc 3 58 0
 1615              		.cfi_startproc
 1616              		@ args = 0, pretend = 0, frame = 0
 1617              		@ frame_needed = 0, uses_anonymous_args = 0
 1618 0000 08B5     		push	{r3, lr}
 1619              	.LCFI42:
 1620              		.cfi_def_cfa_offset 8
 1621              		.cfi_offset 3, -8
 1622              		.cfi_offset 14, -4
  59:Core/Src/MPU6050.c **** }
 1623              		.loc 3 59 0
 1624 0002 FFF7FEFF 		bl	MPU6050_GetDeviceID
 1625              	.LVL183:
 1626 0006 3428     		cmp	r0, #52
 1627 0008 06D0     		beq	.L118
  59:Core/Src/MPU6050.c **** }
 1628              		.loc 3 59 0 is_stmt 0 discriminator 2
 1629 000a 0020     		movs	r0, #0
 1630 000c FFF7FEFF 		bl	bool
 1631              	.LVL184:
 1632 0010 0030     		adds	r0, r0, #0
 1633 0012 18BF     		it	ne
 1634 0014 0120     		movne	r0, #1
  60:Core/Src/MPU6050.c **** // WHO_AM_I register
 1635              		.loc 3 60 0 is_stmt 1 discriminator 2
 1636 0016 08BD     		pop	{r3, pc}
 1637              	.L118:
  59:Core/Src/MPU6050.c **** }
 1638              		.loc 3 59 0 discriminator 1
 1639 0018 0120     		movs	r0, #1
 1640 001a FFF7FEFF 		bl	bool
 1641              	.LVL185:
 1642 001e 0030     		adds	r0, r0, #0
 1643 0020 18BF     		it	ne
 1644 0022 0120     		movne	r0, #1
 1645 0024 08BD     		pop	{r3, pc}
 1646              		.cfi_endproc
 1647              	.LFE976:
 1649              		.section	.text.MPU6050_GetFullScaleGyroRange,"ax",%progbits
 1650              		.align	1
ARM GAS  /tmp/cc3MI47k.s 			page 203


 1651              		.global	MPU6050_GetFullScaleGyroRange
 1652              		.syntax unified
 1653              		.thumb
 1654              		.thumb_func
 1655              		.fpu fpv4-sp-d16
 1657              	MPU6050_GetFullScaleGyroRange:
 1658              	.LFB980:
 145:Core/Src/MPU6050.c ****     uint8_t tmp;
 1659              		.loc 3 145 0
 1660              		.cfi_startproc
 1661              		@ args = 0, pretend = 0, frame = 8
 1662              		@ frame_needed = 0, uses_anonymous_args = 0
 1663 0000 00B5     		push	{lr}
 1664              	.LCFI43:
 1665              		.cfi_def_cfa_offset 4
 1666              		.cfi_offset 14, -4
 1667 0002 85B0     		sub	sp, sp, #20
 1668              	.LCFI44:
 1669              		.cfi_def_cfa_offset 24
 147:Core/Src/MPU6050.c ****     return tmp;
 1670              		.loc 3 147 0
 1671 0004 0DF10F03 		add	r3, sp, #15
 1672 0008 0093     		str	r3, [sp]
 1673 000a 0223     		movs	r3, #2
 1674 000c 0422     		movs	r2, #4
 1675 000e 1B21     		movs	r1, #27
 1676 0010 D020     		movs	r0, #208
 1677 0012 FFF7FEFF 		bl	MPU6050_ReadBits
 1678              	.LVL186:
 149:Core/Src/MPU6050.c **** 
 1679              		.loc 3 149 0
 1680 0016 9DF80F00 		ldrb	r0, [sp, #15]	@ zero_extendqisi2
 1681 001a 05B0     		add	sp, sp, #20
 1682              	.LCFI45:
 1683              		.cfi_def_cfa_offset 4
 1684              		@ sp needed
 1685 001c 5DF804FB 		ldr	pc, [sp], #4
 1686              		.cfi_endproc
 1687              	.LFE980:
 1689              		.section	.text.MPU6050_GetFullScaleAccelRange,"ax",%progbits
 1690              		.align	1
 1691              		.global	MPU6050_GetFullScaleAccelRange
 1692              		.syntax unified
 1693              		.thumb
 1694              		.thumb_func
 1695              		.fpu fpv4-sp-d16
 1697              	MPU6050_GetFullScaleAccelRange:
 1698              	.LFB981:
 169:Core/Src/MPU6050.c ****     uint8_t tmp;
 1699              		.loc 3 169 0
 1700              		.cfi_startproc
 1701              		@ args = 0, pretend = 0, frame = 8
 1702              		@ frame_needed = 0, uses_anonymous_args = 0
 1703 0000 00B5     		push	{lr}
 1704              	.LCFI46:
 1705              		.cfi_def_cfa_offset 4
 1706              		.cfi_offset 14, -4
ARM GAS  /tmp/cc3MI47k.s 			page 204


 1707 0002 85B0     		sub	sp, sp, #20
 1708              	.LCFI47:
 1709              		.cfi_def_cfa_offset 24
 171:Core/Src/MPU6050.c ****     return tmp;
 1710              		.loc 3 171 0
 1711 0004 0DF10F03 		add	r3, sp, #15
 1712 0008 0093     		str	r3, [sp]
 1713 000a 0223     		movs	r3, #2
 1714 000c 0422     		movs	r2, #4
 1715 000e 1C21     		movs	r1, #28
 1716 0010 D020     		movs	r0, #208
 1717 0012 FFF7FEFF 		bl	MPU6050_ReadBits
 1718              	.LVL187:
 173:Core/Src/MPU6050.c **** 
 1719              		.loc 3 173 0
 1720 0016 9DF80F00 		ldrb	r0, [sp, #15]	@ zero_extendqisi2
 1721 001a 05B0     		add	sp, sp, #20
 1722              	.LCFI48:
 1723              		.cfi_def_cfa_offset 4
 1724              		@ sp needed
 1725 001c 5DF804FB 		ldr	pc, [sp], #4
 1726              		.cfi_endproc
 1727              	.LFE981:
 1729              		.section	.text.MPU6050_ReadBit,"ax",%progbits
 1730              		.align	1
 1731              		.global	MPU6050_ReadBit
 1732              		.syntax unified
 1733              		.thumb
 1734              		.thumb_func
 1735              		.fpu fpv4-sp-d16
 1737              	MPU6050_ReadBit:
 1738              	.LFB989:
 300:Core/Src/MPU6050.c ****     uint8_t tmp;
 1739              		.loc 3 300 0
 1740              		.cfi_startproc
 1741              		@ args = 0, pretend = 0, frame = 8
 1742              		@ frame_needed = 0, uses_anonymous_args = 0
 1743              	.LVL188:
 1744 0000 30B5     		push	{r4, r5, lr}
 1745              	.LCFI49:
 1746              		.cfi_def_cfa_offset 12
 1747              		.cfi_offset 4, -12
 1748              		.cfi_offset 5, -8
 1749              		.cfi_offset 14, -4
 1750 0002 83B0     		sub	sp, sp, #12
 1751              	.LCFI50:
 1752              		.cfi_def_cfa_offset 24
 1753 0004 1546     		mov	r5, r2
 1754 0006 1C46     		mov	r4, r3
 302:Core/Src/MPU6050.c ****     *data = tmp & (1 << bitNum);
 1755              		.loc 3 302 0
 1756 0008 0123     		movs	r3, #1
 1757              	.LVL189:
 1758 000a 0A46     		mov	r2, r1
 1759              	.LVL190:
 1760 000c 0DF10701 		add	r1, sp, #7
 1761              	.LVL191:
ARM GAS  /tmp/cc3MI47k.s 			page 205


 1762 0010 FFF7FEFF 		bl	MPU6050_I2C_BufferRead
 1763              	.LVL192:
 303:Core/Src/MPU6050.c **** }
 1764              		.loc 3 303 0
 1765 0014 0122     		movs	r2, #1
 1766 0016 02FA05F3 		lsl	r3, r2, r5
 1767 001a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 1768 001e 1A40     		ands	r2, r2, r3
 1769 0020 2270     		strb	r2, [r4]
 304:Core/Src/MPU6050.c **** 
 1770              		.loc 3 304 0
 1771 0022 03B0     		add	sp, sp, #12
 1772              	.LCFI51:
 1773              		.cfi_def_cfa_offset 12
 1774              		@ sp needed
 1775 0024 30BD     		pop	{r4, r5, pc}
 1776              		.cfi_endproc
 1777              	.LFE989:
 1779              		.section	.text.MPU6050_GetSleepModeStatus,"ax",%progbits
 1780              		.align	1
 1781              		.global	MPU6050_GetSleepModeStatus
 1782              		.syntax unified
 1783              		.thumb
 1784              		.thumb_func
 1785              		.fpu fpv4-sp-d16
 1787              	MPU6050_GetSleepModeStatus:
 1788              	.LFB984:
 206:Core/Src/MPU6050.c ****     uint8_t tmp;
 1789              		.loc 3 206 0
 1790              		.cfi_startproc
 1791              		@ args = 0, pretend = 0, frame = 8
 1792              		@ frame_needed = 0, uses_anonymous_args = 0
 1793 0000 00B5     		push	{lr}
 1794              	.LCFI52:
 1795              		.cfi_def_cfa_offset 4
 1796              		.cfi_offset 14, -4
 1797 0002 83B0     		sub	sp, sp, #12
 1798              	.LCFI53:
 1799              		.cfi_def_cfa_offset 16
 208:Core/Src/MPU6050.c ****     return tmp == 0x00 ? bool(0) : bool(1);
 1800              		.loc 3 208 0
 1801 0004 0DF10703 		add	r3, sp, #7
 1802 0008 0622     		movs	r2, #6
 1803 000a 6B21     		movs	r1, #107
 1804 000c D020     		movs	r0, #208
 1805 000e FFF7FEFF 		bl	MPU6050_ReadBit
 1806              	.LVL193:
 209:Core/Src/MPU6050.c **** }
 1807              		.loc 3 209 0
 1808 0012 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 1809 0016 43B1     		cbz	r3, .L129
 209:Core/Src/MPU6050.c **** }
 1810              		.loc 3 209 0 is_stmt 0 discriminator 2
 1811 0018 0120     		movs	r0, #1
 1812 001a FFF7FEFF 		bl	bool
 1813              	.LVL194:
 1814 001e 0030     		adds	r0, r0, #0
ARM GAS  /tmp/cc3MI47k.s 			page 206


 1815 0020 18BF     		it	ne
 1816 0022 0120     		movne	r0, #1
 1817              	.L127:
 210:Core/Src/MPU6050.c **** /** Get raw 6-axis motion sensor readings (accel/gyro).
 1818              		.loc 3 210 0 is_stmt 1 discriminator 4
 1819 0024 03B0     		add	sp, sp, #12
 1820              	.LCFI54:
 1821              		.cfi_remember_state
 1822              		.cfi_def_cfa_offset 4
 1823              		@ sp needed
 1824 0026 5DF804FB 		ldr	pc, [sp], #4
 1825              	.L129:
 1826              	.LCFI55:
 1827              		.cfi_restore_state
 209:Core/Src/MPU6050.c **** }
 1828              		.loc 3 209 0 discriminator 1
 1829 002a 0020     		movs	r0, #0
 1830 002c FFF7FEFF 		bl	bool
 1831              	.LVL195:
 1832 0030 0030     		adds	r0, r0, #0
 1833 0032 18BF     		it	ne
 1834 0034 0120     		movne	r0, #1
 1835 0036 F5E7     		b	.L127
 1836              		.cfi_endproc
 1837              	.LFE984:
 1839              		.section	.text.MX_DMA1_Init,"ax",%progbits
 1840              		.align	1
 1841              		.global	MX_DMA1_Init
 1842              		.syntax unified
 1843              		.thumb
 1844              		.thumb_func
 1845              		.fpu fpv4-sp-d16
 1847              	MX_DMA1_Init:
 1848              	.LFB993:
 1849              		.file 4 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "gpio.h"
  22:Core/Src/main.c **** #include "periph.h"
ARM GAS  /tmp/cc3MI47k.s 			page 207


  23:Core/Src/main.c **** #include "stm32f4xx_ll_gpio.h"
  24:Core/Src/main.c **** #include "stm32f4xx_ll_i2c.h"
  25:Core/Src/main.c **** #include "MPU6050.c"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** void SystemClock_Config(void);
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** void MX_DMA1_Init(void)
  30:Core/Src/main.c **** {
 1850              		.loc 4 30 0
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 8
 1853              		@ frame_needed = 0, uses_anonymous_args = 0
 1854 0000 10B5     		push	{r4, lr}
 1855              	.LCFI56:
 1856              		.cfi_def_cfa_offset 8
 1857              		.cfi_offset 4, -8
 1858              		.cfi_offset 14, -4
 1859 0002 82B0     		sub	sp, sp, #8
 1860              	.LCFI57:
 1861              		.cfi_def_cfa_offset 16
 1862              	.LVL196:
 1863              	.LBB96:
 1864              	.LBB97:
 1865              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @file    stm32f4xx_ll_dma.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief   Header file of DMA LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   ******************************************************************************
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @attention
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   ******************************************************************************
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #ifndef __STM32F4xx_LL_DMA_H
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define __STM32F4xx_LL_DMA_H
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #ifdef __cplusplus
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** extern "C" {
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #endif
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #include "stm32f4xx.h"
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @addtogroup STM32F4xx_LL_Driver
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 208


  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #if defined (DMA1) || defined (DMA2)
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL DMA
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Variables DMA Private Variables
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** static const uint8_t STREAM_OFFSET_TAB[] =
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream0_BASE - DMA1_BASE),
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream1_BASE - DMA1_BASE),
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream2_BASE - DMA1_BASE),
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream3_BASE - DMA1_BASE),
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream4_BASE - DMA1_BASE),
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream5_BASE - DMA1_BASE),
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream6_BASE - DMA1_BASE),
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   (uint8_t)(DMA1_Stream7_BASE - DMA1_BASE)
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** };
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Private constants ---------------------------------------------------------*/
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_Private_Constants DMA Private Constants
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Exported types ------------------------------------------------------------*/
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #if defined(USE_FULL_LL_DRIVER)
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** typedef struct
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         or as Source base address in case of memory to memory trans
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         or as Destination base address in case of memory to memory 
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to pe
ARM GAS  /tmp/cc3MI47k.s 			page 209


  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         from memory to memory or from peripheral to memory.
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_DIRECTION
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MODE
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         @note The circular buffer mode cannot be used if the memory
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                               data transfer direction is configured on the selected
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address 
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         is incremented or not.
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PERIPH
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         is incremented or not.
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MEMORY
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination dat
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         in case of memory to memory transfer direction.
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         The data unit is equal to the source buffer configuration s
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         or MemorySize parameters depending in the transfer directio
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter must be a value between Min_Data = 0 and Max
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t Channel;                /*!< Specifies the peripheral channel.
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_CHANNEL
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t Priority;               /*!< Specifies the channel priority level.
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PRIORITY
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t FIFOMode;               /*!< Specifies if the FIFO mode or Direct mode will be used for 
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_FIFOMODE
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         @note The Direct mode (FIFO mode disabled) cannot be used i
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         memory-to-memory data transfer is configured on the selecte
ARM GAS  /tmp/cc3MI47k.s 			page 210


 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t FIFOThreshold;          /*!< Specifies the FIFO threshold level.
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_FIFOTHRESHO
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t MemBurst;               /*!< Specifies the Burst transfer configuration for the memory t
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         It specifies the amount of data to be transferred in a sing
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         transaction.
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_MBURST 
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         @note The burst mode is possible only if the address Increm
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   uint32_t PeriphBurst;            /*!< Specifies the Burst transfer configuration for the peripher
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         It specifies the amount of data to be transferred in a sing
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         transaction. 
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This parameter can be a value of @ref DMA_LL_EC_PBURST
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         @note The burst mode is possible only if the address Increm
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****                                         This feature can be modified afterwards using unitary funct
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** } LL_DMA_InitTypeDef;
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #endif /*USE_FULL_LL_DRIVER*/
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Exported constants --------------------------------------------------------*/
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_STREAM STREAM
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_0                   0x00000000U
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_1                   0x00000001U
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_2                   0x00000002U
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_3                   0x00000003U
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_4                   0x00000004U
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_5                   0x00000005U
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_6                   0x00000006U
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_7                   0x00000007U
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_STREAM_ALL                 0xFFFF0000U
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DIRECTION DIRECTION
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U               /*!< Peripheral to memory direc
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0            /*!< Memory to peripheral direc
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1            /*!< Memory to memory direction
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 211


 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MODE MODE
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MODE_NORMAL                0x00000000U               /*!< Normal Mode               
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MODE_CIRCULAR              DMA_SxCR_CIRC             /*!< Circular Mode             
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MODE_PFCTRL                DMA_SxCR_PFCTRL           /*!< Peripheral flow control mo
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_DOUBLEBUFFER_MODE DOUBLEBUFFER MODE
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_DOUBLEBUFFER_MODE_DISABLE  0x00000000U               /*!< Disable double buffering m
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_DOUBLEBUFFER_MODE_ENABLE   DMA_SxCR_DBM              /*!< Enable double buffering mo
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PERIPH PERIPH
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PERIPH_NOINCREMENT         0x00000000U               /*!< Peripheral increment mode 
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PERIPH_INCREMENT           DMA_SxCR_PINC             /*!< Peripheral increment mode 
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MEMORY MEMORY
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MEMORY_NOINCREMENT         0x00000000U               /*!< Memory increment mode Disa
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MEMORY_INCREMENT           DMA_SxCR_MINC             /*!< Memory increment mode Enab
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PDATAALIGN PDATAALIGN
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_BYTE            0x00000000U               /*!< Peripheral data alignment 
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_HALFWORD        DMA_SxCR_PSIZE_0          /*!< Peripheral data alignment 
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PDATAALIGN_WORD            DMA_SxCR_PSIZE_1          /*!< Peripheral data alignment 
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MDATAALIGN MDATAALIGN
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_BYTE            0x00000000U               /*!< Memory data alignment : By
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_HALFWORD        DMA_SxCR_MSIZE_0          /*!< Memory data alignment : Ha
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MDATAALIGN_WORD            DMA_SxCR_MSIZE_1          /*!< Memory data alignment : Wo
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 212


 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_OFFSETSIZE OFFSETSIZE
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_OFFSETSIZE_PSIZE           0x00000000U               /*!< Peripheral increment offse
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_OFFSETSIZE_FIXEDTO4        DMA_SxCR_PINCOS           /*!< Peripheral increment offse
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PRIORITY PRIORITY
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PRIORITY_LOW               0x00000000U               /*!< Priority level : Low      
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PRIORITY_MEDIUM            DMA_SxCR_PL_0             /*!< Priority level : Medium   
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PRIORITY_HIGH              DMA_SxCR_PL_1             /*!< Priority level : High     
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PRIORITY_VERYHIGH          DMA_SxCR_PL               /*!< Priority level : Very_High
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CHANNEL CHANNEL
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_0                  0x00000000U                                              
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_1                  DMA_SxCR_CHSEL_0                                         
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_2                  DMA_SxCR_CHSEL_1                                         
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_3                  (DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1)                    
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_4                  DMA_SxCR_CHSEL_2                                         
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_5                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                    
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_6                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                    
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_7                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0) 
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #if defined (DMA_SxCR_CHSEL_3)
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_8                  DMA_SxCR_CHSEL_3                                         
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_9                  (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_0)                    
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_10                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1)                    
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_11                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0) 
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_12                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2)                    
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_13                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0) 
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_14                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1) 
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CHANNEL_15                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 |
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #endif /* DMA_SxCR_CHSEL_3 */
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_MBURST MBURST
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MBURST_SINGLE              0x00000000U                             /*!< Memory burst
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MBURST_INC4                DMA_SxCR_MBURST_0                       /*!< Memory burst
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MBURST_INC8                DMA_SxCR_MBURST_1                       /*!< Memory burst
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_MBURST_INC16               (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) /*!< Memory burst
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
ARM GAS  /tmp/cc3MI47k.s 			page 213


 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_PBURST PBURST
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PBURST_SINGLE              0x00000000U                             /*!< Peripheral b
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PBURST_INC4                DMA_SxCR_PBURST_0                       /*!< Peripheral b
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PBURST_INC8                DMA_SxCR_PBURST_1                       /*!< Peripheral b
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_PBURST_INC16               (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) /*!< Peripheral b
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_FIFOMODE DMA_LL_FIFOMODE
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOMODE_DISABLE           0x00000000U                             /*!< FIFO mode di
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOMODE_ENABLE            DMA_SxFCR_DMDIS                         /*!< FIFO mode en
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */  
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_FIFOSTATUS_0 FIFOSTATUS 0
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOSTATUS_0_25            0x00000000U                             /*!< 0 < fifo_lev
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOSTATUS_25_50           DMA_SxFCR_FS_0                          /*!< 1/4 < fifo_l
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOSTATUS_50_75           DMA_SxFCR_FS_1                          /*!< 1/2 < fifo_l
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOSTATUS_75_100          (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0)       /*!< 3/4 < fifo_l
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOSTATUS_EMPTY           DMA_SxFCR_FS_2                          /*!< FIFO is empt
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOSTATUS_FULL            (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0)       /*!< FIFO is full
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_FIFOTHRESHOLD FIFOTHRESHOLD
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOTHRESHOLD_1_4          0x00000000U                             /*!< FIFO thresho
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOTHRESHOLD_1_2          DMA_SxFCR_FTH_0                         /*!< FIFO thresho
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOTHRESHOLD_3_4          DMA_SxFCR_FTH_1                         /*!< FIFO thresho
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_FIFOTHRESHOLD_FULL         DMA_SxFCR_FTH                           /*!< FIFO thresho
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****     
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EC_CURRENTTARGETMEM CURRENTTARGETMEM
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CURRENTTARGETMEM0          0x00000000U                             /*!< Set CurrentT
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_CURRENTTARGETMEM1          DMA_SxCR_CT                             /*!< Set CurrentT
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
ARM GAS  /tmp/cc3MI47k.s 			page 214


 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Exported macro ------------------------------------------------------------*/
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Write a value in DMA register
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __REG__ Register to be written
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __VALUE__ Value to be written in the register
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Read a value in DMA register
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __INSTANCE__ DMA Instance
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __REG__ Register to be read
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Register value
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxStreamy
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Convert DMAx_Streamy into DMAx
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __STREAM_INSTANCE__ DMAx_Streamy
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval DMAx
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** (((uint32_t)(__STREAM_INSTANCE__) > ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Convert DMAx_Streamy into LL_DMA_STREAM_y
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __STREAM_INSTANCE__ DMAx_Streamy
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval LL_DMA_CHANNEL_y
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** (((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \
ARM GAS  /tmp/cc3MI47k.s 			page 215


 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  LL_DMA_STREAM_7)
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Convert DMA Instance DMAx and LL_DMA_STREAM_y into DMAx_Streamy
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __DMA_INSTANCE__ DMAx
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  __STREAM__ LL_DMA_STREAM_y
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval DMAx_Streamy
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** #define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** ((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DM
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  DMA2_Stream7)
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /* Exported functions --------------------------------------------------------*/
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_Configuration Configuration
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Enable DMA stream.
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          EN            LL_DMA_EnableStream
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
ARM GAS  /tmp/cc3MI47k.s 			page 216


 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Disable DMA stream.
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          EN            LL_DMA_DisableStream
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Check if DMA stream is enabled or disabled.
 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          EN            LL_DMA_IsEnabledStream
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(DMA_TypeDef *DMAx, uint32_t Stream)
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Configure all parameters linked to DMA transfer.
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          DIR           LL_DMA_ConfigTransfer\n
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          CIRC          LL_DMA_ConfigTransfer\n
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          PINC          LL_DMA_ConfigTransfer\n
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          MINC          LL_DMA_ConfigTransfer\n
 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          PSIZE         LL_DMA_ConfigTransfer\n
ARM GAS  /tmp/cc3MI47k.s 			page 217


 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          MSIZE         LL_DMA_ConfigTransfer\n
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          PL            LL_DMA_ConfigTransfer\n
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          PFCTRL        LL_DMA_ConfigTransfer
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Configuration This parameter must be a combination of all the following values:
 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH o
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR  or @ref LL_DMA_MODE_PFCTRL
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDAT
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDAT
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HI
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *@retval None
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configurati
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR,
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****              DMA_SxCR_DIR | DMA_SxCR_CIRC | DMA_SxCR_PINC | DMA_SxCR_MINC | DMA_SxCR_PSIZE | DMA_Sx
 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****              Configuration);
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Data transfer direction (read from peripheral or from memory).
 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          DIR           LL_DMA_SetDataTransferDirection
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  
 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Data transfer direction (read from peripheral or from memory).
 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          DIR           LL_DMA_GetDataTransferDirection
ARM GAS  /tmp/cc3MI47k.s 			page 218


 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream)
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set DMA mode normal, circular or peripheral flow control.
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          CIRC           LL_DMA_SetMode\n
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          PFCTRL         LL_DMA_SetMode
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Mode This parameter can be one of the following values:
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_PFCTRL
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get DMA mode normal, circular or peripheral flow control.
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          CIRC           LL_DMA_GetMode\n
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         CR          PFCTRL         LL_DMA_GetMode
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
ARM GAS  /tmp/cc3MI47k.s 			page 219


 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_NORMAL
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_CIRCULAR
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MODE_PFCTRL
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Stream)
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Peripheral increment mode.
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PINC           LL_DMA_SetPeriphIncMode
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  IncrementMode This parameter can be one of the following values:
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Increment
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Peripheral increment mode.
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PINC           LL_DMA_GetPeriphIncMode
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PERIPH_INCREMENT
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream)
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 220


 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Memory increment mode.
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          MINC           LL_DMA_SetMemoryIncMode
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  IncrementMode This parameter can be one of the following values:
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Increment
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Memory increment mode.
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          MINC           LL_DMA_GetMemoryIncMode
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MEMORY_INCREMENT
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream)
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Peripheral size.
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PSIZE           LL_DMA_SetPeriphSize
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
ARM GAS  /tmp/cc3MI47k.s 			page 221


 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Size This parameter can be one of the following values:
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Peripheral size.
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PSIZE           LL_DMA_GetPeriphSize
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_BYTE
 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PDATAALIGN_WORD
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream)
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Memory size.
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          MSIZE           LL_DMA_SetMemorySize
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Size This parameter can be one of the following values:
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
ARM GAS  /tmp/cc3MI47k.s 			page 222


 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Memory size.
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          MSIZE           LL_DMA_GetMemorySize
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_BYTE
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MDATAALIGN_WORD
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream)
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Peripheral increment offset size.
 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PINCOS           LL_DMA_SetIncOffsetSize
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  OffsetSize This parameter can be one of the following values:
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_OFFSETSIZE_PSIZE
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_OFFSETSIZE_FIXEDTO4
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t OffsetSiz
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Peripheral increment offset size.
 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PINCOS           LL_DMA_GetIncOffsetSize
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
ARM GAS  /tmp/cc3MI47k.s 			page 223


 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_OFFSETSIZE_PSIZE
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_OFFSETSIZE_FIXEDTO4
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream)
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Stream priority level.
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PL           LL_DMA_SetStreamPriorityLevel
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Priority This parameter can be one of the following values:
 916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Pr
 923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream priority level.
 929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PL           LL_DMA_GetStreamPriorityLevel
 930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
 941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_LOW
 942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_MEDIUM
 943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_HIGH
 944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
 945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 224


 946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream)
 947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Number of data to transfer.
 953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll NDTR          NDT           LL_DMA_SetDataLength
 954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   This action has no effect if
 955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         stream is enabled.
 956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  NbData Between 0 to 0xFFFFFFFF
 967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
 968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
 970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR,
 972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Number of data to transfer.
 976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll NDTR          NDT           LL_DMA_GetDataLength
 977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Once the stream is enabled, the return value indicate the
 978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         remaining bytes to be transmitted.
 979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
 980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
 981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
 982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
 983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
 984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
 985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
 986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
 987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
 988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
 989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Between 0 to 0xFFFFFFFF
 990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
 991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef* DMAx, uint32_t Stream)
 992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
 993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
 994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
 996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
 997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Select Channel number associated to the Stream.
 998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          CHSEL           LL_DMA_SetChannelSelection
 999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
ARM GAS  /tmp/cc3MI47k.s 			page 225


1003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Channel This parameter can be one of the following values:
1010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_0
1011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
1014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channe
1021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
 1866              		.loc 5 1022 0
 1867 0004 244C     		ldr	r4, .L134
 1868 0006 2368     		ldr	r3, [r4]
 1869 0008 23F06063 		bic	r3, r3, #234881024
 1870 000c 43F00073 		orr	r3, r3, #33554432
 1871 0010 2360     		str	r3, [r4]
 1872              	.LVL197:
 1873              	.LBE97:
 1874              	.LBE96:
  31:Core/Src/main.c ****     LL_DMA_SetChannelSelection(STM_DRIVER_DMA_I2C, STM_DRIVER_DMA_STREAM_I2C,STM_DRIVER_DMA_CHANNEL
  32:Core/Src/main.c ****     LL_DMA_ConfigAddresses(STM_DRIVER_DMA_I2C, STM_DRIVER_DMA_STREAM_I2C,STM_DRIVER_DMA_SRC_ADDR_I2
 1875              		.loc 4 32 0
 1876 0012 4FF48070 		mov	r0, #256
 1877 0016 FFF7FEFF 		bl	malloc
 1878              	.LVL198:
 1879              	.LBB98:
 1880              	.LBB99:
1023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get the Channel number associated to the Stream.
1027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          CHSEL           LL_DMA_GetChannelSelection
1028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_0
1040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_1
1041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_2
1042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_3
ARM GAS  /tmp/cc3MI47k.s 			page 226


1043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_4
1044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_5
1045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_6
1046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CHANNEL_7
1047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream)
1049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
1051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Memory burst transfer configuration.
1055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          MBURST           LL_DMA_SetMemoryBurstxfer
1056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Mburst This parameter can be one of the following values:
1067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_SINGLE
1068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_INC4
1069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_INC8
1070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_INC16
1071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mburst)
1074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
1076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Memory burst transfer configuration.
1080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          MBURST           LL_DMA_GetMemoryBurstxfer
1081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_SINGLE
1093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_INC4
1094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_INC8
1095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_MBURST_INC16
1096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream)
1098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
ARM GAS  /tmp/cc3MI47k.s 			page 227


1100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set  Peripheral burst transfer configuration.
1104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PBURST           LL_DMA_SetPeriphBurstxfer
1105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Pburst This parameter can be one of the following values:
1116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_SINGLE
1117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_INC4
1118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_INC8
1119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_INC16
1120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Pburst)
1123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
1125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Peripheral burst transfer configuration.
1129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          PBURST           LL_DMA_GetPeriphBurstxfer
1130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_SINGLE
1142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_INC4
1143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_INC8
1144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_PBURST_INC16
1145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream)
1147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
1149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Current target (only in double buffer mode) to Memory 1 or Memory 0.
1153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          CT           LL_DMA_SetCurrentTargetMem 
1154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
ARM GAS  /tmp/cc3MI47k.s 			page 228


1157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param CurrentMemory This parameter can be one of the following values:
1165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CURRENTTARGETMEM0
1166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CURRENTTARGETMEM1
1167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Curren
1170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****    MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, 
1172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Current target (only in double buffer mode) to Memory 1 or Memory 0.
1176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          CT           LL_DMA_GetCurrentTargetMem 
1177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CURRENTTARGETMEM0
1189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_CURRENTTARGETMEM1
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream)
1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
1194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Enable the double buffer mode.
1198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          DBM           LL_DMA_EnableDoubleBufferMode
1199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream)
1212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA
ARM GAS  /tmp/cc3MI47k.s 			page 229


1214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Disable the double buffer mode.
1218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR          DBM           LL_DMA_DisableDoubleBufferMode 
1219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream)
1232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, D
1234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get FIFO status.
1238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll FCR          FS          LL_DMA_GetFIFOStatus
1239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOSTATUS_0_25
1251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOSTATUS_25_50
1252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOSTATUS_50_75
1253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOSTATUS_75_100
1254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOSTATUS_EMPTY
1255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOSTATUS_FULL
1256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetFIFOStatus(DMA_TypeDef *DMAx, uint32_t Stream)
1258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
1260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Disable Fifo mode.
1264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll FCR          DMDIS          LL_DMA_DisableFifoMode
1265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
ARM GAS  /tmp/cc3MI47k.s 			page 230


1271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
1278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, 
1280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Enable Fifo mode.
1284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll FCR          DMDIS          LL_DMA_EnableFifoMode 
1285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
1298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DM
1300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Select FIFO threshold.
1304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll FCR         FTH          LL_DMA_SetFIFOThreshold
1305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Threshold This parameter can be one of the following values:
1316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_4
1317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_2
1318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_3_4
1319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_FULL
1320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Threshold
1323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, 
1325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 231


1328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get FIFO threshold.
1329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll FCR         FTH          LL_DMA_GetFIFOThreshold
1330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Returned value can be one of the following values:
1341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_4
1342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_2
1343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_3_4
1344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_FULL
1345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream)
1347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
1349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Configure the FIFO .
1353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll FCR         FTH          LL_DMA_ConfigFifo\n
1354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         FCR         DMDIS        LL_DMA_ConfigFifo
1355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  FifoMode This parameter can be one of the following values:
1366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOMODE_ENABLE
1367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOMODE_DISABLE
1368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  FifoThreshold This parameter can be one of the following values:
1369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_4
1370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_2
1371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_3_4
1372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_FIFOTHRESHOLD_FULL
1373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigFifo(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t FifoMode, uint3
1376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, 
1378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Configure the Source and Destination addresses.
1382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   This API must not be called when the DMA stream is enabled.
1383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll M0AR        M0A         LL_DMA_ConfigAddresses\n 
1384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         PAR         PA          LL_DMA_ConfigAddresses
ARM GAS  /tmp/cc3MI47k.s 			page 232


1385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  SrcAddress Between 0 to 0xFFFFFFFF
1396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DstAddress Between 0 to 0xFFFFFFFF
1397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Direction This parameter can be one of the following values:
1398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
1399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
1400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
1401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t SrcAddress
1404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   /* Direction Memory to Periph */
1406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
1407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   {
1408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****     WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR
1409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****     WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR,
1410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   }
1411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   /* Direction Periph to Memory and Memory to Memory */
1412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   else
1413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   {
1414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****     WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR,
 1881              		.loc 5 1414 0
 1882 001a 204B     		ldr	r3, .L134+4
 1883 001c A360     		str	r3, [r4, #8]
1415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****     WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR
 1884              		.loc 5 1415 0
 1885 001e E060     		str	r0, [r4, #12]
 1886              	.LVL199:
 1887              	.LBE99:
 1888              	.LBE98:
 1889              	.LBB100:
 1890              	.LBB101:
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 1891              		.loc 5 971 0
 1892 0020 6368     		ldr	r3, [r4, #4]
 1893 0022 1B0C     		lsrs	r3, r3, #16
 1894 0024 1B04     		lsls	r3, r3, #16
 1895 0026 43F48073 		orr	r3, r3, #256
 1896 002a 6360     		str	r3, [r4, #4]
 1897              	.LVL200:
 1898              	.LBE101:
 1899              	.LBE100:
 1900              	.LBB102:
 1901              	.LBB103:
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 1902              		.loc 5 738 0
 1903 002c 2368     		ldr	r3, [r4]
 1904 002e 43F48063 		orr	r3, r3, #1024
ARM GAS  /tmp/cc3MI47k.s 			page 233


 1905 0032 2360     		str	r3, [r4]
 1906              	.LVL201:
 1907              	.LBE103:
 1908              	.LBE102:
 1909              	.LBB104:
 1910              	.LBB105:
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
 1911              		.loc 5 497 0
 1912 0034 2368     		ldr	r3, [r4]
 1913 0036 43F00103 		orr	r3, r3, #1
 1914 003a 2360     		str	r3, [r4]
 1915              	.LVL202:
 1916              	.LBE105:
 1917              	.LBE104:
 1918              	.LBB106:
 1919              	.LBB107:
1416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   }
1417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Set the Memory address.
1421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll M0AR        M0A         LL_DMA_SetMemoryAddress
1422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  MemoryAddress Between 0 to 0xFFFFFFFF
1435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAdd
1438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, 
1440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Set the Peripheral address.
1444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll PAR        PA         LL_DMA_SetPeriphAddress
1445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
ARM GAS  /tmp/cc3MI47k.s 			page 234


1457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  PeriphAddress Between 0 to 0xFFFFFFFF
1458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAdd
1461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, P
1463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Get the Memory address.
1467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll M0AR        M0A         LL_DMA_GetMemoryAddress
1468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Between 0 to 0xFFFFFFFF
1480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream)
1482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))-
1484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Get the Peripheral address.
1488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll PAR        PA         LL_DMA_GetPeriphAddress
1489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMO
1490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Between 0 to 0xFFFFFFFF
1501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream)
1503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))
1505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Set the Memory to Memory Source address.
1509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll PAR        PA         LL_DMA_SetM2MSrcAddress
1510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 235


1514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  MemoryAddress Between 0 to 0xFFFFFFFF
1523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAdd
1526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, M
1528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Set the Memory to Memory Destination address.
1532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll M0AR        M0A         LL_DMA_SetM2MDstAddress
1533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   This API must not be called when the DMA channel is enabled.
1535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  MemoryAddress Between 0 to 0xFFFFFFFF
1546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAdd
1549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   {
1550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****     WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR
1551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   }
1552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Get the Memory to Memory Source address.
1555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll PAR        PA         LL_DMA_GetM2MSrcAddress
1556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Between 0 to 0xFFFFFFFF
1568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef* DMAx, uint32_t Stream)
1570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   {
ARM GAS  /tmp/cc3MI47k.s 			page 236


1571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****    return (READ_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream]))
1572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   }
1573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief  Get the Memory to Memory Destination address.
1576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll M0AR        M0A         LL_DMA_GetM2MDstAddress
1577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
1578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Between 0 to 0xFFFFFFFF
1589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef* DMAx, uint32_t Stream)
1591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****  return (READ_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->
1593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Set Memory 1 address (used in case of Double buffer mode).
1597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll M1AR        M1A         LL_DMA_SetMemory1Address
1598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
1607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Address Between 0 to 0xFFFFFFFF
1609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
1610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_SetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Address)
1612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M1AR,
1614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Memory 1 address (used in case of Double buffer mode).
1618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll M1AR        M1A         LL_DMA_GetMemory1Address
1619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
1621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
1622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
1623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
1624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
1625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
1626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
1627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
ARM GAS  /tmp/cc3MI47k.s 			page 237


1628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
1629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval Between 0 to 0xFFFFFFFF
1630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_GetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream)
1632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M1AR);
1634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
1638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management
1641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
1642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 0 half transfer flag.
1646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  HTIF0    LL_DMA_IsActiveFlag_HT0
1647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT0(DMA_TypeDef *DMAx)
1651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF0)==(DMA_LISR_HTIF0));
1653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 1 half transfer flag.
1657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  HTIF1    LL_DMA_IsActiveFlag_HT1
1658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
1662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF1)==(DMA_LISR_HTIF1));
1664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 2 half transfer flag.
1668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  HTIF2    LL_DMA_IsActiveFlag_HT2
1669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
1673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF2)==(DMA_LISR_HTIF2));
1675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 3 half transfer flag.
1679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  HTIF3    LL_DMA_IsActiveFlag_HT3
1680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
1684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 238


1685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF3)==(DMA_LISR_HTIF3));
1686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 4 half transfer flag.
1690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  HTIF4    LL_DMA_IsActiveFlag_HT4
1691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
1695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF4)==(DMA_HISR_HTIF4));
1697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 5 half transfer flag.
1701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  HTIF0    LL_DMA_IsActiveFlag_HT5
1702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
1706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF5)==(DMA_HISR_HTIF5));
1708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 6 half transfer flag.
1712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  HTIF6    LL_DMA_IsActiveFlag_HT6
1713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
1717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF6)==(DMA_HISR_HTIF6));
1719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 7 half transfer flag.
1723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  HTIF7    LL_DMA_IsActiveFlag_HT7
1724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
1728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF7)==(DMA_HISR_HTIF7));
1730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** } 
1731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 0 transfer complete flag.
1734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TCIF0    LL_DMA_IsActiveFlag_TC0
1735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(DMA_TypeDef *DMAx)
1739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0));
1741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 239


1742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 1 transfer complete flag.
1745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TCIF1    LL_DMA_IsActiveFlag_TC1
1746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
1750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1));
1752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 2 transfer complete flag.
1756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TCIF2    LL_DMA_IsActiveFlag_TC2
1757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
1761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF2)==(DMA_LISR_TCIF2));
1763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 3 transfer complete flag.
1767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TCIF3    LL_DMA_IsActiveFlag_TC3
1768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
1772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3));
1774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 4 transfer complete flag.
1778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TCIF4    LL_DMA_IsActiveFlag_TC4
1779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
1783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF4)==(DMA_HISR_TCIF4));
1785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 5 transfer complete flag.
1789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
1790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
1794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
1796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 240


1799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 6 transfer complete flag.
1800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TCIF6    LL_DMA_IsActiveFlag_TC6
1801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
1805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
1807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 7 transfer complete flag.
1811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TCIF7    LL_DMA_IsActiveFlag_TC7
1812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
1816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF7)==(DMA_HISR_TCIF7));
1818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** } 
1819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 0 transfer error flag.
1822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TEIF0    LL_DMA_IsActiveFlag_TE0
1823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0(DMA_TypeDef *DMAx)
1827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF0)==(DMA_LISR_TEIF0));
1829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 1 transfer error flag.
1833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TEIF1    LL_DMA_IsActiveFlag_TE1
1834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
1838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF1)==(DMA_LISR_TEIF1));
1840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 2 transfer error flag.
1844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TEIF2    LL_DMA_IsActiveFlag_TE2
1845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
1849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF2)==(DMA_LISR_TEIF2));
1851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 3 transfer error flag.
1855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  TEIF3    LL_DMA_IsActiveFlag_TE3
ARM GAS  /tmp/cc3MI47k.s 			page 241


1856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
1860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF3)==(DMA_LISR_TEIF3));
1862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 4 transfer error flag.
1866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TEIF4    LL_DMA_IsActiveFlag_TE4
1867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
1871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF4)==(DMA_HISR_TEIF4));
1873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 5 transfer error flag.
1877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TEIF0    LL_DMA_IsActiveFlag_TE5
1878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
1882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF5)==(DMA_HISR_TEIF5));
1884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 6 transfer error flag.
1888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TEIF6    LL_DMA_IsActiveFlag_TE6
1889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
1893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));
1895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 7 transfer error flag.
1899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  TEIF7    LL_DMA_IsActiveFlag_TE7
1900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
1904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF7)==(DMA_HISR_TEIF7));
1906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** } 
1907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 0 direct mode error flag.
1910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  DMEIF0    LL_DMA_IsActiveFlag_DME0
1911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
ARM GAS  /tmp/cc3MI47k.s 			page 242


1913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0(DMA_TypeDef *DMAx)
1915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF0)==(DMA_LISR_DMEIF0));
1917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 1 direct mode error flag.
1921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  DMEIF1    LL_DMA_IsActiveFlag_DME1
1922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME1(DMA_TypeDef *DMAx)
1926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF1)==(DMA_LISR_DMEIF1));
1928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 2 direct mode error flag.
1932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  DMEIF2    LL_DMA_IsActiveFlag_DME2
1933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME2(DMA_TypeDef *DMAx)
1937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF2)==(DMA_LISR_DMEIF2));
1939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 3 direct mode error flag.
1943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  DMEIF3    LL_DMA_IsActiveFlag_DME3
1944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME3(DMA_TypeDef *DMAx)
1948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF3)==(DMA_LISR_DMEIF3));
1950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 4 direct mode error flag.
1954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  DMEIF4    LL_DMA_IsActiveFlag_DME4
1955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME4(DMA_TypeDef *DMAx)
1959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF4)==(DMA_HISR_DMEIF4));
1961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 5 direct mode error flag.
1965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  DMEIF0    LL_DMA_IsActiveFlag_DME5
1966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5(DMA_TypeDef *DMAx)
ARM GAS  /tmp/cc3MI47k.s 			page 243


1970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF5)==(DMA_HISR_DMEIF5));
1972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 6 direct mode error flag.
1976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  DMEIF6    LL_DMA_IsActiveFlag_DME6
1977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(DMA_TypeDef *DMAx)
1981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF6)==(DMA_HISR_DMEIF6));
1983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 7 direct mode error flag.
1987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  DMEIF7    LL_DMA_IsActiveFlag_DME7
1988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
1989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
1990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
1991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME7(DMA_TypeDef *DMAx)
1992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
1993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF7)==(DMA_HISR_DMEIF7));
1994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
1995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
1996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
1997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 0 FIFO error flag.
1998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  FEIF0    LL_DMA_IsActiveFlag_FE0
1999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0(DMA_TypeDef *DMAx)
2003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF0)==(DMA_LISR_FEIF0));
2005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 1 FIFO error flag.
2009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  FEIF1    LL_DMA_IsActiveFlag_FE1
2010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE1(DMA_TypeDef *DMAx)
2014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF1)==(DMA_LISR_FEIF1));
2016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 2 FIFO error flag.
2020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  FEIF2    LL_DMA_IsActiveFlag_FE2
2021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE2(DMA_TypeDef *DMAx)
2025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF2)==(DMA_LISR_FEIF2));
ARM GAS  /tmp/cc3MI47k.s 			page 244


2027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 3 FIFO error flag.
2031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LISR  FEIF3    LL_DMA_IsActiveFlag_FE3
2032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE3(DMA_TypeDef *DMAx)
2036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF3)==(DMA_LISR_FEIF3));
2038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 4 FIFO error flag.
2042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  FEIF4    LL_DMA_IsActiveFlag_FE4
2043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE4(DMA_TypeDef *DMAx)
2047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF4)==(DMA_HISR_FEIF4));
2049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 5 FIFO error flag.
2053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  FEIF0    LL_DMA_IsActiveFlag_FE5
2054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5(DMA_TypeDef *DMAx)
2058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF5)==(DMA_HISR_FEIF5));
2060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 6 FIFO error flag.
2064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  FEIF6    LL_DMA_IsActiveFlag_FE6
2065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(DMA_TypeDef *DMAx)
2069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF6)==(DMA_HISR_FEIF6));
2071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Get Stream 7 FIFO error flag.
2075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HISR  FEIF7    LL_DMA_IsActiveFlag_FE7
2076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval State of bit (1 or 0).
2078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE7(DMA_TypeDef *DMAx)
2080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF7)==(DMA_HISR_FEIF7));
2082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 245


2084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 0 half transfer flag.
2086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CHTIF0    LL_DMA_ClearFlag_HT0
2087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT0(DMA_TypeDef *DMAx)
2091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF0);
2093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 1 half transfer flag.
2097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CHTIF1    LL_DMA_ClearFlag_HT1
2098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
2102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF1);
2104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 2 half transfer flag.
2108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CHTIF2    LL_DMA_ClearFlag_HT2
2109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)
2113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF2);
2115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 3 half transfer flag.
2119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CHTIF3    LL_DMA_ClearFlag_HT3
2120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)
2124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF3);
2126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 4 half transfer flag.
2130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CHTIF4    LL_DMA_ClearFlag_HT4
2131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)
2135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF4);
2137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 5 half transfer flag.
ARM GAS  /tmp/cc3MI47k.s 			page 246


2141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CHTIF5    LL_DMA_ClearFlag_HT5
2142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
2146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF5);
2148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 6 half transfer flag.
2152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CHTIF6    LL_DMA_ClearFlag_HT6
2153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
2157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF6);
2159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 7 half transfer flag.
2163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CHTIF7    LL_DMA_ClearFlag_HT7
2164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)
2168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF7);
2170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 0 transfer complete flag.
2174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTCIF0    LL_DMA_ClearFlag_TC0
2175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC0(DMA_TypeDef *DMAx)
2179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF0);
2181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 1 transfer complete flag.
2185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTCIF1    LL_DMA_ClearFlag_TC1
2186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
2190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF1);
2192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 2 transfer complete flag.
2196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTCIF2    LL_DMA_ClearFlag_TC2
2197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
ARM GAS  /tmp/cc3MI47k.s 			page 247


2198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
2201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF2);
2203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 3 transfer complete flag.
2207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTCIF3    LL_DMA_ClearFlag_TC3
2208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
2212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF3);
2214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 4 transfer complete flag.
2218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTCIF4    LL_DMA_ClearFlag_TC4
2219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
2223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF4);
2225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 5 transfer complete flag.
2229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
2230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
2234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
2236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 6 transfer complete flag.
2240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
2241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
2245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
2247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 7 transfer complete flag.
2251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTCIF7    LL_DMA_ClearFlag_TC7
2252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 248


2255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
2256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF7);
2258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 0 transfer error flag.
2262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTEIF0    LL_DMA_ClearFlag_TE0
2263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE0(DMA_TypeDef *DMAx)
2267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF0);
2269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 1 transfer error flag.
2273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTEIF1    LL_DMA_ClearFlag_TE1
2274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
2278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF1);
2280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 2 transfer error flag.
2284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTEIF2    LL_DMA_ClearFlag_TE2
2285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
2289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF2);
2291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 3 transfer error flag.
2295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CTEIF3    LL_DMA_ClearFlag_TE3
2296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)
2300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF3);
2302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 4 transfer error flag.
2306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTEIF4    LL_DMA_ClearFlag_TE4
2307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
2311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 249


2312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF4);
2313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 5 transfer error flag.
2317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTEIF5    LL_DMA_ClearFlag_TE5
2318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
2322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF5);
2324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 6 transfer error flag.
2328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTEIF6    LL_DMA_ClearFlag_TE6
2329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
2333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
2335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 7 transfer error flag.
2339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CTEIF7    LL_DMA_ClearFlag_TE7
2340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)
2344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF7);
2346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 0 direct mode error flag.
2350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CDMEIF0    LL_DMA_ClearFlag_DME0
2351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME0(DMA_TypeDef *DMAx)
2355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF0);
2357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 1 direct mode error flag.
2361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CDMEIF1    LL_DMA_ClearFlag_DME1
2362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME1(DMA_TypeDef *DMAx)
2366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF1);
2368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 250


2369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 2 direct mode error flag.
2372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CDMEIF2    LL_DMA_ClearFlag_DME2
2373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME2(DMA_TypeDef *DMAx)
2377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF2);
2379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 3 direct mode error flag.
2383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CDMEIF3    LL_DMA_ClearFlag_DME3
2384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME3(DMA_TypeDef *DMAx)
2388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF3);
2390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 4 direct mode error flag.
2394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CDMEIF4    LL_DMA_ClearFlag_DME4
2395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME4(DMA_TypeDef *DMAx)
2399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF4);
2401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 5 direct mode error flag.
2405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CDMEIF5    LL_DMA_ClearFlag_DME5
2406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME5(DMA_TypeDef *DMAx)
2410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF5);
2412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 6 direct mode error flag.
2416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CDMEIF6    LL_DMA_ClearFlag_DME6
2417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME6(DMA_TypeDef *DMAx)
2421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF6);
2423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 251


2426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 7 direct mode error flag.
2427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CDMEIF7    LL_DMA_ClearFlag_DME7
2428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_DME7(DMA_TypeDef *DMAx)
2432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF7);
2434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 0 FIFO error flag.
2438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CFEIF0    LL_DMA_ClearFlag_FE0
2439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE0(DMA_TypeDef *DMAx)
2443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF0);
2445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 1 FIFO error flag.
2449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CFEIF1    LL_DMA_ClearFlag_FE1
2450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE1(DMA_TypeDef *DMAx)
2454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF1);
2456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 2 FIFO error flag.
2460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CFEIF2    LL_DMA_ClearFlag_FE2
2461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE2(DMA_TypeDef *DMAx)
2465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF2);
2467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 3 FIFO error flag.
2471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll LIFCR  CFEIF3    LL_DMA_ClearFlag_FE3
2472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE3(DMA_TypeDef *DMAx)
2476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF3);
2478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 4 FIFO error flag.
2482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CFEIF4    LL_DMA_ClearFlag_FE4
ARM GAS  /tmp/cc3MI47k.s 			page 252


2483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE4(DMA_TypeDef *DMAx)
2487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF4);
2489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 5 FIFO error flag.
2493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CFEIF5    LL_DMA_ClearFlag_FE5
2494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE5(DMA_TypeDef *DMAx)
2498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF5);
2500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 6 FIFO error flag.
2504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CFEIF6    LL_DMA_ClearFlag_FE6
2505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE6(DMA_TypeDef *DMAx)
2509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF6);
2511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Clear Stream 7 FIFO error flag.
2515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll HIFCR  CFEIF7    LL_DMA_ClearFlag_FE7
2516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_ClearFlag_FE7(DMA_TypeDef *DMAx)
2520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF7);
2522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @}
2526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /** @defgroup DMA_LL_EF_IT_Management IT_Management
2529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @{
2530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Enable Half transfer interrupt.
2534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR        HTIE         LL_DMA_EnableIT_HT
2535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
2537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
2538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
2539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
ARM GAS  /tmp/cc3MI47k.s 			page 253


2540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
2541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
2542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
2543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
2544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
2545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
2548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA
2550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Enable Transfer error interrupt.
2554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR        TEIE         LL_DMA_EnableIT_TE
2555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
2557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
2558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
2559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
2560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
2561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
2562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
2563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
2564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
2565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
2568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA
2570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** }
2571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** 
2572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** /**
2573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @brief Enable Transfer complete interrupt.
2574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @rmtoll CR        TCIE         LL_DMA_EnableIT_TC
2575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  DMAx DMAx Instance
2576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @param  Stream This parameter can be one of the following values:
2577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_0
2578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_1
2579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_2
2580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_3
2581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_4
2582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_5
2583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_6
2584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   *         @arg @ref LL_DMA_STREAM_7
2585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   * @retval None
2586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   */
2587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** __STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
2588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h **** {
2589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h ****   SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA
 1920              		.loc 5 2589 0
 1921 003c 2368     		ldr	r3, [r4]
 1922 003e 43F01003 		orr	r3, r3, #16
 1923 0042 2360     		str	r3, [r4]
 1924              	.LVL203:
 1925              	.LBE107:
 1926              	.LBE106:
ARM GAS  /tmp/cc3MI47k.s 			page 254


 1927              	.LBB108:
 1928              	.LBB109:
 1929              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @file    stm32f4xx_ll_bus.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****     [..]
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****     [..]
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @attention
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * All rights reserved.</center></h2>
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * the "License"; You may not use this file except in compliance with the
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * License. You may obtain a copy of the License at:
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *                        opensource.org/licenses/BSD-3-Clause
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   ******************************************************************************
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #ifndef __STM32F4xx_LL_BUS_H
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define __STM32F4xx_LL_BUS_H
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #ifdef __cplusplus
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** extern "C" {
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #include "stm32f4xx.h"
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @addtogroup STM32F4xx_LL_Driver
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC)
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL BUS
ARM GAS  /tmp/cc3MI47k.s 			page 255


  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL             0xFFFFFFFFU
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA           RCC_AHB1ENR_GPIOAEN
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB           RCC_AHB1ENR_GPIOBEN
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC           RCC_AHB1ENR_GPIOCEN
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOD)
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD           RCC_AHB1ENR_GPIODEN
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOD */
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOE)
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE           RCC_AHB1ENR_GPIOEEN
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOE */
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOF)
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF           RCC_AHB1ENR_GPIOFEN
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOF */
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOG)
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG           RCC_AHB1ENR_GPIOGEN
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOG */
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOH)
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH           RCC_AHB1ENR_GPIOHEN
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOH */
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOI)
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOI           RCC_AHB1ENR_GPIOIEN
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOI */
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOJ)
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOJ           RCC_AHB1ENR_GPIOJEN
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOJ */
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(GPIOK)
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOK           RCC_AHB1ENR_GPIOKEN
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* GPIOK */
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC             RCC_AHB1ENR_CRCEN
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_BKPSRAMEN)
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_BKPSRAM         RCC_AHB1ENR_BKPSRAMEN
 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_BKPSRAMEN */
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_CCMDATARAMEN)
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CCMDATARAM      RCC_AHB1ENR_CCMDATARAMEN
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_CCMDATARAMEN */
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1            RCC_AHB1ENR_DMA1EN
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2            RCC_AHB1ENR_DMA2EN
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1ENR_RNGEN)
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_RNG             RCC_AHB1ENR_RNGEN
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1ENR_RNGEN */
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DMA2D)
ARM GAS  /tmp/cc3MI47k.s 			page 256


 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2D           RCC_AHB1ENR_DMA2DEN
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DMA2D */
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ETH)
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMAC          RCC_AHB1ENR_ETHMACEN
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACTX        RCC_AHB1ENR_ETHMACTXEN
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACRX        RCC_AHB1ENR_ETHMACRXEN
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ETHMACPTP       RCC_AHB1ENR_ETHMACPTPEN
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ETH */
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USB_OTG_HS)
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_OTGHS           RCC_AHB1ENR_OTGHSEN
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_OTGHSULPI       RCC_AHB1ENR_OTGHSULPIEN
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USB_OTG_HS */
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLITF           RCC_AHB1LPENR_FLITFLPEN
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1           RCC_AHB1LPENR_SRAM1LPEN
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1LPENR_SRAM2LPEN)
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM2           RCC_AHB1LPENR_SRAM2LPEN
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1LPENR_SRAM2LPEN */
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB1LPENR_SRAM3LPEN)
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM3           RCC_AHB1LPENR_SRAM3LPEN
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB1LPENR_SRAM3LPEN */
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2_SUPPORT)
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DCMI)
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DCMI */
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CRYP)
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_CRYP           RCC_AHB2ENR_CRYPEN
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CRYP */
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(AES)
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* AES */
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(HASH)
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* HASH */
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2ENR_RNGEN)
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2ENR_RNGEN */
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USB_OTG_FS)
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USB_OTG_FS */
 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2_SUPPORT */
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB3_SUPPORT)
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
ARM GAS  /tmp/cc3MI47k.s 			page 257


 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FSMC_Bank1)
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FSMC           RCC_AHB3ENR_FSMCEN
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FSMC_Bank1 */
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FMC_Bank1)
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FMC_Bank1 */
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(QUADSPI)
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* QUADSPI */
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB3_SUPPORT */
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM2)
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM2 */
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM3)
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM3 */
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM4)
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM4 */
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM6)
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM6 */
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM7)
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM7 */
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM12)
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM12 */
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM13)
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM13 */
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM14)
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM14 */
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(LPTIM1)
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* LPTIM1 */
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_APB1ENR_RTCAPBEN)
 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR_RTCAPBEN
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_APB1ENR_RTCAPBEN */
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI2)
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI2 */
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI3)
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI3 */
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPDIFRX)
ARM GAS  /tmp/cc3MI47k.s 			page 258


 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPDIFRX        RCC_APB1ENR_SPDIFRXEN
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPDIFRX */
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USART3)
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USART3 */
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART4)
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART4 */
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART5)
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART5 */
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(I2C3)
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* I2C3 */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(FMPI2C1)
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_FMPI2C1        RCC_APB1ENR_FMPI2C1EN
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* FMPI2C1 */
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN1)
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR_CAN1EN
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN1 */
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN2)
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR_CAN2EN
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN2 */
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CAN3)
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CAN3           RCC_APB1ENR_CAN3EN
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CAN3 */
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(CEC)
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* CEC */
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DAC1)
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DAC1 */
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART7)
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART7          RCC_APB1ENR_UART7EN
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART7 */
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART8)
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART8          RCC_APB1ENR_UART8EN
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART8 */
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL          0xFFFFFFFFU
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1         RCC_APB2ENR_TIM1EN
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM8)
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8         RCC_APB2ENR_TIM8EN
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM8 */
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1       RCC_APB2ENR_USART1EN
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(USART6)
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART6       RCC_APB2ENR_USART6EN
ARM GAS  /tmp/cc3MI47k.s 			page 259


 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* USART6 */
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART9)
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART9        RCC_APB2ENR_UART9EN
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART9 */
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(UART10)
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_UART10       RCC_APB2ENR_UART10EN
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* UART10 */
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1         RCC_APB2ENR_ADC1EN
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ADC2)
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC2         RCC_APB2ENR_ADC2EN
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ADC2 */
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(ADC3)
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC3         RCC_APB2ENR_ADC3EN
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* ADC3 */
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SDIO)
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDIO         RCC_APB2ENR_SDIOEN
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SDIO */
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1         RCC_APB2ENR_SPI1EN
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI4)
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI4         RCC_APB2ENR_SPI4EN
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI4 */
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG       RCC_APB2ENR_SYSCFGEN
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_APB2ENR_EXTITEN)
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_EXTI         RCC_APB2ENR_EXTITEN
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_APB2ENR_EXTITEN */
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9         RCC_APB2ENR_TIM9EN
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(TIM10)
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM10        RCC_APB2ENR_TIM10EN
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* TIM10 */
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM11        RCC_APB2ENR_TIM11EN
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI5)
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI5         RCC_APB2ENR_SPI5EN
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI5 */
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SPI6)
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI6         RCC_APB2ENR_SPI6EN
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SPI6 */
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SAI1)
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1         RCC_APB2ENR_SAI1EN
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SAI1 */
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(SAI2)
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2         RCC_APB2ENR_SAI2EN
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* SAI2 */
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(LTDC)
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_LTDC         RCC_APB2ENR_LTDCEN
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* LTDC */
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DSI)
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DSI          RCC_APB2ENR_DSIEN
 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DSI */
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DFSDM1_Channel0)
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM1       RCC_APB2ENR_DFSDM1EN
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DFSDM1_Channel0 */
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(DFSDM2_Channel0)
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM2       RCC_APB2ENR_DFSDM2EN
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* DFSDM2_Channel0 */
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC          RCC_APB2RSTR_ADCRST
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
ARM GAS  /tmp/cc3MI47k.s 			page 260


 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_EnableClock\n
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_EnableClock\n
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_EnableClock\n
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_EnableClock\n
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_EnableClock\n
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_EnableClock\n
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_EnableClock\n
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_EnableClock\n
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_EnableClock\n
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_EnableClock\n
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_EnableClock\n
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_EnableClock\n
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_EnableClock\n
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_EnableClock\n
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_EnableClock\n
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_EnableClock\n
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_EnableClock\n
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_EnableClock\n
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_EnableClock\n
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_EnableClock\n
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_EnableClock\n
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_EnableClock\n
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_EnableClock\n
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_EnableClock
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
ARM GAS  /tmp/cc3MI47k.s 			page 261


 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 1930              		.loc 6 414 0
 1931 0044 164B     		ldr	r3, .L134+8
 1932 0046 1A6B     		ldr	r2, [r3, #48]
 1933 0048 42F40012 		orr	r2, r2, #2097152
 1934 004c 1A63     		str	r2, [r3, #48]
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 1935              		.loc 6 416 0
 1936 004e 1B6B     		ldr	r3, [r3, #48]
 1937 0050 03F40013 		and	r3, r3, #2097152
 1938 0054 0193     		str	r3, [sp, #4]
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 1939              		.loc 6 417 0
 1940 0056 019B     		ldr	r3, [sp, #4]
 1941              	.LVL204:
 1942              	.LBE109:
 1943              	.LBE108:
 1944              	.LBB110:
 1945              	.LBB111:
 1946              		.file 7 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  /tmp/cc3MI47k.s 			page 262


  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
ARM GAS  /tmp/cc3MI47k.s 			page 263


  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  /tmp/cc3MI47k.s 			page 264


 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  /tmp/cc3MI47k.s 			page 265


 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
ARM GAS  /tmp/cc3MI47k.s 			page 266


 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  /tmp/cc3MI47k.s 			page 267


 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
ARM GAS  /tmp/cc3MI47k.s 			page 268


 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
ARM GAS  /tmp/cc3MI47k.s 			page 269


 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
ARM GAS  /tmp/cc3MI47k.s 			page 270


 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
ARM GAS  /tmp/cc3MI47k.s 			page 271


 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
ARM GAS  /tmp/cc3MI47k.s 			page 272


 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
ARM GAS  /tmp/cc3MI47k.s 			page 273


 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
ARM GAS  /tmp/cc3MI47k.s 			page 274


 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 275


 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
ARM GAS  /tmp/cc3MI47k.s 			page 276


 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
ARM GAS  /tmp/cc3MI47k.s 			page 277


 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
ARM GAS  /tmp/cc3MI47k.s 			page 278


 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
ARM GAS  /tmp/cc3MI47k.s 			page 279


 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
ARM GAS  /tmp/cc3MI47k.s 			page 280


1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
ARM GAS  /tmp/cc3MI47k.s 			page 281


1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 282


1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
ARM GAS  /tmp/cc3MI47k.s 			page 283


1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 284


1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
ARM GAS  /tmp/cc3MI47k.s 			page 285


1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
ARM GAS  /tmp/cc3MI47k.s 			page 286


1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
ARM GAS  /tmp/cc3MI47k.s 			page 287


1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 288


1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
ARM GAS  /tmp/cc3MI47k.s 			page 289


1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
ARM GAS  /tmp/cc3MI47k.s 			page 290


1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
ARM GAS  /tmp/cc3MI47k.s 			page 291


1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 1947              		.loc 7 1678 0
 1948 0058 124B     		ldr	r3, .L134+12
 1949 005a DA68     		ldr	r2, [r3, #12]
 1950 005c C2F30222 		ubfx	r2, r2, #8, #3
 1951              	.LVL205:
 1952              	.LBE111:
 1953              	.LBE110:
 1954              	.LBB112:
 1955              	.LBB113:
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
ARM GAS  /tmp/cc3MI47k.s 			page 292


1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
ARM GAS  /tmp/cc3MI47k.s 			page 293


1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
ARM GAS  /tmp/cc3MI47k.s 			page 294


1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 1956              		.loc 7 1869 0
 1957 0060 C2F10703 		rsb	r3, r2, #7
 1958 0064 042B     		cmp	r3, #4
 1959 0066 28BF     		it	cs
 1960 0068 0423     		movcs	r3, #4
 1961 006a 1946     		mov	r1, r3
 1962              	.LVL206:
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 1963              		.loc 7 1870 0
 1964 006c 131D     		adds	r3, r2, #4
 1965 006e 062B     		cmp	r3, #6
 1966 0070 10D9     		bls	.L132
 1967 0072 033A     		subs	r2, r2, #3
 1968              	.LVL207:
 1969              	.L131:
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 1970              		.loc 7 1873 0
 1971 0074 0123     		movs	r3, #1
 1972              	.LVL208:
 1973 0076 8B40     		lsls	r3, r3, r1
ARM GAS  /tmp/cc3MI47k.s 			page 295


 1974 0078 013B     		subs	r3, r3, #1
 1975 007a 03F00403 		and	r3, r3, #4
 1976 007e 9340     		lsls	r3, r3, r2
 1977              	.LVL209:
 1978              	.LBE113:
 1979              	.LBE112:
 1980              	.LBB115:
 1981              	.LBB116:
1820:Drivers/CMSIS/Include/core_cm4.h ****   }
 1982              		.loc 7 1820 0
 1983 0080 1B01     		lsls	r3, r3, #4
 1984 0082 DBB2     		uxtb	r3, r3
 1985 0084 084A     		ldr	r2, .L134+16
 1986              	.LVL210:
 1987 0086 82F80B33 		strb	r3, [r2, #779]
 1988              	.LVL211:
 1989              	.LBE116:
 1990              	.LBE115:
 1991              	.LBB117:
 1992              	.LBB118:
1692:Drivers/CMSIS/Include/core_cm4.h ****   }
 1993              		.loc 7 1692 0
 1994 008a 4FF40063 		mov	r3, #2048
 1995 008e 1360     		str	r3, [r2]
 1996              	.LVL212:
 1997              	.LBE118:
 1998              	.LBE117:
  33:Core/Src/main.c ****     LL_DMA_SetDataLength(STM_DRIVER_DMA_I2C, STM_DRIVER_DMA_STREAM_I2C,STM_DRIVER_DMA_BUFFER_SIZE);
  34:Core/Src/main.c ****     LL_DMA_SetMemoryIncMode(STM_DRIVER_DMA_I2C, STM_DRIVER_DMA_STREAM_I2C,STM_DRIVER_DMA_MEM_INC_MO
  35:Core/Src/main.c ****     LL_DMA_EnableStream(STM_DRIVER_DMA_I2C, STM_DRIVER_DMA_STREAM_I2C);
  36:Core/Src/main.c ****     LL_DMA_EnableIT_TC(STM_DRIVER_DMA_I2C, STM_DRIVER_DMA_STREAM_I2C);
  37:Core/Src/main.c ****     LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
  38:Core/Src/main.c ****     NVIC_SetPriority(STM_DRIVER_DMA_STREAM_IRQN_I2C, NVIC_EncodePriority(NVIC_GetPriorityGrouping()
  39:Core/Src/main.c ****     NVIC_EnableIRQ(STM_DRIVER_DMA_STREAM_IRQN_I2C);
  40:Core/Src/main.c **** }
 1999              		.loc 4 40 0
 2000 0090 02B0     		add	sp, sp, #8
 2001              	.LCFI58:
 2002              		.cfi_remember_state
 2003              		.cfi_def_cfa_offset 8
 2004              		@ sp needed
 2005 0092 10BD     		pop	{r4, pc}
 2006              	.LVL213:
 2007              	.L132:
 2008              	.LCFI59:
 2009              		.cfi_restore_state
 2010              	.LBB119:
 2011              	.LBB114:
1870:Drivers/CMSIS/Include/core_cm4.h **** 
 2012              		.loc 7 1870 0
 2013 0094 0022     		movs	r2, #0
 2014              	.LVL214:
 2015 0096 EDE7     		b	.L131
 2016              	.L135:
 2017              		.align	2
 2018              	.L134:
 2019 0098 10600240 		.word	1073897488
ARM GAS  /tmp/cc3MI47k.s 			page 296


 2020 009c 10540040 		.word	1073763344
 2021 00a0 00380240 		.word	1073887232
 2022 00a4 00ED00E0 		.word	-536810240
 2023 00a8 00E100E0 		.word	-536813312
 2024              	.LBE114:
 2025              	.LBE119:
 2026              		.cfi_endproc
 2027              	.LFE993:
 2029              		.section	.text.MX_I2C1_Init,"ax",%progbits
 2030              		.align	1
 2031              		.global	MX_I2C1_Init
 2032              		.syntax unified
 2033              		.thumb
 2034              		.thumb_func
 2035              		.fpu fpv4-sp-d16
 2037              	MX_I2C1_Init:
 2038              	.LFB994:
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** void MX_I2C1_Init(void)
  43:Core/Src/main.c **** {
 2039              		.loc 4 43 0
 2040              		.cfi_startproc
 2041              		@ args = 0, pretend = 0, frame = 72
 2042              		@ frame_needed = 0, uses_anonymous_args = 0
 2043 0000 30B5     		push	{r4, r5, lr}
 2044              	.LCFI60:
 2045              		.cfi_def_cfa_offset 12
 2046              		.cfi_offset 4, -12
 2047              		.cfi_offset 5, -8
 2048              		.cfi_offset 14, -4
 2049 0002 93B0     		sub	sp, sp, #76
 2050              	.LCFI61:
 2051              		.cfi_def_cfa_offset 88
  44:Core/Src/main.c ****     LL_I2C_InitTypeDef I2C_InitStruct = {0};
 2052              		.loc 4 44 0
 2053 0004 2422     		movs	r2, #36
 2054 0006 0021     		movs	r1, #0
 2055 0008 0DEB0200 		add	r0, sp, r2
 2056 000c FFF7FEFF 		bl	memset
 2057              	.LVL215:
  45:Core/Src/main.c ****     LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 2058              		.loc 4 45 0
 2059 0010 0025     		movs	r5, #0
 2060 0012 0395     		str	r5, [sp, #12]
 2061 0014 0495     		str	r5, [sp, #16]
 2062 0016 0595     		str	r5, [sp, #20]
 2063 0018 0695     		str	r5, [sp, #24]
 2064 001a 0795     		str	r5, [sp, #28]
 2065 001c 0895     		str	r5, [sp, #32]
 2066              	.LVL216:
 2067              	.LBB120:
 2068              	.LBB121:
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2069              		.loc 6 414 0
 2070 001e 224C     		ldr	r4, .L138
 2071 0020 236B     		ldr	r3, [r4, #48]
 2072 0022 43F00203 		orr	r3, r3, #2
ARM GAS  /tmp/cc3MI47k.s 			page 297


 2073 0026 2363     		str	r3, [r4, #48]
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 2074              		.loc 6 416 0
 2075 0028 236B     		ldr	r3, [r4, #48]
 2076 002a 03F00203 		and	r3, r3, #2
 2077 002e 0293     		str	r3, [sp, #8]
 2078              		.loc 6 417 0
 2079 0030 029B     		ldr	r3, [sp, #8]
 2080              	.LVL217:
 2081              	.LBE121:
 2082              	.LBE120:
  46:Core/Src/main.c ****     LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
  47:Core/Src/main.c ****     GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 2083              		.loc 4 47 0
 2084 0032 C023     		movs	r3, #192
 2085 0034 0393     		str	r3, [sp, #12]
  48:Core/Src/main.c ****     GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 2086              		.loc 4 48 0
 2087 0036 0223     		movs	r3, #2
 2088 0038 0493     		str	r3, [sp, #16]
  49:Core/Src/main.c ****     GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 2089              		.loc 4 49 0
 2090 003a 0323     		movs	r3, #3
 2091 003c 0593     		str	r3, [sp, #20]
  50:Core/Src/main.c ****     GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 2092              		.loc 4 50 0
 2093 003e 0123     		movs	r3, #1
 2094 0040 0693     		str	r3, [sp, #24]
  51:Core/Src/main.c ****     GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 2095              		.loc 4 51 0
 2096 0042 0793     		str	r3, [sp, #28]
  52:Core/Src/main.c ****     GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 2097              		.loc 4 52 0
 2098 0044 0423     		movs	r3, #4
 2099 0046 0893     		str	r3, [sp, #32]
  53:Core/Src/main.c ****     LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 2100              		.loc 4 53 0
 2101 0048 03A9     		add	r1, sp, #12
 2102 004a 1848     		ldr	r0, .L138+4
 2103 004c FFF7FEFF 		bl	LL_GPIO_Init
 2104              	.LVL218:
 2105              	.LBB122:
 2106              	.LBB123:
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_IsEnabledClock\n
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_IsEnabledClock\n
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_IsEnabledClock\n
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_IsEnabledClock\n
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_IsEnabledClock\n
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_IsEnabledClock\n
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_IsEnabledClock\n
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_IsEnabledClock\n
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_IsEnabledClock\n
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_IsEnabledClock\n
ARM GAS  /tmp/cc3MI47k.s 			page 298


 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_IsEnabledClock\n
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_IsEnabledClock\n
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_IsEnabledClock\n
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_IsEnabledClock\n
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_IsEnabledClock\n
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_IsEnabledClock\n
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_IsEnabledClock\n
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_IsEnabledClock\n
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_IsEnabledClock\n
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_IsEnabledClock\n
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_IsEnabledClock\n
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_IsEnabledClock\n
 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_IsEnabledClock\n
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_IsEnabledClock
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB1ENR, Periphs) == Periphs);
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_DisableClock\n
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_DisableClock\n
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_DisableClock\n
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_DisableClock\n
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_DisableClock\n
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_DisableClock\n
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_DisableClock\n
ARM GAS  /tmp/cc3MI47k.s 			page 299


 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_DisableClock\n
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_DisableClock\n
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_DisableClock\n
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_DisableClock\n
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CRCEN              LL_AHB1_GRP1_DisableClock\n
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_DisableClock\n
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_DisableClock\n
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_DisableClock\n
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_DisableClock\n
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      RNGEN              LL_AHB1_GRP1_DisableClock\n
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_DisableClock\n
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_DisableClock\n
 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_DisableClock\n
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_DisableClock\n
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_DisableClock\n
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_DisableClock\n
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_DisableClock
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ForceReset\n
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ForceReset\n
ARM GAS  /tmp/cc3MI47k.s 			page 300


 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ForceReset\n
 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ForceReset\n
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ForceReset\n
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ForceReset\n
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ForceReset\n
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ForceReset\n
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ForceReset\n
 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ForceReset\n
 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ForceReset
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ReleaseReset\n
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ReleaseReset\n
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ReleaseReset\n
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/cc3MI47k.s 			page 301


 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ReleaseReset\n
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ReleaseReset\n
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ReleaseReset\n
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ReleaseReset
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in low-power mode
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
ARM GAS  /tmp/cc3MI47k.s 			page 302


 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_EnableClockLowPower\n
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_EnableClockLowPower\n
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_EnableClockLowPower
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower(uint32_t Periphs)
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB1LPENR, Periphs);
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1LPENR, Periphs);
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in low-power mode
 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
ARM GAS  /tmp/cc3MI47k.s 			page 303


 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_DisableClockLowPower\n
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_DisableClockLowPower\n
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_DisableClockLowPower
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower(uint32_t Periphs)
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1LPENR, Periphs);
ARM GAS  /tmp/cc3MI47k.s 			page 304


 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB2_SUPPORT)
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_EnableClock\n
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_EnableClock\n
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_EnableClock\n
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_EnableClock\n
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_EnableClock\n
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_EnableClock
 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_IsEnabledClock\n
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_IsEnabledClock\n
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_IsEnabledClock\n
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_IsEnabledClock\n
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_IsEnabledClock\n
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_IsEnabledClock
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
ARM GAS  /tmp/cc3MI47k.s 			page 305


 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB2ENR, Periphs) == Periphs);
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_DisableClock\n
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_DisableClock\n
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      AESEN        LL_AHB2_GRP1_DisableClock\n
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      HASHEN       LL_AHB2_GRP1_DisableClock\n
 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      RNGEN        LL_AHB2_GRP1_DisableClock\n
 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_DisableClock
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ForceReset\n
 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ForceReset\n
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ForceReset\n
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ForceReset\n
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ForceReset\n
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ForceReset
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
ARM GAS  /tmp/cc3MI47k.s 			page 306


 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ReleaseReset\n
 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ReleaseReset\n
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ReleaseReset\n
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ReleaseReset\n
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ReleaseReset\n
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ReleaseReset
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in low-power mode
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
 916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
 917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
 918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_EnableClockLowPower
 919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockLowPower(uint32_t Periphs)
 931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB2LPENR, Periphs);
 934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs);
 936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in low-power mode
 941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
 943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
 944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
ARM GAS  /tmp/cc3MI47k.s 			page 307


 945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
 946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_DisableClockLowPower
 947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
 949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
 950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
 951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
 953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
 954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockLowPower(uint32_t Periphs)
 959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2LPENR, Periphs);
 961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
 965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB2_SUPPORT */
 967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #if defined(RCC_AHB3_SUPPORT)
 969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
 972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_EnableClock\n
 977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
 978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
 980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
 981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
 982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
 983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
 984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
 985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
 986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
 988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
 989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
 995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
 996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_IsEnabledClock\n
 999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
1000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
ARM GAS  /tmp/cc3MI47k.s 			page 308


1002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
1009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->AHB3ENR, Periphs) == Periphs);
1011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
1015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
1016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_DisableClock\n
1017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
1018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
1027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
1029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
1033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
1034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ForceReset\n
1035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
1036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
1038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
1046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
1048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
1052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
1053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ReleaseReset\n
1054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
1055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
1057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
ARM GAS  /tmp/cc3MI47k.s 			page 309


1059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
1065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
1067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in low-power mode
1071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_EnableClockLowPower\n
1072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_EnableClockLowPower\n
1073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_EnableClockLowPower
1074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockLowPower(uint32_t Periphs)
1083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->AHB3LPENR, Periphs);
1086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3LPENR, Periphs);
1088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in low-power mode
1093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_DisableClockLowPower\n
1094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_DisableClockLowPower\n
1095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_DisableClockLowPower
1096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
1098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
1099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
1100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockLowPower(uint32_t Periphs)
1105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3LPENR, Periphs);
1107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
1111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** #endif /* RCC_AHB3_SUPPORT */
1113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
1115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
ARM GAS  /tmp/cc3MI47k.s 			page 310


1116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
1120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
1121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
1122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_EnableClock\n
1123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_EnableClock\n
1124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
1125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
1126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_EnableClock\n
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_EnableClock\n
1128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_EnableClock\n
1129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock\n
1130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
1131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
1132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_EnableClock\n
1133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_EnableClock\n
1134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
1135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_EnableClock\n
1136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_EnableClock\n
1137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_EnableClock\n
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
1139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
1140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
1141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_EnableClock\n
1142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_EnableClock\n
1143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_EnableClock\n
1144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_EnableClock\n
1145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_EnableClock\n
1146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
1147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
1148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_EnableClock\n
1149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_EnableClock\n
1150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_EnableClock
1151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
ARM GAS  /tmp/cc3MI47k.s 			page 311


1173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC  (*)
1178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
1188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 2107              		.loc 6 1190 0
 2108 0050 236C     		ldr	r3, [r4, #64]
 2109 0052 43F40013 		orr	r3, r3, #2097152
 2110 0056 2364     		str	r3, [r4, #64]
1191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 2111              		.loc 6 1192 0
 2112 0058 236C     		ldr	r3, [r4, #64]
 2113 005a 03F40013 		and	r3, r3, #2097152
 2114 005e 0193     		str	r3, [sp, #4]
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 2115              		.loc 6 1193 0
 2116 0060 019B     		ldr	r3, [sp, #4]
 2117              	.LVL219:
 2118              	.LBE123:
 2119              	.LBE122:
 2120              	.LBB124:
 2121              	.LBB125:
 748:Core/Inc/stm32f4xx_ll_i2c.h **** }
 2122              		.loc 2 748 0
 2123 0062 A4F5F234 		sub	r4, r4, #123904
 2124 0066 E368     		ldr	r3, [r4, #12]
 2125 0068 23F00103 		bic	r3, r3, #1
 2126 006c E360     		str	r3, [r4, #12]
 2127              	.LVL220:
 2128              	.LBE125:
 2129              	.LBE124:
 2130              	.LBB126:
 2131              	.LBB127:
 684:Core/Inc/stm32f4xx_ll_i2c.h **** }
 2132              		.loc 2 684 0
 2133 006e 2368     		ldr	r3, [r4]
 2134 0070 23F04003 		bic	r3, r3, #64
 2135 0074 2360     		str	r3, [r4]
 2136              	.LVL221:
 2137              	.LBE127:
 2138              	.LBE126:
 2139              	.LBB128:
 2140              	.LBB129:
ARM GAS  /tmp/cc3MI47k.s 			page 312


 637:Core/Inc/stm32f4xx_ll_i2c.h **** }
 2141              		.loc 2 637 0
 2142 0076 2368     		ldr	r3, [r4]
 2143 0078 23F08003 		bic	r3, r3, #128
 2144 007c 2360     		str	r3, [r4]
 2145              	.LVL222:
 2146              	.LBE129:
 2147              	.LBE128:
  54:Core/Src/main.c ****     LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
  55:Core/Src/main.c ****     LL_I2C_DisableOwnAddress2(I2C1);
  56:Core/Src/main.c ****     LL_I2C_DisableGeneralCall(I2C1);
  57:Core/Src/main.c ****     LL_I2C_EnableClockStretching(I2C1);
  58:Core/Src/main.c ****     I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 2148              		.loc 4 58 0
 2149 007e 0995     		str	r5, [sp, #36]
  59:Core/Src/main.c ****     I2C_InitStruct.ClockSpeed = 100000;
 2150              		.loc 4 59 0
 2151 0080 0B4B     		ldr	r3, .L138+8
 2152 0082 0A93     		str	r3, [sp, #40]
  60:Core/Src/main.c ****     I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 2153              		.loc 4 60 0
 2154 0084 0C95     		str	r5, [sp, #48]
  61:Core/Src/main.c **** //    I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
  62:Core/Src/main.c **** //    I2C_InitStruct.DigitalFilter = 0;
  63:Core/Src/main.c ****     I2C_InitStruct.OwnAddress1 = 0;
 2155              		.loc 4 63 0
 2156 0086 0D95     		str	r5, [sp, #52]
  64:Core/Src/main.c ****     I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 2157              		.loc 4 64 0
 2158 0088 4FF48063 		mov	r3, #1024
 2159 008c 0E93     		str	r3, [sp, #56]
  65:Core/Src/main.c ****     I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 2160              		.loc 4 65 0
 2161 008e 4FF48043 		mov	r3, #16384
 2162 0092 0F93     		str	r3, [sp, #60]
  66:Core/Src/main.c ****     LL_I2C_Init(I2C1, &I2C_InitStruct);
 2163              		.loc 4 66 0
 2164 0094 09A9     		add	r1, sp, #36
 2165 0096 2046     		mov	r0, r4
 2166 0098 FFF7FEFF 		bl	LL_I2C_Init
 2167              	.LVL223:
 2168              	.LBB130:
 2169              	.LBB131:
 726:Core/Inc/stm32f4xx_ll_i2c.h **** }
 2170              		.loc 2 726 0
 2171 009c E368     		ldr	r3, [r4, #12]
 2172 009e 23F0FE03 		bic	r3, r3, #254
 2173 00a2 E360     		str	r3, [r4, #12]
 2174              	.LVL224:
 2175              	.LBE131:
 2176              	.LBE130:
  67:Core/Src/main.c ****     LL_I2C_SetOwnAddress2(I2C1, 0);
  68:Core/Src/main.c **** }
 2177              		.loc 4 68 0
 2178 00a4 13B0     		add	sp, sp, #76
 2179              	.LCFI62:
 2180              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/cc3MI47k.s 			page 313


 2181              		@ sp needed
 2182 00a6 30BD     		pop	{r4, r5, pc}
 2183              	.L139:
 2184              		.align	2
 2185              	.L138:
 2186 00a8 00380240 		.word	1073887232
 2187 00ac 00040240 		.word	1073873920
 2188 00b0 A0860100 		.word	100000
 2189              		.cfi_endproc
 2190              	.LFE994:
 2192              		.section	.text.SystemClock_Config,"ax",%progbits
 2193              		.align	1
 2194              		.global	SystemClock_Config
 2195              		.syntax unified
 2196              		.thumb
 2197              		.thumb_func
 2198              		.fpu fpv4-sp-d16
 2200              	SystemClock_Config:
 2201              	.LFB996:
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** int main(void)
  71:Core/Src/main.c **** {
  72:Core/Src/main.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
  73:Core/Src/main.c ****   LL_GPIO_SetPinMode(GPIOD,LL_GPIO_PIN_14,LL_GPIO_MODE_OUTPUT);
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
  76:Core/Src/main.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
  81:Core/Src/main.c **** 
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   MX_GPIO_Init();
  86:Core/Src/main.c ****     MPU6050_Initialize();
  87:Core/Src/main.c ****     MX_DMA1_Init();
  88:Core/Src/main.c ****     MX_I2C1_Init();
  89:Core/Src/main.c ****     //DMA1_Stream0_IRQHandler();
  90:Core/Src/main.c ****   while (1)
  91:Core/Src/main.c ****   {
  92:Core/Src/main.c ****     
  93:Core/Src/main.c ****         LL_GPIO_SetOutputPin(GPIOD,LL_GPIO_PIN_14);
  94:Core/Src/main.c ****         LL_mDelay(1000);
  95:Core/Src/main.c ****         LL_GPIO_ResetOutputPin(GPIOD,LL_GPIO_PIN_14);
  96:Core/Src/main.c ****         LL_mDelay(1000);
  97:Core/Src/main.c ****   }
  98:Core/Src/main.c ****   /* USER CODE END 3 */
  99:Core/Src/main.c **** }
 100:Core/Src/main.c **** 
 101:Core/Src/main.c **** /**
 102:Core/Src/main.c ****   * @brief System Clock Configuration
 103:Core/Src/main.c ****   * @retval None
 104:Core/Src/main.c ****   */
 105:Core/Src/main.c **** void SystemClock_Config(void)
 106:Core/Src/main.c **** {
ARM GAS  /tmp/cc3MI47k.s 			page 314


 2202              		.loc 4 106 0
 2203              		.cfi_startproc
 2204              		@ args = 0, pretend = 0, frame = 0
 2205              		@ frame_needed = 0, uses_anonymous_args = 0
 2206 0000 10B5     		push	{r4, lr}
 2207              	.LCFI63:
 2208              		.cfi_def_cfa_offset 8
 2209              		.cfi_offset 4, -8
 2210              		.cfi_offset 14, -4
 2211              	.LVL225:
 2212              	.LBB132:
 2213              	.LBB133:
 2214              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @file    stm32f4xx_ll_system.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   @verbatim
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ==============================================================================
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                      ##### How to use this driver #####
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ==============================================================================
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****     [..]
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****     used by user:
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****       (+) Access to DBGCMU registers
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****       (+) Access to SYSCFG registers
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   @endverbatim
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ******************************************************************************
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @attention
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * All rights reserved.</center></h2>
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * the "License"; You may not use this file except in compliance with the
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * License. You may obtain a copy of the License at:
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *                        opensource.org/licenses/BSD-3-Clause
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   ******************************************************************************
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #ifndef __STM32F4xx_LL_SYSTEM_H
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define __STM32F4xx_LL_SYSTEM_H
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #ifdef __cplusplus
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** extern "C" {
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #include "stm32f4xx.h"
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @addtogroup STM32F4xx_LL_Driver
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
ARM GAS  /tmp/cc3MI47k.s 			page 315


  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** * @{
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** */
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                  /*
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(FSMC_Bank1)
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FSMC               SYSCFG_MEMRMP_MEM_MODE_1                              /*
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* FSMC_Bank1 */
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(FMC_Bank1)
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SDRAM              SYSCFG_MEMRMP_MEM_MODE_2                              /*
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* FMC_Bank1 */
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_PMC_MII_RMII_SEL)
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****  /** @defgroup SYSTEM_LL_EC_PMC SYSCFG PMC
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** * @{
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** */
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_PMC_ETHMII               (uint32_t)0x00000000                                /*!<
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_PMC_ETHRMII              (uint32_t)SYSCFG_PMC_MII_RMII_SEL                   /*!<
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_PMC_MII_RMII_SEL */
ARM GAS  /tmp/cc3MI47k.s 			page 316


 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_UFB_MODE)
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK1          (uint32_t)0x00000000       /*!< Flash Bank 1 base address
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       and Flash Bank 2 base address
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BANKMODE_BANK2          SYSCFG_MEMRMP_UFB_MODE     /*!< Flash Bank 2 base address
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       and Flash Bank 1 base address
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_UFB_MODE */
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR_FMPI2C1_SCL)
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_SCL         SYSCFG_CFGR_FMPI2C1_SCL   /*!< Enable Fast Mode Plus
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_SDA         SYSCFG_CFGR_FMPI2C1_SDA   /*!< Enable Fast Mode Plus
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR_FMPI2C1_SCL */
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA               (uint32_t)0               /*!< EXTI PORT A              
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB               (uint32_t)1               /*!< EXTI PORT B              
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC               (uint32_t)2               /*!< EXTI PORT C              
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD               (uint32_t)3               /*!< EXTI PORT D              
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE               (uint32_t)4               /*!< EXTI PORT E              
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOF)
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTF               (uint32_t)5               /*!< EXTI PORT F              
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOF */
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOG)
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTG               (uint32_t)6               /*!< EXTI PORT G              
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOG */
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH               (uint32_t)7               /*!< EXTI PORT H              
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOI)
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTI               (uint32_t)8               /*!< EXTI PORT I              
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOI */
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOJ)
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTJ               (uint32_t)9               /*!< EXTI PORT J              
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOJ */
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(GPIOK)
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTK               (uint32_t)10              /*!< EXTI PORT k              
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* GPIOK */
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 317


 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16 | 0)  /*!< EXTI_POSITION_0  | E
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16 | 0)  /*!< EXTI_POSITION_4  | E
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16 | 0)  /*!< EXTI_POSITION_8  | E
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16 | 0)  /*!< EXTI_POSITION_12 | E
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16 | 1)  /*!< EXTI_POSITION_0  | E
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16 | 1)  /*!< EXTI_POSITION_4  | E
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16 | 1)  /*!< EXTI_POSITION_8  | E
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16 | 1)  /*!< EXTI_POSITION_12 | E
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16 | 2)  /*!< EXTI_POSITION_0  | E
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16 | 2)  /*!< EXTI_POSITION_4  | E
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16 | 2)  /*!< EXTI_POSITION_8  | E
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16 | 2)  /*!< EXTI_POSITION_12 | E
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16 | 3)  /*!< EXTI_POSITION_0  | E
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16 | 3)  /*!< EXTI_POSITION_4  | E
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16 | 3)  /*!< EXTI_POSITION_8  | E
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16 | 3)  /*!< EXTI_POSITION_12 | E
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR2_LOCKUP_LOCK)
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK   /*!< Enables and locks the LO
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       with Break Input of TIM1/8   
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK      /*!< Enables and locks the PV
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****                                                                       and also the PVDE and PLS bit
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR2_CLL */
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MCHDLYCR_BSCKSEL)
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_BitStream_ClockSource SYSCFG MCHDLY BCKKSEL
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1          (uint32_t)0x00000000
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2           SYSCFG_MCHDLYCR_BSCKSEL
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_MCHDLYEN              SYSCFG MCHDLY MCHDLYEN
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */  
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_MCHDLYEN                  SYSCFG_MCHDLYCR_MCHDLY1EN
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_MCHDLYEN                  SYSCFG_MCHDLYCR_MCHDLY2EN
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_DataIn0_Source       SYSCFG MCHDLY DFSDMD0SEL
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn0                   SYSCFG_MCHDLYCR_DFSDM1D0SEL
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn0                   SYSCFG_MCHDLYCR_DFSDM2D0SEL
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn0_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D0SEL << 16) |
ARM GAS  /tmp/cc3MI47k.s 			page 318


 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn0_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D0SEL << 16) |
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn0_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D0SEL << 16) |
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn0_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D0SEL << 16) |
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM_DataIn2_Source       SYSCFG MCHDLY DFSDMD2SEL
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */   
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn2                   SYSCFG_MCHDLYCR_DFSDM1D2SEL
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn2                   SYSCFG_MCHDLYCR_DFSDM2D2SEL
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn2_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D2SEL << 16) |
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_DataIn2_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D2SEL << 16) |
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn2_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D2SEL << 16) |
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn2_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D2SEL << 16) |
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_TIM4OC2_BitstreamDistribution  SYSCFG MCHDLY DFSDM1CK02SEL
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0           (uint32_t)0x00000000
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2           SYSCFG_MCHDLYCR_DFSDM1CK02SEL
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_TIM4OC1_BitstreamDistribution  SYSCFG MCHDLY DFSDM1CK13SEL
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1           (uint32_t)0x00000000
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3           SYSCFG_MCHDLYCR_DFSDM1CK13SEL
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_CLKIN_SourceSelection SYSCFG MCHDLY DFSDMCFG
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKIN_PAD                 (uint32_t)0x00000000
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKIN_DM                  SYSCFG_MCHDLYCR_DFSDM1CFG
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM1_CLKOUT_SourceSelection SYSCFG MCHDLY DFSDM1CKOSEL
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKOUT                    (uint32_t)0x00000000
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM1_CKOUT_M27                SYSCFG_MCHDLYCR_DFSDM1CKOSEL
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_DataIn4_SourceSelection SYSCFG MCHDLY DFSDM2D4SEL
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn4_PAD              (uint32_t)0x00000000
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn4_DM               SYSCFG_MCHDLYCR_DFSDM2D4SEL
ARM GAS  /tmp/cc3MI47k.s 			page 319


 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_DataIn6_SourceSelection SYSCFG MCHDLY DFSDM2D6SEL
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn6_PAD              (uint32_t)0x00000000
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_DataIn6_DM               SYSCFG_MCHDLYCR_DFSDM2D6SEL
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC4_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK04SEL
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0           (uint32_t)0x00000000
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4           SYSCFG_MCHDLYCR_DFSDM2CK04SEL
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC3_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK15SEL
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1           (uint32_t)0x00000000
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5           SYSCFG_MCHDLYCR_DFSDM2CK15SEL
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC2_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK26SEL
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2           (uint32_t)0x00000000
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6           SYSCFG_MCHDLYCR_DFSDM2CK26SEL
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_TIM3OC1_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK37SEL
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3           (uint32_t)0x00000000
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7           SYSCFG_MCHDLYCR_DFSDM2CK37SEL
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_CLKIN_SourceSelection SYSCFG MCHDLY DFSDM2CFG
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKIN_PAD                 (uint32_t)0x00000000
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKIN_DM                  SYSCFG_MCHDLYCR_DFSDM2CFG
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_DFSDM2_CLKOUT_SourceSelection SYSCFG MCHDLY DFSDM2CKOSEL
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKOUT                    (uint32_t)0x00000000
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_SYSCFG_DFSDM2_CKOUT_M27                SYSCFG_MCHDLYCR_DFSDM2CKOSEL
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 320


 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */ 
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MCHDLYCR_BSCKSEL */  
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRA
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRA
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRA
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRA
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRA
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM2_STOP)
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          /*!< TIM2 counter 
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM2_STOP */
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          /*!< TIM3 counter 
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM3_STOP */
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          /*!< TIM4 counter 
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM4_STOP */
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          /*!< TIM5 counter 
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM6_STOP)
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          /*!< TIM6 counter 
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM6_STOP */
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          /*!< TIM7 counter 
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM7_STOP */
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         /*!< TIM12 counter
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM12_STOP */
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         /*!< TIM13 counter
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM13_STOP */
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         /*!< TIM14 counter
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_TIM14_STOP */
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_LPTIM_STOP)
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM_STOP     DBGMCU_APB1_FZ_DBG_LPTIM_STOP         /*!< LPTIM counter
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_LPTIM_STOP */
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           /*!< RTC counter s
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          /*!< Debug Window 
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          /*!< Debug Indepen
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS ti
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS ti
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /*!< I2C3 SMBUS ti
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT */
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT)
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C4_STOP      DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT /*!< I2C4 SMBUS ti
ARM GAS  /tmp/cc3MI47k.s 			page 321


 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT */
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN1_STOP)
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN1_STOP      DBGMCU_APB1_FZ_DBG_CAN1_STOP          /*!< CAN1 debug st
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_CAN1_STOP */
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN2_STOP)
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN2_STOP      DBGMCU_APB1_FZ_DBG_CAN2_STOP          /*!< CAN2 debug st
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_CAN2_STOP */
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB1_FZ_DBG_CAN3_STOP)
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_CAN3_STOP      DBGMCU_APB1_FZ_DBG_CAN3_STOP          /*!< CAN3 debug st
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB1_FZ_DBG_CAN3_STOP */
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   /*!< TIM1 counter stopped
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   /*!< TIM8 counter stopped
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB2_FZ_DBG_TIM8_STOP */
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM9_STOP      DBGMCU_APB2_FZ_DBG_TIM9_STOP   /*!< TIM9 counter stopped
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(DBGMCU_APB2_FZ_DBG_TIM10_STOP)
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM10_STOP     DBGMCU_APB2_FZ_DBG_TIM10_STOP   /*!< TIM10 counter stopp
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* DBGMCU_APB2_FZ_DBG_TIM10_STOP */
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM11_STOP     DBGMCU_APB2_FZ_DBG_TIM11_STOP   /*!< TIM11 counter stopp
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS   /*!< FLASH ten wait states */
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS   /*!< FLASH eleven wait states *
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS   /*!< FLASH twelve wait states *
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS   /*!< FLASH thirteen wait states
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS   /*!< FLASH fourteen wait states
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS   /*!< FLASH fifteen wait states 
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 322


 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FSMC (*)
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FSMC (*)
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_SWP_FMC)
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the FMC Memory Mapping Swapping
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP SWP_FMC      LL_SYSCFG_EnableFMCMemorySwapping
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   SDRAM is accessible at 0x60000000 and NOR/RAM 
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         is accessible at 0xC0000000   
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFMCMemorySwapping(void)
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_SWP_FMC_0);
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the FMC Memory Mapping Swapping
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP SWP_FMC      LL_SYSCFG_DisableFMCMemorySwapping
ARM GAS  /tmp/cc3MI47k.s 			page 323


 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   SDRAM is accessible at 0xC0000000 (default mapping)  
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         and NOR/RAM is accessible at 0x60000000 (default mapping)
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFMCMemorySwapping(void)
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_SWP_FMC);
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_SWP_FMC */
 511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the Compensation cell Power Down
 513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CMPCR CMP_PD      LL_SYSCFG_EnableCompensationCell
 514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   The I/O compensation cell can be used only when the device supply
 515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         voltage ranges from 2.4 to 3.6 V
 516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableCompensationCell(void)
 519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_CMP_PD);
 521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the Compensation cell Power Down
 525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CMPCR CMP_PD      LL_SYSCFG_DisableCompensationCell
 526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note   The I/O compensation cell can be used only when the device supply
 527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         voltage ranges from 2.4 to 3.6 V
 528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableCompensationCell(void)
 531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_CMP_PD);
 533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Compensation Cell ready Flag
 537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CMPCR READY  LL_SYSCFG_IsActiveFlag_CMPCR
 538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval State of bit (1 or 0).
 539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CMPCR(void)
 541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (READ_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_READY) == (SYSCFG_CMPCR_READY));
 543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_PMC_MII_RMII_SEL)
 546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select Ethernet PHY interface 
 548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_PMC MII_RMII_SEL       LL_SYSCFG_SetPHYInterface
 549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Interface This parameter can be one of the following values:
 550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHMII
 551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHRMII
 552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetPHYInterface(uint32_t Interface)
 555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->PMC, SYSCFG_PMC_MII_RMII_SEL, Interface);
 557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 324


 558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Ethernet PHY interface 
 561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_PMC MII_RMII_SEL       LL_SYSCFG_GetPHYInterface
 562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHMII
 564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_PMC_ETHRMII
 565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetPHYInterface(void)
 568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->PMC, SYSCFG_PMC_MII_RMII_SEL));
 570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_PMC_MII_RMII_SEL */
 572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****  
 573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MEMRMP_UFB_MODE)
 576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
 578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP UFB_MODE       LL_SYSCFG_SetFlashBankMode
 579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Bank This parameter can be one of the following values:
 580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
 585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** { 
 586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_UFB_MODE, Bank);
 587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
 591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP UFB_MODE       LL_SYSCFG_GetFlashBankMode
 592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
 594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
 595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
 597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_UFB_MODE));
 599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MEMRMP_UFB_MODE */
 601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR_FMPI2C1_SCL)
 603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR FMPI2C1_SCL   LL_SYSCFG_EnableFastModePlus\n
 606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR FMPI2C1_SDA   LL_SYSCFG_EnableFastModePlus
 607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SCL
 609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SDA
 610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 325


 615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->CFGR, ConfigFastModePlus);
 616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR FMPI2C1_SCL  LL_SYSCFG_DisableFastModePlus\n
 621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR FMPI2C1_SDA  LL_SYSCFG_DisableFastModePlus\n
 622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SCL
 624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SDA
 625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR, ConfigFastModePlus);
 631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR_FMPI2C1_SCL */
 633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
 650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 326


 672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
 705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
 706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices
 708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16)) >> POSITION_VAL(Line >> 16)
 712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 713:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 714:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_CFGR2_LOCKUP_LOCK)
 715:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 716:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set connections to TIM1/8 break inputs
 717:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LockUp Lock           LL_SYSCFG_SetTIMBreakInputs \n
 718:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD Lock              LL_SYSCFG_SetTIMBreakInputs
 719:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
 720:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 721:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 722:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 723:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 724:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 725:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 726:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK, Break);
 727:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 728:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 327


 729:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 730:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get connections to TIM1/8 Break inputs
 731:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 LockUp Lock           LL_SYSCFG_SetTIMBreakInputs \n
 732:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         SYSCFG_CFGR2 PVD Lock              LL_SYSCFG_SetTIMBreakInputs
 733:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 734:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 735:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 736:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 737:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 738:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {   
 739:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK));
 740:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 741:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_CFGR2_LOCKUP_LOCK */
 742:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #if defined(SYSCFG_MCHDLYCR_BSCKSEL)
 743:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 744:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM2 or TIM2_OC1 as clock source for the bitstream clock.
 745:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR BSCKSEL        LL_SYSCFG_DFSDM_SetBitstreamClockSourceSelection
 746:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
 747:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2
 748:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1
 749:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 750:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 751:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_SetBitstreamClockSourceSelection(uint32_t ClockSource)
 752:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 753:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_BSCKSEL, ClockSource);
 754:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 755:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 756:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the DFSDM2 or TIM2_OC1 as clock source for the bitstream clock.
 757:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR BSCKSEL       LL_SYSCFG_DFSDM_GetBitstreamClockSourceSelection
 758:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 759:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2
 760:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1
 761:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 762:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 763:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetBitstreamClockSourceSelection(void)
 764:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 765:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_BSCKSEL));
 766:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 767:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 768:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the DFSDM1 or DFSDM2 Delay clock
 769:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLYEN      LL_SYSCFG_DFSDM_EnableDelayClock
 770:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param MCHDLY This paramater can be one of the following values
 771:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_MCHDLYEN
 772:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_MCHDLYEN
 773:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 774:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 775:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_EnableDelayClock(uint32_t MCHDLY)
 776:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 777:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->MCHDLYCR, MCHDLY);
 778:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 779:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 780:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 781:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the DFSDM1 or the DFSDM2 Delay clock
 782:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLY1EN      LL_SYSCFG_DFSDM1_DisableDelayClock
 783:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param MCHDLY This paramater can be one of the following values
 784:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_MCHDLYEN
 785:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_MCHDLYEN
ARM GAS  /tmp/cc3MI47k.s 			page 328


 786:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 787:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 788:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_DisableDelayClock(uint32_t MCHDLY)
 789:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 790:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->MCHDLYCR, MCHDLY);
 791:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 792:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 793:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 794:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM1 or DFSDM2 DatIn0 
 795:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD0SEL        LL_SYSCFG_DFSDM_SetDataIn0Source
 796:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 797:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_PAD
 798:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_DM
 799:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 800:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 801:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 802:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 803:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_SetDataIn0Source(uint32_t Source)
 804:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 805:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, (Source >> 16), (Source & 0x0000FFFF));
 806:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 807:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 808:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM1 or DFSDM2 DatIn0.
 809:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD0SEL       LL_SYSCFG_DFSDM_GetDataIn0Source
 810:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 811:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0
 812:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0
 813:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 814:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_PAD
 815:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_DM
 816:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 817:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 818:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 819:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 820:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetDataIn0Source(uint32_t Source)
 821:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 822:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, Source));
 823:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 824:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 825:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM1 or DFSDM2 DatIn2 
 826:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD2SEL        LL_SYSCFG_DFSDM_SetDataIn2Source
 827:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 828:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_PAD
 829:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_DM
 830:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
 831:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
 832:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 833:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 834:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM_SetDataIn2Source(uint32_t Source)
 835:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 836:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, (Source >> 16), (Source & 0x0000FFFF));
 837:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 838:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 839:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM1 or DFSDM2 DatIn2.
 840:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDMD2SEL       LL_SYSCFG_DFSDM_GetDataIn2Source
 841:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 842:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2
ARM GAS  /tmp/cc3MI47k.s 			page 329


 843:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2
 844:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 845:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_PAD
 846:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_DM
 847:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
 848:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
 849:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 850:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 851:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetDataIn2Source(uint32_t Source)
 852:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 853:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, Source));
 854:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 855:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 856:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 857:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM4 OC2 
 858:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CK02SEL        LL_SYSCFG_DFSDM1_SetTIM4OC2BitStreamDistribution
 859:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 860:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0
 861:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2
 862:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 863:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 864:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetTIM4OC2BitStreamDistribution(uint32_t Source)
 865:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 866:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK02SEL, Source);
 867:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 868:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 869:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM4 OC2 
 870:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1D2SEL       LL_SYSCFG_DFSDM1_GetTIM4OC2BitStreamDistribution
 871:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 872:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0
 873:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2
 874:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 875:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 876:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetTIM4OC2BitStreamDistribution(void)
 877:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 878:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK02SEL));
 879:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 880:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 881:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 882:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM4 OC1 
 883:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CK13SEL        LL_SYSCFG_DFSDM1_SetTIM4OC1BitStreamDistribution
 884:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 885:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1
 886:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3
 887:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 888:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 889:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetTIM4OC1BitStreamDistribution(uint32_t Source)
 890:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 891:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK13SEL, Source);
 892:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 893:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 894:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM4 OC1 
 895:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1D2SEL       LL_SYSCFG_DFSDM1_GetTIM4OC1BitStreamDistribution
 896:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 897:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1
 898:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3
 899:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
ARM GAS  /tmp/cc3MI47k.s 			page 330


 900:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 901:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetTIM4OC1BitStreamDistribution(void)
 902:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 903:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK13SEL));
 904:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 905:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 906:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 907:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM1 Clock In 
 908:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CFG        LL_SYSCFG_DFSDM1_SetClockInSourceSelection
 909:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
 910:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_PAD
 911:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_DM
 912:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 913:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 914:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetClockInSourceSelection(uint32_t ClockSource)
 915:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 916:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CFG, ClockSource);
 917:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 918:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 919:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM1 Clock In
 920:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CFG       LL_SYSCFG_DFSDM1_GetClockInSourceSelection
 921:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 922:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_PAD
 923:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_DM
 924:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 925:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 926:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetClockInSourceSelection(void)
 927:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 928:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CFG));
 929:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 930:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 931:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 932:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM1 Clock Out 
 933:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CKOSEL        LL_SYSCFG_DFSDM1_SetClockOutSourceSelection
 934:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
 935:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT
 936:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT_M27
 937:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 938:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 939:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM1_SetClockOutSourceSelection(uint32_t ClockSource)
 940:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 941:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CKOSEL, ClockSource);
 942:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 943:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 944:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM1 Clock Out
 945:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM1CKOSEL       LL_SYSCFG_DFSDM1_GetClockOutSourceSelection
 946:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 947:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT
 948:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT_M27
 949:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 950:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 951:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetClockOutSourceSelection(void)
 952:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 953:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CKOSEL));
 954:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 955:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 956:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 331


 957:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enables the DFSDM2 Delay clock
 958:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLY2EN      LL_SYSCFG_DFSDM2_EnableDelayClock
 959:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 960:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 961:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_EnableDelayClock(void)
 962:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 963:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_MCHDLY2EN);
 964:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 965:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
 966:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 967:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disables the DFSDM2 Delay clock
 968:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR MCHDLY2EN      LL_SYSCFG_DFSDM2_DisableDelayClock
 969:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 970:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 971:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_DisableDelayClock(void)
 972:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 973:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_MCHDLY2EN);
 974:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 975:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 976:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn0 
 977:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D0SEL        LL_SYSCFG_DFSDM2_SetDataIn0Source
 978:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
 979:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 980:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 981:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 982:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 983:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn0Source(uint32_t Source)
 984:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 985:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D0SEL, Source);
 986:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 987:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
 988:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn0.
 989:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D0SEL       LL_SYSCFG_DFSDM2_GetDataIn0Source
 990:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
 991:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
 992:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
 993:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
 994:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
 995:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn0Source(void)
 996:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
 997:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D0SEL));
 998:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
 999:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1000:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1001:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn2 
1002:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D2SEL        LL_SYSCFG_DFSDM2_SetDataIn2Source
1003:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1004:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
1005:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
1006:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1007:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1008:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn2Source(uint32_t Source)
1009:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1010:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D2SEL, Source);
1011:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1012:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1013:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn2.
ARM GAS  /tmp/cc3MI47k.s 			page 332


1014:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D2SEL       LL_SYSCFG_DFSDM2_GetDataIn2Source
1015:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1016:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
1017:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
1018:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1019:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1020:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn2Source(void)
1021:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1022:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D2SEL));
1023:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1024:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1025:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1026:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn4 
1027:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D4SEL        LL_SYSCFG_DFSDM2_SetDataIn4Source
1028:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1029:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_PAD
1030:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_DM
1031:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1032:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1033:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn4Source(uint32_t Source)
1034:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1035:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D4SEL, Source);
1036:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1037:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1038:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn4.
1039:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D4SEL       LL_SYSCFG_DFSDM2_GetDataIn4Source
1040:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1041:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_PAD
1042:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_DM
1043:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1044:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1045:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn4Source(void)
1046:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1047:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D4SEL));
1048:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1049:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1050:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1051:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the source for DFSDM2 DatIn6 
1052:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D6SEL        LL_SYSCFG_DFSDM2_SetDataIn6Source
1053:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1054:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_PAD
1055:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_DM
1056:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1057:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1058:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn6Source(uint32_t Source)
1059:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1060:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D6SEL, Source);
1061:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1062:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1063:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the source for DFSDM2 DatIn6.
1064:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2D6SEL       LL_SYSCFG_DFSDM2_GetDataIn6Source
1065:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1066:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_PAD
1067:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_DM
1068:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1069:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1070:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn6Source(void)
ARM GAS  /tmp/cc3MI47k.s 			page 333


1071:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1072:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D6SEL));
1073:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1074:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1075:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1076:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC4 
1077:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL        LL_SYSCFG_DFSDM2_SetTIM3OC4BitStreamDistribution
1078:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1079:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0
1080:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4
1081:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1082:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1083:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC4BitStreamDistribution(uint32_t Source)
1084:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1085:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK04SEL, Source);
1086:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1087:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1088:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC4 
1089:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC4BitStreamDistribution
1090:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1091:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0
1092:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4
1093:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1094:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1095:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC4BitStreamDistribution(void)
1096:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1097:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK04SEL));
1098:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1099:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC3 
1102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK15SEL        LL_SYSCFG_DFSDM2_SetTIM3OC3BitStreamDistribution
1103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1
1105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5
1106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC3BitStreamDistribution(uint32_t Source)
1109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK15SEL, Source);
1111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC4 
1114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC3BitStreamDistribution
1115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1
1117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5
1118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC3BitStreamDistribution(void)
1121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK15SEL));
1123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC2 
1127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK26SEL        LL_SYSCFG_DFSDM2_SetTIM3OC2BitStreamDistribution
ARM GAS  /tmp/cc3MI47k.s 			page 334


1128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2
1130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6
1131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC2BitStreamDistribution(uint32_t Source)
1134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK26SEL, Source);
1136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC2 
1139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC2BitStreamDistribution
1140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2
1142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6
1143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC2BitStreamDistribution(void)
1146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK26SEL));
1148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the distribution of the bitsream lock gated by TIM3 OC1 
1152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK37SEL        LL_SYSCFG_DFSDM2_SetTIM3OC1BitStreamDistribution
1153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Source This parameter can be one of the following values:
1154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3
1155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7
1156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC1BitStreamDistribution(uint32_t Source)
1159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK37SEL, Source);
1161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get the distribution of the bitsream lock gated by TIM3 OC1 
1164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK37SEL       LL_SYSCFG_DFSDM2_GetTIM3OC1BitStreamDistribution
1165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3
1167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7
1168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC1BitStreamDistribution(void)
1171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK37SEL));
1173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM2 Clock In 
1177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CFG        LL_SYSCFG_DFSDM2_SetClockInSourceSelection
1178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
1179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_PAD
1180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_DM
1181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetClockInSourceSelection(uint32_t ClockSource)
1184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 335


1185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CFG, ClockSource);
1186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM2 Clock In
1189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CFG       LL_SYSCFG_DFSDM2_GetClockInSourceSelection
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_PAD
1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_DM
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetClockInSourceSelection(void)
1196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CFG));
1198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Select the DFSDM2 Clock Out 
1202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CKOSEL        LL_SYSCFG_DFSDM2_SetClockOutSourceSelection
1203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  ClockSource This parameter can be one of the following values:
1204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT
1205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT_M27
1206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DFSDM2_SetClockOutSourceSelection(uint32_t ClockSource)
1209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CKOSEL, ClockSource);
1211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  GET the DFSDM2 Clock Out
1214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll SYSCFG_MCHDLYCR DFSDM2CKOSEL       LL_SYSCFG_DFSDM2_GetClockOutSourceSelection
1215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT
1217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT_M27
1218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetClockOutSourceSelection(void)
1221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CKOSEL));
1223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** #endif /* SYSCFG_MCHDLYCR_BSCKSEL */
1226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
1228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
1233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Return the device identifier
1237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F405/407xx and STM32F415/417xx devices, the device ID is 0x413
1238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F42xxx and STM32F43xxx devices, the device ID is 0x419
1239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F401xx devices, the device ID is 0x423
1240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F401xx devices, the device ID is 0x433
1241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F411xx devices, the device ID is 0x431
ARM GAS  /tmp/cc3MI47k.s 			page 336


1242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F410xx devices, the device ID is 0x458
1243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F412xx devices, the device ID is 0x441
1244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F413xx and STM32423xx devices, the device ID is 0x463
1245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F446xx devices, the device ID is 0x421
1246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note For STM32F469xx and STM32F479xx devices, the device ID is 0x434
1247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
1249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Return the device revision identifier
1257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @note This field indicates the revision of the device.
1258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000, Cat 2 revZ -> 0x1001, rev1 -> 0x1003, rev2 ->0
1259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000, Cat 2 revY -> 0x1003, rev1 -> 0x1007, rev3 ->0
1260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevZ -> 0x1000, Cat 2 revA -> 0x1001 for STM32F401xB/C devices
1261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000, Cat 2 revZ -> 0x1001 for STM32F401xD/E devices
1262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevA -> 0x1000 for STM32F411xx,STM32F413/423xx,STM32F469/423xx
1263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****           For example, it is read as RevZ -> 0x1001, Cat 2 revB -> 0x2000, revC -> 0x3000 for STM32
1264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 337


1299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
1324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set Trace pin assignment control
1334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
1335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
1336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  PinAssignment This parameter can be one of the following values:
1337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
1339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
1345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
1347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get Trace pin assignment control
1351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
1352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
1353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_NONE
1355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
ARM GAS  /tmp/cc3MI47k.s 			page 338


1356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
1357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
1358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
1359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
1361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
1363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Freeze APB1 peripherals (group1 peripherals)
1367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_LPTIM_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C4_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
1386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph
1387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
1389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP 
1392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM_STOP (*)
1398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C4_STOP (*)
1405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
1406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN3_STOP (*)
1408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         
1409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
ARM GAS  /tmp/cc3MI47k.s 			page 339


1413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZ, Periphs);
1415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Unfreeze APB1 peripherals (group1 peripherals)
1419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_LPTIM_STOP         LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_I2C4_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
1438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB1_FZ      DBG_CAN3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
1441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
1442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
1443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP 
1444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
1445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
1446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
1447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
1448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
1449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM_STOP (*)
1450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
1455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
1456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C4_STOP (*)
1457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
1458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
1459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN3_STOP (*)
1460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         
1461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
1467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 340


1470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Freeze APB2 peripherals
1471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
1475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph
1476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
1480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
1481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
1482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
1483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZ, Periphs);
1489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Unfreeze APB2 peripherals
1493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll DBGMCU_APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
1497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         DBGMCU_APB2_FZ      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
1501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
1502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
1503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
1504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *
1505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         (*) value not defined in all devices.
1506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
1511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @}
1514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @{
1518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Set FLASH Latency
1522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
ARM GAS  /tmp/cc3MI47k.s 			page 341


1527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5
1530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6
1531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7
1532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8
1533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9
1534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10
1535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11
1536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12
1537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13
1538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14
1539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15
1540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval None
1541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 2215              		.loc 8 1544 0
 2216 0002 2F4A     		ldr	r2, .L146
 2217 0004 1368     		ldr	r3, [r2]
 2218 0006 23F00703 		bic	r3, r3, #7
 2219 000a 43F00503 		orr	r3, r3, #5
 2220 000e 1360     		str	r3, [r2]
 2221              	.L141:
 2222              	.LBE133:
 2223              	.LBE132:
 2224              	.LBB134:
 2225              	.LBB135:
1545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** }
1546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** 
1547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** /**
1548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @brief  Get FLASH Latency
1549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   * @retval Returned value can be one of the following values:
1551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_4
1556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_5
1557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_6
1558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_7
1559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_8
1560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_9
1561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_10
1562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_11
1563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_12
1564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_13
1565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_14
1566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_15
1567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   */
1568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
1569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h **** {
1570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 2226              		.loc 8 1570 0 discriminator 1
 2227 0010 2B4B     		ldr	r3, .L146
ARM GAS  /tmp/cc3MI47k.s 			page 342


 2228 0012 1B68     		ldr	r3, [r3]
 2229 0014 03F00703 		and	r3, r3, #7
 2230              	.LBE135:
 2231              	.LBE134:
 107:Core/Src/main.c ****   LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 108:Core/Src/main.c ****   while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 2232              		.loc 4 108 0 discriminator 1
 2233 0018 052B     		cmp	r3, #5
 2234 001a F9D1     		bne	.L141
 2235              	.LVL226:
 2236              	.LBB136:
 2237              	.LBB137:
 2238              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h"
   1:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @file    stm32f4xx_ll_pwr.h
   4:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   ******************************************************************************
   7:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @attention
   8:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *
   9:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  10:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * All rights reserved.</center></h2>
  11:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *
  12:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * the "License"; You may not use this file except in compliance with the
  14:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * License. You may obtain a copy of the License at:
  15:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *
  17:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   ******************************************************************************
  18:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  19:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  20:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  21:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #ifndef __STM32F4xx_LL_PWR_H
  22:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define __STM32F4xx_LL_PWR_H
  23:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  24:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #ifdef __cplusplus
  25:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** extern "C" {
  26:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif
  27:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  28:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  29:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #include "stm32f4xx.h"
  30:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  31:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @addtogroup STM32F4xx_LL_Driver
  32:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  33:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  34:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  35:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR)
  36:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  37:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  38:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  39:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  40:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  41:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  42:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  43:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
ARM GAS  /tmp/cc3MI47k.s 			page 343


  45:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
  46:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  47:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  48:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  49:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  50:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  51:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  52:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  53:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  54:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  55:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
  56:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
  57:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
  58:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
  59:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  60:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  61:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  62:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  63:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  64:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  65:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
  66:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
  67:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector outpu
  68:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_VOS                     PWR_CSR_VOSRDY            /*!< Voltage scaling select fl
  69:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP)
  70:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP           /*!< Enable WKUP pin */
  71:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #elif defined(PWR_CSR_EWUP1)
  72:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
  73:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP */
  74:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP2)
  75:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
  76:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP2 */
  77:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
  78:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
  79:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
  80:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
  81:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
  82:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  83:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  84:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
  85:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
  86:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  87:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_VOS_0)
  88:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0)
  89:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)
  90:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0 | PWR_CR_VOS_1) /* The SCALE1 is not avail
  91:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #else
  92:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS)
  93:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         0x00000000U
  94:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_VOS_0 */
  95:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
  96:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
  97:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
  98:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
  99:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR Mode Power
 100:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 101:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 344


 102:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_MAINREGU             0x00000000U                    /*!< Enter Stop mode w
 103:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_LPREGU               (PWR_CR_LPDS)                  /*!< Enter Stop mode (
 104:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
 105:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE  (PWR_CR_MRUDS | PWR_CR_FPDS)                 /*!< Ent
 106:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE    (PWR_CR_LPDS | PWR_CR_LPUDS | PWR_CR_FPDS)   /*!< Ent
 107:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
 108:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
 109:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_MAINREGU_DEEPSLEEP  (PWR_CR_MRLVDS | PWR_CR_FPDS)                 /*!< Ent
 110:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP_LPREGU_DEEPSLEEP    (PWR_CR_LPDS | PWR_CR_LPLVDS | PWR_CR_FPDS)   /*!< Ent
 111:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRLVDS && PWR_CR_LPLVDS && PWR_CR_FPDS */
 112:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mod
 113:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 114:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 115:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 116:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 117:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
 118:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****  * @{
 119:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****  */
 120:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage Regulator in main mode du
 121:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage Regulator in low-power mo
 122:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 123:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 124:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 125:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 126:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
 127:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 128:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 129:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected b
 130:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected b
 131:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected b
 132:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected b
 133:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected b
 134:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected b
 135:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected b
 136:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< Voltage threshold detected b
 137:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 138:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 139:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 140:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
 141:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 142:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 143:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP)
 144:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP)         /*!< WKUP pin : PA0 */
 145:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP */
 146:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP1)
 147:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
 148:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP1 */
 149:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP2)
 150:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC0 or PC13 acc
 151:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP2 */
 152:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CSR_EWUP3)
 153:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PC1 */
 154:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CSR_EWUP3 */
 155:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 156:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 157:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 158:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 345


 159:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 160:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 161:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 162:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 163:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 164:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 165:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 166:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 167:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 168:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 169:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
 170:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 171:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 172:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 173:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 174:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 175:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 176:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 177:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 178:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 179:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 180:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 181:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 182:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 183:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 184:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval Register value
 185:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 186:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 187:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 188:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 189:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 191:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @}
 193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
 196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @{
 202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_FISSR)
 204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable FLASH interface STOP while system Run is ON
 206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FISSR       LL_PWR_EnableFLASHInterfaceSTOP
 207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  This mode is enabled only with STOP low power mode.
 208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableFLASHInterfaceSTOP(void)
 211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_FISSR);
 213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 346


 216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable FLASH Interface STOP while system Run is ON
 217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FISSR       LL_PWR_DisableFLASHInterfaceSTOP
 218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableFLASHInterfaceSTOP(void)
 221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_FISSR);
 223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if FLASH Interface STOP while system Run feature is enabled
 227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FISSR       LL_PWR_IsEnabledFLASHInterfaceSTOP
 228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHInterfaceSTOP(void)
 231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_FISSR) == (PWR_CR_FISSR));
 233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_FISSR */
 235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_FMSSR)
 237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable FLASH Memory STOP while system Run is ON
 239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FMSSR       LL_PWR_EnableFLASHMemorySTOP
 240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  This mode is enabled only with STOP low power mode.
 241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableFLASHMemorySTOP(void)
 244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_FMSSR);
 246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable FLASH Memory STOP while system Run is ON
 250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FMSSR       LL_PWR_DisableFLASHMemorySTOP
 251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableFLASHMemorySTOP(void)
 254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_FMSSR);
 256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if FLASH Memory STOP while system Run feature is enabled
 260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    FMSSR       LL_PWR_IsEnabledFLASHMemorySTOP
 261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHMemorySTOP(void)
 264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_FMSSR) == (PWR_CR_FMSSR));
 266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_FMSSR */
 268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_UDEN)
 269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Under Drive Mode
 271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    UDEN       LL_PWR_EnableUnderDriveMode
 272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  This mode is enabled only with STOP low power mode.
ARM GAS  /tmp/cc3MI47k.s 			page 347


 273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        In this mode, the 1.2V domain is preserved in reduced leakage mode. This 
 274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        mode is only available when the main Regulator or the low power Regulator 
 275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        is in low voltage mode.      
 276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @note  If the Under-drive mode was enabled, it is automatically disabled after 
 277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        exiting Stop mode. 
 278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        When the voltage Regulator operates in Under-drive mode, an additional  
 279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *        startup delay is induced when waking up from Stop mode.
 280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableUnderDriveMode(void)
 283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_UDEN);
 285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Under Drive Mode
 289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    UDEN       LL_PWR_DisableUnderDriveMode
 290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableUnderDriveMode(void)
 293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_UDEN);
 295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Under Drive Mode is enabled
 299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    UDEN       LL_PWR_IsEnabledUnderDriveMode
 300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledUnderDriveMode(void)
 303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_UDEN) == (PWR_CR_UDEN));
 305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_UDEN */
 307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_ODSWEN)
 309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Over drive switching
 311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODSWEN       LL_PWR_EnableOverDriveSwitching
 312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableOverDriveSwitching(void)
 315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_ODSWEN);
 317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Over drive switching
 321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODSWEN       LL_PWR_DisableOverDriveSwitching
 322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableOverDriveSwitching(void)
 325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_ODSWEN);
 327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
ARM GAS  /tmp/cc3MI47k.s 			page 348


 330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Over drive switching is enabled
 331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODSWEN       LL_PWR_IsEnabledOverDriveSwitching
 332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveSwitching(void)
 335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_ODSWEN) == (PWR_CR_ODSWEN));
 337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_ODSWEN */
 339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_ODEN)
 340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Over drive Mode
 342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
 343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
 346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_ODEN);
 348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Over drive Mode
 352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
 353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
 356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Over drive switching is enabled
 362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    ODEN       LL_PWR_IsEnabledOverDriveMode
 363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveMode(void)
 366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_ODEN) == (PWR_CR_ODEN));
 368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_ODEN */
 370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRUDS)
 371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Main Regulator in deepsleep under-drive Mode
 373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRUDS       LL_PWR_EnableMainRegulatorDeepSleepUDMode
 374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableMainRegulatorDeepSleepUDMode(void)
 377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_MRUDS);
 379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Main Regulator in deepsleep under-drive Mode
 383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRUDS       LL_PWR_DisableMainRegulatorDeepSleepUDMode
 384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableMainRegulatorDeepSleepUDMode(void)
ARM GAS  /tmp/cc3MI47k.s 			page 349


 387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_MRUDS);
 389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Main Regulator in deepsleep under-drive Mode is enabled
 393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRUDS       LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode
 394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode(void)
 397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_MRUDS) == (PWR_CR_MRUDS));
 399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRUDS */
 401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_LPUDS)
 403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Low Power Regulator in deepsleep under-drive Mode
 405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPUDS       LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode
 406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode(void)
 409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPUDS);
 411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Low Power Regulator in deepsleep under-drive Mode
 415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPUDS       LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode(void)
 419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPUDS);
 421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Low Power Regulator in deepsleep under-drive Mode is enabled
 425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPUDS       LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode
 426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode(void)
 429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_LPUDS) == (PWR_CR_LPUDS));
 431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_LPUDS */
 433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_MRLVDS)
 435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Main Regulator low voltage Mode
 437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRLVDS       LL_PWR_EnableMainRegulatorLowVoltageMode
 438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableMainRegulatorLowVoltageMode(void)
 441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_MRLVDS);
 443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 350


 444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Main Regulator low voltage Mode
 447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRLVDS       LL_PWR_DisableMainRegulatorLowVoltageMode
 448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableMainRegulatorLowVoltageMode(void)
 451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_MRLVDS);
 453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Main Regulator low voltage Mode is enabled
 457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    MRLVDS       LL_PWR_IsEnabledMainRegulatorLowVoltageMode
 458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorLowVoltageMode(void)
 461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_MRLVDS) == (PWR_CR_MRLVDS));
 463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_MRLVDS */
 465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #if defined(PWR_CR_LPLVDS)
 467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Enable Low Power Regulator low voltage Mode
 469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPLVDS       LL_PWR_EnableLowPowerRegulatorLowVoltageMode
 470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorLowVoltageMode(void)
 473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   SET_BIT(PWR->CR, PWR_CR_LPLVDS);
 475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Disable Low Power Regulator low voltage Mode
 479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPLVDS       LL_PWR_DisableLowPowerRegulatorLowVoltageMode
 480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorLowVoltageMode(void)
 483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR, PWR_CR_LPLVDS);
 485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** 
 487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Check if Low Power Regulator low voltage Mode is enabled
 489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    LPLVDS       LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode
 490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode(void)
 493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   return (READ_BIT(PWR->CR, PWR_CR_LPLVDS) == (PWR_CR_LPLVDS));
 495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** }
 496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** #endif /* PWR_CR_LPLVDS */
 497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** /**
 498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @brief  Set the main internal Regulator output voltage
 499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
 500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
ARM GAS  /tmp/cc3MI47k.s 			page 351


 501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 (*)
 502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
 504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
 505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   * @retval None
 506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   */
 507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h **** {
 509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 2239              		.loc 9 509 0
 2240 001c 294A     		ldr	r2, .L146+4
 2241 001e 1368     		ldr	r3, [r2]
 2242 0020 43F48043 		orr	r3, r3, #16384
 2243 0024 1360     		str	r3, [r2]
 2244              	.LVL227:
 2245              	.LBE137:
 2246              	.LBE136:
 2247              	.LBB138:
 2248              	.LBB139:
3053:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2249              		.loc 1 3053 0
 2250 0026 02F5E432 		add	r2, r2, #116736
 2251 002a 1368     		ldr	r3, [r2]
 2252 002c 23F0F803 		bic	r3, r3, #248
 2253 0030 43F08003 		orr	r3, r3, #128
 2254 0034 1360     		str	r3, [r2]
 2255              	.LVL228:
 2256              	.LBE139:
 2257              	.LBE138:
 2258              	.LBB140:
 2259              	.LBB141:
3007:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2260              		.loc 1 3007 0
 2261 0036 1368     		ldr	r3, [r2]
 2262 0038 43F00103 		orr	r3, r3, #1
 2263 003c 1360     		str	r3, [r2]
 2264              	.L142:
 2265              	.LBE141:
 2266              	.LBE140:
 2267              	.LBB142:
 2268              	.LBB143:
3027:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2269              		.loc 1 3027 0 discriminator 1
 2270 003e 224B     		ldr	r3, .L146+8
 2271 0040 1B68     		ldr	r3, [r3]
 2272              	.LBE143:
 2273              	.LBE142:
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****   }
 111:Core/Src/main.c ****   LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 112:Core/Src/main.c ****   LL_RCC_HSI_SetCalibTrimming(16);
 113:Core/Src/main.c ****   LL_RCC_HSI_Enable();
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****    /* Wait till HSI is ready */
 116:Core/Src/main.c ****   while(LL_RCC_HSI_IsReady() != 1)
 2274              		.loc 4 116 0 discriminator 1
 2275 0042 13F0020F 		tst	r3, #2
ARM GAS  /tmp/cc3MI47k.s 			page 352


 2276 0046 FAD0     		beq	.L142
 2277              	.LVL229:
 2278              	.LBB144:
 2279              	.LBB145:
4324:Core/Inc/stm32f4xx_ll_rcc.h ****              Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
 2280              		.loc 1 4324 0
 2281 0048 1F4A     		ldr	r2, .L146+8
 2282 004a 5168     		ldr	r1, [r2, #4]
 2283 004c 1F4B     		ldr	r3, .L146+12
 2284 004e 0B40     		ands	r3, r3, r1
 2285 0050 43F42853 		orr	r3, r3, #10752
 2286 0054 43F00803 		orr	r3, r3, #8
 2287 0058 5360     		str	r3, [r2, #4]
4326:Core/Inc/stm32f4xx_ll_rcc.h **** #if defined(RCC_PLLR_SYSCLK_SUPPORT)
 2288              		.loc 1 4326 0
 2289 005a 5368     		ldr	r3, [r2, #4]
 2290 005c 23F44033 		bic	r3, r3, #196608
 2291 0060 5360     		str	r3, [r2, #4]
 2292              	.LVL230:
 2293              	.LBE145:
 2294              	.LBE144:
 2295              	.LBB146:
 2296              	.LBB147:
4204:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2297              		.loc 1 4204 0
 2298 0062 1368     		ldr	r3, [r2]
 2299 0064 43F08073 		orr	r3, r3, #16777216
 2300 0068 1360     		str	r3, [r2]
 2301              	.L143:
 2302              	.LBE147:
 2303              	.LBE146:
 2304              	.LBB148:
 2305              	.LBB149:
4225:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2306              		.loc 1 4225 0 discriminator 1
 2307 006a 174B     		ldr	r3, .L146+8
 2308 006c 1B68     		ldr	r3, [r3]
 2309              	.LBE149:
 2310              	.LBE148:
 117:Core/Src/main.c ****   {
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   }
 120:Core/Src/main.c ****   LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 168, LL_RCC_PLLP_DIV_2);
 121:Core/Src/main.c ****   LL_RCC_PLL_Enable();
 122:Core/Src/main.c **** 
 123:Core/Src/main.c ****    /* Wait till PLL is ready */
 124:Core/Src/main.c ****   while(LL_RCC_PLL_IsReady() != 1)
 2311              		.loc 4 124 0 discriminator 1
 2312 006e 13F0007F 		tst	r3, #33554432
 2313 0072 FAD0     		beq	.L143
 2314              	.LVL231:
 2315              	.LBB150:
 2316              	.LBB151:
3244:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2317              		.loc 1 3244 0
 2318 0074 144B     		ldr	r3, .L146+8
 2319 0076 9A68     		ldr	r2, [r3, #8]
ARM GAS  /tmp/cc3MI47k.s 			page 353


 2320 0078 22F0F002 		bic	r2, r2, #240
 2321 007c 9A60     		str	r2, [r3, #8]
 2322              	.LVL232:
 2323              	.LBE151:
 2324              	.LBE150:
 2325              	.LBB152:
 2326              	.LBB153:
3260:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2327              		.loc 1 3260 0
 2328 007e 9A68     		ldr	r2, [r3, #8]
 2329 0080 22F4E052 		bic	r2, r2, #7168
 2330 0084 42F4A052 		orr	r2, r2, #5120
 2331 0088 9A60     		str	r2, [r3, #8]
 2332              	.LVL233:
 2333              	.LBE153:
 2334              	.LBE152:
 2335              	.LBB154:
 2336              	.LBB155:
3276:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2337              		.loc 1 3276 0
 2338 008a 9A68     		ldr	r2, [r3, #8]
 2339 008c 22F46042 		bic	r2, r2, #57344
 2340 0090 42F40042 		orr	r2, r2, #32768
 2341 0094 9A60     		str	r2, [r3, #8]
 2342              	.LVL234:
 2343              	.LBE155:
 2344              	.LBE154:
 2345              	.LBB156:
 2346              	.LBB157:
3208:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2347              		.loc 1 3208 0
 2348 0096 9A68     		ldr	r2, [r3, #8]
 2349 0098 22F00302 		bic	r2, r2, #3
 2350 009c 42F00202 		orr	r2, r2, #2
 2351 00a0 9A60     		str	r2, [r3, #8]
 2352              	.L144:
 2353              	.LBE157:
 2354              	.LBE156:
 2355              	.LBB158:
 2356              	.LBB159:
3224:Core/Inc/stm32f4xx_ll_rcc.h **** }
 2357              		.loc 1 3224 0 discriminator 1
 2358 00a2 094B     		ldr	r3, .L146+8
 2359 00a4 9B68     		ldr	r3, [r3, #8]
 2360 00a6 03F00C03 		and	r3, r3, #12
 2361              	.LBE159:
 2362              	.LBE158:
 125:Core/Src/main.c ****   {
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   }
 128:Core/Src/main.c ****   LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 129:Core/Src/main.c ****   LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 130:Core/Src/main.c ****   LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 131:Core/Src/main.c ****   LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****    /* Wait till System clock is ready */
 134:Core/Src/main.c ****   while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
ARM GAS  /tmp/cc3MI47k.s 			page 354


 2363              		.loc 4 134 0 discriminator 1
 2364 00aa 082B     		cmp	r3, #8
 2365 00ac F9D1     		bne	.L144
 135:Core/Src/main.c ****   {
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   }
 138:Core/Src/main.c ****   LL_Init1msTick(168000000);
 2366              		.loc 4 138 0
 2367 00ae 084C     		ldr	r4, .L146+16
 2368 00b0 2046     		mov	r0, r4
 2369 00b2 FFF7FEFF 		bl	LL_Init1msTick
 2370              	.LVL235:
 139:Core/Src/main.c ****   LL_SetSystemCoreClock(168000000);
 2371              		.loc 4 139 0
 2372 00b6 2046     		mov	r0, r4
 2373 00b8 FFF7FEFF 		bl	LL_SetSystemCoreClock
 2374              	.LVL236:
 2375 00bc 10BD     		pop	{r4, pc}
 2376              	.L147:
 2377 00be 00BF     		.align	2
 2378              	.L146:
 2379 00c0 003C0240 		.word	1073888256
 2380 00c4 00700040 		.word	1073770496
 2381 00c8 00380240 		.word	1073887232
 2382 00cc 0080BFFF 		.word	-4227072
 2383 00d0 007A030A 		.word	168000000
 2384              		.cfi_endproc
 2385              	.LFE996:
 2387              		.section	.text.main,"ax",%progbits
 2388              		.align	1
 2389              		.global	main
 2390              		.syntax unified
 2391              		.thumb
 2392              		.thumb_func
 2393              		.fpu fpv4-sp-d16
 2395              	main:
 2396              	.LFB995:
  71:Core/Src/main.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 2397              		.loc 4 71 0
 2398              		.cfi_startproc
 2399              		@ Volatile: function does not return.
 2400              		@ args = 0, pretend = 0, frame = 16
 2401              		@ frame_needed = 0, uses_anonymous_args = 0
 2402 0000 00B5     		push	{lr}
 2403              	.LCFI64:
 2404              		.cfi_def_cfa_offset 4
 2405              		.cfi_offset 14, -4
 2406 0002 85B0     		sub	sp, sp, #20
 2407              	.LCFI65:
 2408              		.cfi_def_cfa_offset 24
 2409              	.LVL237:
 2410              	.LBB160:
 2411              	.LBB161:
 414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2412              		.loc 6 414 0
 2413 0004 374B     		ldr	r3, .L153
 2414 0006 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/cc3MI47k.s 			page 355


 2415 0008 42F00802 		orr	r2, r2, #8
 2416 000c 1A63     		str	r2, [r3, #48]
 416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 2417              		.loc 6 416 0
 2418 000e 1A6B     		ldr	r2, [r3, #48]
 2419 0010 02F00802 		and	r2, r2, #8
 2420 0014 0392     		str	r2, [sp, #12]
 417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 2421              		.loc 6 417 0
 2422 0016 039A     		ldr	r2, [sp, #12]
 2423              	.LVL238:
 2424              	.LBE161:
 2425              	.LBE160:
 2426              	.LBB162:
 2427              	.LBB163:
 2428              		.file 10 "Core/Inc/stm32f4xx_ll_gpio.h"
   1:Core/Inc/stm32f4xx_ll_gpio.h **** /**
   2:Core/Inc/stm32f4xx_ll_gpio.h ****   ******************************************************************************
   3:Core/Inc/stm32f4xx_ll_gpio.h ****   * @file    stm32f4xx_ll_gpio.h
   4:Core/Inc/stm32f4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Core/Inc/stm32f4xx_ll_gpio.h ****   ******************************************************************************
   7:Core/Inc/stm32f4xx_ll_gpio.h ****   * @attention
   8:Core/Inc/stm32f4xx_ll_gpio.h ****   *
   9:Core/Inc/stm32f4xx_ll_gpio.h ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  10:Core/Inc/stm32f4xx_ll_gpio.h ****   *
  11:Core/Inc/stm32f4xx_ll_gpio.h ****   * Redistribution and use in source and binary forms, with or without modification,
  12:Core/Inc/stm32f4xx_ll_gpio.h ****   * are permitted provided that the following conditions are met:
  13:Core/Inc/stm32f4xx_ll_gpio.h ****   *   1. Redistributions of source code must retain the above copyright notice,
  14:Core/Inc/stm32f4xx_ll_gpio.h ****   *      this list of conditions and the following disclaimer.
  15:Core/Inc/stm32f4xx_ll_gpio.h ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  16:Core/Inc/stm32f4xx_ll_gpio.h ****   *      this list of conditions and the following disclaimer in the documentation
  17:Core/Inc/stm32f4xx_ll_gpio.h ****   *      and/or other materials provided with the distribution.
  18:Core/Inc/stm32f4xx_ll_gpio.h ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  19:Core/Inc/stm32f4xx_ll_gpio.h ****   *      may be used to endorse or promote products derived from this software
  20:Core/Inc/stm32f4xx_ll_gpio.h ****   *      without specific prior written permission.
  21:Core/Inc/stm32f4xx_ll_gpio.h ****   *
  22:Core/Inc/stm32f4xx_ll_gpio.h ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  23:Core/Inc/stm32f4xx_ll_gpio.h ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  24:Core/Inc/stm32f4xx_ll_gpio.h ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  25:Core/Inc/stm32f4xx_ll_gpio.h ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  26:Core/Inc/stm32f4xx_ll_gpio.h ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  27:Core/Inc/stm32f4xx_ll_gpio.h ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  28:Core/Inc/stm32f4xx_ll_gpio.h ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  29:Core/Inc/stm32f4xx_ll_gpio.h ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  30:Core/Inc/stm32f4xx_ll_gpio.h ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  31:Core/Inc/stm32f4xx_ll_gpio.h ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  32:Core/Inc/stm32f4xx_ll_gpio.h ****   *
  33:Core/Inc/stm32f4xx_ll_gpio.h ****   ******************************************************************************
  34:Core/Inc/stm32f4xx_ll_gpio.h ****   */
  35:Core/Inc/stm32f4xx_ll_gpio.h **** 
  36:Core/Inc/stm32f4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Core/Inc/stm32f4xx_ll_gpio.h **** #ifndef __STM32F4xx_LL_GPIO_H
  38:Core/Inc/stm32f4xx_ll_gpio.h **** #define __STM32F4xx_LL_GPIO_H
  39:Core/Inc/stm32f4xx_ll_gpio.h **** 
  40:Core/Inc/stm32f4xx_ll_gpio.h **** #ifdef __cplusplus
  41:Core/Inc/stm32f4xx_ll_gpio.h **** extern "C" {
ARM GAS  /tmp/cc3MI47k.s 			page 356


  42:Core/Inc/stm32f4xx_ll_gpio.h **** #endif
  43:Core/Inc/stm32f4xx_ll_gpio.h **** 
  44:Core/Inc/stm32f4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  45:Core/Inc/stm32f4xx_ll_gpio.h **** #include "stm32f4xx.h"
  46:Core/Inc/stm32f4xx_ll_gpio.h **** 
  47:Core/Inc/stm32f4xx_ll_gpio.h **** /** @addtogroup STM32F4xx_LL_Driver
  48:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
  49:Core/Inc/stm32f4xx_ll_gpio.h ****   */
  50:Core/Inc/stm32f4xx_ll_gpio.h **** 
  51:Core/Inc/stm32f4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  52:Core/Inc/stm32f4xx_ll_gpio.h **** 
  53:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
  54:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
  55:Core/Inc/stm32f4xx_ll_gpio.h ****   */
  56:Core/Inc/stm32f4xx_ll_gpio.h **** 
  57:Core/Inc/stm32f4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  58:Core/Inc/stm32f4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  59:Core/Inc/stm32f4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  60:Core/Inc/stm32f4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  61:Core/Inc/stm32f4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  62:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  63:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
  64:Core/Inc/stm32f4xx_ll_gpio.h ****   */
  65:Core/Inc/stm32f4xx_ll_gpio.h **** 
  66:Core/Inc/stm32f4xx_ll_gpio.h **** /**
  67:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
  68:Core/Inc/stm32f4xx_ll_gpio.h ****   */
  69:Core/Inc/stm32f4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  70:Core/Inc/stm32f4xx_ll_gpio.h **** 
  71:Core/Inc/stm32f4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  72:Core/Inc/stm32f4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  73:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  74:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
  75:Core/Inc/stm32f4xx_ll_gpio.h ****   */
  76:Core/Inc/stm32f4xx_ll_gpio.h **** 
  77:Core/Inc/stm32f4xx_ll_gpio.h **** /**
  78:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  79:Core/Inc/stm32f4xx_ll_gpio.h ****   */
  80:Core/Inc/stm32f4xx_ll_gpio.h **** typedef struct
  81:Core/Inc/stm32f4xx_ll_gpio.h **** {
  82:Core/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  83:Core/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  84:Core/Inc/stm32f4xx_ll_gpio.h **** 
  85:Core/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  86:Core/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  87:Core/Inc/stm32f4xx_ll_gpio.h **** 
  88:Core/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  89:Core/Inc/stm32f4xx_ll_gpio.h **** 
  90:Core/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  91:Core/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  92:Core/Inc/stm32f4xx_ll_gpio.h **** 
  93:Core/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  94:Core/Inc/stm32f4xx_ll_gpio.h **** 
  95:Core/Inc/stm32f4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  96:Core/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  97:Core/Inc/stm32f4xx_ll_gpio.h **** 
  98:Core/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
ARM GAS  /tmp/cc3MI47k.s 			page 357


  99:Core/Inc/stm32f4xx_ll_gpio.h **** 
 100:Core/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
 101:Core/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
 102:Core/Inc/stm32f4xx_ll_gpio.h **** 
 103:Core/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 104:Core/Inc/stm32f4xx_ll_gpio.h **** 
 105:Core/Inc/stm32f4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
 106:Core/Inc/stm32f4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
 107:Core/Inc/stm32f4xx_ll_gpio.h **** 
 108:Core/Inc/stm32f4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 109:Core/Inc/stm32f4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 110:Core/Inc/stm32f4xx_ll_gpio.h **** 
 111:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 112:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 113:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 114:Core/Inc/stm32f4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 115:Core/Inc/stm32f4xx_ll_gpio.h **** 
 116:Core/Inc/stm32f4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 117:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 118:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 119:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 120:Core/Inc/stm32f4xx_ll_gpio.h **** 
 121:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 122:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 123:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 124:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
 125:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
 126:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
 127:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
 128:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
 129:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
 130:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
 131:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
 132:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
 133:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
 134:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
 135:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
 136:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
 137:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
 138:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
 139:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
 140:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
 141:Core/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
 142:Core/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
 143:Core/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
 144:Core/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
 145:Core/Inc/stm32f4xx_ll_gpio.h ****                                            GPIO_BSRR_BS_15) /*!< Select all pins */
 146:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 147:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 148:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 149:Core/Inc/stm32f4xx_ll_gpio.h **** 
 150:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 151:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 152:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 153:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 154:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
 155:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode
ARM GAS  /tmp/cc3MI47k.s 			page 358


 156:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
 157:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 158:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 159:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 160:Core/Inc/stm32f4xx_ll_gpio.h **** 
 161:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 162:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 163:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 164:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 165:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type *
 166:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 167:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 168:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 169:Core/Inc/stm32f4xx_ll_gpio.h **** 
 170:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 171:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 172:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 173:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 174:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEEDR0_0 /*!< Select I/O medium output s
 175:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEEDR0_1 /*!< Select I/O fast output spe
 176:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDER_OSPEEDR0   /*!< Select I/O high output spe
 177:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 178:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 179:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 180:Core/Inc/stm32f4xx_ll_gpio.h **** 
 181:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 182:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 183:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 184:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 185:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
 186:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
 187:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 188:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 189:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 190:Core/Inc/stm32f4xx_ll_gpio.h **** 
 191:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 192:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 193:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 194:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 195:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 196:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 197:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 198:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 199:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 200:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 201:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 202:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 203:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 204:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 205:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 206:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 207:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 208:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 209:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 210:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 211:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 212:Core/Inc/stm32f4xx_ll_gpio.h ****   */
ARM GAS  /tmp/cc3MI47k.s 			page 359


 213:Core/Inc/stm32f4xx_ll_gpio.h **** 
 214:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 215:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 216:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 217:Core/Inc/stm32f4xx_ll_gpio.h **** 
 218:Core/Inc/stm32f4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 219:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 220:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 221:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 222:Core/Inc/stm32f4xx_ll_gpio.h **** 
 223:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 224:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 225:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 226:Core/Inc/stm32f4xx_ll_gpio.h **** 
 227:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 228:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 229:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 230:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 231:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 232:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 233:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 234:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 235:Core/Inc/stm32f4xx_ll_gpio.h **** 
 236:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 237:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 238:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 239:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 240:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Register value
 241:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 242:Core/Inc/stm32f4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 243:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 244:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 245:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 246:Core/Inc/stm32f4xx_ll_gpio.h **** 
 247:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 248:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 249:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 250:Core/Inc/stm32f4xx_ll_gpio.h **** 
 251:Core/Inc/stm32f4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 252:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 253:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 254:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 255:Core/Inc/stm32f4xx_ll_gpio.h **** 
 256:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 257:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 258:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 259:Core/Inc/stm32f4xx_ll_gpio.h **** 
 260:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 261:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 262:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 263:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 264:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 265:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 266:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 267:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 268:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 269:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
ARM GAS  /tmp/cc3MI47k.s 			page 360


 270:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 271:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 272:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 273:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 274:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 275:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 276:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 277:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 278:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 279:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 280:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 281:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 282:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 283:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 284:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 285:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 286:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 287:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 288:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 289:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 290:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 291:Core/Inc/stm32f4xx_ll_gpio.h **** {
 292:Core/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(
 2429              		.loc 10 292 0
 2430 0018 334C     		ldr	r4, .L153+4
 2431 001a 2168     		ldr	r1, [r4]
 2432              	.LVL239:
 2433              	.LBB164:
 2434              	.LBB165:
 2435              		.file 11 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 361


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  /tmp/cc3MI47k.s 			page 362


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 363


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 364


 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 365


 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
ARM GAS  /tmp/cc3MI47k.s 			page 366


 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/cc3MI47k.s 			page 367


 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
ARM GAS  /tmp/cc3MI47k.s 			page 368


 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc3MI47k.s 			page 369


 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
ARM GAS  /tmp/cc3MI47k.s 			page 370


 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
ARM GAS  /tmp/cc3MI47k.s 			page 371


 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 372


 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc3MI47k.s 			page 373


 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
ARM GAS  /tmp/cc3MI47k.s 			page 374


 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
ARM GAS  /tmp/cc3MI47k.s 			page 375


 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 376


 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
ARM GAS  /tmp/cc3MI47k.s 			page 377


 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 2436              		.loc 11 988 0
 2437 001c 4FF48042 		mov	r2, #16384
 2438              		.syntax unified
 2439              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2440 0020 92FAA2F0 		rbit r0, r2
 2441              	@ 0 "" 2
 2442              	.LVL240:
 2443              		.thumb
ARM GAS  /tmp/cc3MI47k.s 			page 378


 2444              		.syntax unified
 2445              	.LBE165:
 2446              	.LBE164:
 2447              		.loc 10 292 0
 2448 0024 B0FA80F0 		clz	r0, r0
 2449 0028 4000     		lsls	r0, r0, #1
 2450 002a 0325     		movs	r5, #3
 2451 002c 05FA00F0 		lsl	r0, r5, r0
 2452 0030 21EA0001 		bic	r1, r1, r0
 2453              	.LVL241:
 2454              	.LBB166:
 2455              	.LBB167:
 2456              		.loc 11 988 0
 2457              		.syntax unified
 2458              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2459 0034 92FAA2F2 		rbit r2, r2
 2460              	@ 0 "" 2
 2461              	.LVL242:
 2462              		.thumb
 2463              		.syntax unified
 2464              	.LBE167:
 2465              	.LBE166:
 2466              		.loc 10 292 0
 2467 0038 B2FA82F2 		clz	r2, r2
 2468 003c 5200     		lsls	r2, r2, #1
 2469 003e 0120     		movs	r0, #1
 2470 0040 00FA02F2 		lsl	r2, r0, r2
 2471 0044 0A43     		orrs	r2, r2, r1
 2472 0046 2260     		str	r2, [r4]
 2473              	.LVL243:
 2474              	.LBE163:
 2475              	.LBE162:
 2476              	.LBB168:
 2477              	.LBB169:
1194:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1195:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1196:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1197:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
1198:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
1199:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
1200:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
1201:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
1202:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
1203:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
1204:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
1205:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
1206:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
1207:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock\n
1208:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
1209:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
1210:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
1211:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_IsEnabledClock\n
1212:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
1213:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
1214:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
1215:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
1216:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
ARM GAS  /tmp/cc3MI47k.s 			page 379


1217:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
1218:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
1219:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_IsEnabledClock\n
1220:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_IsEnabledClock\n
1221:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_IsEnabledClock\n
1222:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_IsEnabledClock\n
1223:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_IsEnabledClock\n
1224:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_IsEnabledClock\n
1225:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_IsEnabledClock\n
1226:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_IsEnabledClock\n
1227:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_IsEnabledClock\n
1228:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock
1229:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1230:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1231:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1232:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1233:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1234:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1235:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1236:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1237:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1238:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1239:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1240:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1241:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1242:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1243:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1244:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1245:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1246:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1247:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1248:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1249:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1250:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1251:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1252:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1253:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1254:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1255:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1256:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1257:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1258:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1259:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1260:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1261:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1262:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1263:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
1264:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1265:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
1266:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1267:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
1268:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1269:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1270:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1271:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
1272:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_DisableClock\n
1273:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM3EN        LL_APB1_GRP1_DisableClock\n
ARM GAS  /tmp/cc3MI47k.s 			page 380


1274:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM4EN        LL_APB1_GRP1_DisableClock\n
1275:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM5EN        LL_APB1_GRP1_DisableClock\n
1276:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM6EN        LL_APB1_GRP1_DisableClock\n
1277:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM7EN        LL_APB1_GRP1_DisableClock\n
1278:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM12EN       LL_APB1_GRP1_DisableClock\n
1279:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM13EN       LL_APB1_GRP1_DisableClock\n
1280:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     TIM14EN       LL_APB1_GRP1_DisableClock\n
1281:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_DisableClock\n
1282:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     WWDGEN        LL_APB1_GRP1_DisableClock\n
1283:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI2EN        LL_APB1_GRP1_DisableClock\n
1284:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPI3EN        LL_APB1_GRP1_DisableClock\n
1285:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_DisableClock\n
1286:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART2EN      LL_APB1_GRP1_DisableClock\n
1287:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     USART3EN      LL_APB1_GRP1_DisableClock\n
1288:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART4EN       LL_APB1_GRP1_DisableClock\n
1289:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART5EN       LL_APB1_GRP1_DisableClock\n
1290:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C1EN        LL_APB1_GRP1_DisableClock\n
1291:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C2EN        LL_APB1_GRP1_DisableClock\n
1292:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     I2C3EN        LL_APB1_GRP1_DisableClock\n
1293:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_DisableClock\n
1294:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN1EN        LL_APB1_GRP1_DisableClock\n
1295:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN2EN        LL_APB1_GRP1_DisableClock\n
1296:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CAN3EN        LL_APB1_GRP1_DisableClock\n
1297:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     CECEN         LL_APB1_GRP1_DisableClock\n
1298:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     PWREN         LL_APB1_GRP1_DisableClock\n
1299:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     DACEN         LL_APB1_GRP1_DisableClock\n
1300:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART7EN       LL_APB1_GRP1_DisableClock\n
1301:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     UART8EN       LL_APB1_GRP1_DisableClock\n
1302:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_DisableClock
1303:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1304:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1305:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1306:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1307:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1308:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1309:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1310:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1311:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1312:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1313:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1314:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1315:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1316:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1317:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1318:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1319:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1320:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1321:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1322:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1323:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1324:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1325:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1326:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1327:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1328:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1329:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1330:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
ARM GAS  /tmp/cc3MI47k.s 			page 381


1331:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1332:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1333:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1334:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1335:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1336:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1337:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1338:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1339:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
1340:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1341:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR, Periphs);
1342:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1343:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1344:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1345:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Force APB1 peripherals reset.
1346:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ForceReset\n
1347:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ForceReset\n
1348:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ForceReset\n
1349:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ForceReset\n
1350:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ForceReset\n
1351:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ForceReset\n
1352:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ForceReset\n
1353:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ForceReset\n
1354:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ForceReset\n
1355:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ForceReset\n
1356:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ForceReset\n
1357:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ForceReset\n
1358:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ForceReset\n
1359:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ForceReset\n
1360:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ForceReset\n
1361:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART3RST      LL_APB1_GRP1_ForceReset\n
1362:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART4RST       LL_APB1_GRP1_ForceReset\n
1363:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART5RST       LL_APB1_GRP1_ForceReset\n
1364:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ForceReset\n
1365:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ForceReset\n
1366:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ForceReset\n
1367:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ForceReset\n
1368:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ForceReset\n
1369:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ForceReset\n
1370:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ForceReset\n
1371:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CECRST         LL_APB1_GRP1_ForceReset\n
1372:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ForceReset\n
1373:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ForceReset\n
1374:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART7RST       LL_APB1_GRP1_ForceReset\n
1375:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART8RST       LL_APB1_GRP1_ForceReset
1376:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1377:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1378:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1379:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1380:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1381:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1382:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1383:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1384:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1385:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1386:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1387:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
ARM GAS  /tmp/cc3MI47k.s 			page 382


1388:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1389:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1390:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1391:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1392:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1393:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1394:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1395:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1396:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1397:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1398:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1399:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1400:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1401:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1402:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1403:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1404:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1405:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1406:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1407:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1408:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1409:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1410:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1411:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
1412:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1413:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1RSTR, Periphs);
1414:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1415:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1416:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1417:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Release APB1 peripherals reset.
1418:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
1419:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
1420:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
1421:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
1422:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
1423:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
1424:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ReleaseReset\n
1425:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ReleaseReset\n
1426:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ReleaseReset\n
1427:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ReleaseReset\n
1428:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ReleaseReset\n
1429:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
1430:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
1431:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ReleaseReset\n
1432:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART2RST      LL_APB1_GRP1_ReleaseReset\n
1433:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     USART3RST      LL_APB1_GRP1_ReleaseReset\n
1434:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART4RST       LL_APB1_GRP1_ReleaseReset\n
1435:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART5RST       LL_APB1_GRP1_ReleaseReset\n
1436:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
1437:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
1438:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
1439:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ReleaseReset\n
1440:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ReleaseReset\n
1441:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ReleaseReset\n
1442:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ReleaseReset\n
1443:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     CECRST         LL_APB1_GRP1_ReleaseReset\n
1444:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     PWRRST         LL_APB1_GRP1_ReleaseReset\n
ARM GAS  /tmp/cc3MI47k.s 			page 383


1445:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     DACRST         LL_APB1_GRP1_ReleaseReset\n
1446:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART7RST       LL_APB1_GRP1_ReleaseReset\n
1447:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1RSTR     UART8RST       LL_APB1_GRP1_ReleaseReset
1448:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1449:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1450:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1451:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1452:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1453:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1454:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1455:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1456:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1457:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1458:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1459:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1460:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1461:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1462:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1463:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1464:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1465:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1466:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1467:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1468:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1469:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1470:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1471:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1472:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1473:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1474:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1475:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1476:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1477:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1478:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1479:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1480:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1481:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1482:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1483:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
1484:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1485:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1RSTR, Periphs);
1486:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1487:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1488:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1489:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB1 peripheral clocks in low-power mode
1490:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1491:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1492:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1493:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1494:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1495:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1496:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1497:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1498:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1499:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1500:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_EnableClockLowPower\n
1501:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
ARM GAS  /tmp/cc3MI47k.s 			page 384


1502:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1503:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_EnableClockLowPower\n
1504:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1505:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_EnableClockLowPower\n
1506:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1507:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1508:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1509:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1510:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1511:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_EnableClockLowPower\n
1512:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1513:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1514:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
1515:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CECLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1516:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1517:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     DACLPEN         LL_APB1_GRP1_EnableClockLowPower\n
1518:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1519:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_EnableClockLowPower\n
1520:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_EnableClockLowPower
1521:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1522:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1523:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1524:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1525:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1526:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1527:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1528:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1529:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1530:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1531:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1532:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1533:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1534:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1535:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1536:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1537:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
1538:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1539:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1540:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1541:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1542:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1543:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1544:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1545:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1546:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1547:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1548:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1549:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1550:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1551:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1552:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1553:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1554:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1555:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1556:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1557:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClockLowPower(uint32_t Periphs)
1558:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
ARM GAS  /tmp/cc3MI47k.s 			page 385


1559:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1560:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB1LPENR, Periphs);
1561:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1562:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1LPENR, Periphs);
1563:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
1564:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1565:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1566:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1567:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Disable APB1 peripheral clocks in low-power mode
1568:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1569:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1570:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1571:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1572:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1573:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1574:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1575:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1576:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1577:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1578:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_DisableClockLowPower\n
1579:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1580:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1581:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_DisableClockLowPower\n
1582:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1583:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_DisableClockLowPower\n
1584:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1585:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1586:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1587:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1588:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1589:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_DisableClockLowPower\n
1590:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1591:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1592:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
1593:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     CECLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1594:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1595:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     DACLPEN         LL_APB1_GRP1_DisableClockLowPower\n
1596:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1597:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_DisableClockLowPower\n
1598:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_DisableClockLowPower
1599:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1600:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
1601:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
1602:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
1603:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
1604:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
1605:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
1606:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
1607:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
1608:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
1609:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
1610:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1611:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
1612:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
1613:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
1614:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1615:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
ARM GAS  /tmp/cc3MI47k.s 			page 386


1616:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
1617:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
1618:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1619:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1620:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
1621:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
1622:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
1623:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
1624:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
1625:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
1626:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
1627:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
1628:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
1629:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
1630:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
1631:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1632:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1633:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1634:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1635:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClockLowPower(uint32_t Periphs)
1636:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1637:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   CLEAR_BIT(RCC->APB1LPENR, Periphs);
1638:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
1639:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1640:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1641:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @}
1642:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1643:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1644:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB2 APB2
1645:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @{
1646:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   */
1647:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1648:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** /**
1649:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @brief  Enable APB2 peripherals clock.
1650:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @rmtoll APB2ENR     TIM1EN        LL_APB2_GRP1_EnableClock\n
1651:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM8EN        LL_APB2_GRP1_EnableClock\n
1652:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     USART1EN      LL_APB2_GRP1_EnableClock\n
1653:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     USART6EN      LL_APB2_GRP1_EnableClock\n
1654:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     UART9EN       LL_APB2_GRP1_EnableClock\n
1655:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     UART10EN      LL_APB2_GRP1_EnableClock\n
1656:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC1EN        LL_APB2_GRP1_EnableClock\n
1657:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC2EN        LL_APB2_GRP1_EnableClock\n
1658:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     ADC3EN        LL_APB2_GRP1_EnableClock\n
1659:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SDIOEN        LL_APB2_GRP1_EnableClock\n
1660:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI1EN        LL_APB2_GRP1_EnableClock\n
1661:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI4EN        LL_APB2_GRP1_EnableClock\n
1662:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SYSCFGEN      LL_APB2_GRP1_EnableClock\n
1663:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     EXTITEN       LL_APB2_GRP1_EnableClock\n
1664:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM9EN        LL_APB2_GRP1_EnableClock\n
1665:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM10EN       LL_APB2_GRP1_EnableClock\n
1666:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     TIM11EN       LL_APB2_GRP1_EnableClock\n
1667:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI5EN        LL_APB2_GRP1_EnableClock\n
1668:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SPI6EN        LL_APB2_GRP1_EnableClock\n
1669:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SAI1EN        LL_APB2_GRP1_EnableClock\n
1670:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     SAI2EN        LL_APB2_GRP1_EnableClock\n
1671:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     LTDCEN        LL_APB2_GRP1_EnableClock\n
1672:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DSIEN         LL_APB2_GRP1_EnableClock\n
ARM GAS  /tmp/cc3MI47k.s 			page 387


1673:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DFSDM1EN      LL_APB2_GRP1_EnableClock\n
1674:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         APB2ENR     DFSDM2EN      LL_APB2_GRP1_EnableClock
1675:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1676:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
1677:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
1678:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
1679:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
1680:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
1681:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
1682:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
1683:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
1684:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
1685:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
1686:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
1687:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
1688:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
1689:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
1690:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
1691:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
1692:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
1693:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
1694:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
1695:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
1696:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
1697:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
1698:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
1699:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
1700:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
1701:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** 
1702:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *
1703:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   *         (*) value not defined in all devices.
1704:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   * @retval None
1705:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** */
1706:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** __STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
1707:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** {
1708:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   __IO uint32_t tmpreg;
1709:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   SET_BIT(RCC->APB2ENR, Periphs);
 2478              		.loc 6 1709 0
 2479 0048 5A6C     		ldr	r2, [r3, #68]
 2480 004a 42F48042 		orr	r2, r2, #16384
 2481 004e 5A64     		str	r2, [r3, #68]
1710:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
1711:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 2482              		.loc 6 1711 0
 2483 0050 5A6C     		ldr	r2, [r3, #68]
 2484 0052 02F48042 		and	r2, r2, #16384
 2485 0056 0292     		str	r2, [sp, #8]
1712:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 2486              		.loc 6 1712 0
 2487 0058 029A     		ldr	r2, [sp, #8]
 2488              	.LVL244:
 2489              	.LBE169:
 2490              	.LBE168:
 2491              	.LBB170:
 2492              	.LBB171:
1190:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 2493              		.loc 6 1190 0
ARM GAS  /tmp/cc3MI47k.s 			page 388


 2494 005a 1A6C     		ldr	r2, [r3, #64]
 2495 005c 42F08052 		orr	r2, r2, #268435456
 2496 0060 1A64     		str	r2, [r3, #64]
1192:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h ****   (void)tmpreg;
 2497              		.loc 6 1192 0
 2498 0062 1B6C     		ldr	r3, [r3, #64]
 2499 0064 03F08053 		and	r3, r3, #268435456
 2500 0068 0193     		str	r3, [sp, #4]
1193:Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h **** }
 2501              		.loc 6 1193 0
 2502 006a 019B     		ldr	r3, [sp, #4]
 2503              	.LVL245:
 2504              	.LBE171:
 2505              	.LBE170:
 2506              	.LBB172:
 2507              	.LBB173:
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 2508              		.loc 7 1662 0
 2509 006c 1F4B     		ldr	r3, .L153+8
 2510 006e D968     		ldr	r1, [r3, #12]
 2511              	.LVL246:
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
 2512              		.loc 7 1663 0
 2513 0070 21F4E061 		bic	r1, r1, #1792
 2514              	.LVL247:
 2515 0074 0904     		lsls	r1, r1, #16
 2516 0076 090C     		lsrs	r1, r1, #16
 2517              	.LVL248:
1664:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 2518              		.loc 7 1664 0
 2519 0078 1D4A     		ldr	r2, .L153+12
 2520 007a 0A43     		orrs	r2, r2, r1
 2521              	.LVL249:
1667:Drivers/CMSIS/Include/core_cm4.h **** }
 2522              		.loc 7 1667 0
 2523 007c DA60     		str	r2, [r3, #12]
 2524              	.LVL250:
 2525              	.LBE173:
 2526              	.LBE172:
 2527              	.LBB174:
 2528              	.LBB175:
1678:Drivers/CMSIS/Include/core_cm4.h **** }
 2529              		.loc 7 1678 0
 2530 007e DB68     		ldr	r3, [r3, #12]
 2531 0080 C3F30223 		ubfx	r3, r3, #8, #3
 2532              	.LVL251:
 2533              	.LBE175:
 2534              	.LBE174:
 2535              	.LBB176:
 2536              	.LBB177:
1869:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 2537              		.loc 7 1869 0
 2538 0084 C3F10701 		rsb	r1, r3, #7
 2539 0088 0429     		cmp	r1, #4
 2540 008a 28BF     		it	cs
 2541 008c 0421     		movcs	r1, #4
 2542              	.LVL252:
ARM GAS  /tmp/cc3MI47k.s 			page 389


1870:Drivers/CMSIS/Include/core_cm4.h **** 
 2543              		.loc 7 1870 0
 2544 008e 1A1D     		adds	r2, r3, #4
 2545 0090 062A     		cmp	r2, #6
 2546 0092 01D9     		bls	.L151
 2547 0094 DA1E     		subs	r2, r3, #3
 2548 0096 00E0     		b	.L149
 2549              	.L151:
 2550 0098 0022     		movs	r2, #0
 2551              	.L149:
 2552              	.LVL253:
 2553              		.loc 7 1873 0
 2554 009a 0123     		movs	r3, #1
 2555              	.LVL254:
 2556 009c 8B40     		lsls	r3, r3, r1
 2557 009e 013B     		subs	r3, r3, #1
 2558 00a0 03F00F03 		and	r3, r3, #15
 2559 00a4 9340     		lsls	r3, r3, r2
 2560              	.LVL255:
 2561              	.LBE177:
 2562              	.LBE176:
 2563              	.LBB178:
 2564              	.LBB179:
1824:Drivers/CMSIS/Include/core_cm4.h ****   }
 2565              		.loc 7 1824 0
 2566 00a6 1B01     		lsls	r3, r3, #4
 2567 00a8 DBB2     		uxtb	r3, r3
 2568 00aa 104A     		ldr	r2, .L153+8
 2569              	.LVL256:
 2570 00ac 82F82330 		strb	r3, [r2, #35]
 2571              	.LVL257:
 2572              	.LBE179:
 2573              	.LBE178:
  83:Core/Src/main.c **** 
 2574              		.loc 4 83 0
 2575 00b0 FFF7FEFF 		bl	SystemClock_Config
 2576              	.LVL258:
  85:Core/Src/main.c ****     MPU6050_Initialize();
 2577              		.loc 4 85 0
 2578 00b4 FFF7FEFF 		bl	MX_GPIO_Init
 2579              	.LVL259:
  86:Core/Src/main.c ****     MX_DMA1_Init();
 2580              		.loc 4 86 0
 2581 00b8 FFF7FEFF 		bl	MPU6050_Initialize
 2582              	.LVL260:
  87:Core/Src/main.c ****     MX_I2C1_Init();
 2583              		.loc 4 87 0
 2584 00bc FFF7FEFF 		bl	MX_DMA1_Init
 2585              	.LVL261:
  88:Core/Src/main.c ****     //DMA1_Stream0_IRQHandler();
 2586              		.loc 4 88 0
 2587 00c0 FFF7FEFF 		bl	MX_I2C1_Init
 2588              	.LVL262:
 2589              	.L150:
 2590              	.LBB180:
 2591              	.LBB181:
 293:Core/Inc/stm32f4xx_ll_gpio.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 390


 294:Core/Inc/stm32f4xx_ll_gpio.h **** 
 295:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 296:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 297:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 298:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 299:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 300:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 301:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 302:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 303:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 304:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 305:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 306:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 307:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 308:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 309:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 310:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 311:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 312:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 313:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 314:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 315:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 316:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 317:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 318:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 319:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 320:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 321:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 322:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 323:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 324:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 325:Core/Inc/stm32f4xx_ll_gpio.h **** {
 326:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
 327:Core/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 328:Core/Inc/stm32f4xx_ll_gpio.h **** }
 329:Core/Inc/stm32f4xx_ll_gpio.h **** 
 330:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 331:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 332:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 333:Core/Inc/stm32f4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 334:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 335:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 336:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 337:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 338:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 339:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 340:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 341:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 342:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 343:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 344:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 345:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 346:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 347:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 348:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 349:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 350:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
ARM GAS  /tmp/cc3MI47k.s 			page 391


 351:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 352:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 353:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 354:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 355:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 356:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 357:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 358:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 359:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 360:Core/Inc/stm32f4xx_ll_gpio.h **** {
 361:Core/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 362:Core/Inc/stm32f4xx_ll_gpio.h **** }
 363:Core/Inc/stm32f4xx_ll_gpio.h **** 
 364:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 365:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 366:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 367:Core/Inc/stm32f4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 368:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 369:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 370:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 371:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 372:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 373:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 374:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 375:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 376:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 377:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 378:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 379:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 380:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 381:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 382:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 383:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 384:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 385:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 386:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 387:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 388:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 389:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 390:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 391:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 392:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 393:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 394:Core/Inc/stm32f4xx_ll_gpio.h **** {
 395:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 396:Core/Inc/stm32f4xx_ll_gpio.h **** }
 397:Core/Inc/stm32f4xx_ll_gpio.h **** 
 398:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 399:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 400:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 401:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 402:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 403:Core/Inc/stm32f4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 404:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 405:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 406:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 407:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
ARM GAS  /tmp/cc3MI47k.s 			page 392


 408:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 409:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 410:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 411:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 412:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 413:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 414:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 415:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 416:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 417:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 418:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 419:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 420:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 421:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 422:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 423:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 424:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 425:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 426:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 427:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 428:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 429:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 430:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 431:Core/Inc/stm32f4xx_ll_gpio.h **** {
 432:Core/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 433:Core/Inc/stm32f4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 434:Core/Inc/stm32f4xx_ll_gpio.h **** }
 435:Core/Inc/stm32f4xx_ll_gpio.h **** 
 436:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 437:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 438:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 439:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 440:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 441:Core/Inc/stm32f4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 442:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 443:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 444:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 445:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 446:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 447:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 448:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 449:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 450:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 451:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 452:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 453:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 454:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 455:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 456:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 457:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 458:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 459:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 460:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 461:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 462:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 463:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 464:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
ARM GAS  /tmp/cc3MI47k.s 			page 393


 465:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 466:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 467:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 468:Core/Inc/stm32f4xx_ll_gpio.h **** {
 469:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 470:Core/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL
 471:Core/Inc/stm32f4xx_ll_gpio.h **** }
 472:Core/Inc/stm32f4xx_ll_gpio.h **** 
 473:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 474:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 475:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 476:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 477:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 478:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 479:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 480:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 481:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 482:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 483:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 484:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 485:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 486:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 487:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 488:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 489:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 490:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 491:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 492:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 493:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 494:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 495:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 496:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 497:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 498:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 499:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 500:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 501:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 502:Core/Inc/stm32f4xx_ll_gpio.h **** {
 503:Core/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(
 504:Core/Inc/stm32f4xx_ll_gpio.h **** }
 505:Core/Inc/stm32f4xx_ll_gpio.h **** 
 506:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 507:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 508:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 509:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 510:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 511:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 512:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 513:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 514:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 515:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 516:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 517:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 518:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 519:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 520:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 521:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
ARM GAS  /tmp/cc3MI47k.s 			page 394


 522:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 523:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 524:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 525:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 526:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 527:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 528:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 529:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 530:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 531:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 532:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 533:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 534:Core/Inc/stm32f4xx_ll_gpio.h **** {
 535:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 536:Core/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin)
 537:Core/Inc/stm32f4xx_ll_gpio.h **** }
 538:Core/Inc/stm32f4xx_ll_gpio.h **** 
 539:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 540:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 541:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 542:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 543:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 544:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 545:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 546:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 547:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 548:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 549:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 550:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 551:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 552:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 553:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 554:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 555:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 556:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 557:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 558:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 559:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 560:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 561:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 562:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 563:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 564:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 565:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 566:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 567:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 568:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 569:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 570:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 571:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 572:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 573:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 574:Core/Inc/stm32f4xx_ll_gpio.h **** {
 575:Core/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 576:Core/Inc/stm32f4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 577:Core/Inc/stm32f4xx_ll_gpio.h **** }
 578:Core/Inc/stm32f4xx_ll_gpio.h **** 
ARM GAS  /tmp/cc3MI47k.s 			page 395


 579:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 580:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 581:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 582:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 583:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 584:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 585:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 586:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 587:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 588:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 589:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 590:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 591:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 592:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 593:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 594:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 595:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 596:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 597:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 598:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 599:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 600:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 601:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 602:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 603:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 604:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 605:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 606:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 607:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 608:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 609:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 610:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 611:Core/Inc/stm32f4xx_ll_gpio.h **** {
 612:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 613:Core/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 614:Core/Inc/stm32f4xx_ll_gpio.h **** }
 615:Core/Inc/stm32f4xx_ll_gpio.h **** 
 616:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 617:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 618:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 619:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 620:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 621:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 622:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 623:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 624:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 625:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 626:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 627:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 628:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 629:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 630:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 631:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 632:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 633:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 634:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 635:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
ARM GAS  /tmp/cc3MI47k.s 			page 396


 636:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 637:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 638:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 639:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 640:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 641:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 642:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 643:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 644:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 645:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 646:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 647:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 648:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 649:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 650:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 651:Core/Inc/stm32f4xx_ll_gpio.h **** {
 652:Core/Inc/stm32f4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 653:Core/Inc/stm32f4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 654:Core/Inc/stm32f4xx_ll_gpio.h **** }
 655:Core/Inc/stm32f4xx_ll_gpio.h **** 
 656:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 657:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 658:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 659:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 660:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 661:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 662:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 663:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 664:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 665:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 666:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 667:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 668:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 669:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 670:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 671:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 672:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 673:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 674:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 675:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 676:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 677:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 678:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 679:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 680:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 681:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 682:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 683:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 684:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 685:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 686:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 687:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 688:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 689:Core/Inc/stm32f4xx_ll_gpio.h **** {
 690:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 691:Core/Inc/stm32f4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 692:Core/Inc/stm32f4xx_ll_gpio.h **** }
ARM GAS  /tmp/cc3MI47k.s 			page 397


 693:Core/Inc/stm32f4xx_ll_gpio.h **** 
 694:Core/Inc/stm32f4xx_ll_gpio.h **** 
 695:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 696:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 697:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 698:Core/Inc/stm32f4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 699:Core/Inc/stm32f4xx_ll_gpio.h ****   *         next reset.
 700:Core/Inc/stm32f4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 701:Core/Inc/stm32f4xx_ll_gpio.h ****   *         (control and alternate function registers).
 702:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 703:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 704:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 705:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 706:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 707:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 708:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 709:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 710:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 711:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 712:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 713:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 714:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 715:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 716:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 717:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 718:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 719:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 720:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 721:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 722:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 723:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 724:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 725:Core/Inc/stm32f4xx_ll_gpio.h **** {
 726:Core/Inc/stm32f4xx_ll_gpio.h ****   __IO uint32_t temp;
 727:Core/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 728:Core/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 729:Core/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 730:Core/Inc/stm32f4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 731:Core/Inc/stm32f4xx_ll_gpio.h ****   (void) temp;
 732:Core/Inc/stm32f4xx_ll_gpio.h **** }
 733:Core/Inc/stm32f4xx_ll_gpio.h **** 
 734:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 735:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 736:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 737:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 738:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 739:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 740:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 741:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 742:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 743:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 744:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 745:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 746:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 747:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 748:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 749:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
ARM GAS  /tmp/cc3MI47k.s 			page 398


 750:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 751:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 752:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 753:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 754:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 755:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 756:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 757:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 758:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 759:Core/Inc/stm32f4xx_ll_gpio.h **** {
 760:Core/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
 761:Core/Inc/stm32f4xx_ll_gpio.h **** }
 762:Core/Inc/stm32f4xx_ll_gpio.h **** 
 763:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 764:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 765:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 766:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 767:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 768:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 769:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 770:Core/Inc/stm32f4xx_ll_gpio.h **** {
 771:Core/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
 772:Core/Inc/stm32f4xx_ll_gpio.h **** }
 773:Core/Inc/stm32f4xx_ll_gpio.h **** 
 774:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 775:Core/Inc/stm32f4xx_ll_gpio.h ****   * @}
 776:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 777:Core/Inc/stm32f4xx_ll_gpio.h **** 
 778:Core/Inc/stm32f4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 779:Core/Inc/stm32f4xx_ll_gpio.h ****   * @{
 780:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 781:Core/Inc/stm32f4xx_ll_gpio.h **** 
 782:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 783:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 784:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 785:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 786:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Input data register value of port
 787:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 788:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 789:Core/Inc/stm32f4xx_ll_gpio.h **** {
 790:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 791:Core/Inc/stm32f4xx_ll_gpio.h **** }
 792:Core/Inc/stm32f4xx_ll_gpio.h **** 
 793:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 794:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 795:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 796:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 797:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 798:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 799:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 800:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 801:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 802:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 803:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 804:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 805:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 806:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
ARM GAS  /tmp/cc3MI47k.s 			page 399


 807:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 808:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 809:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 810:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 811:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 812:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 813:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 814:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 815:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 816:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 817:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 818:Core/Inc/stm32f4xx_ll_gpio.h **** {
 819:Core/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 820:Core/Inc/stm32f4xx_ll_gpio.h **** }
 821:Core/Inc/stm32f4xx_ll_gpio.h **** 
 822:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 823:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 824:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 825:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 826:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 827:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 828:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 829:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 830:Core/Inc/stm32f4xx_ll_gpio.h **** {
 831:Core/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 832:Core/Inc/stm32f4xx_ll_gpio.h **** }
 833:Core/Inc/stm32f4xx_ll_gpio.h **** 
 834:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 835:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 836:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 837:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 838:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval Output data register value of port
 839:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 840:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 841:Core/Inc/stm32f4xx_ll_gpio.h **** {
 842:Core/Inc/stm32f4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 843:Core/Inc/stm32f4xx_ll_gpio.h **** }
 844:Core/Inc/stm32f4xx_ll_gpio.h **** 
 845:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 846:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 847:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 848:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 849:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 850:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 851:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 852:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 853:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 854:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 855:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 856:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 857:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 858:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 859:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 860:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 861:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 862:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 863:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
ARM GAS  /tmp/cc3MI47k.s 			page 400


 864:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 865:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 866:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 867:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 868:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 869:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 870:Core/Inc/stm32f4xx_ll_gpio.h **** {
 871:Core/Inc/stm32f4xx_ll_gpio.h ****   return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
 872:Core/Inc/stm32f4xx_ll_gpio.h **** }
 873:Core/Inc/stm32f4xx_ll_gpio.h **** 
 874:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 875:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 876:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 877:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 878:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 879:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 880:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 881:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 882:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 883:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 884:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 885:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 886:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 887:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 888:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 889:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 890:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 891:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 892:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 893:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 894:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 895:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 896:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 897:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 898:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 899:Core/Inc/stm32f4xx_ll_gpio.h **** {
 900:Core/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 2592              		.loc 10 900 0 discriminator 1
 2593 00c4 084C     		ldr	r4, .L153+4
 2594 00c6 4FF48043 		mov	r3, #16384
 2595 00ca A361     		str	r3, [r4, #24]
 2596              	.LVL263:
 2597              	.LBE181:
 2598              	.LBE180:
  94:Core/Src/main.c ****         LL_GPIO_ResetOutputPin(GPIOD,LL_GPIO_PIN_14);
 2599              		.loc 4 94 0 discriminator 1
 2600 00cc 4FF47A70 		mov	r0, #1000
 2601 00d0 FFF7FEFF 		bl	LL_mDelay
 2602              	.LVL264:
 2603              	.LBB182:
 2604              	.LBB183:
 901:Core/Inc/stm32f4xx_ll_gpio.h **** }
 902:Core/Inc/stm32f4xx_ll_gpio.h **** 
 903:Core/Inc/stm32f4xx_ll_gpio.h **** /**
 904:Core/Inc/stm32f4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 905:Core/Inc/stm32f4xx_ll_gpio.h ****   * @rmtoll BSRR         BRy           LL_GPIO_ResetOutputPin
 906:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
ARM GAS  /tmp/cc3MI47k.s 			page 401


 907:Core/Inc/stm32f4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 908:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 909:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 910:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 911:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 912:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 913:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 914:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 915:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 916:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 917:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 918:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 919:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 920:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 921:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 922:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 923:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 924:Core/Inc/stm32f4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 925:Core/Inc/stm32f4xx_ll_gpio.h ****   * @retval None
 926:Core/Inc/stm32f4xx_ll_gpio.h ****   */
 927:Core/Inc/stm32f4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 928:Core/Inc/stm32f4xx_ll_gpio.h **** {
 929:Core/Inc/stm32f4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 2605              		.loc 10 929 0 discriminator 1
 2606 00d4 4FF08043 		mov	r3, #1073741824
 2607 00d8 A361     		str	r3, [r4, #24]
 2608              	.LVL265:
 2609              	.LBE183:
 2610              	.LBE182:
  96:Core/Src/main.c ****   }
 2611              		.loc 4 96 0 discriminator 1
 2612 00da 4FF47A70 		mov	r0, #1000
 2613 00de FFF7FEFF 		bl	LL_mDelay
 2614              	.LVL266:
 2615 00e2 EFE7     		b	.L150
 2616              	.L154:
 2617              		.align	2
 2618              	.L153:
 2619 00e4 00380240 		.word	1073887232
 2620 00e8 000C0240 		.word	1073875968
 2621 00ec 00ED00E0 		.word	-536810240
 2622 00f0 0003FA05 		.word	100270848
 2623              		.cfi_endproc
 2624              	.LFE995:
 2626              		.section	.text.Error_Handler,"ax",%progbits
 2627              		.align	1
 2628              		.global	Error_Handler
 2629              		.syntax unified
 2630              		.thumb
 2631              		.thumb_func
 2632              		.fpu fpv4-sp-d16
 2634              	Error_Handler:
 2635              	.LFB997:
 140:Core/Src/main.c **** }
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 143:Core/Src/main.c **** 
ARM GAS  /tmp/cc3MI47k.s 			page 402


 144:Core/Src/main.c **** /* USER CODE END 4 */
 145:Core/Src/main.c **** 
 146:Core/Src/main.c **** /**
 147:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 148:Core/Src/main.c ****   * @retval None
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c **** void Error_Handler(void)
 151:Core/Src/main.c **** {
 2636              		.loc 4 151 0
 2637              		.cfi_startproc
 2638              		@ Volatile: function does not return.
 2639              		@ args = 0, pretend = 0, frame = 0
 2640              		@ frame_needed = 0, uses_anonymous_args = 0
 2641              		@ link register save eliminated.
 2642              	.LBB184:
 2643              	.LBB185:
 142:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2644              		.loc 11 142 0
 2645              		.syntax unified
 2646              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2647 0000 72B6     		cpsid i
 2648              	@ 0 "" 2
 2649              		.thumb
 2650              		.syntax unified
 2651              	.L156:
 2652 0002 FEE7     		b	.L156
 2653              	.LBE185:
 2654              	.LBE184:
 2655              		.cfi_endproc
 2656              	.LFE997:
 2658              		.section	.data.APBAHBPrescTable,"aw",%progbits
 2659              		.align	2
 2660              		.set	.LANCHOR0,. + 0
 2663              	APBAHBPrescTable:
 2664 0000 00       		.byte	0
 2665 0001 00       		.byte	0
 2666 0002 00       		.byte	0
 2667 0003 00       		.byte	0
 2668 0004 01       		.byte	1
 2669 0005 02       		.byte	2
 2670 0006 03       		.byte	3
 2671 0007 04       		.byte	4
 2672 0008 01       		.byte	1
 2673 0009 02       		.byte	2
 2674 000a 03       		.byte	3
 2675 000b 04       		.byte	4
 2676 000c 06       		.byte	6
 2677 000d 07       		.byte	7
 2678 000e 08       		.byte	8
 2679 000f 09       		.byte	9
 2680              		.text
 2681              	.Letext0:
 2682              		.file 12 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 2683              		.file 13 "/usr/include/newlib/machine/_default_types.h"
 2684              		.file 14 "/usr/include/newlib/sys/_stdint.h"
 2685              		.file 15 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 2686              		.file 16 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
ARM GAS  /tmp/cc3MI47k.s 			page 403


 2687              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h"
 2688              		.file 18 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_utils.h"
 2689              		.file 19 "Core/Inc/gpio.h"
 2690              		.file 20 "<built-in>"
ARM GAS  /tmp/cc3MI47k.s 			page 404


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc3MI47k.s:18     .text.LL_RCC_GetClocksFreq:0000000000000000 $t
     /tmp/cc3MI47k.s:25     .text.LL_RCC_GetClocksFreq:0000000000000000 LL_RCC_GetClocksFreq
     /tmp/cc3MI47k.s:181    .text.LL_RCC_GetClocksFreq:00000000000000a8 $d
     /tmp/cc3MI47k.s:189    .text.LL_I2C_Init:0000000000000000 $t
     /tmp/cc3MI47k.s:196    .text.LL_I2C_Init:0000000000000000 LL_I2C_Init
     /tmp/cc3MI47k.s:365    .text.LL_I2C_Init:00000000000000cc $d
     /tmp/cc3MI47k.s:372    .text.I2C_GenerateSTART:0000000000000000 $t
     /tmp/cc3MI47k.s:379    .text.I2C_GenerateSTART:0000000000000000 I2C_GenerateSTART
     /tmp/cc3MI47k.s:406    .text.I2C_CheckEvent:0000000000000000 $t
     /tmp/cc3MI47k.s:413    .text.I2C_CheckEvent:0000000000000000 I2C_CheckEvent
     /tmp/cc3MI47k.s:451    .text.I2C_Send7bitAddress:0000000000000000 $t
     /tmp/cc3MI47k.s:458    .text.I2C_Send7bitAddress:0000000000000000 I2C_Send7bitAddress
     /tmp/cc3MI47k.s:484    .text.I2C_AcknowledgeConfig:0000000000000000 $t
     /tmp/cc3MI47k.s:491    .text.I2C_AcknowledgeConfig:0000000000000000 I2C_AcknowledgeConfig
     /tmp/cc3MI47k.s:518    .text.I2C_SendData:0000000000000000 $t
     /tmp/cc3MI47k.s:525    .text.I2C_SendData:0000000000000000 I2C_SendData
     /tmp/cc3MI47k.s:540    .text.I2C_GenerateSTOP:0000000000000000 $t
     /tmp/cc3MI47k.s:547    .text.I2C_GenerateSTOP:0000000000000000 I2C_GenerateSTOP
     /tmp/cc3MI47k.s:574    .text.I2C_GetFlagStatus:0000000000000000 $t
     /tmp/cc3MI47k.s:581    .text.I2C_GetFlagStatus:0000000000000000 I2C_GetFlagStatus
     /tmp/cc3MI47k.s:650    .text.I2C_Cmd:0000000000000000 $t
     /tmp/cc3MI47k.s:657    .text.I2C_Cmd:0000000000000000 I2C_Cmd
     /tmp/cc3MI47k.s:684    .text.I2C_ReceiveData:0000000000000000 $t
     /tmp/cc3MI47k.s:691    .text.I2C_ReceiveData:0000000000000000 I2C_ReceiveData
     /tmp/cc3MI47k.s:709    .text.MPU6050_I2C_Init:0000000000000000 $t
     /tmp/cc3MI47k.s:716    .text.MPU6050_I2C_Init:0000000000000000 MPU6050_I2C_Init
     /tmp/cc3MI47k.s:793    .text.MPU6050_I2C_Init:0000000000000060 $d
     /tmp/cc3MI47k.s:800    .text.MPU6050_I2C_ByteWrite:0000000000000000 $t
     /tmp/cc3MI47k.s:807    .text.MPU6050_I2C_ByteWrite:0000000000000000 MPU6050_I2C_ByteWrite
     /tmp/cc3MI47k.s:889    .text.MPU6050_I2C_ByteWrite:0000000000000064 $d
     /tmp/cc3MI47k.s:897    .text.MPU6050_I2C_BufferRead:0000000000000000 $t
     /tmp/cc3MI47k.s:904    .text.MPU6050_I2C_BufferRead:0000000000000000 MPU6050_I2C_BufferRead
     /tmp/cc3MI47k.s:1057   .text.MPU6050_I2C_BufferRead:00000000000000d0 $d
     /tmp/cc3MI47k.s:1067   .text.MPU6050_GetRawAccelGyro:0000000000000000 $t
     /tmp/cc3MI47k.s:1074   .text.MPU6050_GetRawAccelGyro:0000000000000000 MPU6050_GetRawAccelGyro
     /tmp/cc3MI47k.s:1160   .text.MPU6050_WriteBits:0000000000000000 $t
     /tmp/cc3MI47k.s:1167   .text.MPU6050_WriteBits:0000000000000000 MPU6050_WriteBits
     /tmp/cc3MI47k.s:1238   .text.MPU6050_SetClockSource:0000000000000000 $t
     /tmp/cc3MI47k.s:1245   .text.MPU6050_SetClockSource:0000000000000000 MPU6050_SetClockSource
     /tmp/cc3MI47k.s:1278   .text.MPU6050_SetFullScaleGyroRange:0000000000000000 $t
     /tmp/cc3MI47k.s:1285   .text.MPU6050_SetFullScaleGyroRange:0000000000000000 MPU6050_SetFullScaleGyroRange
     /tmp/cc3MI47k.s:1318   .text.MPU6050_SetFullScaleAccelRange:0000000000000000 $t
     /tmp/cc3MI47k.s:1325   .text.MPU6050_SetFullScaleAccelRange:0000000000000000 MPU6050_SetFullScaleAccelRange
     /tmp/cc3MI47k.s:1358   .text.MPU6050_WriteBit:0000000000000000 $t
     /tmp/cc3MI47k.s:1365   .text.MPU6050_WriteBit:0000000000000000 MPU6050_WriteBit
     /tmp/cc3MI47k.s:1433   .text.MPU6050_SetSleepModeStatus:0000000000000000 $t
     /tmp/cc3MI47k.s:1440   .text.MPU6050_SetSleepModeStatus:0000000000000000 MPU6050_SetSleepModeStatus
     /tmp/cc3MI47k.s:1465   .text.MPU6050_Initialize:0000000000000000 $t
     /tmp/cc3MI47k.s:1472   .text.MPU6050_Initialize:0000000000000000 MPU6050_Initialize
     /tmp/cc3MI47k.s:1504   .text.MPU6050_ReadBits:0000000000000000 $t
     /tmp/cc3MI47k.s:1511   .text.MPU6050_ReadBits:0000000000000000 MPU6050_ReadBits
     /tmp/cc3MI47k.s:1566   .text.MPU6050_GetDeviceID:0000000000000000 $t
     /tmp/cc3MI47k.s:1573   .text.MPU6050_GetDeviceID:0000000000000000 MPU6050_GetDeviceID
     /tmp/cc3MI47k.s:1605   .text.MPU6050_TestConnection:0000000000000000 $t
     /tmp/cc3MI47k.s:1612   .text.MPU6050_TestConnection:0000000000000000 MPU6050_TestConnection
ARM GAS  /tmp/cc3MI47k.s 			page 405


     /tmp/cc3MI47k.s:1650   .text.MPU6050_GetFullScaleGyroRange:0000000000000000 $t
     /tmp/cc3MI47k.s:1657   .text.MPU6050_GetFullScaleGyroRange:0000000000000000 MPU6050_GetFullScaleGyroRange
     /tmp/cc3MI47k.s:1690   .text.MPU6050_GetFullScaleAccelRange:0000000000000000 $t
     /tmp/cc3MI47k.s:1697   .text.MPU6050_GetFullScaleAccelRange:0000000000000000 MPU6050_GetFullScaleAccelRange
     /tmp/cc3MI47k.s:1730   .text.MPU6050_ReadBit:0000000000000000 $t
     /tmp/cc3MI47k.s:1737   .text.MPU6050_ReadBit:0000000000000000 MPU6050_ReadBit
     /tmp/cc3MI47k.s:1780   .text.MPU6050_GetSleepModeStatus:0000000000000000 $t
     /tmp/cc3MI47k.s:1787   .text.MPU6050_GetSleepModeStatus:0000000000000000 MPU6050_GetSleepModeStatus
     /tmp/cc3MI47k.s:1840   .text.MX_DMA1_Init:0000000000000000 $t
     /tmp/cc3MI47k.s:1847   .text.MX_DMA1_Init:0000000000000000 MX_DMA1_Init
     /tmp/cc3MI47k.s:2019   .text.MX_DMA1_Init:0000000000000098 $d
     /tmp/cc3MI47k.s:2030   .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cc3MI47k.s:2037   .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cc3MI47k.s:2186   .text.MX_I2C1_Init:00000000000000a8 $d
     /tmp/cc3MI47k.s:2193   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc3MI47k.s:2200   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc3MI47k.s:2379   .text.SystemClock_Config:00000000000000c0 $d
     /tmp/cc3MI47k.s:2388   .text.main:0000000000000000 $t
     /tmp/cc3MI47k.s:2395   .text.main:0000000000000000 main
     /tmp/cc3MI47k.s:2619   .text.main:00000000000000e4 $d
     /tmp/cc3MI47k.s:2627   .text.Error_Handler:0000000000000000 $t
     /tmp/cc3MI47k.s:2634   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc3MI47k.s:2659   .data.APBAHBPrescTable:0000000000000000 $d
     /tmp/cc3MI47k.s:2663   .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphClockCmd
RCC_APB2PeriphClockCmd
GPIO_Init
I2C_Init
bool
malloc
memset
LL_GPIO_Init
LL_Init1msTick
LL_SetSystemCoreClock
MX_GPIO_Init
LL_mDelay
