GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\TOP.v'
Undeclared symbol 'SDATA_OUT', assumed default net type 'wire'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\TOP.v":23)
Analyzing Verilog file 'C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v'
Analyzing Verilog file 'C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v'
Undeclared symbol 'o_agc_vld', assumed default net type 'wire'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":38)
Analyzing Verilog file 'C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\gowin_rpll\gowin_rpll_90M_L.v'
Analyzing Verilog file 'C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\python\cordic.v'
Analyzing Verilog file 'C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\python\theta_rom.v'
Compiling module 'TOP'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\TOP.v":2)
Compiling module 'Gowin_rPLL_90M_L'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\gowin_rpll\gowin_rpll_90M_L.v":9)
Compiling module 'cic_digital_mic_90M_3M_6k'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":4)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":16)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":17)
Compiling module 'low_cut'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":44)
Compiling module 'simple_AGC'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":55)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":59)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 4("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":66)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 34 for port 'i_data'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\cic_digital_mic_90M_3M_6k.v":38)
Compiling module 'VGAMod2'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":2)
Extracting RAM for identifier 'adata0buf0'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":78)
Extracting RAM for identifier 'adata0buf1'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":79)
Extracting RAM for identifier 'B1'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":141)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":44)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":45)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":62)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":83)
Compiling module 'fctheta_rom'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\python\theta_rom.v":1)
Compiling module 'cordic'("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\python\cordic.v":2)
WARN  (EX3780) : Using initial value of 'atan_tbl' since it is never assigned("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\python\cordic.v":19)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 12("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":110)
WARN  (EX1998) : Net 'theta1[0]' does not have a driver("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\VGAMod2.v":92)
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input Reset_Button is unused("C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\src\TOP.v":4)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\impl\gwsynthesis\Nano9k_lcdmic.vg" completed
[100%] Generate report file "C:\Users\jim\Documents\2022\tangnano9k\tangnano9k-spectrogram\impl\gwsynthesis\Nano9k_lcdmic_syn.rpt.html" completed
GowinSynthesis finish
