--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2080 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.511ns.
--------------------------------------------------------------------------------

Paths for end point button1_count_28 (SLICE_X16Y24.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_21 (FF)
  Destination:          button1_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_21 to button1_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.447   button1_count<23>
                                                       button1_count_21
    SLICE_X19Y20.A1      net (fanout=2)        0.856   button1_count<21>
    SLICE_X19Y20.A       Tilo                  0.259   button_click<31>13
                                                       button_click<31>13
    SLICE_X17Y20.A1      net (fanout=2)        0.626   button_click<31>13
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.331   button1_count<31>
                                                       button1_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (1.296ns logic, 2.163ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_9 (FF)
  Destination:          button1_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.401ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_9 to button1_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.BQ      Tcko                  0.447   button1_count<11>
                                                       button1_count_9
    SLICE_X17Y19.A1      net (fanout=2)        0.769   button1_count<9>
    SLICE_X17Y19.A       Tilo                  0.259   N27
                                                       button_click<31>12
    SLICE_X17Y20.A6      net (fanout=2)        0.655   button_click<31>12
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.331   button1_count<31>
                                                       button1_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.401ns (1.296ns logic, 2.105ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_12 (FF)
  Destination:          button1_count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.231 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_12 to button1_count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.447   button1_count<15>
                                                       button1_count_12
    SLICE_X19Y20.A2      net (fanout=2)        0.795   button1_count<12>
    SLICE_X19Y20.A       Tilo                  0.259   button_click<31>13
                                                       button_click<31>13
    SLICE_X17Y20.A1      net (fanout=2)        0.626   button_click<31>13
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.331   button1_count<31>
                                                       button1_count_28
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (1.296ns logic, 2.102ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point button1_count_30 (SLICE_X16Y24.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_21 (FF)
  Destination:          button1_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_21 to button1_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.447   button1_count<23>
                                                       button1_count_21
    SLICE_X19Y20.A1      net (fanout=2)        0.856   button1_count<21>
    SLICE_X19Y20.A       Tilo                  0.259   button_click<31>13
                                                       button_click<31>13
    SLICE_X17Y20.A1      net (fanout=2)        0.626   button_click<31>13
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.295   button1_count<31>
                                                       button1_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (1.260ns logic, 2.163ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_9 (FF)
  Destination:          button1_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_9 to button1_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.BQ      Tcko                  0.447   button1_count<11>
                                                       button1_count_9
    SLICE_X17Y19.A1      net (fanout=2)        0.769   button1_count<9>
    SLICE_X17Y19.A       Tilo                  0.259   N27
                                                       button_click<31>12
    SLICE_X17Y20.A6      net (fanout=2)        0.655   button_click<31>12
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.295   button1_count<31>
                                                       button1_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.260ns logic, 2.105ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_12 (FF)
  Destination:          button1_count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.231 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_12 to button1_count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.447   button1_count<15>
                                                       button1_count_12
    SLICE_X19Y20.A2      net (fanout=2)        0.795   button1_count<12>
    SLICE_X19Y20.A       Tilo                  0.259   button_click<31>13
                                                       button_click<31>13
    SLICE_X17Y20.A1      net (fanout=2)        0.626   button_click<31>13
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.295   button1_count<31>
                                                       button1_count_30
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (1.260ns logic, 2.102ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point button1_count_31 (SLICE_X16Y24.CE), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_21 (FF)
  Destination:          button1_count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.231 - 0.248)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_21 to button1_count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.447   button1_count<23>
                                                       button1_count_21
    SLICE_X19Y20.A1      net (fanout=2)        0.856   button1_count<21>
    SLICE_X19Y20.A       Tilo                  0.259   button_click<31>13
                                                       button_click<31>13
    SLICE_X17Y20.A1      net (fanout=2)        0.626   button_click<31>13
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.291   button1_count<31>
                                                       button1_count_31
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.256ns logic, 2.163ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_9 (FF)
  Destination:          button1_count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.361ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_9 to button1_count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y19.BQ      Tcko                  0.447   button1_count<11>
                                                       button1_count_9
    SLICE_X17Y19.A1      net (fanout=2)        0.769   button1_count<9>
    SLICE_X17Y19.A       Tilo                  0.259   N27
                                                       button_click<31>12
    SLICE_X17Y20.A6      net (fanout=2)        0.655   button_click<31>12
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.291   button1_count<31>
                                                       button1_count_31
    -------------------------------------------------  ---------------------------
    Total                                      3.361ns (1.256ns logic, 2.105ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               button1_count_12 (FF)
  Destination:          button1_count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.358ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.231 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: button1_count_12 to button1_count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.447   button1_count<15>
                                                       button1_count_12
    SLICE_X19Y20.A2      net (fanout=2)        0.795   button1_count<12>
    SLICE_X19Y20.A       Tilo                  0.259   button_click<31>13
                                                       button_click<31>13
    SLICE_X17Y20.A1      net (fanout=2)        0.626   button_click<31>13
    SLICE_X17Y20.A       Tilo                  0.259   button_click<31>11
                                                       button_done_inv
    SLICE_X16Y24.CE      net (fanout=8)        0.681   button_done_inv
    SLICE_X16Y24.CLK     Tceck                 0.291   button1_count<31>
                                                       button1_count_31
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (1.256ns logic, 2.102ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point answer_7 (SLICE_X17Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               answer_7 (FF)
  Destination:          answer_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: answer_7 to answer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.AQ      Tcko                  0.198   answer<7>
                                                       answer_7
    SLICE_X17Y18.A6      net (fanout=3)        0.023   answer<7>
    SLICE_X17Y18.CLK     Tah         (-Th)    -0.215   answer<7>
                                                       answer_7_rstpot
                                                       answer_7
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point answer_3 (SLICE_X19Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               answer_3 (FF)
  Destination:          answer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: answer_3 to answer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y18.AQ      Tcko                  0.198   answer<6>
                                                       answer_3
    SLICE_X19Y18.A6      net (fanout=3)        0.031   answer<3>
    SLICE_X19Y18.CLK     Tah         (-Th)    -0.215   answer<6>
                                                       answer_3_rstpot
                                                       answer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point answer_0 (SLICE_X19Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               answer_0 (FF)
  Destination:          answer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: answer_0 to answer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.198   answer<2>
                                                       answer_0
    SLICE_X19Y19.A6      net (fanout=3)        0.034   answer<0>
    SLICE_X19Y19.CLK     Tah         (-Th)    -0.215   answer<2>
                                                       answer_0_rstpot
                                                       answer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: button1_sync/CLK
  Logical resource: button1_reg/CK
  Location pin: SLICE_X22Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: button1_sync/CLK
  Logical resource: button1_sync/CK
  Location pin: SLICE_X22Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.511|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2080 paths, 0 nets, and 225 connections

Design statistics:
   Minimum period:   3.511ns{1}   (Maximum frequency: 284.819MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 20 13:14:16 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



