0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/ADDER.v,1503454650,verilog,,,,ADDER,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/ALU.v,1503382503,verilog,,,,ALU,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/EXTENDER.v,1503454717,verilog,,,,EXTENDER,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/MUX2TO1.v,1503455914,verilog,,,,MUX2TO1,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/MUX2TO1_32.v,1503456124,verilog,,,,MUX2TO1_32,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/PC.v,1503456124,verilog,,,,PC,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/ROM.v,1503456680,verilog,,,,ROM,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/RegFile.v,1503381225,verilog,,,,REGFILE,,,,,,,,
C:/Users/ryan/425project/32-Bit-Verilog-CPU/425.srcs/sources_1/new/testbench.v,1503456426,verilog,,,,testbench,,,,,,,,
