INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tuturu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpMul
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mul_flp_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/FPA/FPA.srcs/sources_1/new/fp_add_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_flp3_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/FPA/FPA.srcs/sources_1/new/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
WARNING: [VRFC 10-1315] redeclaration of ansi port clock is not allowed [E:/trashCan/Projects/FPA/FPA.srcs/sources_1/new/fp_add.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/trashCan/Projects/Assign/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
