{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651109360473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651109360474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 22:29:20 2022 " "Processing started: Wed Apr 27 22:29:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651109360474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109360474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109360474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651109361082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651109361082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "planta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file planta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 planta " "Found entity 1: planta" {  } { { "planta.bdf" "" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651109379979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109379979 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 24 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 25 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 26 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 27 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 29 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 31 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 32 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 33 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 34 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 36 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 38 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 39 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 40 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 41 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 43 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 45 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379987 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 46 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 47 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 48 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 49 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 69 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 70 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 71 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 72 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 73 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 75 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 76 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 77 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 78 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 79 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 81 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 82 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 83 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 84 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 85 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SA " "Group name \"SA\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 87 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "SB " "Group name \"SB\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 88 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Target " "Group name \"Target\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 89 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "Operation " "Group name \"Operation\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 90 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "state " "Group name \"state\" is missing brackets (\[ \])" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 91 4 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1651109379988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file sm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Found entity 1: sm" {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 4 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651109379991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109379991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.tdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/rom.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651109379996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109379996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/ula.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651109380001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109380001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file registrador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/registrador.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651109380006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109380006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.tdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/decodificador.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651109380011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109380011 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "planta " "Elaborating entity \"planta\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651109380047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst " "Elaborating entity \"ula\" for hierarchy \"ula:inst\"" {  } { { "planta.bdf" "inst" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 952 -136 48 1064 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651109380050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:DecodA " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:DecodA\"" {  } { { "planta.bdf" "DecodA" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 88 -408 -264 264 "DecodA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651109380053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst5 " "Elaborating entity \"sm\" for hierarchy \"sm:inst5\"" {  } { { "planta.bdf" "inst5" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 88 -760 -536 232 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651109380057 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "Z_flag " "Variable or input pin \"Z_flag\" is defined but never used." {  } { { "sm.tdf" "" { Text "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/sm.tdf" 7 2 0 } } { "planta.bdf" "" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 88 -760 -536 232 "inst5" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1651109380058 "|planta|sm:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst4 " "Elaborating entity \"rom\" for hierarchy \"rom:inst4\"" {  } { { "planta.bdf" "inst4" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 832 -136 56 944 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651109380069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:R0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:R0\"" {  } { { "planta.bdf" "R0" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 72 -120 56 216 "R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651109380078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:DecodB " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:DecodB\"" {  } { { "planta.bdf" "DecodB" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 264 -408 -264 440 "DecodB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651109380081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:R2 " "Elaborating entity \"registrador\" for hierarchy \"registrador:R2\"" {  } { { "planta.bdf" "R2" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 376 -120 56 520 "R2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651109380083 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[7\]\" " "Converted tri-state node \"busA\[7\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[6\]\" " "Converted tri-state node \"busA\[6\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[5\]\" " "Converted tri-state node \"busA\[5\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[4\]\" " "Converted tri-state node \"busA\[4\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[3\]\" " "Converted tri-state node \"busA\[3\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[2\]\" " "Converted tri-state node \"busA\[2\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[1\]\" " "Converted tri-state node \"busA\[1\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busA\[0\]\" " "Converted tri-state node \"busA\[0\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[7\]\" " "Converted tri-state node \"busB\[7\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[6\]\" " "Converted tri-state node \"busB\[6\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[5\]\" " "Converted tri-state node \"busB\[5\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[4\]\" " "Converted tri-state node \"busB\[4\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[3\]\" " "Converted tri-state node \"busB\[3\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[2\]\" " "Converted tri-state node \"busB\[2\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[1\]\" " "Converted tri-state node \"busB\[1\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"busB\[0\]\" " "Converted tri-state node \"busB\[0\]\" into a selector" {  } {  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1651109380174 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1651109380174 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Z_flag GND " "Pin \"Z_flag\" is stuck at GND" {  } { { "planta.bdf" "" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 816 -456 -280 832 "Z_flag" "" } { 984 -352 -288 1001 "Z_flag" "" } { 152 -816 -760 169 "Z_flag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651109380438 "|planta|Z_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "ena_Z_flag GND " "Pin \"ena_Z_flag\" is stuck at GND" {  } { { "planta.bdf" "" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 840 -456 -280 856 "ena_Z_flag" "" } { 1016 -224 -169 1033 "ena_Z_flag" "" } { 168 -536 -471 185 "ena_Z_flag" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651109380438 "|planta|ena_Z_flag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651109380438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651109380662 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651109380662 ""} { "Info" "ICUT_CUT_TM_LCELLS" "179 " "Implemented 179 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651109380662 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651109380662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651109380734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 22:29:40 2022 " "Processing ended: Wed Apr 27 22:29:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651109380734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651109380734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651109380734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651109380734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651109382560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651109382561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 22:29:41 2022 " "Processing started: Wed Apr 27 22:29:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651109382561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651109382561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651109382561 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651109382903 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1651109382904 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1651109382904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651109382962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651109382962 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "processador EPM570T144C5 " "Selected device EPM570T144C5 for design \"processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651109382969 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651109383016 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651109383016 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651109383068 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651109383074 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651109383228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651109383228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651109383228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651109383228 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651109383228 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651109383228 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651109383242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651109383267 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651109383267 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1651109383270 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1651109383270 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651109383270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651109383270 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651109383270 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651109383270 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651109383273 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651109383273 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651109383276 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "planta.bdf" "" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 96 -960 -792 112 "clk" "" } { 288 -168 -120 305 "clk" "" } { 136 -168 -120 153 "clk" "" } { 8 -256 -184 25 "clk" "" } { 440 -176 -120 457 "clk" "" } { 592 -176 -120 609 "clk" "" } { 864 -184 -136 881 "clk" "" } { 744 -176 -120 761 "clk" "" } { 88 -792 -768 105 "clk" "" } { 1000 -224 -200 1017 "clk" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1651109383282 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock in PIN 20 " "Automatically promoted signal \"reset\" to use Global clock in PIN 20" {  } { { "planta.bdf" "" { Schematic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/planta.bdf" { { 120 -960 -792 136 "reset" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1651109383283 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651109383283 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1651109383284 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1651109383294 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1651109383311 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1651109383312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1651109383312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651109383312 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.3V 8 37 0 " "Number of I/O pins in group: 45 (unused VREF, 3.3V VCCIO, 8 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651109383312 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651109383312 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651109383312 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651109383312 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 60 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651109383312 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651109383312 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651109383312 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651109383333 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651109383342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651109383448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651109383511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651109383513 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651109384163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651109384164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651109384179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651109384294 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651109384294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651109384601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651109384601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651109384601 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651109384612 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651109384617 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1651109384640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/output_files/processador.fit.smsg " "Generated suppressed messages file C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651109384686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5242 " "Peak virtual memory: 5242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651109384721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 22:29:44 2022 " "Processing ended: Wed Apr 27 22:29:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651109384721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651109384721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651109384721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651109384721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651109386159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651109386160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 22:29:46 2022 " "Processing started: Wed Apr 27 22:29:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651109386160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651109386160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651109386160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651109386592 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651109386621 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651109386628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651109386762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 22:29:46 2022 " "Processing ended: Wed Apr 27 22:29:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651109386762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651109386762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651109386762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651109386762 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651109387385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651109388460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651109388461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 22:29:47 2022 " "Processing started: Wed Apr 27 22:29:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651109388461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651109388461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651109388461 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651109388837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651109389030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651109389030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651109389077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651109389077 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651109389146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651109389369 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651109389433 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651109389434 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651109389434 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651109389434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651109389436 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651109389468 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651109389478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.337 " "Worst-case setup slack is -22.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.337            -867.032 clk  " "  -22.337            -867.032 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651109389483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.375 " "Worst-case hold slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375               0.000 clk  " "    1.375               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651109389494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651109389505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651109389510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651109389513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651109389513 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1651109389533 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651109389545 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651109389546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651109389593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 22:29:49 2022 " "Processing ended: Wed Apr 27 22:29:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651109389593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651109389593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651109389593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651109389593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651109390891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651109390892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 22:29:50 2022 " "Processing started: Wed Apr 27 22:29:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651109390892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651109390892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651109390892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651109391586 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador.vo C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/simulation/modelsim/ simulation " "Generated file processador.vo in folder \"C:/Users/gabriel.cezario/Downloads/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/AOC_ATV2_ESTUDANTES/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651109391652 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651109391696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 22:29:51 2022 " "Processing ended: Wed Apr 27 22:29:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651109391696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651109391696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651109391696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651109391696 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651109392345 ""}
