Analysis & Elaboration report for procesador
Thu Nov 25 20:29:49 2021
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
  5. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
  6. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:pcmux
  7. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|flopr:pcreg
  8. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd1
  9. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd2
 10. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:ra1mux
 11. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:ra2mux
 12. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:resmux
 13. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:srcbmux
 14. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu
 15. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|sumador_N_bits:sum
 16. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest
 17. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest|negador_N_bits:neg
 18. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest|sumador_N_bits:resta
 19. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|operador_and:op_and
 20. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|operador_or:op_or
 21. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|mux_alu:Mux_Alu
 22. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_zero:flag_Z
 23. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_overflow:flag_V
 24. Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_overflow:flag_V|divisor_N_bits:div
 25. Analysis & Elaboration Settings
 26. Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu"
 27. Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|mux2:ra1mux"
 28. Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd2"
 29. Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd1"
 30. Port Connectivity Checks: "top:top_tb"
 31. Analysis & Elaboration Messages
 32. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                             ;
+-------------------------------+--------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Nov 25 20:29:49 2021      ;
; Quartus II 64-Bit Version     ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                 ; procesador                                 ;
; Top-level Entity Name         ; testbench_top                              ;
; Family                        ; Cyclone V                                  ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                  ;
; Total registers               ; N/A until Partition Merge                  ;
; Total pins                    ; N/A until Partition Merge                  ;
; Total virtual pins            ; N/A until Partition Merge                  ;
; Total block memory bits       ; N/A until Partition Merge                  ;
; Total PLLs                    ; N/A until Partition Merge                  ;
; Total DLLs                    ; N/A until Partition Merge                  ;
+-------------------------------+--------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:pcmux ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|flopr:pcreg ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd2 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:resmux ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|sumador_N_bits:sum ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest|negador_N_bits:neg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest|sumador_N_bits:resta ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|operador_and:op_and ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|operador_or:op_or ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|mux_alu:Mux_Alu ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_zero:flag_Z ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_overflow:flag_V ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_overflow:flag_V|divisor_N_bits:div ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; testbench_top      ; procesador         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                              ;
+----------+-------+----------+------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                         ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                         ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                         ;
+----------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                              ;
+----------+-------+----------+------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                         ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                         ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                         ;
+----------+-------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top:top_tb"                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk       ; Input  ; Info     ; Stuck at GND                                                                        ;
; WriteData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DataAdr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; MemWrite  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Thu Nov 25 20:29:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off procesador -c procesador --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: condcheck
Info (12021): Found 1 design units, including 1 entities, in source file condlogic.sv
    Info (12023): Found entity 1: condlogic
Info (12021): Found 1 design units, including 1 entities, in source file flopr.sv
    Info (12023): Found entity 1: flopr
Info (12021): Found 1 design units, including 1 entities, in source file flopenr.sv
    Info (12023): Found entity 1: flopenr
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file mux2.sv
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller
Info (12021): Found 1 design units, including 1 entities, in source file procesador_arm.sv
    Info (12023): Found entity 1: procesador_arm
Info (12021): Found 1 design units, including 1 entities, in source file top.sv
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file mux_alu.sv
    Info (12023): Found entity 1: mux_alu
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file sumador_n_bits.sv
    Info (12023): Found entity 1: sumador_N_bits
Info (12021): Found 1 design units, including 1 entities, in source file sumador_1_bit.sv
    Info (12023): Found entity 1: sumador_1_bit
Info (12021): Found 1 design units, including 1 entities, in source file restador_n_bits.sv
    Info (12023): Found entity 1: restador_N_bits
Info (12021): Found 1 design units, including 1 entities, in source file negador_1_bit.sv
    Info (12023): Found entity 1: negador_1_bit
Info (12021): Found 1 design units, including 1 entities, in source file negador_n_bits.sv
    Info (12023): Found entity 1: negador_N_bits
Info (12021): Found 1 design units, including 1 entities, in source file operador_and.sv
    Info (12023): Found entity 1: operador_and
Info (12021): Found 1 design units, including 1 entities, in source file operador_or.sv
    Info (12023): Found entity 1: operador_or
Info (12021): Found 1 design units, including 1 entities, in source file flag_negativo.sv
    Info (12023): Found entity 1: flag_negativo
Info (12021): Found 1 design units, including 1 entities, in source file flag_carry.sv
    Info (12023): Found entity 1: flag_carry
Info (12021): Found 1 design units, including 1 entities, in source file flag_zero.sv
    Info (12023): Found entity 1: flag_zero
Info (12021): Found 1 design units, including 1 entities, in source file flag_overflow.sv
    Info (12023): Found entity 1: flag_overflow
Info (12021): Found 1 design units, including 1 entities, in source file divisor_n_bits.sv
    Info (12023): Found entity 1: divisor_N_bits
Info (12021): Found 1 design units, including 1 entities, in source file dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file testbench_top.sv
    Info (12023): Found entity 1: testbench_top
Info (12021): Found 1 design units, including 1 entities, in source file testbench_alu.sv
    Info (12023): Found entity 1: testbench_alu
Info (12021): Found 1 design units, including 1 entities, in source file testbench_decoder.sv
    Info (12023): Found entity 1: testbench_decoder
Info (12127): Elaborating entity "testbench_top" for the top level hierarchy
Info (12128): Elaborating entity "top" for hierarchy "top:top_tb"
Info (12128): Elaborating entity "procesador_arm" for hierarchy "top:top_tb|procesador_arm:arm"
Info (12128): Elaborating entity "controller" for hierarchy "top:top_tb|procesador_arm:arm|controller:c"
Info (12128): Elaborating entity "decoder" for hierarchy "top:top_tb|procesador_arm:arm|controller:c|decoder:dec"
Info (12128): Elaborating entity "condlogic" for hierarchy "top:top_tb|procesador_arm:arm|controller:c|condlogic:cl"
Info (12128): Elaborating entity "flopenr" for hierarchy "top:top_tb|procesador_arm:arm|controller:c|condlogic:cl|flopenr:flagreg1"
Info (12128): Elaborating entity "condcheck" for hierarchy "top:top_tb|procesador_arm:arm|controller:c|condlogic:cl|condcheck:cc"
Info (12128): Elaborating entity "datapath" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp"
Info (12128): Elaborating entity "mux2" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|mux2:pcmux"
Info (12128): Elaborating entity "flopr" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|flopr:pcreg"
Info (12128): Elaborating entity "adder" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|adder:pcadd1"
Info (12128): Elaborating entity "mux2" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|mux2:ra1mux"
Info (12128): Elaborating entity "regfile" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|regfile:rf"
Info (12128): Elaborating entity "extend" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|extend:ext"
Info (12128): Elaborating entity "alu" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu"
Info (12128): Elaborating entity "sumador_N_bits" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|sumador_N_bits:sum"
Info (12128): Elaborating entity "sumador_1_bit" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|sumador_N_bits:sum|sumador_1_bit:sum1b2"
Info (12128): Elaborating entity "restador_N_bits" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest"
Info (12128): Elaborating entity "negador_N_bits" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest|negador_N_bits:neg"
Info (12128): Elaborating entity "negador_1_bit" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|restador_N_bits:rest|negador_N_bits:neg|negador_1_bit:gen_loop[0].uut"
Info (12128): Elaborating entity "operador_and" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|operador_and:op_and"
Info (12128): Elaborating entity "operador_or" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|operador_or:op_or"
Info (12128): Elaborating entity "mux_alu" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|mux_alu:Mux_Alu"
Info (12128): Elaborating entity "flag_negativo" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_negativo:flag_N"
Info (12128): Elaborating entity "flag_carry" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_carry:flag_C"
Info (12128): Elaborating entity "flag_zero" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_zero:flag_Z"
Info (12128): Elaborating entity "flag_overflow" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_overflow:flag_V"
Info (12128): Elaborating entity "divisor_N_bits" for hierarchy "top:top_tb|procesador_arm:arm|datapath:dp|alu:alu|flag_overflow:flag_V|divisor_N_bits:div"
Info (12128): Elaborating entity "imem" for hierarchy "top:top_tb|imem:imem"
Warning (10850): Verilog HDL warning at imem.sv(6): number of words (44) in memory file does not match the number of elements in the address range [0:1023]
Warning (10030): Net "RAM.data_a" at imem.sv(4) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.waddr_a" at imem.sv(4) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.we_a" at imem.sv(4) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "dmem" for hierarchy "top:top_tb|dmem:dmem"
Warning (10850): Verilog HDL warning at dmem.sv(6): number of words (18) in memory file does not match the number of elements in the address range [0:1023]
Info (144001): Generated suppressed messages file C:/altera/14.1/procesador/output_files/procesador.map.smsg
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4788 megabytes
    Info: Processing ended: Thu Nov 25 20:29:49 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/altera/14.1/procesador/output_files/procesador.map.smsg.


