

================================================================
== Synthesis Summary Report of 'color_convert'
================================================================
+ General Information: 
    * Date:           Sat Apr 29 15:18:09 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        color_convert
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |     Modules     | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |     & Loops     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ color_convert  |     -|  0.59|        6|  42.000|         -|        1|     -|       yes|     -|   -|  1662 (1%)|  1893 (3%)|    -|
    +-----------------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------------+
| Interface     | Register | Offset | Width | Access | Description            |
+---------------+----------+--------+-------+--------+------------------------+
| s_axi_control | c1_c1    | 0x10   | 32    | W      | Data signal of c1_c1   |
| s_axi_control | c1_c2    | 0x18   | 32    | W      | Data signal of c1_c2   |
| s_axi_control | c1_c3    | 0x20   | 32    | W      | Data signal of c1_c3   |
| s_axi_control | c2_c1    | 0x28   | 32    | W      | Data signal of c2_c1   |
| s_axi_control | c2_c2    | 0x30   | 32    | W      | Data signal of c2_c2   |
| s_axi_control | c2_c3    | 0x38   | 32    | W      | Data signal of c2_c3   |
| s_axi_control | c3_c1    | 0x40   | 32    | W      | Data signal of c3_c1   |
| s_axi_control | c3_c2    | 0x48   | 32    | W      | Data signal of c3_c2   |
| s_axi_control | c3_c3    | 0x50   | 32    | W      | Data signal of c3_c3   |
| s_axi_control | bias_c1  | 0x58   | 32    | W      | Data signal of bias_c1 |
| s_axi_control | bias_c2  | 0x60   | 32    | W      | Data signal of bias_c2 |
| s_axi_control | bias_c3  | 0x68   | 32    | W      | Data signal of bias_c3 |
+---------------+----------+--------+-------+--------+------------------------+

* AXIS
+---------------+---------------+-------+-------+-------+--------+-------+-------+--------+
| Interface     | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+---------------+---------------+-------+-------+-------+--------+-------+-------+--------+
| stream_in_24  | both          | 24    | 3     | 1     | 1      | 3     | 1     | 1      |
| stream_out_24 | both          | 24    | 3     | 1     | 1      | 3     | 1     | 1      |
+---------------+---------------+-------+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+---------------------------------------------+
| Argument      | Direction | Datatype                                    |
+---------------+-----------+---------------------------------------------+
| stream_in_24  | in        | stream<hls::axis<ap_uint<24>, 1, 0, 0>, 0>& |
| stream_out_24 | out       | stream<hls::axis<ap_uint<24>, 1, 0, 0>, 0>& |
| c1            | in        | coeffs&                                     |
| c2            | in        | coeffs&                                     |
| c3            | in        | coeffs&                                     |
| bias          | in        | coeffs&                                     |
+---------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+
| Argument      | HW Interface  | HW Type   |
+---------------+---------------+-----------+
| stream_in_24  | stream_in_24  | interface |
| stream_out_24 | stream_out_24 | interface |
| c1            | s_axi_control | interface |
| c1            | s_axi_control | interface |
| c1            | s_axi_control | interface |
| c2            | s_axi_control | interface |
| c2            | s_axi_control | interface |
| c2            | s_axi_control | interface |
| c3            | s_axi_control | interface |
| c3            | s_axi_control | interface |
| c3            | s_axi_control | interface |
| bias          | s_axi_control | interface |
| bias          | s_axi_control | interface |
| bias          | s_axi_control | interface |
+---------------+---------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------+-----+--------+---------------+-----+--------+---------+
| Name                      | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+---------------------------+-----+--------+---------------+-----+--------+---------+
| + color_convert           | 0   |        |               |     |        |         |
|   mul_10s_8ns_18_1_1_U1   | -   |        | r_V           | mul | auto   | 0       |
|   mul_10s_8ns_18_1_1_U2   | -   |        | r_V_4         | mul | auto   | 0       |
|   add_ln1393_1_fu_401_p2  | -   |        | add_ln1393_1  | add | fabric | 0       |
|   ret_V_fu_405_p2         | -   |        | ret_V         | add | fabric | 0       |
|   mul_10s_8ns_18_1_1_U7   | -   |        | r_V_5         | mul | auto   | 0       |
|   add_ln1393_2_fu_549_p2  | -   |        | add_ln1393_2  | add | fabric | 0       |
|   p_Val2_3_fu_827_p2      | -   |        | p_Val2_3      | add | fabric | 0       |
|   add_ln922_fu_832_p2     | -   |        | add_ln922     | add | fabric | 0       |
|   mul_10s_8ns_18_1_1_U3   | -   |        | r_V_6         | mul | auto   | 0       |
|   mul_10s_8ns_18_1_1_U4   | -   |        | r_V_7         | mul | auto   | 0       |
|   add_ln1393_10_fu_441_p2 | -   |        | add_ln1393_10 | add | fabric | 0       |
|   ret_V_3_fu_445_p2       | -   |        | ret_V_3       | add | fabric | 0       |
|   mul_10s_8ns_18_1_1_U8   | -   |        | r_V_8         | mul | auto   | 0       |
|   add_ln1393_8_fu_653_p2  | -   |        | add_ln1393_8  | add | fabric | 0       |
|   p_Val2_6_fu_898_p2      | -   |        | p_Val2_6      | add | fabric | 0       |
|   add_ln922_1_fu_903_p2   | -   |        | add_ln922_1   | add | fabric | 0       |
|   mul_10s_8ns_18_1_1_U5   | -   |        | r_V_9         | mul | auto   | 0       |
|   mul_10s_8ns_18_1_1_U6   | -   |        | r_V_10        | mul | auto   | 0       |
|   add_ln1393_17_fu_478_p2 | -   |        | add_ln1393_17 | add | fabric | 0       |
|   ret_V_6_fu_482_p2       | -   |        | ret_V_6       | add | fabric | 0       |
|   mul_10s_8ns_18_1_1_U9   | -   |        | r_V_11        | mul | auto   | 0       |
|   add_ln1393_14_fu_757_p2 | -   |        | add_ln1393_14 | add | fabric | 0       |
|   p_Val2_9_fu_969_p2      | -   |        | p_Val2_9      | add | fabric | 0       |
|   add_ln922_2_fu_974_p2   | -   |        | add_ln922_2   | add | fabric | 0       |
+---------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+----------------------------------+--------------------------------------------------------------------+
| Type         | Options                          | Location                                                           |
+--------------+----------------------------------+--------------------------------------------------------------------+
| interface    | ap_ctrl_none port=return         | color_convert/color_convert.cpp:9 in color_convert, return         |
| interface    | s_axilite port=c1                | color_convert/color_convert.cpp:10 in color_convert, c1            |
| interface    | s_axilite port=c2                | color_convert/color_convert.cpp:11 in color_convert, c2            |
| interface    | s_axilite port=c3                | color_convert/color_convert.cpp:12 in color_convert, c3            |
| interface    | s_axilite port=bias              | color_convert/color_convert.cpp:13 in color_convert, bias          |
| disaggregate | variable=c1                      | color_convert/color_convert.cpp:14 in color_convert, c1            |
| disaggregate | variable=c2                      | color_convert/color_convert.cpp:15 in color_convert, c2            |
| disaggregate | variable=c3                      | color_convert/color_convert.cpp:16 in color_convert, c3            |
| disaggregate | variable=bias                    | color_convert/color_convert.cpp:17 in color_convert, bias          |
| interface    | axis port=stream_in_24 register  | color_convert/color_convert.cpp:18 in color_convert, stream_in_24  |
| interface    | axis port=stream_out_24 register | color_convert/color_convert.cpp:19 in color_convert, stream_out_24 |
| pipeline     | II=1                             | color_convert/color_convert.cpp:21 in color_convert                |
+--------------+----------------------------------+--------------------------------------------------------------------+


