---
sort: 3
---
# People

## Faculty
- [**Dr. Saroj Rout**](https://www.ece.tufts.edu/~saroj), *Adjunct Professor and Mentor*  • Ph.D., [Tufts University](https://www.tufts.edu) • B.E. & M.E., [BITS-Pilani](https://www.bits-pilani.ac.in) • 22 years of industry experience with more than 14 SoC projects • 10 years of research experience • 6 years of teaching • 8 patents • Author of [“Active Metamaterials”](http://www.ece.tufts.edu/~saroj/active-mm-book.html) a Springer-Nature publication • *Research interest*: Mixed-signal CMOS IC design: Data converters, Power management, low-power and low-noise audio-band front-ends. :link: [LinkedIn](https://www.linkedin.com/in/sroutk)

- **Dr. Prakash Rout**, *Professor* • Ph.D from NIT, Rourkela • M.Tech. From KIIT University. • 16+ years of teaching experience • 10 years of research experience • 20 publication • *Research interest*: Mixed Signal VLSI Design. Design, simulation of semiconductor devices.

- [**Santunu Sarangi**](http://www.ecdept.iitkgp.ac.in/Eece/scholars), *Assistant Professor* • Ph.D (graduating), [IIT-Kharagpur](http://www.iitkgp.ac.in/) • M.Tech, [NIT-Rourkela](https://www.nitrkl.ac.in/) • 4 years of teaching experience • 8 years of research experience • 7 publication • 2 patents(filed) • *Research interest*: Mixed-signal VLSI design: High-Speed SerDES and low-power bandgap. :link: [LinkedIn](https://www.linkedin.com/in/santunu-sarangi-b731305b/)

- **Dr. Debasish Nayak**, *Sr. Assistant Professor* • Ph.D, NIT-Rourkela • M.Tech, BPUT-Rourkela • 10+ years of teaching experience • 8 years of research experience • 14 publication • *Research interest*: Mixed-signal VLSI design. Design, simulation and study of semiconductor dev. 

- **Mr. Dhananjaya Tripathy**, *Assistant Professor* • M.Tech, VSSUT-Rourkela • 4+ years of teaching experience • 4+ years of research experience • 4 publication • *Research interest*: Analog VLSI design. Design, simulation and study of semiconductor dev.

- **Mr. Prasant Swain**, *Technical Asst.* Ph.D (cont.) • M.Tech, B.Tech, BPUT-Rourkela • 13 years of academic experience • 4 years of industry experience • Area of Interest: VLSI Design Tool Technology, Embedded Systems Design and Linux system administration.

# Students
## Training Students

**2022 BATCH:**
- **Patarla Vinay Kumar**, *Andhra University

**2021 BATCH:**


## Project Students

## Present Students


**2024 BATCH:**

- **Abhishek**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Akhilesh**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Aman**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Anuska**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Answesh**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Debasmita**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Jagan**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn](https://www.linkedin.com/in/suhrid-dutta-530830206/)

- **Jyoti Prakash**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Kirtirekha**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Kishan**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Mahesh**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Mohit**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Mrityunjay**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Oom**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Prayas**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Pratyush**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Priyam**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Priyanshu**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Priyanshu**, *EEE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Rituparnar**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Rudransh**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Shruti**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Smrity**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Subhalaxmi**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Suhrid**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Sunanda**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

- **Swayam**, *ECE, [Silicon Institute of Technology, Bhabaneswar](https://silicon.ac.in/bbsr-home/)* • Project: Fundamentals of digital logic design, electric circuit design and VLSI Circuit design • [LinkedIn]()

**2023 BATCH:**

- **Debarchan Swain**, *ECE, 2023* • Project: Design and Implementation if I/O cirvuits in 180nm CMOS technology. • :link: [LinkedIn](https://www.linkedin.com/in/debarchan-swain-0511a2191) 

- **Rudra Narayan Sahu**, *ECE, 2023* • Project: Design and Implementation if I/O cirvuits in 180nm CMOS technology. • :link: [LinkedIn](https://www.linkedin.com/in/rnsahu/)

- **Tusar Nayak**, *ECE, 2023* • Project: Design and Implementation if I/O cirvuits in 180nm CMOS technology. • :link: [LinkedIn](https://www.linkedin.com/in/tusar-kumar-nayak-445841196/) 

- **Rutucharya Panda**, *ECE, 2023* • Project: Design and Implementation if I/O cirvuits in 180nm CMOS technology. • :link: [LinkedIn](https://www.linkedin.com/in/rutucharya-panda-30a9a422b/)

- **Erica Banerjee**, *ECE, 2023* • Project: Currently doing internship at [Micron Technology](https://in.micron.com/) in SCRIBE Layout domain • :link: [LinkedIn](https://www.linkedin.com/in/erica-banerjee-225554218/)

- **Punyatoya Mohanty**, *ECE, 2023* • Project: TRD Intern at [STMicroelectronics](https://www.st.com/) • :link: [LinkedIn](https://www.linkedin.com/in/punyatoya21/) 

- **Sristi Rani**, *ECE, 2023* • Project: TRD Intern at [STMicroelectronics](https://www.st.com/) • :link: [LinkedIn](https://www.linkedin.com/in/sristi-rani/)

- **Barsha Parida**, *ECE, 2023* • Project: Design and Implementation of Low-power bandgap reference in 180nm CMOS Technology • :link: [LinkedIn](https://www.linkedin.com/in/barsha-parida-8a3479212/) 

- **Meerashree Sahoo**, *ECE, 2023* • Project: Design and Implementation of Low-power bandgap reference in 180nm CMOS Technology. • :link: [LinkedIn]()

- **Subhrajita Gantayat**, *ECE, 2023* • Project: Design and Implementation of Low-power bandgap reference in 180nm CMOS Technology. • :link: [LinkedIn](https://www.linkedin.com/in/subhrajitagantayat/) 

- **Sumant Polaki**, *ECE, 2023* • Project: Design and Implementation of Low-power bandgap reference in 180nm CMOS Technology.. • :link: [LinkedIn](https://www.linkedin.com/in/sumant-polaki-a68070199/)

- **Shruti Shubhra**, *ECE, 2023* • Project: Design and Implementation of Low-power bandgap reference in 180nm CMOS Technology. • :link: [LinkedIn](https://www.linkedin.com/in/shruti-shubhra/)

- **Puja Kumari**, *ECE, 2023* • Project: Design and verification of digital circuits • :link: [LinkedIn](https://www.linkedin.com/in/puja-kumari-252119239/) 

- **Divyajit Swain**, *ECE, 2023* • Project: Design and Implementation of Low-power bandgap reference in 180nm CMOS Technology. • :link: [LinkedIn](https://www.linkedin.com/in/dibyajit-swain-9278b5228/)

## Past Students

- **Subham Rath**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2022 Batch,* working as a CAD Engineer at [Micron Technology](https://in.micron.com/) • Trained in Analog VLSI Circuit and Layout design. [gitHub-page](https://github.com/SubhamRath) • :link: [LinkedIn](https://www.linkedin.com/in/srath01)

- **Chandan Singh**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2022 Batch,* working as a IP Verification Engineer at [Mentor Graphics](https://eda.sw.siemens.com/en-US/) • Trained in Digital VLSI Design and Verification • :link: [LinkedIn](https://www.linkedin.com/in/csingh-2208/)

- **Abhinab Das**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2022 Batch,* working aa a RTL Designer at [CoreEL Technologies](https://www.coreel.com/)

- **Neha Samantaray**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2022 Batch,* working as a Analog Circuit Designer (I/O) at a leading semiconductor organization through [Sevya Multimedia Pvt. Ltd.](https://sevyamultimedia.com/) • Trained in Analog Circuit Design, simulation and characterization • :link: [LinkedIn](https://www.linkedin.com/in/neha-samantaray-32a6b51b9) 

- **Satya Ranjan Panda**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2022 Batch,* working as a Yeild Enhancement Engineer at [Global Foudries](https://gf.com/) • Trained in Analog Circuit Design, simulation and characterization • :link: [LinkedIn](https://www.linkedin.com/in/satya-panda-41b9491b4)

- **Soumay Ranjan Khadagray**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a PDK Design Engineer at a leading semiconductor organization through [Sevya Multimedia Pvt. Ltd.](https://sevyamultimedia.com/) • Trained in PDK (DRC/LVS) design domain for leading semiconductor organizations. • :link: [LinkedIn](https://www.linkedin.com/in/soumya-ranjan-k-881a01102/)

- **Pracheeta Mohapatra**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a PDK Design Engineer at a leading semiconductor organization through [Sevya Multimedia Pvt. Ltd.](https://sevyamultimedia.com/) • Trained in Digital VLSI (Pcell/Plib) Design domain for leading semiconductor organizations. • :link: [LinkedIn](https://www.linkedin.com/in/pracheeta-mohapatra-1850b219a)

- **Punyadeep Pattnaik**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a Design and Verification Engineer at a leading semiconductor organization through [Wipro Technologies](https://www.wipro.com • Trained in Digital VLSI Circuit Design and Verification domain • :link: [LinkedIn](https://www.linkedin.com/in/ppattanaik)

- **Ajit Kumar Patro**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a Standard Cell Library Development Engineer at [Intel Corporation](https://www.intel.in) • Trained in Analog VLSI Circuit Design, Layout and Verification domain • :link: [LinkedIn](https://www.linkedin.com/in/akpatro13)

- **Satabdi Panda**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a AMS Layout Engineer at [Synopsys Inc.](https://www.synopsys.com) • Trained in Analog VLSI Circuit Design, Layout and Verification and PDK (LVS/PLS) Design domain • :link: [LinkedIn](https://www.linkedin.com/in/satabdi-panda-18bb4817b/)

- **Vikash Kumar**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a PDK (LVS/PLS) Design Engineer at a leading semiconductor organization through [Sevya Multimedia Pvt. Ltd.](https://sevyamultimedia.com/) • Trained in Analog VLSI Circuit Design, Layout and Verification and PDK (LVS/PLS) Design domain • :link: [LinkedIn](https://www.linkedin.com/in/iamkrvikash)

- **Gautam Kumar**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as an Application Engineer at [Cadence Design System](https://www.cadence.com) • Trained in Analog VLSI Circuit and Layout Design, and PDK (PEX) Design domain • :link: [LinkedIn](https://www.linkedin.com/in/gkumar194)

- **Rajkumar Laldev**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a RTL Verification Engineer at [CoreEL Technology](https://www.coreel.com) • Trained in Digital Logic Design using Verilog. • [gitHub-page](https://github.com/kumarraj5364) • :link: [LinkedIn](https://www.linkedin.com/in/rajkumar99)

- **Shubham Kumar**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a PDK (Pcell/Plib) Design Engineer at a leading semiconductor organization through [Sevya Multimedia Pvt. Ltd.](https://sevyamultimedia.com/) • Trained in Digital Logic Design using Verilog and PDK Design domain • :link: [LinkedIn](https://www.linkedin.com/in/shubham2020)

- **Chirag Mohanty**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a RF Design Engineer at [VVDN Technology](https://www.vvdntech.com) • Trained in Analog Circuit and Layout Design domain  • [gitHub-page](https://github.com/Chirag-Mohanty) • :link: [LinkedIn](https://www.linkedin.com/in/chirag-mohanty)

- **Smruti Rekha Prusty**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a RF Design Engineer at [VVDN Technology](https://www.vvdntech.com) • Trained in Analog Circuit and Layout Design domain  • :link: [LinkedIn](https://www.linkedin.com/in/sprusty23/)

- **Sachin Modi**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a DV Engineer at [Marquee Semiconductor](https://marqueesemi.com) • Trained in Digital Logic Design and Verification domain  • :link: [LinkedIn](https://www.linkedin.com/in/sachin-modi-511550205)

- **Waqar Ahemad**, *BTech: [SIT Bhubaneswar](https://silicon.ac.in/bbsr-home/), 2021 Batch,* woking as a DV Engineer at [Perfect VIP](http://www.perfectvips.com) • Trained in Digital Logic Design and Verification domain  • :link: [LinkedIn](https://www.linkedin.com/in/md-waqar-ahmed/)

- **Swadesh Kumar Nath**, *[CET Bhubaneswar](https://www.cet.edu.in/)* • **Domain:** Process Design Kit (PDK) Design (DRC/LVS) • Current Company: [Sevya Multimedia](https://sevyamultimedia.com/) • :link: [LinkedIn](https://www.linkedin.com/in/swadesh-kumar-nath-b394a1194/)

- **Arpita Padhi**, *[NIST Berhampur](https://nist.edu/)* • **Domain:** Scribe line Layout • Current Company: :link: [Sevya Multimedia](https://sevyamultimedia.com/) • [LinkedIn](https://www.linkedin.com/in/arpita-padhi/)


- **Aditya Singh**, *ECE, 2022* • Project: Design & Implementation of Bandgap voltage reference(BGR) in 0.18um CMOS for wide input supply swing

- **Ashutosh Jena**, *ECE, 2020* • Project: Design & Implementation of SRAM controller in 180nm CMOS technology 

- **Binit Patwari**, *ECE, 2020* • Project: Evolution of ASIC Design starting from "Verilog to UVM" • Current Company: • [Sevya Multinedia Private Limited](https://sevyamultimedia.com/)

- **Hritik**, *ECE, 2020* • Project: Design & Implementation of I2C Protocol in 180nm CMOS Technology 

- **Manoj Nayak**, *ECE, 2020* • Project: Design & Implementation of SRAM controller in 180nm CMOS technology 

- **Smita Panda**, *ECE, 2020* • Project: Design & Implementation of Bandgap voltage reference(BGR) in 0.18um CMOS for wide input supply swing

- **Soumya Prakash Behura**, *ECE, 2020* • Project: Design & Implementation of I2C Protocol in 180nm CMOS Technology 

- **Subhra Sutapa Mahapatra**, *ECE, 2020* • Project: Modelling of Sigma-Delta Analog-to-Digital converters • Current company: • [Synopsys](https://www.synopsys.com/company.html)

- **Swarna Prabha Nanda**, *ECE, 2022* • Project: Design & Implementation of SRAM controller in 180nm CMOS technology • Current Company: [Marquee Semiconductor](https://marqueesemi.com/)

- **Tapan Karan**, *ECE, 2022* • Project: Design & Implementation of Bandgap voltage reference(BGR) in 0.18um CMOS for wide input supply swing


**2019 BATCH**


- **Abhishek Kumar**, *ECE, 2019* • Project: Design of I2C Slave to interface with serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology • Current Company: • [Sevya Multinedia Private Limited](https://sevyamultimedia.com/)

- **Anshuman Mishara**, *ECE, 2019* • Project: Design of I2C Slave to interface with serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology 

- **Deepika Kumari**, *ECE, 20219* • Project: Design of Low Power Decoder for SPI/I2C serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology 

- **Gautam Kumar**, *ECE, 2019* • Project: Design of SPI Controller for serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology 

- **Jagyaseni Panda**, *ECE, 2019* • Project: SRAM Compilation using OpenRAM Compiler • Current Company: • [Sevya Multinedia Private Limited](https://sevyamultimedia.com/) 

- **Manamohan Nath**, *ECE, 2019* • Project: Design of Low Power SPI/I2C serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology • Current Company: • [Sevya Multinedia Private Limited](https://sevyamultimedia.com/)

- **Prachi Mrudula**, *ECE, 2019* • Project: Design of I2C Slave to interface with serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology • [gitHub-page](https://github.com/prachi-mrudula) Current Company: [Sevya Multinedia Private Limited](https://sevyamultimedia.com/) 

- **Pragya Tiwari**, *ECE, 2019* • Project: Design of sense amplifier for Low Power SPI/I2C serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology • 

- **Sameer Nameo**, *ECE, 2019* • Project: Design of SPI Controller for serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology • 

- **Sneha kumari**, *ECE, 2019* • Project: Design of Low Power Decoder for SPI/I2C serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology • Current Company: • [Sevya Multinedia Private Limited](https://sevyamultimedia.com/)

- **Shiva Prasad Das**, *ECE, 2019* • Project: Design of Low Power SPI/I2C serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology 

- **Samiksha Agrawal**, *ECE, 2019* • Project: SRAM Copmpilation using OpenRAM Compiler • Current Company: • [Sevya Multinedia Private Limited](https://sevyamultimedia.com/)

- **Suruchi kumari**, *ECE, 2019* • Project: Design of I2C Slave to interface with serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology 

- **Unnati kumari Gupta**, *ECE, 2019* • Project: Design of sense amplifier for Low Power SPI/I2C serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology 

- **Vishal Sao**, *ECE, 2019* • Project: Design of I2C Slave to interface with serial SRAM suited for IOT based embedded system in 0.6um CMOS Technology • [gitHub-page](https://github.com/vsao/) • Current Company: • [Sevya Multinedia Private Limited](https://sevyamultimedia.com/)

