# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../esercizio_2.srcs/sources_1/new/M.vhd" \
"../../../../esercizio_2.srcs/sources_1/new/ROM.vhd" \
"../../../../esercizio_2.srcs/sources_1/new/S.vhd" \
"../../../../esercizio_2.srcs/sim_1/new/S_tb.vhd" \

# Do not sort compile order
nosort
