
Corner-PCB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aaa4  08000190  08000190  00001190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800ac38  0800ac38  0000bc38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800acc0  0800acc0  0000c05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800acc0  0800acc0  0000bcc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800acc8  0800acc8  0000c05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800acc8  0800acc8  0000bcc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800accc  0800accc  0000bccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800acd0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003018  2000005c  0800ad2c  0000c05c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003074  0800ad2c  0000c074  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c05c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a30e  00000000  00000000  0000c08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003d72  00000000  00000000  0002639a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a0  00000000  00000000  0002a110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010a1  00000000  00000000  0002b6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024aba  00000000  00000000  0002c751  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bf69  00000000  00000000  0005120b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d9316  00000000  00000000  0006d174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014648a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060ac  00000000  00000000  001464d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  0014c57c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ac1c 	.word	0x0800ac1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	0800ac1c 	.word	0x0800ac1c

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2uiz>:
 8000af8:	004a      	lsls	r2, r1, #1
 8000afa:	d211      	bcs.n	8000b20 <__aeabi_d2uiz+0x28>
 8000afc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b00:	d211      	bcs.n	8000b26 <__aeabi_d2uiz+0x2e>
 8000b02:	d50d      	bpl.n	8000b20 <__aeabi_d2uiz+0x28>
 8000b04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b0c:	d40e      	bmi.n	8000b2c <__aeabi_d2uiz+0x34>
 8000b0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b1e:	4770      	bx	lr
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b2a:	d102      	bne.n	8000b32 <__aeabi_d2uiz+0x3a>
 8000b2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b30:	4770      	bx	lr
 8000b32:	f04f 0000 	mov.w	r0, #0
 8000b36:	4770      	bx	lr

08000b38 <__aeabi_d2f>:
 8000b38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b40:	bf24      	itt	cs
 8000b42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b4a:	d90d      	bls.n	8000b68 <__aeabi_d2f+0x30>
 8000b4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b60:	bf08      	it	eq
 8000b62:	f020 0001 	biceq.w	r0, r0, #1
 8000b66:	4770      	bx	lr
 8000b68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b6c:	d121      	bne.n	8000bb2 <__aeabi_d2f+0x7a>
 8000b6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b72:	bfbc      	itt	lt
 8000b74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b78:	4770      	bxlt	lr
 8000b7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b82:	f1c2 0218 	rsb	r2, r2, #24
 8000b86:	f1c2 0c20 	rsb	ip, r2, #32
 8000b8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b92:	bf18      	it	ne
 8000b94:	f040 0001 	orrne.w	r0, r0, #1
 8000b98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ba4:	ea40 000c 	orr.w	r0, r0, ip
 8000ba8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb0:	e7cc      	b.n	8000b4c <__aeabi_d2f+0x14>
 8000bb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bb6:	d107      	bne.n	8000bc8 <__aeabi_d2f+0x90>
 8000bb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bbc:	bf1e      	ittt	ne
 8000bbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bc6:	4770      	bxne	lr
 8000bc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bcc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b988 	b.w	8000f00 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	468e      	mov	lr, r1
 8000c10:	4604      	mov	r4, r0
 8000c12:	4688      	mov	r8, r1
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d14a      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c18:	428a      	cmp	r2, r1
 8000c1a:	4617      	mov	r7, r2
 8000c1c:	d962      	bls.n	8000ce4 <__udivmoddi4+0xdc>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	b14e      	cbz	r6, 8000c38 <__udivmoddi4+0x30>
 8000c24:	f1c6 0320 	rsb	r3, r6, #32
 8000c28:	fa01 f806 	lsl.w	r8, r1, r6
 8000c2c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c30:	40b7      	lsls	r7, r6
 8000c32:	ea43 0808 	orr.w	r8, r3, r8
 8000c36:	40b4      	lsls	r4, r6
 8000c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c3c:	fa1f fc87 	uxth.w	ip, r7
 8000c40:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c44:	0c23      	lsrs	r3, r4, #16
 8000c46:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c4a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c52:	429a      	cmp	r2, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x62>
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c5c:	f080 80ea 	bcs.w	8000e34 <__udivmoddi4+0x22c>
 8000c60:	429a      	cmp	r2, r3
 8000c62:	f240 80e7 	bls.w	8000e34 <__udivmoddi4+0x22c>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443b      	add	r3, r7
 8000c6a:	1a9a      	subs	r2, r3, r2
 8000c6c:	b2a3      	uxth	r3, r4
 8000c6e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c72:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c7a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7e:	459c      	cmp	ip, r3
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0x8e>
 8000c82:	18fb      	adds	r3, r7, r3
 8000c84:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c88:	f080 80d6 	bcs.w	8000e38 <__udivmoddi4+0x230>
 8000c8c:	459c      	cmp	ip, r3
 8000c8e:	f240 80d3 	bls.w	8000e38 <__udivmoddi4+0x230>
 8000c92:	443b      	add	r3, r7
 8000c94:	3802      	subs	r0, #2
 8000c96:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c9a:	eba3 030c 	sub.w	r3, r3, ip
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	b11d      	cbz	r5, 8000caa <__udivmoddi4+0xa2>
 8000ca2:	40f3      	lsrs	r3, r6
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	e9c5 3200 	strd	r3, r2, [r5]
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d905      	bls.n	8000cbe <__udivmoddi4+0xb6>
 8000cb2:	b10d      	cbz	r5, 8000cb8 <__udivmoddi4+0xb0>
 8000cb4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb8:	2100      	movs	r1, #0
 8000cba:	4608      	mov	r0, r1
 8000cbc:	e7f5      	b.n	8000caa <__udivmoddi4+0xa2>
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d146      	bne.n	8000d54 <__udivmoddi4+0x14c>
 8000cc6:	4573      	cmp	r3, lr
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0xc8>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 8105 	bhi.w	8000eda <__udivmoddi4+0x2d2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	4690      	mov	r8, r2
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	d0e5      	beq.n	8000caa <__udivmoddi4+0xa2>
 8000cde:	e9c5 4800 	strd	r4, r8, [r5]
 8000ce2:	e7e2      	b.n	8000caa <__udivmoddi4+0xa2>
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f000 8090 	beq.w	8000e0a <__udivmoddi4+0x202>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	f040 80a4 	bne.w	8000e3c <__udivmoddi4+0x234>
 8000cf4:	1a8a      	subs	r2, r1, r2
 8000cf6:	0c03      	lsrs	r3, r0, #16
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	b280      	uxth	r0, r0
 8000cfe:	b2bc      	uxth	r4, r7
 8000d00:	2101      	movs	r1, #1
 8000d02:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d06:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d907      	bls.n	8000d26 <__udivmoddi4+0x11e>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x11c>
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	f200 80e0 	bhi.w	8000ee4 <__udivmoddi4+0x2dc>
 8000d24:	46c4      	mov	ip, r8
 8000d26:	1a9b      	subs	r3, r3, r2
 8000d28:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d2c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d30:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d34:	fb02 f404 	mul.w	r4, r2, r4
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x144>
 8000d3c:	18fb      	adds	r3, r7, r3
 8000d3e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x142>
 8000d44:	429c      	cmp	r4, r3
 8000d46:	f200 80ca 	bhi.w	8000ede <__udivmoddi4+0x2d6>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	1b1b      	subs	r3, r3, r4
 8000d4e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d52:	e7a5      	b.n	8000ca0 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5e:	431f      	orrs	r7, r3
 8000d60:	fa0e f401 	lsl.w	r4, lr, r1
 8000d64:	fa20 f306 	lsr.w	r3, r0, r6
 8000d68:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d6c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d70:	4323      	orrs	r3, r4
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d7e:	0c1c      	lsrs	r4, r3, #16
 8000d80:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d84:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d88:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d8c:	45a6      	cmp	lr, r4
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x1a0>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d9a:	f080 809c 	bcs.w	8000ed6 <__udivmoddi4+0x2ce>
 8000d9e:	45a6      	cmp	lr, r4
 8000da0:	f240 8099 	bls.w	8000ed6 <__udivmoddi4+0x2ce>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 040e 	sub.w	r4, r4, lr
 8000dac:	fa1f fe83 	uxth.w	lr, r3
 8000db0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db4:	fb09 4413 	mls	r4, r9, r3, r4
 8000db8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dbc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc0:	45a4      	cmp	ip, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x1ce>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dca:	f080 8082 	bcs.w	8000ed2 <__udivmoddi4+0x2ca>
 8000dce:	45a4      	cmp	ip, r4
 8000dd0:	d97f      	bls.n	8000ed2 <__udivmoddi4+0x2ca>
 8000dd2:	3b02      	subs	r3, #2
 8000dd4:	443c      	add	r4, r7
 8000dd6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	fba0 ec02 	umull	lr, ip, r0, r2
 8000de2:	4564      	cmp	r4, ip
 8000de4:	4673      	mov	r3, lr
 8000de6:	46e1      	mov	r9, ip
 8000de8:	d362      	bcc.n	8000eb0 <__udivmoddi4+0x2a8>
 8000dea:	d05f      	beq.n	8000eac <__udivmoddi4+0x2a4>
 8000dec:	b15d      	cbz	r5, 8000e06 <__udivmoddi4+0x1fe>
 8000dee:	ebb8 0203 	subs.w	r2, r8, r3
 8000df2:	eb64 0409 	sbc.w	r4, r4, r9
 8000df6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfa:	fa22 f301 	lsr.w	r3, r2, r1
 8000dfe:	431e      	orrs	r6, r3
 8000e00:	40cc      	lsrs	r4, r1
 8000e02:	e9c5 6400 	strd	r6, r4, [r5]
 8000e06:	2100      	movs	r1, #0
 8000e08:	e74f      	b.n	8000caa <__udivmoddi4+0xa2>
 8000e0a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e0e:	0c01      	lsrs	r1, r0, #16
 8000e10:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e14:	b280      	uxth	r0, r0
 8000e16:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	4638      	mov	r0, r7
 8000e1e:	463c      	mov	r4, r7
 8000e20:	46b8      	mov	r8, r7
 8000e22:	46be      	mov	lr, r7
 8000e24:	2620      	movs	r6, #32
 8000e26:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e2a:	eba2 0208 	sub.w	r2, r2, r8
 8000e2e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e32:	e766      	b.n	8000d02 <__udivmoddi4+0xfa>
 8000e34:	4601      	mov	r1, r0
 8000e36:	e718      	b.n	8000c6a <__udivmoddi4+0x62>
 8000e38:	4610      	mov	r0, r2
 8000e3a:	e72c      	b.n	8000c96 <__udivmoddi4+0x8e>
 8000e3c:	f1c6 0220 	rsb	r2, r6, #32
 8000e40:	fa2e f302 	lsr.w	r3, lr, r2
 8000e44:	40b7      	lsls	r7, r6
 8000e46:	40b1      	lsls	r1, r6
 8000e48:	fa20 f202 	lsr.w	r2, r0, r2
 8000e4c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e50:	430a      	orrs	r2, r1
 8000e52:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e56:	b2bc      	uxth	r4, r7
 8000e58:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb08 f904 	mul.w	r9, r8, r4
 8000e66:	40b0      	lsls	r0, r6
 8000e68:	4589      	cmp	r9, r1
 8000e6a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e6e:	b280      	uxth	r0, r0
 8000e70:	d93e      	bls.n	8000ef0 <__udivmoddi4+0x2e8>
 8000e72:	1879      	adds	r1, r7, r1
 8000e74:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e78:	d201      	bcs.n	8000e7e <__udivmoddi4+0x276>
 8000e7a:	4589      	cmp	r9, r1
 8000e7c:	d81f      	bhi.n	8000ebe <__udivmoddi4+0x2b6>
 8000e7e:	eba1 0109 	sub.w	r1, r1, r9
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fb09 f804 	mul.w	r8, r9, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	b292      	uxth	r2, r2
 8000e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e94:	4542      	cmp	r2, r8
 8000e96:	d229      	bcs.n	8000eec <__udivmoddi4+0x2e4>
 8000e98:	18ba      	adds	r2, r7, r2
 8000e9a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e9e:	d2c4      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea0:	4542      	cmp	r2, r8
 8000ea2:	d2c2      	bcs.n	8000e2a <__udivmoddi4+0x222>
 8000ea4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ea8:	443a      	add	r2, r7
 8000eaa:	e7be      	b.n	8000e2a <__udivmoddi4+0x222>
 8000eac:	45f0      	cmp	r8, lr
 8000eae:	d29d      	bcs.n	8000dec <__udivmoddi4+0x1e4>
 8000eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8000eb4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000eb8:	3801      	subs	r0, #1
 8000eba:	46e1      	mov	r9, ip
 8000ebc:	e796      	b.n	8000dec <__udivmoddi4+0x1e4>
 8000ebe:	eba7 0909 	sub.w	r9, r7, r9
 8000ec2:	4449      	add	r1, r9
 8000ec4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ec8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ecc:	fb09 f804 	mul.w	r8, r9, r4
 8000ed0:	e7db      	b.n	8000e8a <__udivmoddi4+0x282>
 8000ed2:	4673      	mov	r3, lr
 8000ed4:	e77f      	b.n	8000dd6 <__udivmoddi4+0x1ce>
 8000ed6:	4650      	mov	r0, sl
 8000ed8:	e766      	b.n	8000da8 <__udivmoddi4+0x1a0>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e6fd      	b.n	8000cda <__udivmoddi4+0xd2>
 8000ede:	443b      	add	r3, r7
 8000ee0:	3a02      	subs	r2, #2
 8000ee2:	e733      	b.n	8000d4c <__udivmoddi4+0x144>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	443b      	add	r3, r7
 8000eea:	e71c      	b.n	8000d26 <__udivmoddi4+0x11e>
 8000eec:	4649      	mov	r1, r9
 8000eee:	e79c      	b.n	8000e2a <__udivmoddi4+0x222>
 8000ef0:	eba1 0109 	sub.w	r1, r1, r9
 8000ef4:	46c4      	mov	ip, r8
 8000ef6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000efa:	fb09 f804 	mul.w	r8, r9, r4
 8000efe:	e7c4      	b.n	8000e8a <__udivmoddi4+0x282>

08000f00 <__aeabi_idiv0>:
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <MLX90640_DumpEE>:
static int IsPixelBad(uint16_t pixel,paramsMLX90640 *params);
static int ValidateFrameData(uint16_t *frameData);
static int ValidateAuxData(uint16_t *auxData);

int MLX90640_DumpEE(uint8_t slaveAddr, uint16_t *eeData)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	6039      	str	r1, [r7, #0]
 8000f0e:	71fb      	strb	r3, [r7, #7]
     return MLX90640_I2CRead(slaveAddr, MLX90640_EEPROM_START_ADDRESS, MLX90640_EEPROM_DUMP_NUM, eeData);
 8000f10:	79f8      	ldrb	r0, [r7, #7]
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	f44f 7250 	mov.w	r2, #832	@ 0x340
 8000f18:	f44f 5110 	mov.w	r1, #9216	@ 0x2400
 8000f1c:	f002 ff0a 	bl	8003d34 <MLX90640_I2CRead>
 8000f20:	4603      	mov	r3, r0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <MLX90640_GetFrameData>:

    return MLX90640_NO_ERROR;
}

int MLX90640_GetFrameData(uint8_t slaveAddr, uint16_t *frameData)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b0a6      	sub	sp, #152	@ 0x98
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	4603      	mov	r3, r0
 8000f32:	6039      	str	r1, [r7, #0]
 8000f34:	71fb      	strb	r3, [r7, #7]
    uint16_t dataReady = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
    uint16_t controlRegister1;
    uint16_t statusRegister;
    int error = 1;
 8000f3c:	2301      	movs	r3, #1
 8000f3e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    uint16_t data[64];
    uint8_t cnt = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95

    while(dataReady == 0)
 8000f48:	e016      	b.n	8000f78 <MLX90640_GetFrameData+0x4e>
    {
        error = MLX90640_I2CRead(slaveAddr, MLX90640_STATUS_REG, 1, &statusRegister);
 8000f4a:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8000f4e:	79f8      	ldrb	r0, [r7, #7]
 8000f50:	2201      	movs	r2, #1
 8000f52:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f56:	f002 feed 	bl	8003d34 <MLX90640_I2CRead>
 8000f5a:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
        if(error != MLX90640_NO_ERROR)
 8000f5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d002      	beq.n	8000f6c <MLX90640_GetFrameData+0x42>
        {
            return error;
 8000f66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000f6a:	e093      	b.n	8001094 <MLX90640_GetFrameData+0x16a>
        }
        //dataReady = statusRegister & 0x0008;
        dataReady = MLX90640_GET_DATA_READY(statusRegister);
 8000f6c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8000f70:	f003 0308 	and.w	r3, r3, #8
 8000f74:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
    while(dataReady == 0)
 8000f78:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d0e4      	beq.n	8000f4a <MLX90640_GetFrameData+0x20>
    }

    error = MLX90640_I2CWrite(slaveAddr, MLX90640_STATUS_REG, MLX90640_INIT_STATUS_VALUE);
 8000f80:	79fb      	ldrb	r3, [r7, #7]
 8000f82:	2230      	movs	r2, #48	@ 0x30
 8000f84:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f002 ff1f 	bl	8003dcc <MLX90640_I2CWrite>
 8000f8e:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if(error == -MLX90640_I2C_NACK_ERROR)
 8000f92:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000f96:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000f9a:	d102      	bne.n	8000fa2 <MLX90640_GetFrameData+0x78>
    {
        return error;
 8000f9c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000fa0:	e078      	b.n	8001094 <MLX90640_GetFrameData+0x16a>
    }

    error = MLX90640_I2CRead(slaveAddr, MLX90640_PIXEL_DATA_START_ADDRESS, MLX90640_PIXEL_NUM, frameData);
 8000fa2:	79f8      	ldrb	r0, [r7, #7]
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000faa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000fae:	f002 fec1 	bl	8003d34 <MLX90640_I2CRead>
 8000fb2:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if(error != MLX90640_NO_ERROR)
 8000fb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <MLX90640_GetFrameData+0x9a>
    {
        return error;
 8000fbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000fc2:	e067      	b.n	8001094 <MLX90640_GetFrameData+0x16a>
    }

    error = MLX90640_I2CRead(slaveAddr, MLX90640_AUX_DATA_START_ADDRESS, MLX90640_AUX_NUM, data);
 8000fc4:	f107 030c 	add.w	r3, r7, #12
 8000fc8:	79f8      	ldrb	r0, [r7, #7]
 8000fca:	2240      	movs	r2, #64	@ 0x40
 8000fcc:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000fd0:	f002 feb0 	bl	8003d34 <MLX90640_I2CRead>
 8000fd4:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if(error != MLX90640_NO_ERROR)
 8000fd8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d002      	beq.n	8000fe6 <MLX90640_GetFrameData+0xbc>
    {
        return error;
 8000fe0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000fe4:	e056      	b.n	8001094 <MLX90640_GetFrameData+0x16a>
    }

    error = MLX90640_I2CRead(slaveAddr, MLX90640_CTRL_REG, 1, &controlRegister1);
 8000fe6:	f107 038e 	add.w	r3, r7, #142	@ 0x8e
 8000fea:	79f8      	ldrb	r0, [r7, #7]
 8000fec:	2201      	movs	r2, #1
 8000fee:	f248 010d 	movw	r1, #32781	@ 0x800d
 8000ff2:	f002 fe9f 	bl	8003d34 <MLX90640_I2CRead>
 8000ff6:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    frameData[832] = controlRegister1;
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8001000:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8001004:	801a      	strh	r2, [r3, #0]
    //frameData[833] = statusRegister & 0x0001;
    frameData[833] = MLX90640_GET_FRAME(statusRegister);
 8001006:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	f203 6382 	addw	r3, r3, #1666	@ 0x682
 8001010:	f002 0201 	and.w	r2, r2, #1
 8001014:	b292      	uxth	r2, r2
 8001016:	801a      	strh	r2, [r3, #0]

    if(error != MLX90640_NO_ERROR)
 8001018:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800101c:	2b00      	cmp	r3, #0
 800101e:	d002      	beq.n	8001026 <MLX90640_GetFrameData+0xfc>
    {
        return error;
 8001020:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001024:	e036      	b.n	8001094 <MLX90640_GetFrameData+0x16a>
    }

    error = ValidateAuxData(data);
 8001026:	f107 030c 	add.w	r3, r7, #12
 800102a:	4618      	mov	r0, r3
 800102c:	f000 f867 	bl	80010fe <ValidateAuxData>
 8001030:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if(error == MLX90640_NO_ERROR)
 8001034:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001038:	2b00      	cmp	r3, #0
 800103a:	d11b      	bne.n	8001074 <MLX90640_GetFrameData+0x14a>
    {
        for(cnt=0; cnt<MLX90640_AUX_NUM; cnt++)
 800103c:	2300      	movs	r3, #0
 800103e:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
 8001042:	e013      	b.n	800106c <MLX90640_GetFrameData+0x142>
        {
            frameData[cnt+MLX90640_PIXEL_NUM] = data[cnt];
 8001044:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8001048:	f897 2095 	ldrb.w	r2, [r7, #149]	@ 0x95
 800104c:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8001050:	0052      	lsls	r2, r2, #1
 8001052:	6839      	ldr	r1, [r7, #0]
 8001054:	440a      	add	r2, r1
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	3398      	adds	r3, #152	@ 0x98
 800105a:	443b      	add	r3, r7
 800105c:	f833 3c8c 	ldrh.w	r3, [r3, #-140]
 8001060:	8013      	strh	r3, [r2, #0]
        for(cnt=0; cnt<MLX90640_AUX_NUM; cnt++)
 8001062:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8001066:	3301      	adds	r3, #1
 8001068:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
 800106c:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8001070:	2b3f      	cmp	r3, #63	@ 0x3f
 8001072:	d9e7      	bls.n	8001044 <MLX90640_GetFrameData+0x11a>
        }
    }

    error = ValidateFrameData(frameData);
 8001074:	6838      	ldr	r0, [r7, #0]
 8001076:	f000 f811 	bl	800109c <ValidateFrameData>
 800107a:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if (error != MLX90640_NO_ERROR)
 800107e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001082:	2b00      	cmp	r3, #0
 8001084:	d002      	beq.n	800108c <MLX90640_GetFrameData+0x162>
    {
        return error;
 8001086:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800108a:	e003      	b.n	8001094 <MLX90640_GetFrameData+0x16a>
    }

    return frameData[833];
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	f203 6382 	addw	r3, r3, #1666	@ 0x682
 8001092:	881b      	ldrh	r3, [r3, #0]
}
 8001094:	4618      	mov	r0, r3
 8001096:	3798      	adds	r7, #152	@ 0x98
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <ValidateFrameData>:

static int ValidateFrameData(uint16_t *frameData)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
    uint8_t line = 0;
 80010a4:	2300      	movs	r3, #0
 80010a6:	73fb      	strb	r3, [r7, #15]

    for(int i=0; i<MLX90640_PIXEL_NUM; i+=MLX90640_LINE_SIZE)
 80010a8:	2300      	movs	r3, #0
 80010aa:	60bb      	str	r3, [r7, #8]
 80010ac:	e01c      	b.n	80010e8 <ValidateFrameData+0x4c>
    {
        if((frameData[i] == 0x7FFF) && (line%2 == frameData[833])) return -MLX90640_FRAME_DATA_ERROR;
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	881b      	ldrh	r3, [r3, #0]
 80010b8:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80010bc:	4293      	cmp	r3, r2
 80010be:	d10d      	bne.n	80010dc <ValidateFrameData+0x40>
 80010c0:	7bfb      	ldrb	r3, [r7, #15]
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f203 6382 	addw	r3, r3, #1666	@ 0x682
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d102      	bne.n	80010dc <ValidateFrameData+0x40>
 80010d6:	f06f 0307 	mvn.w	r3, #7
 80010da:	e00a      	b.n	80010f2 <ValidateFrameData+0x56>
        line = line + 1;
 80010dc:	7bfb      	ldrb	r3, [r7, #15]
 80010de:	3301      	adds	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
    for(int i=0; i<MLX90640_PIXEL_NUM; i+=MLX90640_LINE_SIZE)
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	3320      	adds	r3, #32
 80010e6:	60bb      	str	r3, [r7, #8]
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80010ee:	dbde      	blt.n	80010ae <ValidateFrameData+0x12>
    }

    return MLX90640_NO_ERROR;
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3714      	adds	r7, #20
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <ValidateAuxData>:

static int ValidateAuxData(uint16_t *auxData)
{
 80010fe:	b480      	push	{r7}
 8001100:	b089      	sub	sp, #36	@ 0x24
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]

    if(auxData[0] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	881b      	ldrh	r3, [r3, #0]
 800110a:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800110e:	4293      	cmp	r3, r2
 8001110:	d102      	bne.n	8001118 <ValidateAuxData+0x1a>
 8001112:	f06f 0307 	mvn.w	r3, #7
 8001116:	e07e      	b.n	8001216 <ValidateAuxData+0x118>

    for(int i=8; i<19; i++)
 8001118:	2308      	movs	r3, #8
 800111a:	61fb      	str	r3, [r7, #28]
 800111c:	e00e      	b.n	800113c <ValidateAuxData+0x3e>
    {
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 800111e:	69fb      	ldr	r3, [r7, #28]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	4413      	add	r3, r2
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800112c:	4293      	cmp	r3, r2
 800112e:	d102      	bne.n	8001136 <ValidateAuxData+0x38>
 8001130:	f06f 0307 	mvn.w	r3, #7
 8001134:	e06f      	b.n	8001216 <ValidateAuxData+0x118>
    for(int i=8; i<19; i++)
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	3301      	adds	r3, #1
 800113a:	61fb      	str	r3, [r7, #28]
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	2b12      	cmp	r3, #18
 8001140:	dded      	ble.n	800111e <ValidateAuxData+0x20>
    }

    for(int i=20; i<23; i++)
 8001142:	2314      	movs	r3, #20
 8001144:	61bb      	str	r3, [r7, #24]
 8001146:	e00e      	b.n	8001166 <ValidateAuxData+0x68>
    {
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	005b      	lsls	r3, r3, #1
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	4413      	add	r3, r2
 8001150:	881b      	ldrh	r3, [r3, #0]
 8001152:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001156:	4293      	cmp	r3, r2
 8001158:	d102      	bne.n	8001160 <ValidateAuxData+0x62>
 800115a:	f06f 0307 	mvn.w	r3, #7
 800115e:	e05a      	b.n	8001216 <ValidateAuxData+0x118>
    for(int i=20; i<23; i++)
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	3301      	adds	r3, #1
 8001164:	61bb      	str	r3, [r7, #24]
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	2b16      	cmp	r3, #22
 800116a:	dded      	ble.n	8001148 <ValidateAuxData+0x4a>
    }

    for(int i=24; i<33; i++)
 800116c:	2318      	movs	r3, #24
 800116e:	617b      	str	r3, [r7, #20]
 8001170:	e00e      	b.n	8001190 <ValidateAuxData+0x92>
    {
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	881b      	ldrh	r3, [r3, #0]
 800117c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8001180:	4293      	cmp	r3, r2
 8001182:	d102      	bne.n	800118a <ValidateAuxData+0x8c>
 8001184:	f06f 0307 	mvn.w	r3, #7
 8001188:	e045      	b.n	8001216 <ValidateAuxData+0x118>
    for(int i=24; i<33; i++)
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	3301      	adds	r3, #1
 800118e:	617b      	str	r3, [r7, #20]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	2b20      	cmp	r3, #32
 8001194:	dded      	ble.n	8001172 <ValidateAuxData+0x74>
    }

    for(int i=40; i<51; i++)
 8001196:	2328      	movs	r3, #40	@ 0x28
 8001198:	613b      	str	r3, [r7, #16]
 800119a:	e00e      	b.n	80011ba <ValidateAuxData+0xbc>
    {
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	687a      	ldr	r2, [r7, #4]
 80011a2:	4413      	add	r3, r2
 80011a4:	881b      	ldrh	r3, [r3, #0]
 80011a6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d102      	bne.n	80011b4 <ValidateAuxData+0xb6>
 80011ae:	f06f 0307 	mvn.w	r3, #7
 80011b2:	e030      	b.n	8001216 <ValidateAuxData+0x118>
    for(int i=40; i<51; i++)
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	3301      	adds	r3, #1
 80011b8:	613b      	str	r3, [r7, #16]
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	2b32      	cmp	r3, #50	@ 0x32
 80011be:	dded      	ble.n	800119c <ValidateAuxData+0x9e>
    }

    for(int i=52; i<55; i++)
 80011c0:	2334      	movs	r3, #52	@ 0x34
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	e00e      	b.n	80011e4 <ValidateAuxData+0xe6>
    {
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	687a      	ldr	r2, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	881b      	ldrh	r3, [r3, #0]
 80011d0:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d102      	bne.n	80011de <ValidateAuxData+0xe0>
 80011d8:	f06f 0307 	mvn.w	r3, #7
 80011dc:	e01b      	b.n	8001216 <ValidateAuxData+0x118>
    for(int i=52; i<55; i++)
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	3301      	adds	r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	2b36      	cmp	r3, #54	@ 0x36
 80011e8:	dded      	ble.n	80011c6 <ValidateAuxData+0xc8>
    }

    for(int i=56; i<64; i++)
 80011ea:	2338      	movs	r3, #56	@ 0x38
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	e00e      	b.n	800120e <ValidateAuxData+0x110>
    {
        if(auxData[i] == 0x7FFF) return -MLX90640_FRAME_DATA_ERROR;
 80011f0:	68bb      	ldr	r3, [r7, #8]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	4413      	add	r3, r2
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 80011fe:	4293      	cmp	r3, r2
 8001200:	d102      	bne.n	8001208 <ValidateAuxData+0x10a>
 8001202:	f06f 0307 	mvn.w	r3, #7
 8001206:	e006      	b.n	8001216 <ValidateAuxData+0x118>
    for(int i=56; i<64; i++)
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	3301      	adds	r3, #1
 800120c:	60bb      	str	r3, [r7, #8]
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	2b3f      	cmp	r3, #63	@ 0x3f
 8001212:	dded      	ble.n	80011f0 <ValidateAuxData+0xf2>
    }

    return MLX90640_NO_ERROR;
 8001214:	2300      	movs	r3, #0

}
 8001216:	4618      	mov	r0, r3
 8001218:	3724      	adds	r7, #36	@ 0x24
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <MLX90640_ExtractParameters>:

int MLX90640_ExtractParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	b084      	sub	sp, #16
 8001226:	af00      	add	r7, sp, #0
 8001228:	6078      	str	r0, [r7, #4]
 800122a:	6039      	str	r1, [r7, #0]
    int error = 0;
 800122c:	2300      	movs	r3, #0
 800122e:	60fb      	str	r3, [r7, #12]

    ExtractVDDParameters(eeData, mlx90640);
 8001230:	6839      	ldr	r1, [r7, #0]
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f000 fe80 	bl	8001f38 <ExtractVDDParameters>
    ExtractPTATParameters(eeData, mlx90640);
 8001238:	6839      	ldr	r1, [r7, #0]
 800123a:	6878      	ldr	r0, [r7, #4]
 800123c:	f000 fea8 	bl	8001f90 <ExtractPTATParameters>
    ExtractGainParameters(eeData, mlx90640);
 8001240:	6839      	ldr	r1, [r7, #0]
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f000 ff30 	bl	80020a8 <ExtractGainParameters>
    ExtractTgcParameters(eeData, mlx90640);
 8001248:	6839      	ldr	r1, [r7, #0]
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f000 ff3e 	bl	80020cc <ExtractTgcParameters>
    ExtractResolutionParameters(eeData, mlx90640);
 8001250:	6839      	ldr	r1, [r7, #0]
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f000 ff56 	bl	8002104 <ExtractResolutionParameters>
    ExtractKsTaParameters(eeData, mlx90640);
 8001258:	6839      	ldr	r1, [r7, #0]
 800125a:	6878      	ldr	r0, [r7, #4]
 800125c:	f000 ff6a 	bl	8002134 <ExtractKsTaParameters>
    ExtractKsToParameters(eeData, mlx90640);
 8001260:	6839      	ldr	r1, [r7, #0]
 8001262:	6878      	ldr	r0, [r7, #4]
 8001264:	f000 ff84 	bl	8002170 <ExtractKsToParameters>
    ExtractCPParameters(eeData, mlx90640);
 8001268:	6839      	ldr	r1, [r7, #0]
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f002 fa50 	bl	8003710 <ExtractCPParameters>
    ExtractAlphaParameters(eeData, mlx90640);
 8001270:	6839      	ldr	r1, [r7, #0]
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f001 f838 	bl	80022e8 <ExtractAlphaParameters>
    ExtractOffsetParameters(eeData, mlx90640);
 8001278:	6839      	ldr	r1, [r7, #0]
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f001 fbbc 	bl	80029f8 <ExtractOffsetParameters>
    ExtractKtaPixelParameters(eeData, mlx90640);
 8001280:	6839      	ldr	r1, [r7, #0]
 8001282:	6878      	ldr	r0, [r7, #4]
 8001284:	f001 fdf4 	bl	8002e70 <ExtractKtaPixelParameters>
    ExtractKvPixelParameters(eeData, mlx90640);
 8001288:	6839      	ldr	r1, [r7, #0]
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f002 f838 	bl	8003300 <ExtractKvPixelParameters>
    ExtractCILCParameters(eeData, mlx90640);
 8001290:	6839      	ldr	r1, [r7, #0]
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f002 fb78 	bl	8003988 <ExtractCILCParameters>
    error = ExtractDeviatingPixels(eeData, mlx90640);
 8001298:	6839      	ldr	r1, [r7, #0]
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f002 fc14 	bl	8003ac8 <ExtractDeviatingPixels>
 80012a0:	60f8      	str	r0, [r7, #12]

    return error;
 80012a2:	68fb      	ldr	r3, [r7, #12]

}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3710      	adds	r7, #16
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <MLX90640_SetChessMode>:
}

//------------------------------------------------------------------------------

int MLX90640_SetChessMode(uint8_t slaveAddr)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
    uint16_t controlRegister1;
    uint16_t value;
    int error;

    error = MLX90640_I2CRead(slaveAddr, MLX90640_CTRL_REG, 1, &controlRegister1);
 80012b6:	f107 0308 	add.w	r3, r7, #8
 80012ba:	79f8      	ldrb	r0, [r7, #7]
 80012bc:	2201      	movs	r2, #1
 80012be:	f248 010d 	movw	r1, #32781	@ 0x800d
 80012c2:	f002 fd37 	bl	8003d34 <MLX90640_I2CRead>
 80012c6:	60f8      	str	r0, [r7, #12]

    if(error == 0)
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d10b      	bne.n	80012e6 <MLX90640_SetChessMode+0x3a>
    {
        value = (controlRegister1 | MLX90640_CTRL_MEAS_MODE_MASK);
 80012ce:	893b      	ldrh	r3, [r7, #8]
 80012d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012d4:	817b      	strh	r3, [r7, #10]
        error = MLX90640_I2CWrite(slaveAddr, MLX90640_CTRL_REG, value);
 80012d6:	897a      	ldrh	r2, [r7, #10]
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	f248 010d 	movw	r1, #32781	@ 0x800d
 80012de:	4618      	mov	r0, r3
 80012e0:	f002 fd74 	bl	8003dcc <MLX90640_I2CWrite>
 80012e4:	60f8      	str	r0, [r7, #12]
    }

    return error;
 80012e6:	68fb      	ldr	r3, [r7, #12]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <MLX90640_CalculateTo>:
}

//------------------------------------------------------------------------------

void MLX90640_CalculateTo(uint16_t *frameData, const paramsMLX90640 *params, float emissivity, float tr, float *result)
{
 80012f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012f4:	b0a0      	sub	sp, #128	@ 0x80
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6178      	str	r0, [r7, #20]
 80012fa:	6139      	str	r1, [r7, #16]
 80012fc:	ed87 0a03 	vstr	s0, [r7, #12]
 8001300:	edc7 0a02 	vstr	s1, [r7, #8]
 8001304:	607a      	str	r2, [r7, #4]
    float kvScale;
    float alphaScale;
    float kta;
    float kv;

    subPage = frameData[833];
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	f8b3 3682 	ldrh.w	r3, [r3, #1666]	@ 0x682
 800130c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
    vdd = MLX90640_GetVdd(frameData, params);
 8001310:	6939      	ldr	r1, [r7, #16]
 8001312:	6978      	ldr	r0, [r7, #20]
 8001314:	f000 fd04 	bl	8001d20 <MLX90640_GetVdd>
 8001318:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c
    ta = MLX90640_GetTa(frameData, params);
 800131c:	6939      	ldr	r1, [r7, #16]
 800131e:	6978      	ldr	r0, [r7, #20]
 8001320:	f000 fd76 	bl	8001e10 <MLX90640_GetTa>
 8001324:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68

    ta4 = (ta + 273.15);
 8001328:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800132a:	f7ff f8b5 	bl	8000498 <__aeabi_f2d>
 800132e:	a3e6      	add	r3, pc, #920	@ (adr r3, 80016c8 <MLX90640_CalculateTo+0x3d8>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7fe ff52 	bl	80001dc <__adddf3>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f7ff fbfa 	bl	8000b38 <__aeabi_d2f>
 8001344:	4603      	mov	r3, r0
 8001346:	667b      	str	r3, [r7, #100]	@ 0x64
    ta4 = ta4 * ta4;
 8001348:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800134c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001350:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    ta4 = ta4 * ta4;
 8001354:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001358:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800135c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    tr4 = (tr + 273.15);
 8001360:	68b8      	ldr	r0, [r7, #8]
 8001362:	f7ff f899 	bl	8000498 <__aeabi_f2d>
 8001366:	a3d8      	add	r3, pc, #864	@ (adr r3, 80016c8 <MLX90640_CalculateTo+0x3d8>)
 8001368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136c:	f7fe ff36 	bl	80001dc <__adddf3>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4610      	mov	r0, r2
 8001376:	4619      	mov	r1, r3
 8001378:	f7ff fbde 	bl	8000b38 <__aeabi_d2f>
 800137c:	4603      	mov	r3, r0
 800137e:	663b      	str	r3, [r7, #96]	@ 0x60
    tr4 = tr4 * tr4;
 8001380:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001384:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001388:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    tr4 = tr4 * tr4;
 800138c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001390:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001394:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    taTr = tr4 - (tr4-ta4)/emissivity;
 8001398:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 800139c:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80013a0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80013a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013ac:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 80013b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013b4:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

    ktaScale = POW2(params->ktaScale);
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	f893 3f4c 	ldrb.w	r3, [r3, #3916]	@ 0xf4c
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff f848 	bl	8000454 <__aeabi_ui2d>
 80013c4:	4602      	mov	r2, r0
 80013c6:	460b      	mov	r3, r1
 80013c8:	ec43 2b11 	vmov	d1, r2, r3
 80013cc:	ed9f 0bb8 	vldr	d0, [pc, #736]	@ 80016b0 <MLX90640_CalculateTo+0x3c0>
 80013d0:	f008 fc9a 	bl	8009d08 <pow>
 80013d4:	ec53 2b10 	vmov	r2, r3, d0
 80013d8:	4610      	mov	r0, r2
 80013da:	4619      	mov	r1, r3
 80013dc:	f7ff fbac 	bl	8000b38 <__aeabi_d2f>
 80013e0:	4603      	mov	r3, r0
 80013e2:	65bb      	str	r3, [r7, #88]	@ 0x58
    kvScale = POW2(params->kvScale);
 80013e4:	693b      	ldr	r3, [r7, #16]
 80013e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013ea:	f893 324d 	ldrb.w	r3, [r3, #589]	@ 0x24d
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f830 	bl	8000454 <__aeabi_ui2d>
 80013f4:	4602      	mov	r2, r0
 80013f6:	460b      	mov	r3, r1
 80013f8:	ec43 2b11 	vmov	d1, r2, r3
 80013fc:	ed9f 0bac 	vldr	d0, [pc, #688]	@ 80016b0 <MLX90640_CalculateTo+0x3c0>
 8001400:	f008 fc82 	bl	8009d08 <pow>
 8001404:	ec53 2b10 	vmov	r2, r3, d0
 8001408:	4610      	mov	r0, r2
 800140a:	4619      	mov	r1, r3
 800140c:	f7ff fb94 	bl	8000b38 <__aeabi_d2f>
 8001410:	4603      	mov	r3, r0
 8001412:	657b      	str	r3, [r7, #84]	@ 0x54
    alphaScale = POW2(params->alphaScale);
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	f893 364a 	ldrb.w	r3, [r3, #1610]	@ 0x64a
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff f81a 	bl	8000454 <__aeabi_ui2d>
 8001420:	4602      	mov	r2, r0
 8001422:	460b      	mov	r3, r1
 8001424:	ec43 2b11 	vmov	d1, r2, r3
 8001428:	ed9f 0ba1 	vldr	d0, [pc, #644]	@ 80016b0 <MLX90640_CalculateTo+0x3c0>
 800142c:	f008 fc6c 	bl	8009d08 <pow>
 8001430:	ec53 2b10 	vmov	r2, r3, d0
 8001434:	4610      	mov	r0, r2
 8001436:	4619      	mov	r1, r3
 8001438:	f7ff fb7e 	bl	8000b38 <__aeabi_d2f>
 800143c:	4603      	mov	r3, r0
 800143e:	653b      	str	r3, [r7, #80]	@ 0x50

    alphaCorrR[0] = 1 / (1 + params->ksTo[0] * 40);
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001446:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80016c0 <MLX90640_CalculateTo+0x3d0>
 800144a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800144e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001452:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001456:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800145a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800145e:	edc7 7a07 	vstr	s15, [r7, #28]
    alphaCorrR[1] = 1 ;
 8001462:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001466:	623b      	str	r3, [r7, #32]
    alphaCorrR[2] = (1 + params->ksTo[1] * params->ct[2]);
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800147c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001480:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001484:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001488:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    alphaCorrR[3] = alphaCorrR[2] * (1 + params->ksTo[2] * (params->ct[3] - params->ct[2]));
 800148c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 800149c:	461a      	mov	r2, r3
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	ee07 3a90 	vmov	s15, r3
 80014aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80014b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80014ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014be:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

//------------------------- Gain calculation -----------------------------------

    gain = (float)params->gainEE / (int16_t)frameData[778];
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80014c8:	ee07 3a90 	vmov	s15, r3
 80014cc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	f203 6314 	addw	r3, r3, #1556	@ 0x614
 80014d6:	881b      	ldrh	r3, [r3, #0]
 80014d8:	b21b      	sxth	r3, r3
 80014da:	ee07 3a90 	vmov	s15, r3
 80014de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014e6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

//------------------------- To calculation -------------------------------------
    mode = (frameData[832] & MLX90640_CTRL_MEAS_MODE_MASK) >> 5;
 80014ea:	697b      	ldr	r3, [r7, #20]
 80014ec:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	095b      	lsrs	r3, r3, #5
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80014fa:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    irDataCP[0] = (int16_t)frameData[776] * gain;
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	f503 63c2 	add.w	r3, r3, #1552	@ 0x610
 8001504:	881b      	ldrh	r3, [r3, #0]
 8001506:	b21b      	sxth	r3, r3
 8001508:	ee07 3a90 	vmov	s15, r3
 800150c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001510:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001514:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001518:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    irDataCP[1] = (int16_t)frameData[808] * gain;
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	f503 63ca 	add.w	r3, r3, #1616	@ 0x650
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	b21b      	sxth	r3, r3
 8001526:	ee07 3a90 	vmov	s15, r3
 800152a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800152e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8001532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001536:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    irDataCP[0] = irDataCP[0] - params->cpOffset[0] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
 800153a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800153c:	4618      	mov	r0, r3
 800153e:	f7fe ffab 	bl	8000498 <__aeabi_f2d>
 8001542:	4604      	mov	r4, r0
 8001544:	460d      	mov	r5, r1
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800154c:	f9b3 3258 	ldrsh.w	r3, [r3, #600]	@ 0x258
 8001550:	ee07 3a90 	vmov	s15, r3
 8001554:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	edd3 6a08 	vldr	s13, [r3, #32]
 800155e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001562:	eeb3 6a09 	vmov.f32	s12, #57	@ 0x41c80000  25.0
 8001566:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800156a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800156e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001572:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001576:	ee67 7a27 	vmul.f32	s15, s14, s15
 800157a:	ee17 0a90 	vmov	r0, s15
 800157e:	f7fe ff8b 	bl	8000498 <__aeabi_f2d>
 8001582:	4680      	mov	r8, r0
 8001584:	4689      	mov	r9, r1
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	4618      	mov	r0, r3
 800158c:	f7fe ff84 	bl	8000498 <__aeabi_f2d>
 8001590:	4682      	mov	sl, r0
 8001592:	468b      	mov	fp, r1
 8001594:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001596:	f7fe ff7f 	bl	8000498 <__aeabi_f2d>
 800159a:	a347      	add	r3, pc, #284	@ (adr r3, 80016b8 <MLX90640_CalculateTo+0x3c8>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7fe fe1a 	bl	80001d8 <__aeabi_dsub>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	4650      	mov	r0, sl
 80015aa:	4659      	mov	r1, fp
 80015ac:	f7fe ffcc 	bl	8000548 <__aeabi_dmul>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4610      	mov	r0, r2
 80015b6:	4619      	mov	r1, r3
 80015b8:	f04f 0200 	mov.w	r2, #0
 80015bc:	4b41      	ldr	r3, [pc, #260]	@ (80016c4 <MLX90640_CalculateTo+0x3d4>)
 80015be:	f7fe fe0d 	bl	80001dc <__adddf3>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4640      	mov	r0, r8
 80015c8:	4649      	mov	r1, r9
 80015ca:	f7fe ffbd 	bl	8000548 <__aeabi_dmul>
 80015ce:	4602      	mov	r2, r0
 80015d0:	460b      	mov	r3, r1
 80015d2:	4620      	mov	r0, r4
 80015d4:	4629      	mov	r1, r5
 80015d6:	f7fe fdff 	bl	80001d8 <__aeabi_dsub>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4610      	mov	r0, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	f7ff faa9 	bl	8000b38 <__aeabi_d2f>
 80015e6:	4603      	mov	r3, r0
 80015e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if( mode ==  params->calibrationModeEE)
 80015ea:	693b      	ldr	r3, [r7, #16]
 80015ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80015f0:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 80015f4:	429a      	cmp	r2, r3
 80015f6:	d16b      	bne.n	80016d0 <MLX90640_CalculateTo+0x3e0>
    {
        irDataCP[1] = irDataCP[1] - params->cpOffset[1] * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
 80015f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ff4c 	bl	8000498 <__aeabi_f2d>
 8001600:	4604      	mov	r4, r0
 8001602:	460d      	mov	r5, r1
 8001604:	693b      	ldr	r3, [r7, #16]
 8001606:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800160a:	f9b3 325a 	ldrsh.w	r3, [r3, #602]	@ 0x25a
 800160e:	ee07 3a90 	vmov	s15, r3
 8001612:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	edd3 6a08 	vldr	s13, [r3, #32]
 800161c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001620:	eeb3 6a09 	vmov.f32	s12, #57	@ 0x41c80000  25.0
 8001624:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8001628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001630:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001638:	ee17 0a90 	vmov	r0, s15
 800163c:	f7fe ff2c 	bl	8000498 <__aeabi_f2d>
 8001640:	4680      	mov	r8, r0
 8001642:	4689      	mov	r9, r1
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	69db      	ldr	r3, [r3, #28]
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff25 	bl	8000498 <__aeabi_f2d>
 800164e:	4682      	mov	sl, r0
 8001650:	468b      	mov	fp, r1
 8001652:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001654:	f7fe ff20 	bl	8000498 <__aeabi_f2d>
 8001658:	a317      	add	r3, pc, #92	@ (adr r3, 80016b8 <MLX90640_CalculateTo+0x3c8>)
 800165a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165e:	f7fe fdbb 	bl	80001d8 <__aeabi_dsub>
 8001662:	4602      	mov	r2, r0
 8001664:	460b      	mov	r3, r1
 8001666:	4650      	mov	r0, sl
 8001668:	4659      	mov	r1, fp
 800166a:	f7fe ff6d 	bl	8000548 <__aeabi_dmul>
 800166e:	4602      	mov	r2, r0
 8001670:	460b      	mov	r3, r1
 8001672:	4610      	mov	r0, r2
 8001674:	4619      	mov	r1, r3
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	4b12      	ldr	r3, [pc, #72]	@ (80016c4 <MLX90640_CalculateTo+0x3d4>)
 800167c:	f7fe fdae 	bl	80001dc <__adddf3>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	4640      	mov	r0, r8
 8001686:	4649      	mov	r1, r9
 8001688:	f7fe ff5e 	bl	8000548 <__aeabi_dmul>
 800168c:	4602      	mov	r2, r0
 800168e:	460b      	mov	r3, r1
 8001690:	4620      	mov	r0, r4
 8001692:	4629      	mov	r1, r5
 8001694:	f7fe fda0 	bl	80001d8 <__aeabi_dsub>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4610      	mov	r0, r2
 800169e:	4619      	mov	r1, r3
 80016a0:	f7ff fa4a 	bl	8000b38 <__aeabi_d2f>
 80016a4:	4603      	mov	r3, r0
 80016a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80016a8:	e071      	b.n	800178e <MLX90640_CalculateTo+0x49e>
 80016aa:	bf00      	nop
 80016ac:	f3af 8000 	nop.w
 80016b0:	00000000 	.word	0x00000000
 80016b4:	40000000 	.word	0x40000000
 80016b8:	66666666 	.word	0x66666666
 80016bc:	400a6666 	.word	0x400a6666
 80016c0:	42200000 	.word	0x42200000
 80016c4:	3ff00000 	.word	0x3ff00000
 80016c8:	66666666 	.word	0x66666666
 80016cc:	40711266 	.word	0x40711266
    }
    else
    {
      irDataCP[1] = irDataCP[1] - (params->cpOffset[1] + params->ilChessC[0]) * (1 + params->cpKta * (ta - 25)) * (1 + params->cpKv * (vdd - 3.3));
 80016d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7fe fee0 	bl	8000498 <__aeabi_f2d>
 80016d8:	4604      	mov	r4, r0
 80016da:	460d      	mov	r5, r1
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016e2:	f9b3 325a 	ldrsh.w	r3, [r3, #602]	@ 0x25a
 80016e6:	ee07 3a90 	vmov	s15, r3
 80016ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016f4:	edd3 7a97 	vldr	s15, [r3, #604]	@ 0x25c
 80016f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	edd3 6a08 	vldr	s13, [r3, #32]
 8001702:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001706:	eeb3 6a09 	vmov.f32	s12, #57	@ 0x41c80000  25.0
 800170a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800170e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001712:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800171a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171e:	ee17 0a90 	vmov	r0, s15
 8001722:	f7fe feb9 	bl	8000498 <__aeabi_f2d>
 8001726:	4680      	mov	r8, r0
 8001728:	4689      	mov	r9, r1
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe feb2 	bl	8000498 <__aeabi_f2d>
 8001734:	4682      	mov	sl, r0
 8001736:	468b      	mov	fp, r1
 8001738:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800173a:	f7fe fead 	bl	8000498 <__aeabi_f2d>
 800173e:	a33e      	add	r3, pc, #248	@ (adr r3, 8001838 <MLX90640_CalculateTo+0x548>)
 8001740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001744:	f7fe fd48 	bl	80001d8 <__aeabi_dsub>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	4650      	mov	r0, sl
 800174e:	4659      	mov	r1, fp
 8001750:	f7fe fefa 	bl	8000548 <__aeabi_dmul>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4610      	mov	r0, r2
 800175a:	4619      	mov	r1, r3
 800175c:	f04f 0200 	mov.w	r2, #0
 8001760:	4b37      	ldr	r3, [pc, #220]	@ (8001840 <MLX90640_CalculateTo+0x550>)
 8001762:	f7fe fd3b 	bl	80001dc <__adddf3>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4640      	mov	r0, r8
 800176c:	4649      	mov	r1, r9
 800176e:	f7fe feeb 	bl	8000548 <__aeabi_dmul>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4620      	mov	r0, r4
 8001778:	4629      	mov	r1, r5
 800177a:	f7fe fd2d 	bl	80001d8 <__aeabi_dsub>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	f7ff f9d7 	bl	8000b38 <__aeabi_d2f>
 800178a:	4603      	mov	r3, r0
 800178c:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 800178e:	2300      	movs	r3, #0
 8001790:	677b      	str	r3, [r7, #116]	@ 0x74
 8001792:	e2b5      	b.n	8001d00 <MLX90640_CalculateTo+0xa10>
    {
        ilPattern = pixelNumber / 32 - (pixelNumber / 64) * 2;
 8001794:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001796:	2b00      	cmp	r3, #0
 8001798:	da00      	bge.n	800179c <MLX90640_CalculateTo+0x4ac>
 800179a:	331f      	adds	r3, #31
 800179c:	115b      	asrs	r3, r3, #5
 800179e:	b2da      	uxtb	r2, r3
 80017a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	da00      	bge.n	80017a8 <MLX90640_CalculateTo+0x4b8>
 80017a6:	333f      	adds	r3, #63	@ 0x3f
 80017a8:	119b      	asrs	r3, r3, #6
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	b2db      	uxtb	r3, r3
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
        chessPattern = ilPattern ^ (pixelNumber - (pixelNumber/2)*2);
 80017b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	f003 0301 	and.w	r3, r3, #1
 80017c0:	bfb8      	it	lt
 80017c2:	425b      	neglt	r3, r3
 80017c4:	b25a      	sxtb	r2, r3
 80017c6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80017ca:	4053      	eors	r3, r2
 80017cc:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
        conversionPattern = ((pixelNumber + 2) / 4 - (pixelNumber + 3) / 4 + (pixelNumber + 1) / 4 - pixelNumber / 4) * (1 - 2 * ilPattern);
 80017d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017d2:	3302      	adds	r3, #2
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	da00      	bge.n	80017da <MLX90640_CalculateTo+0x4ea>
 80017d8:	3303      	adds	r3, #3
 80017da:	109b      	asrs	r3, r3, #2
 80017dc:	461a      	mov	r2, r3
 80017de:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017e0:	3303      	adds	r3, #3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	da00      	bge.n	80017e8 <MLX90640_CalculateTo+0x4f8>
 80017e6:	3303      	adds	r3, #3
 80017e8:	109b      	asrs	r3, r3, #2
 80017ea:	425b      	negs	r3, r3
 80017ec:	441a      	add	r2, r3
 80017ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017f0:	3301      	adds	r3, #1
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	da00      	bge.n	80017f8 <MLX90640_CalculateTo+0x508>
 80017f6:	3303      	adds	r3, #3
 80017f8:	109b      	asrs	r3, r3, #2
 80017fa:	441a      	add	r2, r3
 80017fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017fe:	2b00      	cmp	r3, #0
 8001800:	da00      	bge.n	8001804 <MLX90640_CalculateTo+0x514>
 8001802:	3303      	adds	r3, #3
 8001804:	109b      	asrs	r3, r3, #2
 8001806:	425b      	negs	r3, r3
 8001808:	4413      	add	r3, r2
 800180a:	b2da      	uxtb	r2, r3
 800180c:	f997 304a 	ldrsb.w	r3, [r7, #74]	@ 0x4a
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	f1c3 0301 	rsb	r3, r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	fb12 f303 	smulbb	r3, r2, r3
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

        if(mode == 0)
 8001822:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001826:	2b00      	cmp	r3, #0
 8001828:	d10c      	bne.n	8001844 <MLX90640_CalculateTo+0x554>
        {
          pattern = ilPattern;
 800182a:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800182e:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
 8001832:	e00b      	b.n	800184c <MLX90640_CalculateTo+0x55c>
 8001834:	f3af 8000 	nop.w
 8001838:	66666666 	.word	0x66666666
 800183c:	400a6666 	.word	0x400a6666
 8001840:	3ff00000 	.word	0x3ff00000
        }
        else
        {
          pattern = chessPattern;
 8001844:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001848:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        }

        if(pattern == frameData[833])
 800184c:	f997 307b 	ldrsb.w	r3, [r7, #123]	@ 0x7b
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	f202 6282 	addw	r2, r2, #1666	@ 0x682
 8001856:	8812      	ldrh	r2, [r2, #0]
 8001858:	4293      	cmp	r3, r2
 800185a:	f040 824e 	bne.w	8001cfa <MLX90640_CalculateTo+0xa0a>
        {
            irData = (int16_t)frameData[pixelNumber] * gain;
 800185e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	4413      	add	r3, r2
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	b21b      	sxth	r3, r3
 800186a:	ee07 3a90 	vmov	s15, r3
 800186e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001872:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001876:	ee67 7a27 	vmul.f32	s15, s14, s15
 800187a:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c

            kta = params->kta[pixelNumber]/ktaScale;
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001882:	4413      	add	r3, r2
 8001884:	f603 434c 	addw	r3, r3, #3148	@ 0xc4c
 8001888:	f993 3000 	ldrsb.w	r3, [r3]
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001894:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8001898:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800189c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
            kv = params->kv[pixelNumber]/kvScale;
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80018a4:	4413      	add	r3, r2
 80018a6:	f603 734d 	addw	r3, r3, #3917	@ 0xf4d
 80018aa:	f993 3000 	ldrsb.w	r3, [r3]
 80018ae:	ee07 3a90 	vmov	s15, r3
 80018b2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018b6:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 80018ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018be:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
            irData = irData - params->offset[pixelNumber]*(1 + kta*(ta - 25))*(1 + kv*(vdd - 3.3));
 80018c2:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 80018c4:	f7fe fde8 	bl	8000498 <__aeabi_f2d>
 80018c8:	4604      	mov	r4, r0
 80018ca:	460d      	mov	r5, r1
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80018d0:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 80018d4:	005b      	lsls	r3, r3, #1
 80018d6:	4413      	add	r3, r2
 80018d8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80018dc:	ee07 3a90 	vmov	s15, r3
 80018e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018e4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80018e8:	eef3 6a09 	vmov.f32	s13, #57	@ 0x41c80000  25.0
 80018ec:	ee77 6ae6 	vsub.f32	s13, s15, s13
 80018f0:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80018f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001900:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001904:	ee17 0a90 	vmov	r0, s15
 8001908:	f7fe fdc6 	bl	8000498 <__aeabi_f2d>
 800190c:	4680      	mov	r8, r0
 800190e:	4689      	mov	r9, r1
 8001910:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8001912:	f7fe fdc1 	bl	8000498 <__aeabi_f2d>
 8001916:	4682      	mov	sl, r0
 8001918:	468b      	mov	fp, r1
 800191a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800191c:	f7fe fdbc 	bl	8000498 <__aeabi_f2d>
 8001920:	a3c4      	add	r3, pc, #784	@ (adr r3, 8001c34 <MLX90640_CalculateTo+0x944>)
 8001922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001926:	f7fe fc57 	bl	80001d8 <__aeabi_dsub>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	4650      	mov	r0, sl
 8001930:	4659      	mov	r1, fp
 8001932:	f7fe fe09 	bl	8000548 <__aeabi_dmul>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	4bbb      	ldr	r3, [pc, #748]	@ (8001c30 <MLX90640_CalculateTo+0x940>)
 8001944:	f7fe fc4a 	bl	80001dc <__adddf3>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4640      	mov	r0, r8
 800194e:	4649      	mov	r1, r9
 8001950:	f7fe fdfa 	bl	8000548 <__aeabi_dmul>
 8001954:	4602      	mov	r2, r0
 8001956:	460b      	mov	r3, r1
 8001958:	4620      	mov	r0, r4
 800195a:	4629      	mov	r1, r5
 800195c:	f7fe fc3c 	bl	80001d8 <__aeabi_dsub>
 8001960:	4602      	mov	r2, r0
 8001962:	460b      	mov	r3, r1
 8001964:	4610      	mov	r0, r2
 8001966:	4619      	mov	r1, r3
 8001968:	f7ff f8e6 	bl	8000b38 <__aeabi_d2f>
 800196c:	4603      	mov	r3, r0
 800196e:	67fb      	str	r3, [r7, #124]	@ 0x7c

            if(mode !=  params->calibrationModeEE)
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001976:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800197a:	429a      	cmp	r2, r3
 800197c:	d023      	beq.n	80019c6 <MLX90640_CalculateTo+0x6d6>
            {
              irData = irData + params->ilChessC[2] * (2 * ilPattern - 1) - params->ilChessC[1] * conversionPattern;
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001984:	ed93 7a99 	vldr	s14, [r3, #612]	@ 0x264
 8001988:	f997 304a 	ldrsb.w	r3, [r7, #74]	@ 0x4a
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	3b01      	subs	r3, #1
 8001990:	ee07 3a90 	vmov	s15, r3
 8001994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800199c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80019a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80019aa:	edd3 6a98 	vldr	s13, [r3, #608]	@ 0x260
 80019ae:	f997 3048 	ldrsb.w	r3, [r7, #72]	@ 0x48
 80019b2:	ee07 3a90 	vmov	s15, r3
 80019b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019c2:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
            }

            irData = irData - params->tgc * irDataCP[subPage];
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	ed93 7a06 	vldr	s14, [r3, #24]
 80019cc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 80019d0:	009b      	lsls	r3, r3, #2
 80019d2:	3380      	adds	r3, #128	@ 0x80
 80019d4:	443b      	add	r3, r7
 80019d6:	3b54      	subs	r3, #84	@ 0x54
 80019d8:	edd3 7a00 	vldr	s15, [r3]
 80019dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e0:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 80019e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019e8:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
            irData = irData / emissivity;
 80019ec:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 80019f0:	ed97 7a03 	vldr	s14, [r7, #12]
 80019f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019f8:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c

            alphaCompensated = SCALEALPHA*alphaScale/params->alpha[pixelNumber];
 80019fc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80019fe:	f7fe fd4b 	bl	8000498 <__aeabi_f2d>
 8001a02:	a387      	add	r3, pc, #540	@ (adr r3, 8001c20 <MLX90640_CalculateTo+0x930>)
 8001a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a08:	f7fe fd9e 	bl	8000548 <__aeabi_dmul>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4614      	mov	r4, r2
 8001a12:	461d      	mov	r5, r3
 8001a14:	693a      	ldr	r2, [r7, #16]
 8001a16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001a18:	3324      	adds	r3, #36	@ 0x24
 8001a1a:	005b      	lsls	r3, r3, #1
 8001a1c:	4413      	add	r3, r2
 8001a1e:	885b      	ldrh	r3, [r3, #2]
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7fe fd27 	bl	8000474 <__aeabi_i2d>
 8001a26:	4602      	mov	r2, r0
 8001a28:	460b      	mov	r3, r1
 8001a2a:	4620      	mov	r0, r4
 8001a2c:	4629      	mov	r1, r5
 8001a2e:	f7fe feb5 	bl	800079c <__aeabi_ddiv>
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	4610      	mov	r0, r2
 8001a38:	4619      	mov	r1, r3
 8001a3a:	f7ff f87d 	bl	8000b38 <__aeabi_d2f>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
            alphaCompensated = alphaCompensated*(1 + params->KsTa * (ta - 25));
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001a48:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8001a4c:	eef3 6a09 	vmov.f32	s13, #57	@ 0x41c80000  25.0
 8001a50:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001a5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a60:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a68:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

            Sx = alphaCompensated * alphaCompensated * alphaCompensated * (irData + alphaCompensated * taTr);
 8001a6c:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001a70:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001a74:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001a78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a7c:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8001a80:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001a84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a88:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001a8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a94:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
            Sx = sqrt(sqrt(Sx)) * params->ksTo[1];
 8001a98:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001a9a:	f7fe fcfd 	bl	8000498 <__aeabi_f2d>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	ec43 2b10 	vmov	d0, r2, r3
 8001aa6:	f008 f99f 	bl	8009de8 <sqrt>
 8001aaa:	eeb0 7a40 	vmov.f32	s14, s0
 8001aae:	eef0 7a60 	vmov.f32	s15, s1
 8001ab2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ab6:	eef0 0a67 	vmov.f32	s1, s15
 8001aba:	f008 f995 	bl	8009de8 <sqrt>
 8001abe:	ec55 4b10 	vmov	r4, r5, d0
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7fe fce6 	bl	8000498 <__aeabi_f2d>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	4629      	mov	r1, r5
 8001ad4:	f7fe fd38 	bl	8000548 <__aeabi_dmul>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4610      	mov	r0, r2
 8001ade:	4619      	mov	r1, r3
 8001ae0:	f7ff f82a 	bl	8000b38 <__aeabi_d2f>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	63bb      	str	r3, [r7, #56]	@ 0x38

            To = sqrt(sqrt(irData/(alphaCompensated * (1 - params->ksTo[1] * 273.15) + Sx) + taTr)) - 273.15;
 8001ae8:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8001aea:	f7fe fcd5 	bl	8000498 <__aeabi_f2d>
 8001aee:	4604      	mov	r4, r0
 8001af0:	460d      	mov	r5, r1
 8001af2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001af4:	f7fe fcd0 	bl	8000498 <__aeabi_f2d>
 8001af8:	4680      	mov	r8, r0
 8001afa:	4689      	mov	r9, r1
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fcc9 	bl	8000498 <__aeabi_f2d>
 8001b06:	a348      	add	r3, pc, #288	@ (adr r3, 8001c28 <MLX90640_CalculateTo+0x938>)
 8001b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0c:	f7fe fd1c 	bl	8000548 <__aeabi_dmul>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	f04f 0000 	mov.w	r0, #0
 8001b18:	4945      	ldr	r1, [pc, #276]	@ (8001c30 <MLX90640_CalculateTo+0x940>)
 8001b1a:	f7fe fb5d 	bl	80001d8 <__aeabi_dsub>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4640      	mov	r0, r8
 8001b24:	4649      	mov	r1, r9
 8001b26:	f7fe fd0f 	bl	8000548 <__aeabi_dmul>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4690      	mov	r8, r2
 8001b30:	4699      	mov	r9, r3
 8001b32:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8001b34:	f7fe fcb0 	bl	8000498 <__aeabi_f2d>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4640      	mov	r0, r8
 8001b3e:	4649      	mov	r1, r9
 8001b40:	f7fe fb4c 	bl	80001dc <__adddf3>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4620      	mov	r0, r4
 8001b4a:	4629      	mov	r1, r5
 8001b4c:	f7fe fe26 	bl	800079c <__aeabi_ddiv>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4614      	mov	r4, r2
 8001b56:	461d      	mov	r5, r3
 8001b58:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8001b5a:	f7fe fc9d 	bl	8000498 <__aeabi_f2d>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	460b      	mov	r3, r1
 8001b62:	4620      	mov	r0, r4
 8001b64:	4629      	mov	r1, r5
 8001b66:	f7fe fb39 	bl	80001dc <__adddf3>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	ec43 2b17 	vmov	d7, r2, r3
 8001b72:	eeb0 0a47 	vmov.f32	s0, s14
 8001b76:	eef0 0a67 	vmov.f32	s1, s15
 8001b7a:	f008 f935 	bl	8009de8 <sqrt>
 8001b7e:	eeb0 7a40 	vmov.f32	s14, s0
 8001b82:	eef0 7a60 	vmov.f32	s15, s1
 8001b86:	eeb0 0a47 	vmov.f32	s0, s14
 8001b8a:	eef0 0a67 	vmov.f32	s1, s15
 8001b8e:	f008 f92b 	bl	8009de8 <sqrt>
 8001b92:	ec51 0b10 	vmov	r0, r1, d0
 8001b96:	a324      	add	r3, pc, #144	@ (adr r3, 8001c28 <MLX90640_CalculateTo+0x938>)
 8001b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b9c:	f7fe fb1c 	bl	80001d8 <__aeabi_dsub>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	4610      	mov	r0, r2
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	f7fe ffc6 	bl	8000b38 <__aeabi_d2f>
 8001bac:	4603      	mov	r3, r0
 8001bae:	637b      	str	r3, [r7, #52]	@ 0x34

            if(To < params->ct[1])
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	@ 0x42
 8001bb6:	ee07 3a90 	vmov	s15, r3
 8001bba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bbe:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001bc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bca:	d503      	bpl.n	8001bd4 <MLX90640_CalculateTo+0x8e4>
            {
                range = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
 8001bd2:	e036      	b.n	8001c42 <MLX90640_CalculateTo+0x952>
            }
            else if(To < params->ct[2])
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 8001bda:	ee07 3a90 	vmov	s15, r3
 8001bde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001be2:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001be6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bee:	d503      	bpl.n	8001bf8 <MLX90640_CalculateTo+0x908>
            {
                range = 1;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
 8001bf6:	e024      	b.n	8001c42 <MLX90640_CalculateTo+0x952>
            }
            else if(To < params->ct[3])
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 8001bfe:	ee07 3a90 	vmov	s15, r3
 8001c02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c06:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001c0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c12:	d513      	bpl.n	8001c3c <MLX90640_CalculateTo+0x94c>
            {
                range = 2;
 8001c14:	2302      	movs	r3, #2
 8001c16:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
 8001c1a:	e012      	b.n	8001c42 <MLX90640_CalculateTo+0x952>
 8001c1c:	f3af 8000 	nop.w
 8001c20:	a0b5ed8d 	.word	0xa0b5ed8d
 8001c24:	3eb0c6f7 	.word	0x3eb0c6f7
 8001c28:	66666666 	.word	0x66666666
 8001c2c:	40711266 	.word	0x40711266
 8001c30:	3ff00000 	.word	0x3ff00000
 8001c34:	66666666 	.word	0x66666666
 8001c38:	400a6666 	.word	0x400a6666
            }
            else
            {
                range = 3;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
            }

            To = sqrt(sqrt(irData / (alphaCompensated * alphaCorrR[range] * (1 + params->ksTo[range] * (To - params->ct[range]))) + taTr)) - 273.15;
 8001c42:	f997 307a 	ldrsb.w	r3, [r7, #122]	@ 0x7a
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	3380      	adds	r3, #128	@ 0x80
 8001c4a:	443b      	add	r3, r7
 8001c4c:	3b64      	subs	r3, #100	@ 0x64
 8001c4e:	ed93 7a00 	vldr	s14, [r3]
 8001c52:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001c56:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c5a:	f997 307a 	ldrsb.w	r3, [r7, #122]	@ 0x7a
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	330a      	adds	r3, #10
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	4413      	add	r3, r2
 8001c66:	3304      	adds	r3, #4
 8001c68:	edd3 6a00 	vldr	s13, [r3]
 8001c6c:	f997 207a 	ldrsb.w	r2, [r7, #122]	@ 0x7a
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	3220      	adds	r2, #32
 8001c74:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c80:	ed97 6a0d 	vldr	s12, [r7, #52]	@ 0x34
 8001c84:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c8c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001c90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001c94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c98:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 8001c9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ca0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001ca4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca8:	ee17 0a90 	vmov	r0, s15
 8001cac:	f7fe fbf4 	bl	8000498 <__aeabi_f2d>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	ec43 2b10 	vmov	d0, r2, r3
 8001cb8:	f008 f896 	bl	8009de8 <sqrt>
 8001cbc:	eeb0 7a40 	vmov.f32	s14, s0
 8001cc0:	eef0 7a60 	vmov.f32	s15, s1
 8001cc4:	eeb0 0a47 	vmov.f32	s0, s14
 8001cc8:	eef0 0a67 	vmov.f32	s1, s15
 8001ccc:	f008 f88c 	bl	8009de8 <sqrt>
 8001cd0:	ec51 0b10 	vmov	r0, r1, d0
 8001cd4:	a310      	add	r3, pc, #64	@ (adr r3, 8001d18 <MLX90640_CalculateTo+0xa28>)
 8001cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cda:	f7fe fa7d 	bl	80001d8 <__aeabi_dsub>
 8001cde:	4602      	mov	r2, r0
 8001ce0:	460b      	mov	r3, r1
 8001ce2:	4610      	mov	r0, r2
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f7fe ff27 	bl	8000b38 <__aeabi_d2f>
 8001cea:	4603      	mov	r3, r0
 8001cec:	637b      	str	r3, [r7, #52]	@ 0x34

            result[pixelNumber] = To;
 8001cee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	4413      	add	r3, r2
 8001cf6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001cf8:	601a      	str	r2, [r3, #0]
    for( int pixelNumber = 0; pixelNumber < 768; pixelNumber++)
 8001cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	677b      	str	r3, [r7, #116]	@ 0x74
 8001d00:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001d06:	f6ff ad45 	blt.w	8001794 <MLX90640_CalculateTo+0x4a4>
        }
    }
}
 8001d0a:	bf00      	nop
 8001d0c:	bf00      	nop
 8001d0e:	3780      	adds	r7, #128	@ 0x80
 8001d10:	46bd      	mov	sp, r7
 8001d12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d16:	bf00      	nop
 8001d18:	66666666 	.word	0x66666666
 8001d1c:	40711266 	.word	0x40711266

08001d20 <MLX90640_GetVdd>:
}

//------------------------------------------------------------------------------

float MLX90640_GetVdd(uint16_t *frameData, const paramsMLX90640 *params)
{
 8001d20:	b5b0      	push	{r4, r5, r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
    float vdd;
    float resolutionCorrection;

    uint16_t resolutionRAM;

    resolutionRAM = (frameData[832] & ~MLX90640_CTRL_RESOLUTION_MASK) >> MLX90640_CTRL_RESOLUTION_SHIFT;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	f503 63d0 	add.w	r3, r3, #1664	@ 0x680
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	0a9b      	lsrs	r3, r3, #10
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	f003 0303 	and.w	r3, r3, #3
 8001d3a:	82fb      	strh	r3, [r7, #22]
    resolutionCorrection = POW2(params->resolutionEE) / POW2(resolutionRAM);
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7fe fb86 	bl	8000454 <__aeabi_ui2d>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	ec43 2b11 	vmov	d1, r2, r3
 8001d50:	ed9f 0b2b 	vldr	d0, [pc, #172]	@ 8001e00 <MLX90640_GetVdd+0xe0>
 8001d54:	f007 ffd8 	bl	8009d08 <pow>
 8001d58:	ec55 4b10 	vmov	r4, r5, d0
 8001d5c:	8afb      	ldrh	r3, [r7, #22]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe fb78 	bl	8000454 <__aeabi_ui2d>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	ec43 2b11 	vmov	d1, r2, r3
 8001d6c:	ed9f 0b24 	vldr	d0, [pc, #144]	@ 8001e00 <MLX90640_GetVdd+0xe0>
 8001d70:	f007 ffca 	bl	8009d08 <pow>
 8001d74:	ec53 2b10 	vmov	r2, r3, d0
 8001d78:	4620      	mov	r0, r4
 8001d7a:	4629      	mov	r1, r5
 8001d7c:	f7fe fd0e 	bl	800079c <__aeabi_ddiv>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4610      	mov	r0, r2
 8001d86:	4619      	mov	r1, r3
 8001d88:	f7fe fed6 	bl	8000b38 <__aeabi_d2f>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	613b      	str	r3, [r7, #16]
    vdd = (resolutionCorrection * (int16_t)frameData[810] - params->vdd25) / params->kVdd + 3.3;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f203 6354 	addw	r3, r3, #1620	@ 0x654
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	b21b      	sxth	r3, r3
 8001d9a:	ee07 3a90 	vmov	s15, r3
 8001d9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da2:	edd7 7a04 	vldr	s15, [r7, #16]
 8001da6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001db0:	ee07 3a90 	vmov	s15, r3
 8001db4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001db8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dc2:	ee07 3a90 	vmov	s15, r3
 8001dc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dca:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001dce:	ee16 0a90 	vmov	r0, s13
 8001dd2:	f7fe fb61 	bl	8000498 <__aeabi_f2d>
 8001dd6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001e08 <MLX90640_GetVdd+0xe8>)
 8001dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ddc:	f7fe f9fe 	bl	80001dc <__adddf3>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	4610      	mov	r0, r2
 8001de6:	4619      	mov	r1, r3
 8001de8:	f7fe fea6 	bl	8000b38 <__aeabi_d2f>
 8001dec:	4603      	mov	r3, r0
 8001dee:	60fb      	str	r3, [r7, #12]

    return vdd;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	ee07 3a90 	vmov	s15, r3
}
 8001df6:	eeb0 0a67 	vmov.f32	s0, s15
 8001dfa:	3718      	adds	r7, #24
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bdb0      	pop	{r4, r5, r7, pc}
 8001e00:	00000000 	.word	0x00000000
 8001e04:	40000000 	.word	0x40000000
 8001e08:	66666666 	.word	0x66666666
 8001e0c:	400a6666 	.word	0x400a6666

08001e10 <MLX90640_GetTa>:

//------------------------------------------------------------------------------

float MLX90640_GetTa(uint16_t *frameData, const paramsMLX90640 *params)
{
 8001e10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001e14:	b086      	sub	sp, #24
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	6039      	str	r1, [r7, #0]
    int16_t ptat;
    float ptatArt;
    float vdd;
    float ta;

    vdd = MLX90640_GetVdd(frameData, params);
 8001e1c:	6839      	ldr	r1, [r7, #0]
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff ff7e 	bl	8001d20 <MLX90640_GetVdd>
 8001e24:	ed87 0a05 	vstr	s0, [r7, #20]

    ptat = (int16_t)frameData[800];
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f503 63c8 	add.w	r3, r3, #1600	@ 0x640
 8001e2e:	881b      	ldrh	r3, [r3, #0]
 8001e30:	827b      	strh	r3, [r7, #18]

    ptatArt = (ptat / (ptat * params->alphaPTAT + (int16_t)frameData[768])) * POW2(18);
 8001e32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e36:	ee07 3a90 	vmov	s15, r3
 8001e3a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e3e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e42:	ee07 3a90 	vmov	s15, r3
 8001e46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001e50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001e5a:	881b      	ldrh	r3, [r3, #0]
 8001e5c:	b21b      	sxth	r3, r3
 8001e5e:	ee07 3a90 	vmov	s15, r3
 8001e62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e66:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e6e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001f30 <MLX90640_GetTa+0x120>
 8001e72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e76:	edc7 7a03 	vstr	s15, [r7, #12]

    ta = (ptatArt / (1 + params->KvPTAT * (vdd - 3.3)) - params->vPTAT25);
 8001e7a:	68f8      	ldr	r0, [r7, #12]
 8001e7c:	f7fe fb0c 	bl	8000498 <__aeabi_f2d>
 8001e80:	4604      	mov	r4, r0
 8001e82:	460d      	mov	r5, r1
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe fb05 	bl	8000498 <__aeabi_f2d>
 8001e8e:	4680      	mov	r8, r0
 8001e90:	4689      	mov	r9, r1
 8001e92:	6978      	ldr	r0, [r7, #20]
 8001e94:	f7fe fb00 	bl	8000498 <__aeabi_f2d>
 8001e98:	a323      	add	r3, pc, #140	@ (adr r3, 8001f28 <MLX90640_GetTa+0x118>)
 8001e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e9e:	f7fe f99b 	bl	80001d8 <__aeabi_dsub>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4640      	mov	r0, r8
 8001ea8:	4649      	mov	r1, r9
 8001eaa:	f7fe fb4d 	bl	8000548 <__aeabi_dmul>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	4610      	mov	r0, r2
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f04f 0200 	mov.w	r2, #0
 8001eba:	4b1e      	ldr	r3, [pc, #120]	@ (8001f34 <MLX90640_GetTa+0x124>)
 8001ebc:	f7fe f98e 	bl	80001dc <__adddf3>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	4620      	mov	r0, r4
 8001ec6:	4629      	mov	r1, r5
 8001ec8:	f7fe fc68 	bl	800079c <__aeabi_ddiv>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	460b      	mov	r3, r1
 8001ed0:	4614      	mov	r4, r2
 8001ed2:	461d      	mov	r5, r3
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	899b      	ldrh	r3, [r3, #12]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7fe facb 	bl	8000474 <__aeabi_i2d>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4620      	mov	r0, r4
 8001ee4:	4629      	mov	r1, r5
 8001ee6:	f7fe f977 	bl	80001d8 <__aeabi_dsub>
 8001eea:	4602      	mov	r2, r0
 8001eec:	460b      	mov	r3, r1
 8001eee:	4610      	mov	r0, r2
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f7fe fe21 	bl	8000b38 <__aeabi_d2f>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	60bb      	str	r3, [r7, #8]
    ta = ta / params->KtPTAT + 25;
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	ed93 7a02 	vldr	s14, [r3, #8]
 8001f00:	edd7 6a02 	vldr	s13, [r7, #8]
 8001f04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f08:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001f0c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001f10:	edc7 7a02 	vstr	s15, [r7, #8]

    return ta;
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	ee07 3a90 	vmov	s15, r3
}
 8001f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8001f1e:	3718      	adds	r7, #24
 8001f20:	46bd      	mov	sp, r7
 8001f22:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001f26:	bf00      	nop
 8001f28:	66666666 	.word	0x66666666
 8001f2c:	400a6666 	.word	0x400a6666
 8001f30:	48800000 	.word	0x48800000
 8001f34:	3ff00000 	.word	0x3ff00000

08001f38 <ExtractVDDParameters>:
}

//------------------------------------------------------------------------------

static void ExtractVDDParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
    int8_t kVdd;
    int16_t vdd25;

    kVdd = MLX90640_MS_BYTE(eeData[51]);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	3366      	adds	r3, #102	@ 0x66
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	0a1b      	lsrs	r3, r3, #8
 8001f4a:	b29b      	uxth	r3, r3
 8001f4c:	73fb      	strb	r3, [r7, #15]

    vdd25 = MLX90640_LS_BYTE(eeData[51]);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	3366      	adds	r3, #102	@ 0x66
 8001f52:	881b      	ldrh	r3, [r3, #0]
 8001f54:	b21b      	sxth	r3, r3
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	81bb      	strh	r3, [r7, #12]
    vdd25 = ((vdd25 - 256) << 5) - 8192;
 8001f5a:	89bb      	ldrh	r3, [r7, #12]
 8001f5c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	015b      	lsls	r3, r3, #5
 8001f64:	b29b      	uxth	r3, r3
 8001f66:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	81bb      	strh	r3, [r7, #12]

    mlx90640->kVdd = 32 * kVdd;
 8001f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	015b      	lsls	r3, r3, #5
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	b21a      	sxth	r2, r3
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	801a      	strh	r2, [r3, #0]
    mlx90640->vdd25 = vdd25;
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	89ba      	ldrh	r2, [r7, #12]
 8001f82:	805a      	strh	r2, [r3, #2]
}
 8001f84:	bf00      	nop
 8001f86:	3714      	adds	r7, #20
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8e:	4770      	bx	lr

08001f90 <ExtractPTATParameters>:

//------------------------------------------------------------------------------

static void ExtractPTATParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b086      	sub	sp, #24
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	6039      	str	r1, [r7, #0]
    float KvPTAT;
    float KtPTAT;
    int16_t vPTAT25;
    float alphaPTAT;

    KvPTAT = (eeData[50] & MLX90640_MSBITS_6_MASK) >> 10;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	3364      	adds	r3, #100	@ 0x64
 8001f9e:	881b      	ldrh	r3, [r3, #0]
 8001fa0:	0a9b      	lsrs	r3, r3, #10
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	ee07 3a90 	vmov	s15, r3
 8001fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fac:	edc7 7a05 	vstr	s15, [r7, #20]
    if(KvPTAT > 31)
 8001fb0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fb4:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 8001fb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc0:	dd07      	ble.n	8001fd2 <ExtractPTATParameters+0x42>
    {
        KvPTAT = KvPTAT - 64;
 8001fc2:	edd7 7a05 	vldr	s15, [r7, #20]
 8001fc6:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8002090 <ExtractPTATParameters+0x100>
 8001fca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fce:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    KvPTAT = KvPTAT/4096;
 8001fd2:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fd6:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002094 <ExtractPTATParameters+0x104>
 8001fda:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fde:	edc7 7a05 	vstr	s15, [r7, #20]

    KtPTAT = eeData[50] & MLX90640_LSBITS_10_MASK;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3364      	adds	r3, #100	@ 0x64
 8001fe6:	881b      	ldrh	r3, [r3, #0]
 8001fe8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ff4:	edc7 7a04 	vstr	s15, [r7, #16]
    if(KtPTAT > 511)
 8001ff8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ffc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002098 <ExtractPTATParameters+0x108>
 8002000:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002004:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002008:	dd07      	ble.n	800201a <ExtractPTATParameters+0x8a>
    {
        KtPTAT = KtPTAT - 1024;
 800200a:	edd7 7a04 	vldr	s15, [r7, #16]
 800200e:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 800209c <ExtractPTATParameters+0x10c>
 8002012:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002016:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    KtPTAT = KtPTAT/8;
 800201a:	ed97 7a04 	vldr	s14, [r7, #16]
 800201e:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8002022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002026:	edc7 7a04 	vstr	s15, [r7, #16]

    vPTAT25 = eeData[49];
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	3362      	adds	r3, #98	@ 0x62
 800202e:	881b      	ldrh	r3, [r3, #0]
 8002030:	81fb      	strh	r3, [r7, #14]

    alphaPTAT = (eeData[16] & MLX90640_NIBBLE4_MASK) / POW2(14) + 8.0f;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	3320      	adds	r3, #32
 8002036:	881b      	ldrh	r3, [r3, #0]
 8002038:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe fa19 	bl	8000474 <__aeabi_i2d>
 8002042:	f04f 0200 	mov.w	r2, #0
 8002046:	4b16      	ldr	r3, [pc, #88]	@ (80020a0 <ExtractPTATParameters+0x110>)
 8002048:	f7fe fba8 	bl	800079c <__aeabi_ddiv>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4610      	mov	r0, r2
 8002052:	4619      	mov	r1, r3
 8002054:	f04f 0200 	mov.w	r2, #0
 8002058:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <ExtractPTATParameters+0x114>)
 800205a:	f7fe f8bf 	bl	80001dc <__adddf3>
 800205e:	4602      	mov	r2, r0
 8002060:	460b      	mov	r3, r1
 8002062:	4610      	mov	r0, r2
 8002064:	4619      	mov	r1, r3
 8002066:	f7fe fd67 	bl	8000b38 <__aeabi_d2f>
 800206a:	4603      	mov	r3, r0
 800206c:	60bb      	str	r3, [r7, #8]

    mlx90640->KvPTAT = KvPTAT;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	697a      	ldr	r2, [r7, #20]
 8002072:	605a      	str	r2, [r3, #4]
    mlx90640->KtPTAT = KtPTAT;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	609a      	str	r2, [r3, #8]
    mlx90640->vPTAT25 = vPTAT25;
 800207a:	89fa      	ldrh	r2, [r7, #14]
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	819a      	strh	r2, [r3, #12]
    mlx90640->alphaPTAT = alphaPTAT;
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	68ba      	ldr	r2, [r7, #8]
 8002084:	611a      	str	r2, [r3, #16]
}
 8002086:	bf00      	nop
 8002088:	3718      	adds	r7, #24
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	42800000 	.word	0x42800000
 8002094:	45800000 	.word	0x45800000
 8002098:	43ff8000 	.word	0x43ff8000
 800209c:	44800000 	.word	0x44800000
 80020a0:	40d00000 	.word	0x40d00000
 80020a4:	40200000 	.word	0x40200000

080020a8 <ExtractGainParameters>:

//------------------------------------------------------------------------------

static void ExtractGainParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
    mlx90640->gainEE = (int16_t)eeData[48];;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	3360      	adds	r3, #96	@ 0x60
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	b21a      	sxth	r2, r3
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	829a      	strh	r2, [r3, #20]
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
	...

080020cc <ExtractTgcParameters>:

//------------------------------------------------------------------------------

static void ExtractTgcParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
    mlx90640->tgc = (int8_t)MLX90640_LS_BYTE(eeData[60]) / 32.0f;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	3378      	adds	r3, #120	@ 0x78
 80020da:	881b      	ldrh	r3, [r3, #0]
 80020dc:	b25b      	sxtb	r3, r3
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020e6:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8002100 <ExtractTgcParameters+0x34>
 80020ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	edc3 7a06 	vstr	s15, [r3, #24]
}
 80020f4:	bf00      	nop
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	42000000 	.word	0x42000000

08002104 <ExtractResolutionParameters>:

//------------------------------------------------------------------------------

static void ExtractResolutionParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002104:	b480      	push	{r7}
 8002106:	b085      	sub	sp, #20
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
    uint8_t resolutionEE;
    resolutionEE = (eeData[56] & 0x3000) >> 12;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	3370      	adds	r3, #112	@ 0x70
 8002112:	881b      	ldrh	r3, [r3, #0]
 8002114:	131b      	asrs	r3, r3, #12
 8002116:	b2db      	uxtb	r3, r3
 8002118:	f003 0303 	and.w	r3, r3, #3
 800211c:	73fb      	strb	r3, [r7, #15]

    mlx90640->resolutionEE = resolutionEE;
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	7bfa      	ldrb	r2, [r7, #15]
 8002122:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
	...

08002134 <ExtractKsTaParameters>:

//------------------------------------------------------------------------------

static void ExtractKsTaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
    mlx90640->KsTa = (int8_t)MLX90640_MS_BYTE(eeData[60]) / 8192.0f;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	3378      	adds	r3, #120	@ 0x78
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	0a1b      	lsrs	r3, r3, #8
 8002146:	b29b      	uxth	r3, r3
 8002148:	b25b      	sxtb	r3, r3
 800214a:	ee07 3a90 	vmov	s15, r3
 800214e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002152:	eddf 6a06 	vldr	s13, [pc, #24]	@ 800216c <ExtractKsTaParameters+0x38>
 8002156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
}
 8002160:	bf00      	nop
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr
 800216c:	46000000 	.word	0x46000000

08002170 <ExtractKsToParameters>:

//------------------------------------------------------------------------------

static void ExtractKsToParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
    int32_t KsToScale;
    int8_t step;

    step = ((eeData[63] & 0x3000) >> 12) * 10;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	337e      	adds	r3, #126	@ 0x7e
 800217e:	881b      	ldrh	r3, [r3, #0]
 8002180:	131b      	asrs	r3, r3, #12
 8002182:	b2db      	uxtb	r3, r3
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	b2db      	uxtb	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	0092      	lsls	r2, r2, #2
 800218e:	4413      	add	r3, r2
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	b2db      	uxtb	r3, r3
 8002194:	73fb      	strb	r3, [r7, #15]

    mlx90640->ct[0] = -40;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	f64f 72d8 	movw	r2, #65496	@ 0xffd8
 800219c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    mlx90640->ct[1] = 0;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	2200      	movs	r2, #0
 80021a4:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    mlx90640->ct[2] = MLX90640_NIBBLE2(eeData[63]);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	337e      	adds	r3, #126	@ 0x7e
 80021ac:	881b      	ldrh	r3, [r3, #0]
 80021ae:	111b      	asrs	r3, r3, #4
 80021b0:	b21b      	sxth	r3, r3
 80021b2:	f003 030f 	and.w	r3, r3, #15
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    mlx90640->ct[3] = MLX90640_NIBBLE3(eeData[63]);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	337e      	adds	r3, #126	@ 0x7e
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	121b      	asrs	r3, r3, #8
 80021c6:	b21b      	sxth	r3, r3
 80021c8:	f003 030f 	and.w	r3, r3, #15
 80021cc:	b21a      	sxth	r2, r3
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

    mlx90640->ct[2] = mlx90640->ct[2]*step;
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80021da:	b29a      	uxth	r2, r3
 80021dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	fb12 f303 	smulbb	r3, r2, r3
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	b21a      	sxth	r2, r3
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    mlx90640->ct[3] = mlx90640->ct[2] + mlx90640->ct[3]*step;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	@ 0x44
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	f9b3 3046 	ldrsh.w	r3, [r3, #70]	@ 0x46
 80021fe:	b299      	uxth	r1, r3
 8002200:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002204:	b29b      	uxth	r3, r3
 8002206:	fb11 f303 	smulbb	r3, r1, r3
 800220a:	b29b      	uxth	r3, r3
 800220c:	4413      	add	r3, r2
 800220e:	b29b      	uxth	r3, r3
 8002210:	b21a      	sxth	r2, r3
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    mlx90640->ct[4] = 400;
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800221e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48

    KsToScale = MLX90640_NIBBLE1(eeData[63]) + 8;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	337e      	adds	r3, #126	@ 0x7e
 8002226:	881b      	ldrh	r3, [r3, #0]
 8002228:	f003 030f 	and.w	r3, r3, #15
 800222c:	3308      	adds	r3, #8
 800222e:	60bb      	str	r3, [r7, #8]
    KsToScale = 1UL << KsToScale;
 8002230:	2201      	movs	r2, #1
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	60bb      	str	r3, [r7, #8]

    mlx90640->ksTo[0] = (int8_t)MLX90640_LS_BYTE(eeData[61]) / (float)KsToScale;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	337a      	adds	r3, #122	@ 0x7a
 800223e:	881b      	ldrh	r3, [r3, #0]
 8002240:	b25b      	sxtb	r3, r3
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	ee07 3a90 	vmov	s15, r3
 8002250:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002254:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    mlx90640->ksTo[1] = (int8_t)MLX90640_MS_BYTE(eeData[61]) / (float)KsToScale;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	337a      	adds	r3, #122	@ 0x7a
 8002262:	881b      	ldrh	r3, [r3, #0]
 8002264:	0a1b      	lsrs	r3, r3, #8
 8002266:	b29b      	uxth	r3, r3
 8002268:	b25b      	sxtb	r3, r3
 800226a:	ee07 3a90 	vmov	s15, r3
 800226e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	ee07 3a90 	vmov	s15, r3
 8002278:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800227c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    mlx90640->ksTo[2] = (int8_t)MLX90640_LS_BYTE(eeData[62]) / (float)KsToScale;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	337c      	adds	r3, #124	@ 0x7c
 800228a:	881b      	ldrh	r3, [r3, #0]
 800228c:	b25b      	sxtb	r3, r3
 800228e:	ee07 3a90 	vmov	s15, r3
 8002292:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	ee07 3a90 	vmov	s15, r3
 800229c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    mlx90640->ksTo[3] = (int8_t)MLX90640_MS_BYTE(eeData[62]) / (float)KsToScale;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	337c      	adds	r3, #124	@ 0x7c
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	0a1b      	lsrs	r3, r3, #8
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	b25b      	sxtb	r3, r3
 80022b6:	ee07 3a90 	vmov	s15, r3
 80022ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	ee07 3a90 	vmov	s15, r3
 80022c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
    mlx90640->ksTo[4] = -0.0002;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	4a03      	ldr	r2, [pc, #12]	@ (80022e4 <ExtractKsToParameters+0x174>)
 80022d6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	b951b717 	.word	0xb951b717

080022e8 <ExtractAlphaParameters>:

//------------------------------------------------------------------------------

static void ExtractAlphaParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80022e8:	b5b0      	push	{r4, r5, r7, lr}
 80022ea:	f5ad 6d52 	sub.w	sp, sp, #3360	@ 0xd20
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80022f4:	f6a3 531c 	subw	r3, r3, #3356	@ 0xd1c
 80022f8:	6018      	str	r0, [r3, #0]
 80022fa:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80022fe:	f5a3 6352 	sub.w	r3, r3, #3360	@ 0xd20
 8002302:	6019      	str	r1, [r3, #0]
    int accRow[24];
    int accColumn[32];
    int p = 0;
 8002304:	2300      	movs	r3, #0
 8002306:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
    uint8_t accRemScale;
    float alphaTemp[768];
    float temp;


    accRemScale = MLX90640_NIBBLE1(eeData[32]);
 800230a:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800230e:	f6a3 531c 	subw	r3, r3, #3356	@ 0xd1c
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	3340      	adds	r3, #64	@ 0x40
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	b2db      	uxtb	r3, r3
 800231a:	f003 030f 	and.w	r3, r3, #15
 800231e:	f887 3cf3 	strb.w	r3, [r7, #3315]	@ 0xcf3
    accColumnScale = MLX90640_NIBBLE2(eeData[32]);
 8002322:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002326:	f6a3 531c 	subw	r3, r3, #3356	@ 0xd1c
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	3340      	adds	r3, #64	@ 0x40
 800232e:	881b      	ldrh	r3, [r3, #0]
 8002330:	111b      	asrs	r3, r3, #4
 8002332:	b2db      	uxtb	r3, r3
 8002334:	f003 030f 	and.w	r3, r3, #15
 8002338:	f887 3cf2 	strb.w	r3, [r7, #3314]	@ 0xcf2
    accRowScale = MLX90640_NIBBLE3(eeData[32]);
 800233c:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002340:	f6a3 531c 	subw	r3, r3, #3356	@ 0xd1c
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	3340      	adds	r3, #64	@ 0x40
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	121b      	asrs	r3, r3, #8
 800234c:	b2db      	uxtb	r3, r3
 800234e:	f003 030f 	and.w	r3, r3, #15
 8002352:	f887 3cf1 	strb.w	r3, [r7, #3313]	@ 0xcf1
    alphaScale = MLX90640_NIBBLE4(eeData[32]) + 30;
 8002356:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800235a:	f6a3 531c 	subw	r3, r3, #3356	@ 0xd1c
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	3340      	adds	r3, #64	@ 0x40
 8002362:	881b      	ldrh	r3, [r3, #0]
 8002364:	0b1b      	lsrs	r3, r3, #12
 8002366:	b29b      	uxth	r3, r3
 8002368:	b2db      	uxtb	r3, r3
 800236a:	331e      	adds	r3, #30
 800236c:	f887 3d1f 	strb.w	r3, [r7, #3359]	@ 0xd1f
    alphaRef = eeData[33];
 8002370:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002374:	f6a3 531c 	subw	r3, r3, #3356	@ 0xd1c
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3342      	adds	r3, #66	@ 0x42
 800237c:	881b      	ldrh	r3, [r3, #0]
 800237e:	f8c7 3cec 	str.w	r3, [r7, #3308]	@ 0xcec

    for(int i = 0; i < 6; i++)
 8002382:	2300      	movs	r3, #0
 8002384:	f8c7 3d14 	str.w	r3, [r7, #3348]	@ 0xd14
 8002388:	e062      	b.n	8002450 <ExtractAlphaParameters+0x168>
    {
        p = i * 4;
 800238a:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	@ 0xd14
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
        accRow[p + 0] = MLX90640_NIBBLE1(eeData[34 + i]);
 8002394:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	@ 0xd14
 8002398:	3322      	adds	r3, #34	@ 0x22
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 80023a0:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	4413      	add	r3, r2
 80023a8:	881b      	ldrh	r3, [r3, #0]
 80023aa:	f003 020f 	and.w	r2, r3, #15
 80023ae:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 80023b2:	009b      	lsls	r3, r3, #2
 80023b4:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 80023b8:	443b      	add	r3, r7
 80023ba:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 1] = MLX90640_NIBBLE2(eeData[34 + i]);
 80023be:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	@ 0xd14
 80023c2:	3322      	adds	r3, #34	@ 0x22
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 80023ca:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 80023ce:	6812      	ldr	r2, [r2, #0]
 80023d0:	4413      	add	r3, r2
 80023d2:	881b      	ldrh	r3, [r3, #0]
 80023d4:	111a      	asrs	r2, r3, #4
 80023d6:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 80023da:	3301      	adds	r3, #1
 80023dc:	f002 020f 	and.w	r2, r2, #15
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 80023e6:	443b      	add	r3, r7
 80023e8:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 2] = MLX90640_NIBBLE3(eeData[34 + i]);
 80023ec:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	@ 0xd14
 80023f0:	3322      	adds	r3, #34	@ 0x22
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 80023f8:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 80023fc:	6812      	ldr	r2, [r2, #0]
 80023fe:	4413      	add	r3, r2
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	121a      	asrs	r2, r3, #8
 8002404:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002408:	3302      	adds	r3, #2
 800240a:	f002 020f 	and.w	r2, r2, #15
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 8002414:	443b      	add	r3, r7
 8002416:	f843 2c94 	str.w	r2, [r3, #-148]
        accRow[p + 3] = MLX90640_NIBBLE4(eeData[34 + i]);
 800241a:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	@ 0xd14
 800241e:	3322      	adds	r3, #34	@ 0x22
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 8002426:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	4413      	add	r3, r2
 800242e:	881b      	ldrh	r3, [r3, #0]
 8002430:	0b1b      	lsrs	r3, r3, #12
 8002432:	b29a      	uxth	r2, r3
 8002434:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002438:	3303      	adds	r3, #3
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 8002440:	443b      	add	r3, r7
 8002442:	f843 2c94 	str.w	r2, [r3, #-148]
    for(int i = 0; i < 6; i++)
 8002446:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	@ 0xd14
 800244a:	3301      	adds	r3, #1
 800244c:	f8c7 3d14 	str.w	r3, [r7, #3348]	@ 0xd14
 8002450:	f8d7 3d14 	ldr.w	r3, [r7, #3348]	@ 0xd14
 8002454:	2b05      	cmp	r3, #5
 8002456:	dd98      	ble.n	800238a <ExtractAlphaParameters+0xa2>
    }

    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8002458:	2300      	movs	r3, #0
 800245a:	f8c7 3d10 	str.w	r3, [r7, #3344]	@ 0xd10
 800245e:	e020      	b.n	80024a2 <ExtractAlphaParameters+0x1ba>
    {
        if (accRow[i] > 7)
 8002460:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	@ 0xd10
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 800246a:	443b      	add	r3, r7
 800246c:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8002470:	2b07      	cmp	r3, #7
 8002472:	dd11      	ble.n	8002498 <ExtractAlphaParameters+0x1b0>
        {
            accRow[i] = accRow[i] - 16;
 8002474:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	@ 0xd10
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 800247e:	443b      	add	r3, r7
 8002480:	f853 3c94 	ldr.w	r3, [r3, #-148]
 8002484:	f1a3 0210 	sub.w	r2, r3, #16
 8002488:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	@ 0xd10
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 8002492:	443b      	add	r3, r7
 8002494:	f843 2c94 	str.w	r2, [r3, #-148]
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8002498:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	@ 0xd10
 800249c:	3301      	adds	r3, #1
 800249e:	f8c7 3d10 	str.w	r3, [r7, #3344]	@ 0xd10
 80024a2:	f8d7 3d10 	ldr.w	r3, [r7, #3344]	@ 0xd10
 80024a6:	2b17      	cmp	r3, #23
 80024a8:	ddda      	ble.n	8002460 <ExtractAlphaParameters+0x178>
        }
    }

    for(int i = 0; i < 8; i++)
 80024aa:	2300      	movs	r3, #0
 80024ac:	f8c7 3d0c 	str.w	r3, [r7, #3340]	@ 0xd0c
 80024b0:	e062      	b.n	8002578 <ExtractAlphaParameters+0x290>
    {
        p = i * 4;
 80024b2:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
        accColumn[p + 0] = MLX90640_NIBBLE1(eeData[40 + i]);
 80024bc:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 80024c0:	3328      	adds	r3, #40	@ 0x28
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 80024c8:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	4413      	add	r3, r2
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	f003 010f 	and.w	r1, r3, #15
 80024d6:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80024da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80024de:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	@ 0xcf4
 80024e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 1] = MLX90640_NIBBLE2(eeData[40 + i]);
 80024e6:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 80024ea:	3328      	adds	r3, #40	@ 0x28
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 80024f2:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 80024f6:	6812      	ldr	r2, [r2, #0]
 80024f8:	4413      	add	r3, r2
 80024fa:	881b      	ldrh	r3, [r3, #0]
 80024fc:	111b      	asrs	r3, r3, #4
 80024fe:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	@ 0xcf4
 8002502:	3201      	adds	r2, #1
 8002504:	f003 010f 	and.w	r1, r3, #15
 8002508:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800250c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002510:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 2] = MLX90640_NIBBLE3(eeData[40 + i]);
 8002514:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 8002518:	3328      	adds	r3, #40	@ 0x28
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 8002520:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 8002524:	6812      	ldr	r2, [r2, #0]
 8002526:	4413      	add	r3, r2
 8002528:	881b      	ldrh	r3, [r3, #0]
 800252a:	121b      	asrs	r3, r3, #8
 800252c:	f8d7 2cf4 	ldr.w	r2, [r7, #3316]	@ 0xcf4
 8002530:	3202      	adds	r2, #2
 8002532:	f003 010f 	and.w	r1, r3, #15
 8002536:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800253a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800253e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        accColumn[p + 3] = MLX90640_NIBBLE4(eeData[40 + i]);
 8002542:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 8002546:	3328      	adds	r3, #40	@ 0x28
 8002548:	005b      	lsls	r3, r3, #1
 800254a:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 800254e:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 8002552:	6812      	ldr	r2, [r2, #0]
 8002554:	4413      	add	r3, r2
 8002556:	881b      	ldrh	r3, [r3, #0]
 8002558:	0b1b      	lsrs	r3, r3, #12
 800255a:	b299      	uxth	r1, r3
 800255c:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002560:	1cda      	adds	r2, r3, #3
 8002562:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002566:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800256a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 8; i++)
 800256e:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 8002572:	3301      	adds	r3, #1
 8002574:	f8c7 3d0c 	str.w	r3, [r7, #3340]	@ 0xd0c
 8002578:	f8d7 3d0c 	ldr.w	r3, [r7, #3340]	@ 0xd0c
 800257c:	2b07      	cmp	r3, #7
 800257e:	dd98      	ble.n	80024b2 <ExtractAlphaParameters+0x1ca>
    }

    for(int i = 0; i < MLX90640_COLUMN_NUM; i++)
 8002580:	2300      	movs	r3, #0
 8002582:	f8c7 3d08 	str.w	r3, [r7, #3336]	@ 0xd08
 8002586:	e020      	b.n	80025ca <ExtractAlphaParameters+0x2e2>
    {
        if (accColumn[i] > 7)
 8002588:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800258c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002590:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	@ 0xd08
 8002594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002598:	2b07      	cmp	r3, #7
 800259a:	dd11      	ble.n	80025c0 <ExtractAlphaParameters+0x2d8>
        {
            accColumn[i] = accColumn[i] - 16;
 800259c:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80025a0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025a4:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	@ 0xd08
 80025a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025ac:	f1a3 0110 	sub.w	r1, r3, #16
 80025b0:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80025b4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025b8:	f8d7 2d08 	ldr.w	r2, [r7, #3336]	@ 0xd08
 80025bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < MLX90640_COLUMN_NUM; i++)
 80025c0:	f8d7 3d08 	ldr.w	r3, [r7, #3336]	@ 0xd08
 80025c4:	3301      	adds	r3, #1
 80025c6:	f8c7 3d08 	str.w	r3, [r7, #3336]	@ 0xd08
 80025ca:	f8d7 3d08 	ldr.w	r3, [r7, #3336]	@ 0xd08
 80025ce:	2b1f      	cmp	r3, #31
 80025d0:	ddda      	ble.n	8002588 <ExtractAlphaParameters+0x2a0>
        }
    }

    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	f8c7 3d04 	str.w	r3, [r7, #3332]	@ 0xd04
 80025d8:	e13e      	b.n	8002858 <ExtractAlphaParameters+0x570>
    {
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 80025da:	2300      	movs	r3, #0
 80025dc:	f8c7 3d00 	str.w	r3, [r7, #3328]	@ 0xd00
 80025e0:	e130      	b.n	8002844 <ExtractAlphaParameters+0x55c>
        {
            p = 32 * i +j;
 80025e2:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	@ 0xd04
 80025e6:	015b      	lsls	r3, r3, #5
 80025e8:	f8d7 2d00 	ldr.w	r2, [r7, #3328]	@ 0xd00
 80025ec:	4413      	add	r3, r2
 80025ee:	f8c7 3cf4 	str.w	r3, [r7, #3316]	@ 0xcf4
            alphaTemp[p] = (eeData[64 + p] & 0x03F0) >> 4;
 80025f2:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 80025f6:	3340      	adds	r3, #64	@ 0x40
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	f507 6252 	add.w	r2, r7, #3360	@ 0xd20
 80025fe:	f6a2 521c 	subw	r2, r2, #3356	@ 0xd1c
 8002602:	6812      	ldr	r2, [r2, #0]
 8002604:	4413      	add	r3, r2
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	111b      	asrs	r3, r3, #4
 800260a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800260e:	ee07 3a90 	vmov	s15, r3
 8002612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002616:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800261a:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 800261e:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	4413      	add	r3, r2
 8002626:	edc3 7a00 	vstr	s15, [r3]
            if (alphaTemp[p] > 31)
 800262a:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800262e:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002632:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	edd3 7a00 	vldr	s15, [r3]
 800263e:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 8002642:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264a:	dd17      	ble.n	800267c <ExtractAlphaParameters+0x394>
            {
                alphaTemp[p] = alphaTemp[p] - 64;
 800264c:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002650:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002654:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	4413      	add	r3, r2
 800265c:	edd3 7a00 	vldr	s15, [r3]
 8002660:	ed9f 7ae3 	vldr	s14, [pc, #908]	@ 80029f0 <ExtractAlphaParameters+0x708>
 8002664:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002668:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800266c:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002670:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	4413      	add	r3, r2
 8002678:	edc3 7a00 	vstr	s15, [r3]
            }
            alphaTemp[p] = alphaTemp[p]*(1 << accRemScale);
 800267c:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002680:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002684:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	ed93 7a00 	vldr	s14, [r3]
 8002690:	f897 3cf3 	ldrb.w	r3, [r7, #3315]	@ 0xcf3
 8002694:	2201      	movs	r2, #1
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a6:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80026aa:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 80026ae:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = (alphaRef + (accRow[i] << accRowScale) + (accColumn[j] << accColumnScale) + alphaTemp[p]);
 80026ba:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	@ 0xd04
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	f503 6352 	add.w	r3, r3, #3360	@ 0xd20
 80026c4:	443b      	add	r3, r7
 80026c6:	f853 2c94 	ldr.w	r2, [r3, #-148]
 80026ca:	f897 3cf1 	ldrb.w	r3, [r7, #3313]	@ 0xcf1
 80026ce:	409a      	lsls	r2, r3
 80026d0:	f8d7 3cec 	ldr.w	r3, [r7, #3308]	@ 0xcec
 80026d4:	441a      	add	r2, r3
 80026d6:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80026da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80026de:	f8d7 1d00 	ldr.w	r1, [r7, #3328]	@ 0xd00
 80026e2:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80026e6:	f897 3cf2 	ldrb.w	r3, [r7, #3314]	@ 0xcf2
 80026ea:	fa01 f303 	lsl.w	r3, r1, r3
 80026ee:	4413      	add	r3, r2
 80026f0:	ee07 3a90 	vmov	s15, r3
 80026f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026f8:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80026fc:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002700:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	edd3 7a00 	vldr	s15, [r3]
 800270c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002710:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002714:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002718:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = alphaTemp[p] / POW2(alphaScale);
 8002724:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002728:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 800272c:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4618      	mov	r0, r3
 8002738:	f7fd feae 	bl	8000498 <__aeabi_f2d>
 800273c:	4604      	mov	r4, r0
 800273e:	460d      	mov	r5, r1
 8002740:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	@ 0xd1f
 8002744:	4618      	mov	r0, r3
 8002746:	f7fd fe85 	bl	8000454 <__aeabi_ui2d>
 800274a:	4602      	mov	r2, r0
 800274c:	460b      	mov	r3, r1
 800274e:	ec43 2b11 	vmov	d1, r2, r3
 8002752:	ed9f 0ba1 	vldr	d0, [pc, #644]	@ 80029d8 <ExtractAlphaParameters+0x6f0>
 8002756:	f007 fad7 	bl	8009d08 <pow>
 800275a:	ec53 2b10 	vmov	r2, r3, d0
 800275e:	4620      	mov	r0, r4
 8002760:	4629      	mov	r1, r5
 8002762:	f7fe f81b 	bl	800079c <__aeabi_ddiv>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4610      	mov	r0, r2
 800276c:	4619      	mov	r1, r3
 800276e:	f7fe f9e3 	bl	8000b38 <__aeabi_d2f>
 8002772:	4601      	mov	r1, r0
 8002774:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002778:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 800277c:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	4413      	add	r3, r2
 8002784:	6019      	str	r1, [r3, #0]
            alphaTemp[p] = alphaTemp[p] - mlx90640->tgc * (mlx90640->cpAlpha[0] + mlx90640->cpAlpha[1])/2;
 8002786:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800278a:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 800278e:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	ed93 7a00 	vldr	s14, [r3]
 800279a:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800279e:	f5a3 6352 	sub.w	r3, r3, #3360	@ 0xd20
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	edd3 6a06 	vldr	s13, [r3, #24]
 80027a8:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80027ac:	f5a3 6352 	sub.w	r3, r3, #3360	@ 0xd20
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80027b6:	ed93 6a94 	vldr	s12, [r3, #592]	@ 0x250
 80027ba:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80027be:	f5a3 6352 	sub.w	r3, r3, #3360	@ 0xd20
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80027c8:	edd3 7a95 	vldr	s15, [r3, #596]	@ 0x254
 80027cc:	ee76 7a27 	vadd.f32	s15, s12, s15
 80027d0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80027d4:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80027d8:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80027dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e0:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80027e4:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 80027e8:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	4413      	add	r3, r2
 80027f0:	edc3 7a00 	vstr	s15, [r3]
            alphaTemp[p] = SCALEALPHA/alphaTemp[p];
 80027f4:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80027f8:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 80027fc:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002800:	009b      	lsls	r3, r3, #2
 8002802:	4413      	add	r3, r2
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4618      	mov	r0, r3
 8002808:	f7fd fe46 	bl	8000498 <__aeabi_f2d>
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	a173      	add	r1, pc, #460	@ (adr r1, 80029e0 <ExtractAlphaParameters+0x6f8>)
 8002812:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002816:	f7fd ffc1 	bl	800079c <__aeabi_ddiv>
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	4610      	mov	r0, r2
 8002820:	4619      	mov	r1, r3
 8002822:	f7fe f989 	bl	8000b38 <__aeabi_d2f>
 8002826:	4601      	mov	r1, r0
 8002828:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800282c:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002830:	f8d7 3cf4 	ldr.w	r3, [r7, #3316]	@ 0xcf4
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4413      	add	r3, r2
 8002838:	6019      	str	r1, [r3, #0]
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 800283a:	f8d7 3d00 	ldr.w	r3, [r7, #3328]	@ 0xd00
 800283e:	3301      	adds	r3, #1
 8002840:	f8c7 3d00 	str.w	r3, [r7, #3328]	@ 0xd00
 8002844:	f8d7 3d00 	ldr.w	r3, [r7, #3328]	@ 0xd00
 8002848:	2b1f      	cmp	r3, #31
 800284a:	f77f aeca 	ble.w	80025e2 <ExtractAlphaParameters+0x2fa>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 800284e:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	@ 0xd04
 8002852:	3301      	adds	r3, #1
 8002854:	f8c7 3d04 	str.w	r3, [r7, #3332]	@ 0xd04
 8002858:	f8d7 3d04 	ldr.w	r3, [r7, #3332]	@ 0xd04
 800285c:	2b17      	cmp	r3, #23
 800285e:	f77f aebc 	ble.w	80025da <ExtractAlphaParameters+0x2f2>
        }
    }

    temp = alphaTemp[0];
 8002862:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002866:	f6a3 5314 	subw	r3, r3, #3348	@ 0xd14
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f607 5218 	addw	r2, r7, #3352	@ 0xd18
 8002870:	6013      	str	r3, [r2, #0]
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 8002872:	2301      	movs	r3, #1
 8002874:	f8c7 3cfc 	str.w	r3, [r7, #3324]	@ 0xcfc
 8002878:	e023      	b.n	80028c2 <ExtractAlphaParameters+0x5da>
    {
        if (alphaTemp[i] > temp)
 800287a:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 800287e:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 8002882:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	@ 0xcfc
 8002886:	009b      	lsls	r3, r3, #2
 8002888:	4413      	add	r3, r2
 800288a:	edd3 7a00 	vldr	s15, [r3]
 800288e:	f607 5318 	addw	r3, r7, #3352	@ 0xd18
 8002892:	ed93 7a00 	vldr	s14, [r3]
 8002896:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800289a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800289e:	d50b      	bpl.n	80028b8 <ExtractAlphaParameters+0x5d0>
        {
            temp = alphaTemp[i];
 80028a0:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80028a4:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 80028a8:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	@ 0xcfc
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	4413      	add	r3, r2
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f607 5218 	addw	r2, r7, #3352	@ 0xd18
 80028b6:	6013      	str	r3, [r2, #0]
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 80028b8:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	@ 0xcfc
 80028bc:	3301      	adds	r3, #1
 80028be:	f8c7 3cfc 	str.w	r3, [r7, #3324]	@ 0xcfc
 80028c2:	f8d7 3cfc 	ldr.w	r3, [r7, #3324]	@ 0xcfc
 80028c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80028ca:	dbd6      	blt.n	800287a <ExtractAlphaParameters+0x592>
        }
    }

    alphaScale = 0;
 80028cc:	2300      	movs	r3, #0
 80028ce:	f887 3d1f 	strb.w	r3, [r7, #3359]	@ 0xd1f
    while(temp < 32767.4)
 80028d2:	e00e      	b.n	80028f2 <ExtractAlphaParameters+0x60a>
    {
        temp = temp*2;
 80028d4:	f607 5318 	addw	r3, r7, #3352	@ 0xd18
 80028d8:	edd3 7a00 	vldr	s15, [r3]
 80028dc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80028e0:	f607 5318 	addw	r3, r7, #3352	@ 0xd18
 80028e4:	edc3 7a00 	vstr	s15, [r3]
        alphaScale = alphaScale + 1;
 80028e8:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	@ 0xd1f
 80028ec:	3301      	adds	r3, #1
 80028ee:	f887 3d1f 	strb.w	r3, [r7, #3359]	@ 0xd1f
    while(temp < 32767.4)
 80028f2:	f607 5318 	addw	r3, r7, #3352	@ 0xd18
 80028f6:	6818      	ldr	r0, [r3, #0]
 80028f8:	f7fd fdce 	bl	8000498 <__aeabi_f2d>
 80028fc:	a33a      	add	r3, pc, #232	@ (adr r3, 80029e8 <ExtractAlphaParameters+0x700>)
 80028fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002902:	f7fe f893 	bl	8000a2c <__aeabi_dcmplt>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d1e3      	bne.n	80028d4 <ExtractAlphaParameters+0x5ec>
    }

    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 800290c:	2300      	movs	r3, #0
 800290e:	f8c7 3cf8 	str.w	r3, [r7, #3320]	@ 0xcf8
 8002912:	e04d      	b.n	80029b0 <ExtractAlphaParameters+0x6c8>
    {
        temp = alphaTemp[i] * POW2(alphaScale);
 8002914:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002918:	f6a3 5214 	subw	r2, r3, #3348	@ 0xd14
 800291c:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	@ 0xcf8
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	4413      	add	r3, r2
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7fd fdb6 	bl	8000498 <__aeabi_f2d>
 800292c:	4604      	mov	r4, r0
 800292e:	460d      	mov	r5, r1
 8002930:	f897 3d1f 	ldrb.w	r3, [r7, #3359]	@ 0xd1f
 8002934:	4618      	mov	r0, r3
 8002936:	f7fd fd8d 	bl	8000454 <__aeabi_ui2d>
 800293a:	4602      	mov	r2, r0
 800293c:	460b      	mov	r3, r1
 800293e:	ec43 2b11 	vmov	d1, r2, r3
 8002942:	ed9f 0b25 	vldr	d0, [pc, #148]	@ 80029d8 <ExtractAlphaParameters+0x6f0>
 8002946:	f007 f9df 	bl	8009d08 <pow>
 800294a:	ec53 2b10 	vmov	r2, r3, d0
 800294e:	4620      	mov	r0, r4
 8002950:	4629      	mov	r1, r5
 8002952:	f7fd fdf9 	bl	8000548 <__aeabi_dmul>
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	4610      	mov	r0, r2
 800295c:	4619      	mov	r1, r3
 800295e:	f7fe f8eb 	bl	8000b38 <__aeabi_d2f>
 8002962:	4603      	mov	r3, r0
 8002964:	f607 5218 	addw	r2, r7, #3352	@ 0xd18
 8002968:	6013      	str	r3, [r2, #0]
        mlx90640->alpha[i] = (temp + 0.5);
 800296a:	f607 5318 	addw	r3, r7, #3352	@ 0xd18
 800296e:	6818      	ldr	r0, [r3, #0]
 8002970:	f7fd fd92 	bl	8000498 <__aeabi_f2d>
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <ExtractAlphaParameters+0x70c>)
 800297a:	f7fd fc2f 	bl	80001dc <__adddf3>
 800297e:	4602      	mov	r2, r0
 8002980:	460b      	mov	r3, r1
 8002982:	4610      	mov	r0, r2
 8002984:	4619      	mov	r1, r3
 8002986:	f7fe f8b7 	bl	8000af8 <__aeabi_d2uiz>
 800298a:	4603      	mov	r3, r0
 800298c:	b299      	uxth	r1, r3
 800298e:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 8002992:	f5a3 6352 	sub.w	r3, r3, #3360	@ 0xd20
 8002996:	681a      	ldr	r2, [r3, #0]
 8002998:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	@ 0xcf8
 800299c:	3324      	adds	r3, #36	@ 0x24
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	460a      	mov	r2, r1
 80029a4:	805a      	strh	r2, [r3, #2]
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80029a6:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	@ 0xcf8
 80029aa:	3301      	adds	r3, #1
 80029ac:	f8c7 3cf8 	str.w	r3, [r7, #3320]	@ 0xcf8
 80029b0:	f8d7 3cf8 	ldr.w	r3, [r7, #3320]	@ 0xcf8
 80029b4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029b8:	dbac      	blt.n	8002914 <ExtractAlphaParameters+0x62c>

    }

    mlx90640->alphaScale = alphaScale;
 80029ba:	f507 6352 	add.w	r3, r7, #3360	@ 0xd20
 80029be:	f5a3 6352 	sub.w	r3, r3, #3360	@ 0xd20
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f897 2d1f 	ldrb.w	r2, [r7, #3359]	@ 0xd1f
 80029c8:	f883 264a 	strb.w	r2, [r3, #1610]	@ 0x64a

}
 80029cc:	bf00      	nop
 80029ce:	f507 6752 	add.w	r7, r7, #3360	@ 0xd20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bdb0      	pop	{r4, r5, r7, pc}
 80029d6:	bf00      	nop
 80029d8:	00000000 	.word	0x00000000
 80029dc:	40000000 	.word	0x40000000
 80029e0:	a0b5ed8d 	.word	0xa0b5ed8d
 80029e4:	3eb0c6f7 	.word	0x3eb0c6f7
 80029e8:	9999999a 	.word	0x9999999a
 80029ec:	40dfffd9 	.word	0x40dfffd9
 80029f0:	42800000 	.word	0x42800000
 80029f4:	3fe00000 	.word	0x3fe00000

080029f8 <ExtractOffsetParameters>:

//------------------------------------------------------------------------------

static void ExtractOffsetParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b0c5      	sub	sp, #276	@ 0x114
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a02:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a06:	6018      	str	r0, [r3, #0]
 8002a08:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a0c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002a10:	6019      	str	r1, [r3, #0]
    int occRow[24];
    int occColumn[32];
    int p = 0;
 8002a12:	2300      	movs	r3, #0
 8002a14:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    uint8_t occRowScale;
    uint8_t occColumnScale;
    uint8_t occRemScale;


    occRemScale = MLX90640_NIBBLE1(eeData[16]);
 8002a18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a1c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	3320      	adds	r3, #32
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	f003 030f 	and.w	r3, r3, #15
 8002a2c:	f887 30f3 	strb.w	r3, [r7, #243]	@ 0xf3
    occColumnScale = MLX90640_NIBBLE2(eeData[16]);
 8002a30:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a34:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	3320      	adds	r3, #32
 8002a3c:	881b      	ldrh	r3, [r3, #0]
 8002a3e:	111b      	asrs	r3, r3, #4
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	f003 030f 	and.w	r3, r3, #15
 8002a46:	f887 30f2 	strb.w	r3, [r7, #242]	@ 0xf2
    occRowScale = MLX90640_NIBBLE3(eeData[16]);
 8002a4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a4e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	3320      	adds	r3, #32
 8002a56:	881b      	ldrh	r3, [r3, #0]
 8002a58:	121b      	asrs	r3, r3, #8
 8002a5a:	b2db      	uxtb	r3, r3
 8002a5c:	f003 030f 	and.w	r3, r3, #15
 8002a60:	f887 30f1 	strb.w	r3, [r7, #241]	@ 0xf1
    offsetRef = (int16_t)eeData[17];
 8002a64:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a68:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	3322      	adds	r3, #34	@ 0x22
 8002a70:	881b      	ldrh	r3, [r3, #0]
 8002a72:	f8a7 30ee 	strh.w	r3, [r7, #238]	@ 0xee

    for(int i = 0; i < 6; i++)
 8002a76:	2300      	movs	r3, #0
 8002a78:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002a7c:	e062      	b.n	8002b44 <ExtractOffsetParameters+0x14c>
    {
        p = i * 4;
 8002a7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        occRow[p + 0] = MLX90640_NIBBLE1(eeData[18 + i]);
 8002a88:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002a8c:	3312      	adds	r3, #18
 8002a8e:	005b      	lsls	r3, r3, #1
 8002a90:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002a94:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	881b      	ldrh	r3, [r3, #0]
 8002a9e:	f003 020f 	and.w	r2, r3, #15
 8002aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002aac:	443b      	add	r3, r7
 8002aae:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 1] = MLX90640_NIBBLE2(eeData[18 + i]);
 8002ab2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002ab6:	3312      	adds	r3, #18
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002abe:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	111a      	asrs	r2, r3, #4
 8002aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ace:	3301      	adds	r3, #1
 8002ad0:	f002 020f 	and.w	r2, r2, #15
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002ada:	443b      	add	r3, r7
 8002adc:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 2] = MLX90640_NIBBLE3(eeData[18 + i]);
 8002ae0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002ae4:	3312      	adds	r3, #18
 8002ae6:	005b      	lsls	r3, r3, #1
 8002ae8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002aec:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	4413      	add	r3, r2
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	121a      	asrs	r2, r3, #8
 8002af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002afc:	3302      	adds	r3, #2
 8002afe:	f002 020f 	and.w	r2, r2, #15
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002b08:	443b      	add	r3, r7
 8002b0a:	f843 2c84 	str.w	r2, [r3, #-132]
        occRow[p + 3] = MLX90640_NIBBLE4(eeData[18 + i]);
 8002b0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b12:	3312      	adds	r3, #18
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002b1a:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	4413      	add	r3, r2
 8002b22:	881b      	ldrh	r3, [r3, #0]
 8002b24:	0b1b      	lsrs	r3, r3, #12
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b2c:	3303      	adds	r3, #3
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002b34:	443b      	add	r3, r7
 8002b36:	f843 2c84 	str.w	r2, [r3, #-132]
    for(int i = 0; i < 6; i++)
 8002b3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b3e:	3301      	adds	r3, #1
 8002b40:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002b44:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002b48:	2b05      	cmp	r3, #5
 8002b4a:	dd98      	ble.n	8002a7e <ExtractOffsetParameters+0x86>
    }

    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002b52:	e020      	b.n	8002b96 <ExtractOffsetParameters+0x19e>
    {
        if (occRow[i] > 7)
 8002b54:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002b5e:	443b      	add	r3, r7
 8002b60:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8002b64:	2b07      	cmp	r3, #7
 8002b66:	dd11      	ble.n	8002b8c <ExtractOffsetParameters+0x194>
        {
            occRow[i] = occRow[i] - 16;
 8002b68:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002b72:	443b      	add	r3, r7
 8002b74:	f853 3c84 	ldr.w	r3, [r3, #-132]
 8002b78:	f1a3 0210 	sub.w	r2, r3, #16
 8002b7c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002b86:	443b      	add	r3, r7
 8002b88:	f843 2c84 	str.w	r2, [r3, #-132]
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8002b8c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b90:	3301      	adds	r3, #1
 8002b92:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002b96:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002b9a:	2b17      	cmp	r3, #23
 8002b9c:	ddda      	ble.n	8002b54 <ExtractOffsetParameters+0x15c>
        }
    }

    for(int i = 0; i < 8; i++)
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002ba4:	e062      	b.n	8002c6c <ExtractOffsetParameters+0x274>
    {
        p = i * 4;
 8002ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
        occColumn[p + 0] = MLX90640_NIBBLE1(eeData[24 + i]);
 8002bb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bb4:	3318      	adds	r3, #24
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002bbc:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002bc0:	6812      	ldr	r2, [r2, #0]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	881b      	ldrh	r3, [r3, #0]
 8002bc6:	f003 010f 	and.w	r1, r3, #15
 8002bca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002bce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002bd2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8002bd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 1] = MLX90640_NIBBLE2(eeData[24 + i]);
 8002bda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002bde:	3318      	adds	r3, #24
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002be6:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002bea:	6812      	ldr	r2, [r2, #0]
 8002bec:	4413      	add	r3, r2
 8002bee:	881b      	ldrh	r3, [r3, #0]
 8002bf0:	111b      	asrs	r3, r3, #4
 8002bf2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8002bf6:	3201      	adds	r2, #1
 8002bf8:	f003 010f 	and.w	r1, r3, #15
 8002bfc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002c00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 2] = MLX90640_NIBBLE3(eeData[24 + i]);
 8002c08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c0c:	3318      	adds	r3, #24
 8002c0e:	005b      	lsls	r3, r3, #1
 8002c10:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002c14:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002c18:	6812      	ldr	r2, [r2, #0]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	881b      	ldrh	r3, [r3, #0]
 8002c1e:	121b      	asrs	r3, r3, #8
 8002c20:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8002c24:	3202      	adds	r2, #2
 8002c26:	f003 010f 	and.w	r1, r3, #15
 8002c2a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002c2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        occColumn[p + 3] = MLX90640_NIBBLE4(eeData[24 + i]);
 8002c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c3a:	3318      	adds	r3, #24
 8002c3c:	005b      	lsls	r3, r3, #1
 8002c3e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002c42:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002c46:	6812      	ldr	r2, [r2, #0]
 8002c48:	4413      	add	r3, r2
 8002c4a:	881b      	ldrh	r3, [r3, #0]
 8002c4c:	0b1b      	lsrs	r3, r3, #12
 8002c4e:	b299      	uxth	r1, r3
 8002c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c54:	1cda      	adds	r2, r3, #3
 8002c56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002c5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < 8; i++)
 8002c62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c66:	3301      	adds	r3, #1
 8002c68:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002c6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8002c70:	2b07      	cmp	r3, #7
 8002c72:	dd98      	ble.n	8002ba6 <ExtractOffsetParameters+0x1ae>
    }

    for(int i = 0; i < MLX90640_COLUMN_NUM; i ++)
 8002c74:	2300      	movs	r3, #0
 8002c76:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002c7a:	e020      	b.n	8002cbe <ExtractOffsetParameters+0x2c6>
    {
        if (occColumn[i] > 7)
 8002c7c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002c80:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c84:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8002c88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c8c:	2b07      	cmp	r3, #7
 8002c8e:	dd11      	ble.n	8002cb4 <ExtractOffsetParameters+0x2bc>
        {
            occColumn[i] = occColumn[i] - 16;
 8002c90:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002c94:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002c98:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8002c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ca0:	f1a3 0110 	sub.w	r1, r3, #16
 8002ca4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ca8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cac:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 8002cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for(int i = 0; i < MLX90640_COLUMN_NUM; i ++)
 8002cb4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8002cb8:	3301      	adds	r3, #1
 8002cba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002cbe:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8002cc2:	2b1f      	cmp	r3, #31
 8002cc4:	ddda      	ble.n	8002c7c <ExtractOffsetParameters+0x284>
        }
    }

    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002ccc:	e0c0      	b.n	8002e50 <ExtractOffsetParameters+0x458>
    {
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002cd4:	e0b2      	b.n	8002e3c <ExtractOffsetParameters+0x444>
        {
            p = 32 * i +j;
 8002cd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002cda:	015b      	lsls	r3, r3, #5
 8002cdc:	f8d7 20f8 	ldr.w	r2, [r7, #248]	@ 0xf8
 8002ce0:	4413      	add	r3, r2
 8002ce2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
            mlx90640->offset[p] = (eeData[64 + p] & MLX90640_MSBITS_6_MASK) >> 10;
 8002ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cea:	3340      	adds	r3, #64	@ 0x40
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002cf2:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8002cf6:	6812      	ldr	r2, [r2, #0]
 8002cf8:	4413      	add	r3, r2
 8002cfa:	881b      	ldrh	r3, [r3, #0]
 8002cfc:	0a9b      	lsrs	r3, r3, #10
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	b219      	sxth	r1, r3
 8002d02:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d06:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d10:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002d14:	005b      	lsls	r3, r3, #1
 8002d16:	4413      	add	r3, r2
 8002d18:	460a      	mov	r2, r1
 8002d1a:	809a      	strh	r2, [r3, #4]
            if (mlx90640->offset[p] > 31)
 8002d1c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d20:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d2a:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002d2e:	005b      	lsls	r3, r3, #1
 8002d30:	4413      	add	r3, r2
 8002d32:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002d36:	2b1f      	cmp	r3, #31
 8002d38:	dd1d      	ble.n	8002d76 <ExtractOffsetParameters+0x37e>
            {
                mlx90640->offset[p] = mlx90640->offset[p] - 64;
 8002d3a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d3e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d48:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002d4c:	005b      	lsls	r3, r3, #1
 8002d4e:	4413      	add	r3, r2
 8002d50:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b40      	subs	r3, #64	@ 0x40
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	b219      	sxth	r1, r3
 8002d5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d60:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d6a:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	4413      	add	r3, r2
 8002d72:	460a      	mov	r2, r1
 8002d74:	809a      	strh	r2, [r3, #4]
            }
            mlx90640->offset[p] = mlx90640->offset[p]*(1 << occRemScale);
 8002d76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002d7a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d84:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002d90:	461a      	mov	r2, r3
 8002d92:	f897 30f3 	ldrb.w	r3, [r7, #243]	@ 0xf3
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	b219      	sxth	r1, r3
 8002d9c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002da0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002daa:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	4413      	add	r3, r2
 8002db2:	460a      	mov	r2, r1
 8002db4:	809a      	strh	r2, [r3, #4]
            mlx90640->offset[p] = (offsetRef + (occRow[i] << occRowScale) + (occColumn[j] << occColumnScale) + mlx90640->offset[p]);
 8002db6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8002dc0:	443b      	add	r3, r7
 8002dc2:	f853 2c84 	ldr.w	r2, [r3, #-132]
 8002dc6:	f897 30f1 	ldrb.w	r3, [r7, #241]	@ 0xf1
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	f8b7 30ee 	ldrh.w	r3, [r7, #238]	@ 0xee
 8002dd4:	4413      	add	r3, r2
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002ddc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002de0:	f8d7 10f8 	ldr.w	r1, [r7, #248]	@ 0xf8
 8002de4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002de8:	f897 30f2 	ldrb.w	r3, [r7, #242]	@ 0xf2
 8002dec:	fa01 f303 	lsl.w	r3, r1, r3
 8002df0:	b29b      	uxth	r3, r3
 8002df2:	4413      	add	r3, r2
 8002df4:	b29a      	uxth	r2, r3
 8002df6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002dfa:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002dfe:	6819      	ldr	r1, [r3, #0]
 8002e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e04:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	440b      	add	r3, r1
 8002e0c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	4413      	add	r3, r2
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	b219      	sxth	r1, r3
 8002e18:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002e1c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e26:	f503 7349 	add.w	r3, r3, #804	@ 0x324
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	4413      	add	r3, r2
 8002e2e:	460a      	mov	r2, r1
 8002e30:	809a      	strh	r2, [r3, #4]
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 8002e32:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e36:	3301      	adds	r3, #1
 8002e38:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002e3c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e40:	2b1f      	cmp	r3, #31
 8002e42:	f77f af48 	ble.w	8002cd6 <ExtractOffsetParameters+0x2de>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8002e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e54:	2b17      	cmp	r3, #23
 8002e56:	f77f af3a 	ble.w	8002cce <ExtractOffsetParameters+0x2d6>
        }
    }
}
 8002e5a:	bf00      	nop
 8002e5c:	bf00      	nop
 8002e5e:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
 8002e6a:	0000      	movs	r0, r0
 8002e6c:	0000      	movs	r0, r0
	...

08002e70 <ExtractKtaPixelParameters>:

//------------------------------------------------------------------------------

static void ExtractKtaPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8002e70:	b5b0      	push	{r4, r5, r7, lr}
 8002e72:	f5ad 6d43 	sub.w	sp, sp, #3120	@ 0xc30
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002e7c:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8002e80:	6018      	str	r0, [r3, #0]
 8002e82:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002e86:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 8002e8a:	6019      	str	r1, [r3, #0]
    int p = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	f8c7 3c14 	str.w	r3, [r7, #3092]	@ 0xc14
    uint8_t ktaScale2;
    uint8_t split;
    float ktaTemp[768];
    float temp;

    KtaRC[0] = (int8_t)MLX90640_MS_BYTE(eeData[54]);;
 8002e92:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002e96:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	336c      	adds	r3, #108	@ 0x6c
 8002e9e:	881b      	ldrh	r3, [r3, #0]
 8002ea0:	0a1b      	lsrs	r3, r3, #8
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	b25b      	sxtb	r3, r3
 8002ea6:	f887 3c0c 	strb.w	r3, [r7, #3084]	@ 0xc0c
    KtaRC[2] = (int8_t)MLX90640_LS_BYTE(eeData[54]);;
 8002eaa:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002eae:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	336c      	adds	r3, #108	@ 0x6c
 8002eb6:	881b      	ldrh	r3, [r3, #0]
 8002eb8:	b25b      	sxtb	r3, r3
 8002eba:	f887 3c0e 	strb.w	r3, [r7, #3086]	@ 0xc0e
    KtaRC[1] = (int8_t)MLX90640_MS_BYTE(eeData[55]);;
 8002ebe:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002ec2:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	336e      	adds	r3, #110	@ 0x6e
 8002eca:	881b      	ldrh	r3, [r3, #0]
 8002ecc:	0a1b      	lsrs	r3, r3, #8
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	b25b      	sxtb	r3, r3
 8002ed2:	f887 3c0d 	strb.w	r3, [r7, #3085]	@ 0xc0d
    KtaRC[3] = (int8_t)MLX90640_LS_BYTE(eeData[55]);;
 8002ed6:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002eda:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	336e      	adds	r3, #110	@ 0x6e
 8002ee2:	881b      	ldrh	r3, [r3, #0]
 8002ee4:	b25b      	sxtb	r3, r3
 8002ee6:	f887 3c0f 	strb.w	r3, [r7, #3087]	@ 0xc0f

    ktaScale1 = MLX90640_NIBBLE2(eeData[56]) + 8;
 8002eea:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002eee:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	3370      	adds	r3, #112	@ 0x70
 8002ef6:	881b      	ldrh	r3, [r3, #0]
 8002ef8:	111b      	asrs	r3, r3, #4
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	f003 030f 	and.w	r3, r3, #15
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	3308      	adds	r3, #8
 8002f04:	f887 3c2f 	strb.w	r3, [r7, #3119]	@ 0xc2f
    ktaScale2 = MLX90640_NIBBLE1(eeData[56]);
 8002f08:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002f0c:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	3370      	adds	r3, #112	@ 0x70
 8002f14:	881b      	ldrh	r3, [r3, #0]
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	f003 030f 	and.w	r3, r3, #15
 8002f1c:	f887 3c13 	strb.w	r3, [r7, #3091]	@ 0xc13

    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8002f20:	2300      	movs	r3, #0
 8002f22:	f8c7 3c24 	str.w	r3, [r7, #3108]	@ 0xc24
 8002f26:	e0ed      	b.n	8003104 <ExtractKtaPixelParameters+0x294>
    {
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f8c7 3c20 	str.w	r3, [r7, #3104]	@ 0xc20
 8002f2e:	e0df      	b.n	80030f0 <ExtractKtaPixelParameters+0x280>
        {
            p = 32 * i +j;
 8002f30:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	@ 0xc24
 8002f34:	015b      	lsls	r3, r3, #5
 8002f36:	f8d7 2c20 	ldr.w	r2, [r7, #3104]	@ 0xc20
 8002f3a:	4413      	add	r3, r2
 8002f3c:	f8c7 3c14 	str.w	r3, [r7, #3092]	@ 0xc14
            split = 2*(p/32 - (p/64)*2) + p%2;
 8002f40:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	da00      	bge.n	8002f4a <ExtractKtaPixelParameters+0xda>
 8002f48:	331f      	adds	r3, #31
 8002f4a:	115b      	asrs	r3, r3, #5
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	da00      	bge.n	8002f58 <ExtractKtaPixelParameters+0xe8>
 8002f56:	333f      	adds	r3, #63	@ 0x3f
 8002f58:	119b      	asrs	r3, r3, #6
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	005b      	lsls	r3, r3, #1
 8002f62:	b2da      	uxtb	r2, r3
 8002f64:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f003 0301 	and.w	r3, r3, #1
 8002f6e:	bfb8      	it	lt
 8002f70:	425b      	neglt	r3, r3
 8002f72:	b2db      	uxtb	r3, r3
 8002f74:	4413      	add	r3, r2
 8002f76:	f887 3c12 	strb.w	r3, [r7, #3090]	@ 0xc12
            ktaTemp[p] = (eeData[64 + p] & 0x000E) >> 1;
 8002f7a:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002f7e:	3340      	adds	r3, #64	@ 0x40
 8002f80:	005b      	lsls	r3, r3, #1
 8002f82:	f507 6243 	add.w	r2, r7, #3120	@ 0xc30
 8002f86:	f6a2 422c 	subw	r2, r2, #3116	@ 0xc2c
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	4413      	add	r3, r2
 8002f8e:	881b      	ldrh	r3, [r3, #0]
 8002f90:	105b      	asrs	r3, r3, #1
 8002f92:	f003 0307 	and.w	r3, r3, #7
 8002f96:	ee07 3a90 	vmov	s15, r3
 8002f9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f9e:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002fa2:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8002fa6:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	4413      	add	r3, r2
 8002fae:	edc3 7a00 	vstr	s15, [r3]
            if (ktaTemp[p] > 3)
 8002fb2:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002fb6:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8002fba:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	4413      	add	r3, r2
 8002fc2:	edd3 7a00 	vldr	s15, [r3]
 8002fc6:	eeb0 7a08 	vmov.f32	s14, #8	@ 0x40400000  3.0
 8002fca:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd2:	dd17      	ble.n	8003004 <ExtractKtaPixelParameters+0x194>
            {
                ktaTemp[p] = ktaTemp[p] - 8;
 8002fd4:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002fd8:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8002fdc:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	4413      	add	r3, r2
 8002fe4:	edd3 7a00 	vldr	s15, [r3]
 8002fe8:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8002fec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002ff0:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8002ff4:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8002ff8:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	edc3 7a00 	vstr	s15, [r3]
            }
            ktaTemp[p] = ktaTemp[p] * (1 << ktaScale2);
 8003004:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003008:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 800300c:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	ed93 7a00 	vldr	s14, [r3]
 8003018:	f897 3c13 	ldrb.w	r3, [r7, #3091]	@ 0xc13
 800301c:	2201      	movs	r2, #1
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	ee07 3a90 	vmov	s15, r3
 8003026:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800302a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800302e:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003032:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8003036:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	edc3 7a00 	vstr	s15, [r3]
            ktaTemp[p] = KtaRC[split] + ktaTemp[p];
 8003042:	f897 3c12 	ldrb.w	r3, [r7, #3090]	@ 0xc12
 8003046:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 800304a:	443b      	add	r3, r7
 800304c:	f913 3c24 	ldrsb.w	r3, [r3, #-36]
 8003050:	ee07 3a90 	vmov	s15, r3
 8003054:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003058:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 800305c:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8003060:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	4413      	add	r3, r2
 8003068:	edd3 7a00 	vldr	s15, [r3]
 800306c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003070:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003074:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8003078:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	edc3 7a00 	vstr	s15, [r3]
            ktaTemp[p] = ktaTemp[p] / POW2(ktaScale1);
 8003084:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003088:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 800308c:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	4413      	add	r3, r2
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4618      	mov	r0, r3
 8003098:	f7fd f9fe 	bl	8000498 <__aeabi_f2d>
 800309c:	4604      	mov	r4, r0
 800309e:	460d      	mov	r5, r1
 80030a0:	f897 3c2f 	ldrb.w	r3, [r7, #3119]	@ 0xc2f
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7fd f9d5 	bl	8000454 <__aeabi_ui2d>
 80030aa:	4602      	mov	r2, r0
 80030ac:	460b      	mov	r3, r1
 80030ae:	ec43 2b11 	vmov	d1, r2, r3
 80030b2:	ed9f 0b8d 	vldr	d0, [pc, #564]	@ 80032e8 <ExtractKtaPixelParameters+0x478>
 80030b6:	f006 fe27 	bl	8009d08 <pow>
 80030ba:	ec53 2b10 	vmov	r2, r3, d0
 80030be:	4620      	mov	r0, r4
 80030c0:	4629      	mov	r1, r5
 80030c2:	f7fd fb6b 	bl	800079c <__aeabi_ddiv>
 80030c6:	4602      	mov	r2, r0
 80030c8:	460b      	mov	r3, r1
 80030ca:	4610      	mov	r0, r2
 80030cc:	4619      	mov	r1, r3
 80030ce:	f7fd fd33 	bl	8000b38 <__aeabi_d2f>
 80030d2:	4601      	mov	r1, r0
 80030d4:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80030d8:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 80030dc:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	4413      	add	r3, r2
 80030e4:	6019      	str	r1, [r3, #0]
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 80030e6:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	@ 0xc20
 80030ea:	3301      	adds	r3, #1
 80030ec:	f8c7 3c20 	str.w	r3, [r7, #3104]	@ 0xc20
 80030f0:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	@ 0xc20
 80030f4:	2b1f      	cmp	r3, #31
 80030f6:	f77f af1b 	ble.w	8002f30 <ExtractKtaPixelParameters+0xc0>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 80030fa:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	@ 0xc24
 80030fe:	3301      	adds	r3, #1
 8003100:	f8c7 3c24 	str.w	r3, [r7, #3108]	@ 0xc24
 8003104:	f8d7 3c24 	ldr.w	r3, [r7, #3108]	@ 0xc24
 8003108:	2b17      	cmp	r3, #23
 800310a:	f77f af0d 	ble.w	8002f28 <ExtractKtaPixelParameters+0xb8>

        }
    }

    temp = fabs(ktaTemp[0]);
 800310e:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003112:	f6a3 4324 	subw	r3, r3, #3108	@ 0xc24
 8003116:	edd3 7a00 	vldr	s15, [r3]
 800311a:	eef0 7ae7 	vabs.f32	s15, s15
 800311e:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 8003122:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 8003126:	2301      	movs	r3, #1
 8003128:	f8c7 3c1c 	str.w	r3, [r7, #3100]	@ 0xc1c
 800312c:	e029      	b.n	8003182 <ExtractKtaPixelParameters+0x312>
    {
        if (fabs(ktaTemp[i]) > temp)
 800312e:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003132:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8003136:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	@ 0xc1c
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4413      	add	r3, r2
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	eef0 7ae7 	vabs.f32	s15, s15
 8003146:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 800314a:	ed93 7a00 	vldr	s14, [r3]
 800314e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003156:	d50f      	bpl.n	8003178 <ExtractKtaPixelParameters+0x308>
        {
            temp = fabs(ktaTemp[i]);
 8003158:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 800315c:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 8003160:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	@ 0xc1c
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4413      	add	r3, r2
 8003168:	edd3 7a00 	vldr	s15, [r3]
 800316c:	eef0 7ae7 	vabs.f32	s15, s15
 8003170:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 8003174:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 8003178:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	@ 0xc1c
 800317c:	3301      	adds	r3, #1
 800317e:	f8c7 3c1c 	str.w	r3, [r7, #3100]	@ 0xc1c
 8003182:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	@ 0xc1c
 8003186:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800318a:	dbd0      	blt.n	800312e <ExtractKtaPixelParameters+0x2be>
        }
    }

    ktaScale1 = 0;
 800318c:	2300      	movs	r3, #0
 800318e:	f887 3c2f 	strb.w	r3, [r7, #3119]	@ 0xc2f
    while(temp < 63.4)
 8003192:	e00e      	b.n	80031b2 <ExtractKtaPixelParameters+0x342>
    {
        temp = temp*2;
 8003194:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 8003198:	edd3 7a00 	vldr	s15, [r3]
 800319c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80031a0:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 80031a4:	edc3 7a00 	vstr	s15, [r3]
        ktaScale1 = ktaScale1 + 1;
 80031a8:	f897 3c2f 	ldrb.w	r3, [r7, #3119]	@ 0xc2f
 80031ac:	3301      	adds	r3, #1
 80031ae:	f887 3c2f 	strb.w	r3, [r7, #3119]	@ 0xc2f
    while(temp < 63.4)
 80031b2:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 80031b6:	6818      	ldr	r0, [r3, #0]
 80031b8:	f7fd f96e 	bl	8000498 <__aeabi_f2d>
 80031bc:	a34d      	add	r3, pc, #308	@ (adr r3, 80032f4 <ExtractKtaPixelParameters+0x484>)
 80031be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031c2:	f7fd fc33 	bl	8000a2c <__aeabi_dcmplt>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1e3      	bne.n	8003194 <ExtractKtaPixelParameters+0x324>
    }

    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80031cc:	2300      	movs	r3, #0
 80031ce:	f8c7 3c18 	str.w	r3, [r7, #3096]	@ 0xc18
 80031d2:	e075      	b.n	80032c0 <ExtractKtaPixelParameters+0x450>
    {
        temp = ktaTemp[i] * POW2(ktaScale1);
 80031d4:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80031d8:	f6a3 4224 	subw	r2, r3, #3108	@ 0xc24
 80031dc:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	4413      	add	r3, r2
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fd f956 	bl	8000498 <__aeabi_f2d>
 80031ec:	4604      	mov	r4, r0
 80031ee:	460d      	mov	r5, r1
 80031f0:	f897 3c2f 	ldrb.w	r3, [r7, #3119]	@ 0xc2f
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fd f92d 	bl	8000454 <__aeabi_ui2d>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	ec43 2b11 	vmov	d1, r2, r3
 8003202:	ed9f 0b39 	vldr	d0, [pc, #228]	@ 80032e8 <ExtractKtaPixelParameters+0x478>
 8003206:	f006 fd7f 	bl	8009d08 <pow>
 800320a:	ec53 2b10 	vmov	r2, r3, d0
 800320e:	4620      	mov	r0, r4
 8003210:	4629      	mov	r1, r5
 8003212:	f7fd f999 	bl	8000548 <__aeabi_dmul>
 8003216:	4602      	mov	r2, r0
 8003218:	460b      	mov	r3, r1
 800321a:	4610      	mov	r0, r2
 800321c:	4619      	mov	r1, r3
 800321e:	f7fd fc8b 	bl	8000b38 <__aeabi_d2f>
 8003222:	4603      	mov	r3, r0
 8003224:	f607 4228 	addw	r2, r7, #3112	@ 0xc28
 8003228:	6013      	str	r3, [r2, #0]
        if (temp < 0)
 800322a:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 800322e:	edd3 7a00 	vldr	s15, [r3]
 8003232:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323a:	d51e      	bpl.n	800327a <ExtractKtaPixelParameters+0x40a>
        {
            mlx90640->kta[i] = (temp - 0.5);
 800323c:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 8003240:	6818      	ldr	r0, [r3, #0]
 8003242:	f7fd f929 	bl	8000498 <__aeabi_f2d>
 8003246:	f04f 0200 	mov.w	r2, #0
 800324a:	4b29      	ldr	r3, [pc, #164]	@ (80032f0 <ExtractKtaPixelParameters+0x480>)
 800324c:	f7fc ffc4 	bl	80001d8 <__aeabi_dsub>
 8003250:	4602      	mov	r2, r0
 8003252:	460b      	mov	r3, r1
 8003254:	4610      	mov	r0, r2
 8003256:	4619      	mov	r1, r3
 8003258:	f7fd fc26 	bl	8000aa8 <__aeabi_d2iz>
 800325c:	4603      	mov	r3, r0
 800325e:	b259      	sxtb	r1, r3
 8003260:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003264:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 800326e:	4413      	add	r3, r2
 8003270:	f603 434c 	addw	r3, r3, #3148	@ 0xc4c
 8003274:	460a      	mov	r2, r1
 8003276:	701a      	strb	r2, [r3, #0]
 8003278:	e01d      	b.n	80032b6 <ExtractKtaPixelParameters+0x446>
        }
        else
        {
            mlx90640->kta[i] = (temp + 0.5);
 800327a:	f607 4328 	addw	r3, r7, #3112	@ 0xc28
 800327e:	6818      	ldr	r0, [r3, #0]
 8003280:	f7fd f90a 	bl	8000498 <__aeabi_f2d>
 8003284:	f04f 0200 	mov.w	r2, #0
 8003288:	4b19      	ldr	r3, [pc, #100]	@ (80032f0 <ExtractKtaPixelParameters+0x480>)
 800328a:	f7fc ffa7 	bl	80001dc <__adddf3>
 800328e:	4602      	mov	r2, r0
 8003290:	460b      	mov	r3, r1
 8003292:	4610      	mov	r0, r2
 8003294:	4619      	mov	r1, r3
 8003296:	f7fd fc07 	bl	8000aa8 <__aeabi_d2iz>
 800329a:	4603      	mov	r3, r0
 800329c:	b259      	sxtb	r1, r3
 800329e:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80032a2:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 80032ac:	4413      	add	r3, r2
 80032ae:	f603 434c 	addw	r3, r3, #3148	@ 0xc4c
 80032b2:	460a      	mov	r2, r1
 80032b4:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80032b6:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 80032ba:	3301      	adds	r3, #1
 80032bc:	f8c7 3c18 	str.w	r3, [r7, #3096]	@ 0xc18
 80032c0:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 80032c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032c8:	db84      	blt.n	80031d4 <ExtractKtaPixelParameters+0x364>
        }

    }

    mlx90640->ktaScale = ktaScale1;
 80032ca:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80032ce:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f897 2c2f 	ldrb.w	r2, [r7, #3119]	@ 0xc2f
 80032d8:	f883 2f4c 	strb.w	r2, [r3, #3916]	@ 0xf4c
}
 80032dc:	bf00      	nop
 80032de:	f507 6743 	add.w	r7, r7, #3120	@ 0xc30
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bdb0      	pop	{r4, r5, r7, pc}
 80032e6:	bf00      	nop
 80032e8:	00000000 	.word	0x00000000
 80032ec:	40000000 	.word	0x40000000
 80032f0:	3fe00000 	.word	0x3fe00000
 80032f4:	33333333 	.word	0x33333333
 80032f8:	404fb333 	.word	0x404fb333
 80032fc:	00000000 	.word	0x00000000

08003300 <ExtractKvPixelParameters>:


//------------------------------------------------------------------------------

static void ExtractKvPixelParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8003300:	b5b0      	push	{r4, r5, r7, lr}
 8003302:	f5ad 6d43 	sub.w	sp, sp, #3120	@ 0xc30
 8003306:	af00      	add	r7, sp, #0
 8003308:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 800330c:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8003310:	6018      	str	r0, [r3, #0]
 8003312:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003316:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 800331a:	6019      	str	r1, [r3, #0]
    int p = 0;
 800331c:	2300      	movs	r3, #0
 800331e:	f8c7 3c10 	str.w	r3, [r7, #3088]	@ 0xc10
    uint8_t kvScale;
    uint8_t split;
    float kvTemp[768];
    float temp;

    KvRoCo = MLX90640_NIBBLE4(eeData[52]);
 8003322:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003326:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	3368      	adds	r3, #104	@ 0x68
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	0b1b      	lsrs	r3, r3, #12
 8003332:	b29b      	uxth	r3, r3
 8003334:	f887 3c2f 	strb.w	r3, [r7, #3119]	@ 0xc2f
    if (KvRoCo > 7)
 8003338:	f997 3c2f 	ldrsb.w	r3, [r7, #3119]	@ 0xc2f
 800333c:	2b07      	cmp	r3, #7
 800333e:	dd05      	ble.n	800334c <ExtractKvPixelParameters+0x4c>
    {
        KvRoCo = KvRoCo - 16;
 8003340:	f897 3c2f 	ldrb.w	r3, [r7, #3119]	@ 0xc2f
 8003344:	3b10      	subs	r3, #16
 8003346:	b2db      	uxtb	r3, r3
 8003348:	f887 3c2f 	strb.w	r3, [r7, #3119]	@ 0xc2f
    }
    KvT[0] = KvRoCo;
 800334c:	f897 3c2f 	ldrb.w	r3, [r7, #3119]	@ 0xc2f
 8003350:	f887 3c08 	strb.w	r3, [r7, #3080]	@ 0xc08

    KvReCo = MLX90640_NIBBLE3(eeData[52]);
 8003354:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003358:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	3368      	adds	r3, #104	@ 0x68
 8003360:	881b      	ldrh	r3, [r3, #0]
 8003362:	121b      	asrs	r3, r3, #8
 8003364:	b25b      	sxtb	r3, r3
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	f887 3c2d 	strb.w	r3, [r7, #3117]	@ 0xc2d
    if (KvReCo > 7)
 800336e:	f997 3c2d 	ldrsb.w	r3, [r7, #3117]	@ 0xc2d
 8003372:	2b07      	cmp	r3, #7
 8003374:	dd05      	ble.n	8003382 <ExtractKvPixelParameters+0x82>
    {
        KvReCo = KvReCo - 16;
 8003376:	f897 3c2d 	ldrb.w	r3, [r7, #3117]	@ 0xc2d
 800337a:	3b10      	subs	r3, #16
 800337c:	b2db      	uxtb	r3, r3
 800337e:	f887 3c2d 	strb.w	r3, [r7, #3117]	@ 0xc2d
    }
    KvT[2] = KvReCo;
 8003382:	f897 3c2d 	ldrb.w	r3, [r7, #3117]	@ 0xc2d
 8003386:	f887 3c0a 	strb.w	r3, [r7, #3082]	@ 0xc0a

    KvRoCe = MLX90640_NIBBLE2(eeData[52]);
 800338a:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 800338e:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	3368      	adds	r3, #104	@ 0x68
 8003396:	881b      	ldrh	r3, [r3, #0]
 8003398:	111b      	asrs	r3, r3, #4
 800339a:	b25b      	sxtb	r3, r3
 800339c:	f003 030f 	and.w	r3, r3, #15
 80033a0:	f887 3c2e 	strb.w	r3, [r7, #3118]	@ 0xc2e
    if (KvRoCe > 7)
 80033a4:	f997 3c2e 	ldrsb.w	r3, [r7, #3118]	@ 0xc2e
 80033a8:	2b07      	cmp	r3, #7
 80033aa:	dd05      	ble.n	80033b8 <ExtractKvPixelParameters+0xb8>
    {
        KvRoCe = KvRoCe - 16;
 80033ac:	f897 3c2e 	ldrb.w	r3, [r7, #3118]	@ 0xc2e
 80033b0:	3b10      	subs	r3, #16
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	f887 3c2e 	strb.w	r3, [r7, #3118]	@ 0xc2e
    }
    KvT[1] = KvRoCe;
 80033b8:	f897 3c2e 	ldrb.w	r3, [r7, #3118]	@ 0xc2e
 80033bc:	f887 3c09 	strb.w	r3, [r7, #3081]	@ 0xc09

    KvReCe = MLX90640_NIBBLE1(eeData[52]);
 80033c0:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80033c4:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	3368      	adds	r3, #104	@ 0x68
 80033cc:	881b      	ldrh	r3, [r3, #0]
 80033ce:	b25b      	sxtb	r3, r3
 80033d0:	f003 030f 	and.w	r3, r3, #15
 80033d4:	f887 3c2c 	strb.w	r3, [r7, #3116]	@ 0xc2c
    if (KvReCe > 7)
 80033d8:	f997 3c2c 	ldrsb.w	r3, [r7, #3116]	@ 0xc2c
 80033dc:	2b07      	cmp	r3, #7
 80033de:	dd05      	ble.n	80033ec <ExtractKvPixelParameters+0xec>
    {
        KvReCe = KvReCe - 16;
 80033e0:	f897 3c2c 	ldrb.w	r3, [r7, #3116]	@ 0xc2c
 80033e4:	3b10      	subs	r3, #16
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	f887 3c2c 	strb.w	r3, [r7, #3116]	@ 0xc2c
    }
    KvT[3] = KvReCe;
 80033ec:	f897 3c2c 	ldrb.w	r3, [r7, #3116]	@ 0xc2c
 80033f0:	f887 3c0b 	strb.w	r3, [r7, #3083]	@ 0xc0b

    kvScale = MLX90640_NIBBLE3(eeData[56]);
 80033f4:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80033f8:	f6a3 432c 	subw	r3, r3, #3116	@ 0xc2c
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	3370      	adds	r3, #112	@ 0x70
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	121b      	asrs	r3, r3, #8
 8003404:	b2db      	uxtb	r3, r3
 8003406:	f003 030f 	and.w	r3, r3, #15
 800340a:	f887 3c2b 	strb.w	r3, [r7, #3115]	@ 0xc2b


    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 800340e:	2300      	movs	r3, #0
 8003410:	f8c7 3c20 	str.w	r3, [r7, #3104]	@ 0xc20
 8003414:	e07c      	b.n	8003510 <ExtractKvPixelParameters+0x210>
    {
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 8003416:	2300      	movs	r3, #0
 8003418:	f8c7 3c1c 	str.w	r3, [r7, #3100]	@ 0xc1c
 800341c:	e06f      	b.n	80034fe <ExtractKvPixelParameters+0x1fe>
        {
            p = 32 * i +j;
 800341e:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	@ 0xc20
 8003422:	015b      	lsls	r3, r3, #5
 8003424:	f8d7 2c1c 	ldr.w	r2, [r7, #3100]	@ 0xc1c
 8003428:	4413      	add	r3, r2
 800342a:	f8c7 3c10 	str.w	r3, [r7, #3088]	@ 0xc10
            split = 2*(p/32 - (p/64)*2) + p%2;
 800342e:	f8d7 3c10 	ldr.w	r3, [r7, #3088]	@ 0xc10
 8003432:	2b00      	cmp	r3, #0
 8003434:	da00      	bge.n	8003438 <ExtractKvPixelParameters+0x138>
 8003436:	331f      	adds	r3, #31
 8003438:	115b      	asrs	r3, r3, #5
 800343a:	461a      	mov	r2, r3
 800343c:	f8d7 3c10 	ldr.w	r3, [r7, #3088]	@ 0xc10
 8003440:	2b00      	cmp	r3, #0
 8003442:	da00      	bge.n	8003446 <ExtractKvPixelParameters+0x146>
 8003444:	333f      	adds	r3, #63	@ 0x3f
 8003446:	119b      	asrs	r3, r3, #6
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	b2db      	uxtb	r3, r3
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	b2da      	uxtb	r2, r3
 8003452:	f8d7 3c10 	ldr.w	r3, [r7, #3088]	@ 0xc10
 8003456:	2b00      	cmp	r3, #0
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	bfb8      	it	lt
 800345e:	425b      	neglt	r3, r3
 8003460:	b2db      	uxtb	r3, r3
 8003462:	4413      	add	r3, r2
 8003464:	f887 3c0f 	strb.w	r3, [r7, #3087]	@ 0xc0f
            kvTemp[p] = KvT[split];
 8003468:	f897 3c0f 	ldrb.w	r3, [r7, #3087]	@ 0xc0f
 800346c:	f503 6343 	add.w	r3, r3, #3120	@ 0xc30
 8003470:	443b      	add	r3, r7
 8003472:	f913 3c28 	ldrsb.w	r3, [r3, #-40]
 8003476:	ee07 3a90 	vmov	s15, r3
 800347a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800347e:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003482:	f6a3 4228 	subw	r2, r3, #3112	@ 0xc28
 8003486:	f8d7 3c10 	ldr.w	r3, [r7, #3088]	@ 0xc10
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	4413      	add	r3, r2
 800348e:	edc3 7a00 	vstr	s15, [r3]
            kvTemp[p] = kvTemp[p] / POW2(kvScale);
 8003492:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003496:	f6a3 4228 	subw	r2, r3, #3112	@ 0xc28
 800349a:	f8d7 3c10 	ldr.w	r3, [r7, #3088]	@ 0xc10
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	4413      	add	r3, r2
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7fc fff7 	bl	8000498 <__aeabi_f2d>
 80034aa:	4604      	mov	r4, r0
 80034ac:	460d      	mov	r5, r1
 80034ae:	f897 3c2b 	ldrb.w	r3, [r7, #3115]	@ 0xc2b
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7fc ffce 	bl	8000454 <__aeabi_ui2d>
 80034b8:	4602      	mov	r2, r0
 80034ba:	460b      	mov	r3, r1
 80034bc:	ec43 2b11 	vmov	d1, r2, r3
 80034c0:	ed9f 0b8d 	vldr	d0, [pc, #564]	@ 80036f8 <ExtractKvPixelParameters+0x3f8>
 80034c4:	f006 fc20 	bl	8009d08 <pow>
 80034c8:	ec53 2b10 	vmov	r2, r3, d0
 80034cc:	4620      	mov	r0, r4
 80034ce:	4629      	mov	r1, r5
 80034d0:	f7fd f964 	bl	800079c <__aeabi_ddiv>
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	4610      	mov	r0, r2
 80034da:	4619      	mov	r1, r3
 80034dc:	f7fd fb2c 	bl	8000b38 <__aeabi_d2f>
 80034e0:	4601      	mov	r1, r0
 80034e2:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80034e6:	f6a3 4228 	subw	r2, r3, #3112	@ 0xc28
 80034ea:	f8d7 3c10 	ldr.w	r3, [r7, #3088]	@ 0xc10
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	4413      	add	r3, r2
 80034f2:	6019      	str	r1, [r3, #0]
        for(int j = 0; j < MLX90640_COLUMN_NUM; j ++)
 80034f4:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	@ 0xc1c
 80034f8:	3301      	adds	r3, #1
 80034fa:	f8c7 3c1c 	str.w	r3, [r7, #3100]	@ 0xc1c
 80034fe:	f8d7 3c1c 	ldr.w	r3, [r7, #3100]	@ 0xc1c
 8003502:	2b1f      	cmp	r3, #31
 8003504:	dd8b      	ble.n	800341e <ExtractKvPixelParameters+0x11e>
    for(int i = 0; i < MLX90640_LINE_NUM; i++)
 8003506:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	@ 0xc20
 800350a:	3301      	adds	r3, #1
 800350c:	f8c7 3c20 	str.w	r3, [r7, #3104]	@ 0xc20
 8003510:	f8d7 3c20 	ldr.w	r3, [r7, #3104]	@ 0xc20
 8003514:	2b17      	cmp	r3, #23
 8003516:	f77f af7e 	ble.w	8003416 <ExtractKvPixelParameters+0x116>
        }
    }

    temp = fabs(kvTemp[0]);
 800351a:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 800351e:	f6a3 4328 	subw	r3, r3, #3112	@ 0xc28
 8003522:	edd3 7a00 	vldr	s15, [r3]
 8003526:	eef0 7ae7 	vabs.f32	s15, s15
 800352a:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 800352e:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 8003532:	2301      	movs	r3, #1
 8003534:	f8c7 3c18 	str.w	r3, [r7, #3096]	@ 0xc18
 8003538:	e029      	b.n	800358e <ExtractKvPixelParameters+0x28e>
    {
        if (fabs(kvTemp[i]) > temp)
 800353a:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 800353e:	f6a3 4228 	subw	r2, r3, #3112	@ 0xc28
 8003542:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	4413      	add	r3, r2
 800354a:	edd3 7a00 	vldr	s15, [r3]
 800354e:	eef0 7ae7 	vabs.f32	s15, s15
 8003552:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 8003556:	ed93 7a00 	vldr	s14, [r3]
 800355a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003562:	d50f      	bpl.n	8003584 <ExtractKvPixelParameters+0x284>
        {
            temp = fabs(kvTemp[i]);
 8003564:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003568:	f6a3 4228 	subw	r2, r3, #3112	@ 0xc28
 800356c:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 8003570:	009b      	lsls	r3, r3, #2
 8003572:	4413      	add	r3, r2
 8003574:	edd3 7a00 	vldr	s15, [r3]
 8003578:	eef0 7ae7 	vabs.f32	s15, s15
 800357c:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 8003580:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 1; i < MLX90640_PIXEL_NUM; i++)
 8003584:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 8003588:	3301      	adds	r3, #1
 800358a:	f8c7 3c18 	str.w	r3, [r7, #3096]	@ 0xc18
 800358e:	f8d7 3c18 	ldr.w	r3, [r7, #3096]	@ 0xc18
 8003592:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003596:	dbd0      	blt.n	800353a <ExtractKvPixelParameters+0x23a>
        }
    }

    kvScale = 0;
 8003598:	2300      	movs	r3, #0
 800359a:	f887 3c2b 	strb.w	r3, [r7, #3115]	@ 0xc2b
    while(temp < 63.4)
 800359e:	e00e      	b.n	80035be <ExtractKvPixelParameters+0x2be>
    {
        temp = temp*2;
 80035a0:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 80035a4:	edd3 7a00 	vldr	s15, [r3]
 80035a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80035ac:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 80035b0:	edc3 7a00 	vstr	s15, [r3]
        kvScale = kvScale + 1;
 80035b4:	f897 3c2b 	ldrb.w	r3, [r7, #3115]	@ 0xc2b
 80035b8:	3301      	adds	r3, #1
 80035ba:	f887 3c2b 	strb.w	r3, [r7, #3115]	@ 0xc2b
    while(temp < 63.4)
 80035be:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	f7fc ff68 	bl	8000498 <__aeabi_f2d>
 80035c8:	a34e      	add	r3, pc, #312	@ (adr r3, 8003704 <ExtractKvPixelParameters+0x404>)
 80035ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ce:	f7fd fa2d 	bl	8000a2c <__aeabi_dcmplt>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1e3      	bne.n	80035a0 <ExtractKvPixelParameters+0x2a0>
    }

    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80035d8:	2300      	movs	r3, #0
 80035da:	f8c7 3c14 	str.w	r3, [r7, #3092]	@ 0xc14
 80035de:	e075      	b.n	80036cc <ExtractKvPixelParameters+0x3cc>
    {
        temp = kvTemp[i] * POW2(kvScale);
 80035e0:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80035e4:	f6a3 4228 	subw	r2, r3, #3112	@ 0xc28
 80035e8:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4413      	add	r3, r2
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4618      	mov	r0, r3
 80035f4:	f7fc ff50 	bl	8000498 <__aeabi_f2d>
 80035f8:	4604      	mov	r4, r0
 80035fa:	460d      	mov	r5, r1
 80035fc:	f897 3c2b 	ldrb.w	r3, [r7, #3115]	@ 0xc2b
 8003600:	4618      	mov	r0, r3
 8003602:	f7fc ff27 	bl	8000454 <__aeabi_ui2d>
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	ec43 2b11 	vmov	d1, r2, r3
 800360e:	ed9f 0b3a 	vldr	d0, [pc, #232]	@ 80036f8 <ExtractKvPixelParameters+0x3f8>
 8003612:	f006 fb79 	bl	8009d08 <pow>
 8003616:	ec53 2b10 	vmov	r2, r3, d0
 800361a:	4620      	mov	r0, r4
 800361c:	4629      	mov	r1, r5
 800361e:	f7fc ff93 	bl	8000548 <__aeabi_dmul>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	4610      	mov	r0, r2
 8003628:	4619      	mov	r1, r3
 800362a:	f7fd fa85 	bl	8000b38 <__aeabi_d2f>
 800362e:	4603      	mov	r3, r0
 8003630:	f607 4224 	addw	r2, r7, #3108	@ 0xc24
 8003634:	6013      	str	r3, [r2, #0]
        if (temp < 0)
 8003636:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 800363a:	edd3 7a00 	vldr	s15, [r3]
 800363e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003642:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003646:	d51e      	bpl.n	8003686 <ExtractKvPixelParameters+0x386>
        {
            mlx90640->kv[i] = (temp - 0.5);
 8003648:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 800364c:	6818      	ldr	r0, [r3, #0]
 800364e:	f7fc ff23 	bl	8000498 <__aeabi_f2d>
 8003652:	f04f 0200 	mov.w	r2, #0
 8003656:	4b2a      	ldr	r3, [pc, #168]	@ (8003700 <ExtractKvPixelParameters+0x400>)
 8003658:	f7fc fdbe 	bl	80001d8 <__aeabi_dsub>
 800365c:	4602      	mov	r2, r0
 800365e:	460b      	mov	r3, r1
 8003660:	4610      	mov	r0, r2
 8003662:	4619      	mov	r1, r3
 8003664:	f7fd fa20 	bl	8000aa8 <__aeabi_d2iz>
 8003668:	4603      	mov	r3, r0
 800366a:	b259      	sxtb	r1, r3
 800366c:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 8003670:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 800367a:	4413      	add	r3, r2
 800367c:	f603 734d 	addw	r3, r3, #3917	@ 0xf4d
 8003680:	460a      	mov	r2, r1
 8003682:	701a      	strb	r2, [r3, #0]
 8003684:	e01d      	b.n	80036c2 <ExtractKvPixelParameters+0x3c2>
        }
        else
        {
            mlx90640->kv[i] = (temp + 0.5);
 8003686:	f607 4324 	addw	r3, r7, #3108	@ 0xc24
 800368a:	6818      	ldr	r0, [r3, #0]
 800368c:	f7fc ff04 	bl	8000498 <__aeabi_f2d>
 8003690:	f04f 0200 	mov.w	r2, #0
 8003694:	4b1a      	ldr	r3, [pc, #104]	@ (8003700 <ExtractKvPixelParameters+0x400>)
 8003696:	f7fc fda1 	bl	80001dc <__adddf3>
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	4610      	mov	r0, r2
 80036a0:	4619      	mov	r1, r3
 80036a2:	f7fd fa01 	bl	8000aa8 <__aeabi_d2iz>
 80036a6:	4603      	mov	r3, r0
 80036a8:	b259      	sxtb	r1, r3
 80036aa:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80036ae:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 80036b8:	4413      	add	r3, r2
 80036ba:	f603 734d 	addw	r3, r3, #3917	@ 0xf4d
 80036be:	460a      	mov	r2, r1
 80036c0:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < MLX90640_PIXEL_NUM; i++)
 80036c2:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 80036c6:	3301      	adds	r3, #1
 80036c8:	f8c7 3c14 	str.w	r3, [r7, #3092]	@ 0xc14
 80036cc:	f8d7 3c14 	ldr.w	r3, [r7, #3092]	@ 0xc14
 80036d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036d4:	db84      	blt.n	80035e0 <ExtractKvPixelParameters+0x2e0>
        }

    }

    mlx90640->kvScale = kvScale;
 80036d6:	f507 6343 	add.w	r3, r7, #3120	@ 0xc30
 80036da:	f5a3 6343 	sub.w	r3, r3, #3120	@ 0xc30
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80036e4:	461a      	mov	r2, r3
 80036e6:	f897 3c2b 	ldrb.w	r3, [r7, #3115]	@ 0xc2b
 80036ea:	f882 324d 	strb.w	r3, [r2, #589]	@ 0x24d
}
 80036ee:	bf00      	nop
 80036f0:	f507 6743 	add.w	r7, r7, #3120	@ 0xc30
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bdb0      	pop	{r4, r5, r7, pc}
 80036f8:	00000000 	.word	0x00000000
 80036fc:	40000000 	.word	0x40000000
 8003700:	3fe00000 	.word	0x3fe00000
 8003704:	33333333 	.word	0x33333333
 8003708:	404fb333 	.word	0x404fb333
 800370c:	00000000 	.word	0x00000000

08003710 <ExtractCPParameters>:

//------------------------------------------------------------------------------

static void ExtractCPParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8003710:	b5b0      	push	{r4, r5, r7, lr}
 8003712:	b08a      	sub	sp, #40	@ 0x28
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
    float cpKta;
    uint8_t alphaScale;
    uint8_t ktaScale1;
    uint8_t kvScale;

    alphaScale = MLX90640_NIBBLE4(eeData[32]) + 27;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	3340      	adds	r3, #64	@ 0x40
 800371e:	881b      	ldrh	r3, [r3, #0]
 8003720:	0b1b      	lsrs	r3, r3, #12
 8003722:	b29b      	uxth	r3, r3
 8003724:	b2db      	uxtb	r3, r3
 8003726:	331b      	adds	r3, #27
 8003728:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    offsetSP[0] = (eeData[58] & MLX90640_LSBITS_10_MASK);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3374      	adds	r3, #116	@ 0x74
 8003730:	881b      	ldrh	r3, [r3, #0]
 8003732:	b21b      	sxth	r3, r3
 8003734:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003738:	b21b      	sxth	r3, r3
 800373a:	813b      	strh	r3, [r7, #8]
    if (offsetSP[0] > 511)
 800373c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003740:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003744:	db07      	blt.n	8003756 <ExtractCPParameters+0x46>
    {
        offsetSP[0] = offsetSP[0] - 1024;
 8003746:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800374a:	b29b      	uxth	r3, r3
 800374c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003750:	b29b      	uxth	r3, r3
 8003752:	b21b      	sxth	r3, r3
 8003754:	813b      	strh	r3, [r7, #8]
    }

    offsetSP[1] = (eeData[58] & MLX90640_MSBITS_6_MASK) >> 10;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	3374      	adds	r3, #116	@ 0x74
 800375a:	881b      	ldrh	r3, [r3, #0]
 800375c:	0a9b      	lsrs	r3, r3, #10
 800375e:	b29b      	uxth	r3, r3
 8003760:	b21b      	sxth	r3, r3
 8003762:	817b      	strh	r3, [r7, #10]
    if (offsetSP[1] > 31)
 8003764:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003768:	2b1f      	cmp	r3, #31
 800376a:	dd06      	ble.n	800377a <ExtractCPParameters+0x6a>
    {
        offsetSP[1] = offsetSP[1] - 64;
 800376c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003770:	b29b      	uxth	r3, r3
 8003772:	3b40      	subs	r3, #64	@ 0x40
 8003774:	b29b      	uxth	r3, r3
 8003776:	b21b      	sxth	r3, r3
 8003778:	817b      	strh	r3, [r7, #10]
    }
    offsetSP[1] = offsetSP[1] + offsetSP[0];
 800377a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800377e:	b29a      	uxth	r2, r3
 8003780:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003784:	b29b      	uxth	r3, r3
 8003786:	4413      	add	r3, r2
 8003788:	b29b      	uxth	r3, r3
 800378a:	b21b      	sxth	r3, r3
 800378c:	817b      	strh	r3, [r7, #10]

    alphaSP[0] = (eeData[57] & MLX90640_LSBITS_10_MASK);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	3372      	adds	r3, #114	@ 0x72
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003798:	ee07 3a90 	vmov	s15, r3
 800379c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037a0:	edc7 7a03 	vstr	s15, [r7, #12]
    if (alphaSP[0] > 511)
 80037a4:	edd7 7a03 	vldr	s15, [r7, #12]
 80037a8:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8003978 <ExtractCPParameters+0x268>
 80037ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b4:	dd07      	ble.n	80037c6 <ExtractCPParameters+0xb6>
    {
        alphaSP[0] = alphaSP[0] - 1024;
 80037b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80037ba:	ed9f 7a70 	vldr	s14, [pc, #448]	@ 800397c <ExtractCPParameters+0x26c>
 80037be:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80037c2:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    alphaSP[0] = alphaSP[0] /  POW2(alphaScale);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fc fe65 	bl	8000498 <__aeabi_f2d>
 80037ce:	4604      	mov	r4, r0
 80037d0:	460d      	mov	r5, r1
 80037d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fc fe3c 	bl	8000454 <__aeabi_ui2d>
 80037dc:	4602      	mov	r2, r0
 80037de:	460b      	mov	r3, r1
 80037e0:	ec43 2b11 	vmov	d1, r2, r3
 80037e4:	ed9f 0b62 	vldr	d0, [pc, #392]	@ 8003970 <ExtractCPParameters+0x260>
 80037e8:	f006 fa8e 	bl	8009d08 <pow>
 80037ec:	ec53 2b10 	vmov	r2, r3, d0
 80037f0:	4620      	mov	r0, r4
 80037f2:	4629      	mov	r1, r5
 80037f4:	f7fc ffd2 	bl	800079c <__aeabi_ddiv>
 80037f8:	4602      	mov	r2, r0
 80037fa:	460b      	mov	r3, r1
 80037fc:	4610      	mov	r0, r2
 80037fe:	4619      	mov	r1, r3
 8003800:	f7fd f99a 	bl	8000b38 <__aeabi_d2f>
 8003804:	4603      	mov	r3, r0
 8003806:	60fb      	str	r3, [r7, #12]

    alphaSP[1] = (eeData[57] & MLX90640_MSBITS_6_MASK) >> 10;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	3372      	adds	r3, #114	@ 0x72
 800380c:	881b      	ldrh	r3, [r3, #0]
 800380e:	0a9b      	lsrs	r3, r3, #10
 8003810:	b29b      	uxth	r3, r3
 8003812:	ee07 3a90 	vmov	s15, r3
 8003816:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800381a:	edc7 7a04 	vstr	s15, [r7, #16]
    if (alphaSP[1] > 31)
 800381e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003822:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 8003826:	eef4 7ac7 	vcmpe.f32	s15, s14
 800382a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800382e:	dd07      	ble.n	8003840 <ExtractCPParameters+0x130>
    {
        alphaSP[1] = alphaSP[1] - 64;
 8003830:	edd7 7a04 	vldr	s15, [r7, #16]
 8003834:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8003980 <ExtractCPParameters+0x270>
 8003838:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800383c:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    alphaSP[1] = (1 + alphaSP[1]/128) * alphaSP[0];
 8003840:	ed97 7a04 	vldr	s14, [r7, #16]
 8003844:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8003984 <ExtractCPParameters+0x274>
 8003848:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800384c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003850:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003854:	edd7 7a03 	vldr	s15, [r7, #12]
 8003858:	ee67 7a27 	vmul.f32	s15, s14, s15
 800385c:	edc7 7a04 	vstr	s15, [r7, #16]

    cpKta = (int8_t)MLX90640_LS_BYTE(eeData[59]);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3376      	adds	r3, #118	@ 0x76
 8003864:	881b      	ldrh	r3, [r3, #0]
 8003866:	b25b      	sxtb	r3, r3
 8003868:	ee07 3a90 	vmov	s15, r3
 800386c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003870:	edc7 7a08 	vstr	s15, [r7, #32]

    ktaScale1 = MLX90640_NIBBLE2(eeData[56]) + 8;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3370      	adds	r3, #112	@ 0x70
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	111b      	asrs	r3, r3, #4
 800387c:	b2db      	uxtb	r3, r3
 800387e:	f003 030f 	and.w	r3, r3, #15
 8003882:	b2db      	uxtb	r3, r3
 8003884:	3308      	adds	r3, #8
 8003886:	77fb      	strb	r3, [r7, #31]
    mlx90640->cpKta = cpKta / POW2(ktaScale1);
 8003888:	6a38      	ldr	r0, [r7, #32]
 800388a:	f7fc fe05 	bl	8000498 <__aeabi_f2d>
 800388e:	4604      	mov	r4, r0
 8003890:	460d      	mov	r5, r1
 8003892:	7ffb      	ldrb	r3, [r7, #31]
 8003894:	4618      	mov	r0, r3
 8003896:	f7fc fddd 	bl	8000454 <__aeabi_ui2d>
 800389a:	4602      	mov	r2, r0
 800389c:	460b      	mov	r3, r1
 800389e:	ec43 2b11 	vmov	d1, r2, r3
 80038a2:	ed9f 0b33 	vldr	d0, [pc, #204]	@ 8003970 <ExtractCPParameters+0x260>
 80038a6:	f006 fa2f 	bl	8009d08 <pow>
 80038aa:	ec53 2b10 	vmov	r2, r3, d0
 80038ae:	4620      	mov	r0, r4
 80038b0:	4629      	mov	r1, r5
 80038b2:	f7fc ff73 	bl	800079c <__aeabi_ddiv>
 80038b6:	4602      	mov	r2, r0
 80038b8:	460b      	mov	r3, r1
 80038ba:	4610      	mov	r0, r2
 80038bc:	4619      	mov	r1, r3
 80038be:	f7fd f93b 	bl	8000b38 <__aeabi_d2f>
 80038c2:	4602      	mov	r2, r0
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	621a      	str	r2, [r3, #32]

    cpKv = (int8_t)MLX90640_MS_BYTE(eeData[59]);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	3376      	adds	r3, #118	@ 0x76
 80038cc:	881b      	ldrh	r3, [r3, #0]
 80038ce:	0a1b      	lsrs	r3, r3, #8
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	b25b      	sxtb	r3, r3
 80038d4:	ee07 3a90 	vmov	s15, r3
 80038d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80038dc:	edc7 7a06 	vstr	s15, [r7, #24]

    kvScale = MLX90640_NIBBLE3(eeData[56]);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3370      	adds	r3, #112	@ 0x70
 80038e4:	881b      	ldrh	r3, [r3, #0]
 80038e6:	121b      	asrs	r3, r3, #8
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	75fb      	strb	r3, [r7, #23]
    mlx90640->cpKv = cpKv / POW2(kvScale);
 80038f0:	69b8      	ldr	r0, [r7, #24]
 80038f2:	f7fc fdd1 	bl	8000498 <__aeabi_f2d>
 80038f6:	4604      	mov	r4, r0
 80038f8:	460d      	mov	r5, r1
 80038fa:	7dfb      	ldrb	r3, [r7, #23]
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7fc fda9 	bl	8000454 <__aeabi_ui2d>
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	ec43 2b11 	vmov	d1, r2, r3
 800390a:	ed9f 0b19 	vldr	d0, [pc, #100]	@ 8003970 <ExtractCPParameters+0x260>
 800390e:	f006 f9fb 	bl	8009d08 <pow>
 8003912:	ec53 2b10 	vmov	r2, r3, d0
 8003916:	4620      	mov	r0, r4
 8003918:	4629      	mov	r1, r5
 800391a:	f7fc ff3f 	bl	800079c <__aeabi_ddiv>
 800391e:	4602      	mov	r2, r0
 8003920:	460b      	mov	r3, r1
 8003922:	4610      	mov	r0, r2
 8003924:	4619      	mov	r1, r3
 8003926:	f7fd f907 	bl	8000b38 <__aeabi_d2f>
 800392a:	4602      	mov	r2, r0
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	61da      	str	r2, [r3, #28]

    mlx90640->cpAlpha[0] = alphaSP[0];
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	683a      	ldr	r2, [r7, #0]
 8003934:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003938:	f8c2 3250 	str.w	r3, [r2, #592]	@ 0x250
    mlx90640->cpAlpha[1] = alphaSP[1];
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	683a      	ldr	r2, [r7, #0]
 8003940:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003944:	f8c2 3254 	str.w	r3, [r2, #596]	@ 0x254
    mlx90640->cpOffset[0] = offsetSP[0];
 8003948:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003952:	f8a3 2258 	strh.w	r2, [r3, #600]	@ 0x258
    mlx90640->cpOffset[1] = offsetSP[1];
 8003956:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003960:	f8a3 225a 	strh.w	r2, [r3, #602]	@ 0x25a
}
 8003964:	bf00      	nop
 8003966:	3728      	adds	r7, #40	@ 0x28
 8003968:	46bd      	mov	sp, r7
 800396a:	bdb0      	pop	{r4, r5, r7, pc}
 800396c:	f3af 8000 	nop.w
 8003970:	00000000 	.word	0x00000000
 8003974:	40000000 	.word	0x40000000
 8003978:	43ff8000 	.word	0x43ff8000
 800397c:	44800000 	.word	0x44800000
 8003980:	42800000 	.word	0x42800000
 8003984:	43000000 	.word	0x43000000

08003988 <ExtractCILCParameters>:

//------------------------------------------------------------------------------

static void ExtractCILCParameters(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8003988:	b480      	push	{r7}
 800398a:	b087      	sub	sp, #28
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
    float ilChessC[3];
    uint8_t calibrationModeEE;

    calibrationModeEE = (eeData[10] & 0x0800) >> 4;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	3314      	adds	r3, #20
 8003996:	881b      	ldrh	r3, [r3, #0]
 8003998:	111b      	asrs	r3, r3, #4
 800399a:	b2db      	uxtb	r3, r3
 800399c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80039a0:	75fb      	strb	r3, [r7, #23]
    calibrationModeEE = calibrationModeEE ^ 0x80;
 80039a2:	7dfb      	ldrb	r3, [r7, #23]
 80039a4:	f083 037f 	eor.w	r3, r3, #127	@ 0x7f
 80039a8:	43db      	mvns	r3, r3
 80039aa:	75fb      	strb	r3, [r7, #23]

    ilChessC[0] = (eeData[53] & 0x003F);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	336a      	adds	r3, #106	@ 0x6a
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039b6:	ee07 3a90 	vmov	s15, r3
 80039ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039be:	edc7 7a02 	vstr	s15, [r7, #8]
    if (ilChessC[0] > 31)
 80039c2:	edd7 7a02 	vldr	s15, [r7, #8]
 80039c6:	eeb3 7a0f 	vmov.f32	s14, #63	@ 0x41f80000  31.0
 80039ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d2:	dd07      	ble.n	80039e4 <ExtractCILCParameters+0x5c>
    {
        ilChessC[0] = ilChessC[0] - 64;
 80039d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80039d8:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003ac0 <ExtractCILCParameters+0x138>
 80039dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80039e0:	edc7 7a02 	vstr	s15, [r7, #8]
    }
    ilChessC[0] = ilChessC[0] / 16.0f;
 80039e4:	ed97 7a02 	vldr	s14, [r7, #8]
 80039e8:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80039ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039f0:	edc7 7a02 	vstr	s15, [r7, #8]

    ilChessC[1] = (eeData[53] & 0x07C0) >> 6;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	336a      	adds	r3, #106	@ 0x6a
 80039f8:	881b      	ldrh	r3, [r3, #0]
 80039fa:	119b      	asrs	r3, r3, #6
 80039fc:	f003 031f 	and.w	r3, r3, #31
 8003a00:	ee07 3a90 	vmov	s15, r3
 8003a04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a08:	edc7 7a03 	vstr	s15, [r7, #12]
    if (ilChessC[1] > 15)
 8003a0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a10:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8003a14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a1c:	dd07      	ble.n	8003a2e <ExtractCILCParameters+0xa6>
    {
        ilChessC[1] = ilChessC[1] - 32;
 8003a1e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003a22:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8003ac4 <ExtractCILCParameters+0x13c>
 8003a26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a2a:	edc7 7a03 	vstr	s15, [r7, #12]
    }
    ilChessC[1] = ilChessC[1] / 2.0f;
 8003a2e:	ed97 7a03 	vldr	s14, [r7, #12]
 8003a32:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003a36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a3a:	edc7 7a03 	vstr	s15, [r7, #12]

    ilChessC[2] = (eeData[53] & 0xF800) >> 11;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	336a      	adds	r3, #106	@ 0x6a
 8003a42:	881b      	ldrh	r3, [r3, #0]
 8003a44:	0adb      	lsrs	r3, r3, #11
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	ee07 3a90 	vmov	s15, r3
 8003a4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a50:	edc7 7a04 	vstr	s15, [r7, #16]
    if (ilChessC[2] > 15)
 8003a54:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a58:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8003a5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a64:	dd07      	ble.n	8003a76 <ExtractCILCParameters+0xee>
    {
        ilChessC[2] = ilChessC[2] - 32;
 8003a66:	edd7 7a04 	vldr	s15, [r7, #16]
 8003a6a:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8003ac4 <ExtractCILCParameters+0x13c>
 8003a6e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003a72:	edc7 7a04 	vstr	s15, [r7, #16]
    }
    ilChessC[2] = ilChessC[2] / 8.0f;
 8003a76:	ed97 7a04 	vldr	s14, [r7, #16]
 8003a7a:	eef2 6a00 	vmov.f32	s13, #32	@ 0x41000000  8.0
 8003a7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a82:	edc7 7a04 	vstr	s15, [r7, #16]

    mlx90640->calibrationModeEE = calibrationModeEE;
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	7dfa      	ldrb	r2, [r7, #23]
 8003a8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    mlx90640->ilChessC[0] = ilChessC[0];
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003a96:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
    mlx90640->ilChessC[1] = ilChessC[1];
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003aa2:	f8c2 3260 	str.w	r3, [r2, #608]	@ 0x260
    mlx90640->ilChessC[2] = ilChessC[2];
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003aae:	f8c2 3264 	str.w	r3, [r2, #612]	@ 0x264
}
 8003ab2:	bf00      	nop
 8003ab4:	371c      	adds	r7, #28
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	42800000 	.word	0x42800000
 8003ac4:	42000000 	.word	0x42000000

08003ac8 <ExtractDeviatingPixels>:

//------------------------------------------------------------------------------

static int ExtractDeviatingPixels(uint16_t *eeData, paramsMLX90640 *mlx90640)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]
    uint16_t pixCnt = 0;
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	82fb      	strh	r3, [r7, #22]
    uint16_t brokenPixCnt = 0;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	82bb      	strh	r3, [r7, #20]
    uint16_t outlierPixCnt = 0;
 8003ada:	2300      	movs	r3, #0
 8003adc:	827b      	strh	r3, [r7, #18]
    int warn = 0;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	60fb      	str	r3, [r7, #12]
    int i;

    for(pixCnt = 0; pixCnt<5; pixCnt++)
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	82fb      	strh	r3, [r7, #22]
 8003ae6:	e013      	b.n	8003b10 <ExtractDeviatingPixels+0x48>
    {
        mlx90640->brokenPixels[pixCnt] = 0xFFFF;
 8003ae8:	8afa      	ldrh	r2, [r7, #22]
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	f602 1234 	addw	r2, r2, #2356	@ 0x934
 8003af0:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8003af4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        mlx90640->outlierPixels[pixCnt] = 0xFFFF;
 8003af8:	8afb      	ldrh	r3, [r7, #22]
 8003afa:	683a      	ldr	r2, [r7, #0]
 8003afc:	f603 1338 	addw	r3, r3, #2360	@ 0x938
 8003b00:	005b      	lsls	r3, r3, #1
 8003b02:	4413      	add	r3, r2
 8003b04:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003b08:	805a      	strh	r2, [r3, #2]
    for(pixCnt = 0; pixCnt<5; pixCnt++)
 8003b0a:	8afb      	ldrh	r3, [r7, #22]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	82fb      	strh	r3, [r7, #22]
 8003b10:	8afb      	ldrh	r3, [r7, #22]
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d9e8      	bls.n	8003ae8 <ExtractDeviatingPixels+0x20>
    }

    pixCnt = 0;
 8003b16:	2300      	movs	r3, #0
 8003b18:	82fb      	strh	r3, [r7, #22]
    while (pixCnt < MLX90640_PIXEL_NUM && brokenPixCnt < 5 && outlierPixCnt < 5)
 8003b1a:	e02a      	b.n	8003b72 <ExtractDeviatingPixels+0xaa>
    {
        if(eeData[pixCnt+64] == 0)
 8003b1c:	8afb      	ldrh	r3, [r7, #22]
 8003b1e:	3340      	adds	r3, #64	@ 0x40
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	4413      	add	r3, r2
 8003b26:	881b      	ldrh	r3, [r3, #0]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10a      	bne.n	8003b42 <ExtractDeviatingPixels+0x7a>
        {
            mlx90640->brokenPixels[brokenPixCnt] = pixCnt;
 8003b2c:	8aba      	ldrh	r2, [r7, #20]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	f602 1234 	addw	r2, r2, #2356	@ 0x934
 8003b34:	8af9      	ldrh	r1, [r7, #22]
 8003b36:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            brokenPixCnt = brokenPixCnt + 1;
 8003b3a:	8abb      	ldrh	r3, [r7, #20]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	82bb      	strh	r3, [r7, #20]
 8003b40:	e014      	b.n	8003b6c <ExtractDeviatingPixels+0xa4>
        }
        else if((eeData[pixCnt+64] & 0x0001) != 0)
 8003b42:	8afb      	ldrh	r3, [r7, #22]
 8003b44:	3340      	adds	r3, #64	@ 0x40
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	881b      	ldrh	r3, [r3, #0]
 8003b4e:	f003 0301 	and.w	r3, r3, #1
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00a      	beq.n	8003b6c <ExtractDeviatingPixels+0xa4>
        {
            mlx90640->outlierPixels[outlierPixCnt] = pixCnt;
 8003b56:	8a7b      	ldrh	r3, [r7, #18]
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	f603 1338 	addw	r3, r3, #2360	@ 0x938
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	4413      	add	r3, r2
 8003b62:	8afa      	ldrh	r2, [r7, #22]
 8003b64:	805a      	strh	r2, [r3, #2]
            outlierPixCnt = outlierPixCnt + 1;
 8003b66:	8a7b      	ldrh	r3, [r7, #18]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	827b      	strh	r3, [r7, #18]
        }

        pixCnt = pixCnt + 1;
 8003b6c:	8afb      	ldrh	r3, [r7, #22]
 8003b6e:	3301      	adds	r3, #1
 8003b70:	82fb      	strh	r3, [r7, #22]
    while (pixCnt < MLX90640_PIXEL_NUM && brokenPixCnt < 5 && outlierPixCnt < 5)
 8003b72:	8afb      	ldrh	r3, [r7, #22]
 8003b74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b78:	d205      	bcs.n	8003b86 <ExtractDeviatingPixels+0xbe>
 8003b7a:	8abb      	ldrh	r3, [r7, #20]
 8003b7c:	2b04      	cmp	r3, #4
 8003b7e:	d802      	bhi.n	8003b86 <ExtractDeviatingPixels+0xbe>
 8003b80:	8a7b      	ldrh	r3, [r7, #18]
 8003b82:	2b04      	cmp	r3, #4
 8003b84:	d9ca      	bls.n	8003b1c <ExtractDeviatingPixels+0x54>

    }

    if(brokenPixCnt > 4)
 8003b86:	8abb      	ldrh	r3, [r7, #20]
 8003b88:	2b04      	cmp	r3, #4
 8003b8a:	d903      	bls.n	8003b94 <ExtractDeviatingPixels+0xcc>
    {
        warn = -MLX90640_BROKEN_PIXELS_NUM_ERROR;
 8003b8c:	f06f 0302 	mvn.w	r3, #2
 8003b90:	60fb      	str	r3, [r7, #12]
 8003b92:	e08f      	b.n	8003cb4 <ExtractDeviatingPixels+0x1ec>
    }
    else if(outlierPixCnt > 4)
 8003b94:	8a7b      	ldrh	r3, [r7, #18]
 8003b96:	2b04      	cmp	r3, #4
 8003b98:	d903      	bls.n	8003ba2 <ExtractDeviatingPixels+0xda>
    {
        warn = -MLX90640_OUTLIER_PIXELS_NUM_ERROR;
 8003b9a:	f06f 0303 	mvn.w	r3, #3
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	e088      	b.n	8003cb4 <ExtractDeviatingPixels+0x1ec>
    }
    else if((brokenPixCnt + outlierPixCnt) > 4)
 8003ba2:	8aba      	ldrh	r2, [r7, #20]
 8003ba4:	8a7b      	ldrh	r3, [r7, #18]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	dd03      	ble.n	8003bb4 <ExtractDeviatingPixels+0xec>
    {
        warn = -MLX90640_BAD_PIXELS_NUM_ERROR;
 8003bac:	f06f 0304 	mvn.w	r3, #4
 8003bb0:	60fb      	str	r3, [r7, #12]
 8003bb2:	e07f      	b.n	8003cb4 <ExtractDeviatingPixels+0x1ec>
    }
    else
    {
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	82fb      	strh	r3, [r7, #22]
 8003bb8:	e022      	b.n	8003c00 <ExtractDeviatingPixels+0x138>
        {
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 8003bba:	8afb      	ldrh	r3, [r7, #22]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	60bb      	str	r3, [r7, #8]
 8003bc0:	e017      	b.n	8003bf2 <ExtractDeviatingPixels+0x12a>
            {
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->brokenPixels[i]);
 8003bc2:	8afa      	ldrh	r2, [r7, #22]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	f602 1234 	addw	r2, r2, #2356	@ 0x934
 8003bca:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	68ba      	ldr	r2, [r7, #8]
 8003bd2:	f602 1234 	addw	r2, r2, #2356	@ 0x934
 8003bd6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003bda:	4619      	mov	r1, r3
 8003bdc:	f000 f86f 	bl	8003cbe <CheckAdjacentPixels>
 8003be0:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d001      	beq.n	8003bec <ExtractDeviatingPixels+0x124>
                {
                    return warn;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	e064      	b.n	8003cb6 <ExtractDeviatingPixels+0x1ee>
            for(i=pixCnt+1; i<brokenPixCnt; i++)
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	3301      	adds	r3, #1
 8003bf0:	60bb      	str	r3, [r7, #8]
 8003bf2:	8abb      	ldrh	r3, [r7, #20]
 8003bf4:	68ba      	ldr	r2, [r7, #8]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	dbe3      	blt.n	8003bc2 <ExtractDeviatingPixels+0xfa>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8003bfa:	8afb      	ldrh	r3, [r7, #22]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	82fb      	strh	r3, [r7, #22]
 8003c00:	8afa      	ldrh	r2, [r7, #22]
 8003c02:	8abb      	ldrh	r3, [r7, #20]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d3d8      	bcc.n	8003bba <ExtractDeviatingPixels+0xf2>
                }
            }
        }

        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 8003c08:	2300      	movs	r3, #0
 8003c0a:	82fb      	strh	r3, [r7, #22]
 8003c0c:	e024      	b.n	8003c58 <ExtractDeviatingPixels+0x190>
        {
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 8003c0e:	8afb      	ldrh	r3, [r7, #22]
 8003c10:	3301      	adds	r3, #1
 8003c12:	60bb      	str	r3, [r7, #8]
 8003c14:	e019      	b.n	8003c4a <ExtractDeviatingPixels+0x182>
            {
                warn = CheckAdjacentPixels(mlx90640->outlierPixels[pixCnt],mlx90640->outlierPixels[i]);
 8003c16:	8afb      	ldrh	r3, [r7, #22]
 8003c18:	683a      	ldr	r2, [r7, #0]
 8003c1a:	f603 1338 	addw	r3, r3, #2360	@ 0x938
 8003c1e:	005b      	lsls	r3, r3, #1
 8003c20:	4413      	add	r3, r2
 8003c22:	8858      	ldrh	r0, [r3, #2]
 8003c24:	683a      	ldr	r2, [r7, #0]
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	f603 1338 	addw	r3, r3, #2360	@ 0x938
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	4413      	add	r3, r2
 8003c30:	885b      	ldrh	r3, [r3, #2]
 8003c32:	4619      	mov	r1, r3
 8003c34:	f000 f843 	bl	8003cbe <CheckAdjacentPixels>
 8003c38:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <ExtractDeviatingPixels+0x17c>
                {
                    return warn;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	e038      	b.n	8003cb6 <ExtractDeviatingPixels+0x1ee>
            for(i=pixCnt+1; i<outlierPixCnt; i++)
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	3301      	adds	r3, #1
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	8a7b      	ldrh	r3, [r7, #18]
 8003c4c:	68ba      	ldr	r2, [r7, #8]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	dbe1      	blt.n	8003c16 <ExtractDeviatingPixels+0x14e>
        for(pixCnt=0; pixCnt<outlierPixCnt; pixCnt++)
 8003c52:	8afb      	ldrh	r3, [r7, #22]
 8003c54:	3301      	adds	r3, #1
 8003c56:	82fb      	strh	r3, [r7, #22]
 8003c58:	8afa      	ldrh	r2, [r7, #22]
 8003c5a:	8a7b      	ldrh	r3, [r7, #18]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d3d6      	bcc.n	8003c0e <ExtractDeviatingPixels+0x146>
                }
            }
        }

        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8003c60:	2300      	movs	r3, #0
 8003c62:	82fb      	strh	r3, [r7, #22]
 8003c64:	e022      	b.n	8003cac <ExtractDeviatingPixels+0x1e4>
        {
            for(i=0; i<outlierPixCnt; i++)
 8003c66:	2300      	movs	r3, #0
 8003c68:	60bb      	str	r3, [r7, #8]
 8003c6a:	e018      	b.n	8003c9e <ExtractDeviatingPixels+0x1d6>
            {
                warn = CheckAdjacentPixels(mlx90640->brokenPixels[pixCnt],mlx90640->outlierPixels[i]);
 8003c6c:	8afa      	ldrh	r2, [r7, #22]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	f602 1234 	addw	r2, r2, #2356	@ 0x934
 8003c74:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	f603 1338 	addw	r3, r3, #2360	@ 0x938
 8003c80:	005b      	lsls	r3, r3, #1
 8003c82:	4413      	add	r3, r2
 8003c84:	885b      	ldrh	r3, [r3, #2]
 8003c86:	4619      	mov	r1, r3
 8003c88:	f000 f819 	bl	8003cbe <CheckAdjacentPixels>
 8003c8c:	60f8      	str	r0, [r7, #12]
                if(warn != 0)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d001      	beq.n	8003c98 <ExtractDeviatingPixels+0x1d0>
                {
                    return warn;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	e00e      	b.n	8003cb6 <ExtractDeviatingPixels+0x1ee>
            for(i=0; i<outlierPixCnt; i++)
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	60bb      	str	r3, [r7, #8]
 8003c9e:	8a7b      	ldrh	r3, [r7, #18]
 8003ca0:	68ba      	ldr	r2, [r7, #8]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	dbe2      	blt.n	8003c6c <ExtractDeviatingPixels+0x1a4>
        for(pixCnt=0; pixCnt<brokenPixCnt; pixCnt++)
 8003ca6:	8afb      	ldrh	r3, [r7, #22]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	82fb      	strh	r3, [r7, #22]
 8003cac:	8afa      	ldrh	r2, [r7, #22]
 8003cae:	8abb      	ldrh	r3, [r7, #20]
 8003cb0:	429a      	cmp	r2, r3
 8003cb2:	d3d8      	bcc.n	8003c66 <ExtractDeviatingPixels+0x19e>
        }

    }


    return warn;
 8003cb4:	68fb      	ldr	r3, [r7, #12]

}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <CheckAdjacentPixels>:

//------------------------------------------------------------------------------

 static int CheckAdjacentPixels(uint16_t pix1, uint16_t pix2)
 {
 8003cbe:	b480      	push	{r7}
 8003cc0:	b087      	sub	sp, #28
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	460a      	mov	r2, r1
 8003cc8:	80fb      	strh	r3, [r7, #6]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	80bb      	strh	r3, [r7, #4]

     int pixPosDif;
     uint16_t lp1 = pix1 >> 5;
 8003cce:	88fb      	ldrh	r3, [r7, #6]
 8003cd0:	095b      	lsrs	r3, r3, #5
 8003cd2:	82fb      	strh	r3, [r7, #22]
     uint16_t lp2 = pix2 >> 5;
 8003cd4:	88bb      	ldrh	r3, [r7, #4]
 8003cd6:	095b      	lsrs	r3, r3, #5
 8003cd8:	82bb      	strh	r3, [r7, #20]
     uint16_t cp1 = pix1 - (lp1 << 5);
 8003cda:	8afb      	ldrh	r3, [r7, #22]
 8003cdc:	015b      	lsls	r3, r3, #5
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	88fa      	ldrh	r2, [r7, #6]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	827b      	strh	r3, [r7, #18]
     uint16_t cp2 = pix2 - (lp2 << 5);
 8003ce6:	8abb      	ldrh	r3, [r7, #20]
 8003ce8:	015b      	lsls	r3, r3, #5
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	88ba      	ldrh	r2, [r7, #4]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	823b      	strh	r3, [r7, #16]

     pixPosDif = lp1 - lp2;
 8003cf2:	8afa      	ldrh	r2, [r7, #22]
 8003cf4:	8abb      	ldrh	r3, [r7, #20]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	60fb      	str	r3, [r7, #12]
     if(pixPosDif > -2 && pixPosDif < 2)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d00:	db10      	blt.n	8003d24 <CheckAdjacentPixels+0x66>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	dc0d      	bgt.n	8003d24 <CheckAdjacentPixels+0x66>
     {
        pixPosDif = cp1 - cp2;
 8003d08:	8a7a      	ldrh	r2, [r7, #18]
 8003d0a:	8a3b      	ldrh	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	60fb      	str	r3, [r7, #12]
        if(pixPosDif > -2 && pixPosDif < 2)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d16:	db05      	blt.n	8003d24 <CheckAdjacentPixels+0x66>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	dc02      	bgt.n	8003d24 <CheckAdjacentPixels+0x66>
        {
            return -6;
 8003d1e:	f06f 0305 	mvn.w	r3, #5
 8003d22:	e000      	b.n	8003d26 <CheckAdjacentPixels+0x68>
        }

     }

     return 0;
 8003d24:	2300      	movs	r3, #0
 }
 8003d26:	4618      	mov	r0, r3
 8003d28:	371c      	adds	r7, #28
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
	...

08003d34 <MLX90640_I2CRead>:
	}
	printf("Scan Complete\r\n");
}

int MLX90640_I2CRead(uint8_t slaveAddr, uint16_t startAddress,
		uint16_t nMemAddressRead, uint16_t *data) {
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08c      	sub	sp, #48	@ 0x30
 8003d38:	af04      	add	r7, sp, #16
 8003d3a:	607b      	str	r3, [r7, #4]
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	73fb      	strb	r3, [r7, #15]
 8003d40:	460b      	mov	r3, r1
 8003d42:	81bb      	strh	r3, [r7, #12]
 8003d44:	4613      	mov	r3, r2
 8003d46:	817b      	strh	r3, [r7, #10]
	uint8_t* pData = (uint8_t*) data;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	61bb      	str	r3, [r7, #24]
	int ack = HAL_I2C_Mem_Read(&hi2c1, (slaveAddr << 1), startAddress,
 8003d4c:	7bfb      	ldrb	r3, [r7, #15]
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	005b      	lsls	r3, r3, #1
 8003d52:	b299      	uxth	r1, r3
 8003d54:	897b      	ldrh	r3, [r7, #10]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	89ba      	ldrh	r2, [r7, #12]
 8003d5c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003d60:	9002      	str	r0, [sp, #8]
 8003d62:	9301      	str	r3, [sp, #4]
 8003d64:	69bb      	ldr	r3, [r7, #24]
 8003d66:	9300      	str	r3, [sp, #0]
 8003d68:	2302      	movs	r3, #2
 8003d6a:	4817      	ldr	r0, [pc, #92]	@ (8003dc8 <MLX90640_I2CRead+0x94>)
 8003d6c:	f003 f8e6 	bl	8006f3c <HAL_I2C_Mem_Read>
 8003d70:	4603      	mov	r3, r0
 8003d72:	617b      	str	r3, [r7, #20]
	I2C_MEMADD_SIZE_16BIT, pData, 2 * nMemAddressRead, 500);
	if (ack != HAL_OK) {
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d002      	beq.n	8003d80 <MLX90640_I2CRead+0x4c>
		return -1;
 8003d7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003d7e:	e01f      	b.n	8003dc0 <MLX90640_I2CRead+0x8c>
	}

	// Perform Endian Conversion on the received data
	for (int k = 0; k < nMemAddressRead * 2; k += 2) {
 8003d80:	2300      	movs	r3, #0
 8003d82:	61fb      	str	r3, [r7, #28]
 8003d84:	e016      	b.n	8003db4 <MLX90640_I2CRead+0x80>
		uint8_t temp = pData[k+1];
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	69ba      	ldr	r2, [r7, #24]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	74fb      	strb	r3, [r7, #19]
		pData[k+1] = pData[k];
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	441a      	add	r2, r3
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	69b9      	ldr	r1, [r7, #24]
 8003d9e:	440b      	add	r3, r1
 8003da0:	7812      	ldrb	r2, [r2, #0]
 8003da2:	701a      	strb	r2, [r3, #0]
		pData[k] = temp;
 8003da4:	69fb      	ldr	r3, [r7, #28]
 8003da6:	69ba      	ldr	r2, [r7, #24]
 8003da8:	4413      	add	r3, r2
 8003daa:	7cfa      	ldrb	r2, [r7, #19]
 8003dac:	701a      	strb	r2, [r3, #0]
	for (int k = 0; k < nMemAddressRead * 2; k += 2) {
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	3302      	adds	r3, #2
 8003db2:	61fb      	str	r3, [r7, #28]
 8003db4:	897b      	ldrh	r3, [r7, #10]
 8003db6:	005b      	lsls	r3, r3, #1
 8003db8:	69fa      	ldr	r2, [r7, #28]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	dbe3      	blt.n	8003d86 <MLX90640_I2CRead+0x52>
	}

	return 0;
 8003dbe:	2300      	movs	r3, #0

}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3720      	adds	r7, #32
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	2000014c 	.word	0x2000014c

08003dcc <MLX90640_I2CWrite>:

int MLX90640_I2CWrite(uint8_t slaveAddr, uint16_t writeAddress, uint16_t data) {
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b08a      	sub	sp, #40	@ 0x28
 8003dd0:	af04      	add	r7, sp, #16
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	71fb      	strb	r3, [r7, #7]
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	80bb      	strh	r3, [r7, #4]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	807b      	strh	r3, [r7, #2]
	uint8_t pData[2];
	pData[0] = (uint8_t)((data >> 8) & 0xFF); // MSB
 8003dde:	887b      	ldrh	r3, [r7, #2]
 8003de0:	0a1b      	lsrs	r3, r3, #8
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	743b      	strb	r3, [r7, #16]
	pData[1] = (uint8_t)(data & 0xFF); // LSB
 8003de8:	887b      	ldrh	r3, [r7, #2]
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	747b      	strb	r3, [r7, #17]
	// Perform Endian Conversion on data to write

	int ack = HAL_I2C_Mem_Write(&hi2c1, (slaveAddr << 1), writeAddress,
 8003dee:	79fb      	ldrb	r3, [r7, #7]
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	005b      	lsls	r3, r3, #1
 8003df4:	b299      	uxth	r1, r3
 8003df6:	88ba      	ldrh	r2, [r7, #4]
 8003df8:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8003dfc:	9302      	str	r3, [sp, #8]
 8003dfe:	2302      	movs	r3, #2
 8003e00:	9301      	str	r3, [sp, #4]
 8003e02:	f107 0310 	add.w	r3, r7, #16
 8003e06:	9300      	str	r3, [sp, #0]
 8003e08:	2302      	movs	r3, #2
 8003e0a:	480f      	ldr	r0, [pc, #60]	@ (8003e48 <MLX90640_I2CWrite+0x7c>)
 8003e0c:	f002 ff82 	bl	8006d14 <HAL_I2C_Mem_Write>
 8003e10:	4603      	mov	r3, r0
 8003e12:	617b      	str	r3, [r7, #20]
	I2C_MEMADD_SIZE_16BIT, pData, sizeof(pData), 500);

	if (ack != HAL_OK) {
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <MLX90640_I2CWrite+0x54>
		return -1;
 8003e1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003e1e:	e00e      	b.n	8003e3e <MLX90640_I2CWrite+0x72>
	}

	uint16_t dataCheck;
	MLX90640_I2CRead(slaveAddr, writeAddress, 2, &dataCheck);
 8003e20:	f107 030e 	add.w	r3, r7, #14
 8003e24:	88b9      	ldrh	r1, [r7, #4]
 8003e26:	79f8      	ldrb	r0, [r7, #7]
 8003e28:	2202      	movs	r2, #2
 8003e2a:	f7ff ff83 	bl	8003d34 <MLX90640_I2CRead>
	if (dataCheck != data) return -2;
 8003e2e:	89fb      	ldrh	r3, [r7, #14]
 8003e30:	887a      	ldrh	r2, [r7, #2]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	d002      	beq.n	8003e3c <MLX90640_I2CWrite+0x70>
 8003e36:	f06f 0301 	mvn.w	r3, #1
 8003e3a:	e000      	b.n	8003e3e <MLX90640_I2CWrite+0x72>

	return 0;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	2000014c 	.word	0x2000014c

08003e4c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003e52:	463b      	mov	r3, r7
 8003e54:	2200      	movs	r2, #0
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	605a      	str	r2, [r3, #4]
 8003e5a:	609a      	str	r2, [r3, #8]
 8003e5c:	60da      	str	r2, [r3, #12]
 8003e5e:	611a      	str	r2, [r3, #16]
 8003e60:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003e62:	4b29      	ldr	r3, [pc, #164]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e64:	4a29      	ldr	r2, [pc, #164]	@ (8003f0c <MX_ADC1_Init+0xc0>)
 8003e66:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003e68:	4b27      	ldr	r3, [pc, #156]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003e6e:	4b26      	ldr	r3, [pc, #152]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003e74:	4b24      	ldr	r3, [pc, #144]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003e7a:	4b23      	ldr	r3, [pc, #140]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003e80:	4b21      	ldr	r3, [pc, #132]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e82:	2204      	movs	r2, #4
 8003e84:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003e86:	4b20      	ldr	r3, [pc, #128]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003e8c:	4b1e      	ldr	r3, [pc, #120]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8003e92:	4b1d      	ldr	r3, [pc, #116]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e94:	2201      	movs	r2, #1
 8003e96:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003e98:	4b1b      	ldr	r3, [pc, #108]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ea0:	4b19      	ldr	r3, [pc, #100]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003ea6:	4b18      	ldr	r3, [pc, #96]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003eac:	4b16      	ldr	r3, [pc, #88]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003eb4:	4b14      	ldr	r3, [pc, #80]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003eba:	4b13      	ldr	r3, [pc, #76]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003ec2:	4811      	ldr	r0, [pc, #68]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003ec4:	f001 fa0a 	bl	80052dc <HAL_ADC_Init>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d001      	beq.n	8003ed2 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8003ece:	f000 fbf6 	bl	80046be <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8003ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f10 <MX_ADC1_Init+0xc4>)
 8003ed4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003ed6:	2306      	movs	r3, #6
 8003ed8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003eda:	2300      	movs	r3, #0
 8003edc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003ede:	237f      	movs	r3, #127	@ 0x7f
 8003ee0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003ee2:	2304      	movs	r3, #4
 8003ee4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003eea:	463b      	mov	r3, r7
 8003eec:	4619      	mov	r1, r3
 8003eee:	4806      	ldr	r0, [pc, #24]	@ (8003f08 <MX_ADC1_Init+0xbc>)
 8003ef0:	f001 fbd8 	bl	80056a4 <HAL_ADC_ConfigChannel>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003efa:	f000 fbe0 	bl	80046be <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003efe:	bf00      	nop
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	20000078 	.word	0x20000078
 8003f0c:	50040000 	.word	0x50040000
 8003f10:	19200040 	.word	0x19200040

08003f14 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b09e      	sub	sp, #120	@ 0x78
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f1c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	609a      	str	r2, [r3, #8]
 8003f28:	60da      	str	r2, [r3, #12]
 8003f2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f2c:	f107 0310 	add.w	r3, r7, #16
 8003f30:	2254      	movs	r2, #84	@ 0x54
 8003f32:	2100      	movs	r1, #0
 8003f34:	4618      	mov	r0, r3
 8003f36:	f005 feb4 	bl	8009ca2 <memset>
  if(adcHandle->Instance==ADC1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a3b      	ldr	r2, [pc, #236]	@ (800402c <HAL_ADC_MspInit+0x118>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d16e      	bne.n	8004022 <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003f44:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003f48:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003f4a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8003f4e:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8003f50:	2302      	movs	r3, #2
 8003f52:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003f54:	2301      	movs	r3, #1
 8003f56:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8003f58:	2308      	movs	r3, #8
 8003f5a:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003f5c:	2307      	movs	r3, #7
 8003f5e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003f60:	2302      	movs	r3, #2
 8003f62:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003f64:	2302      	movs	r3, #2
 8003f66:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003f68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f6e:	f107 0310 	add.w	r3, r7, #16
 8003f72:	4618      	mov	r0, r3
 8003f74:	f004 faf2 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d001      	beq.n	8003f82 <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8003f7e:	f000 fb9e 	bl	80046be <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003f82:	4b2b      	ldr	r3, [pc, #172]	@ (8004030 <HAL_ADC_MspInit+0x11c>)
 8003f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f86:	4a2a      	ldr	r2, [pc, #168]	@ (8004030 <HAL_ADC_MspInit+0x11c>)
 8003f88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f8e:	4b28      	ldr	r3, [pc, #160]	@ (8004030 <HAL_ADC_MspInit+0x11c>)
 8003f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f92:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f9a:	4b25      	ldr	r3, [pc, #148]	@ (8004030 <HAL_ADC_MspInit+0x11c>)
 8003f9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f9e:	4a24      	ldr	r2, [pc, #144]	@ (8004030 <HAL_ADC_MspInit+0x11c>)
 8003fa0:	f043 0301 	orr.w	r3, r3, #1
 8003fa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003fa6:	4b22      	ldr	r3, [pc, #136]	@ (8004030 <HAL_ADC_MspInit+0x11c>)
 8003fa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003faa:	f003 0301 	and.w	r3, r3, #1
 8003fae:	60bb      	str	r3, [r7, #8]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = LIN_POT_IN_Pin;
 8003fb2:	2302      	movs	r3, #2
 8003fb4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003fb6:	230b      	movs	r3, #11
 8003fb8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(LIN_POT_IN_GPIO_Port, &GPIO_InitStruct);
 8003fbe:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fc8:	f002 fc6e 	bl	80068a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8003fcc:	4b19      	ldr	r3, [pc, #100]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003fce:	4a1a      	ldr	r2, [pc, #104]	@ (8004038 <HAL_ADC_MspInit+0x124>)
 8003fd0:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8003fd2:	4b18      	ldr	r3, [pc, #96]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fd8:	4b16      	ldr	r3, [pc, #88]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003fda:	2200      	movs	r2, #0
 8003fdc:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fde:	4b15      	ldr	r3, [pc, #84]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003fe4:	4b13      	ldr	r3, [pc, #76]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003fe6:	2280      	movs	r2, #128	@ 0x80
 8003fe8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003fea:	4b12      	ldr	r3, [pc, #72]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003fec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ff0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003ff2:	4b10      	ldr	r3, [pc, #64]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003ff4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ff8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003ffa:	4b0e      	ldr	r3, [pc, #56]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004000:	4b0c      	ldr	r3, [pc, #48]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8004002:	2200      	movs	r2, #0
 8004004:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004006:	480b      	ldr	r0, [pc, #44]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 8004008:	f002 fa56 	bl	80064b8 <HAL_DMA_Init>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d001      	beq.n	8004016 <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 8004012:	f000 fb54 	bl	80046be <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a06      	ldr	r2, [pc, #24]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 800401a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800401c:	4a05      	ldr	r2, [pc, #20]	@ (8004034 <HAL_ADC_MspInit+0x120>)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004022:	bf00      	nop
 8004024:	3778      	adds	r7, #120	@ 0x78
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	50040000 	.word	0x50040000
 8004030:	40021000 	.word	0x40021000
 8004034:	200000dc 	.word	0x200000dc
 8004038:	40020008 	.word	0x40020008

0800403c <cs_low_stm>:
 */


#include "ads1118.h"

void cs_low_stm(struct ADS* ads) {
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ads->GPIO_PORT, ads->GPIO_PIN, GPIO_PIN_RESET);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68d8      	ldr	r0, [r3, #12]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	7c1b      	ldrb	r3, [r3, #16]
 800404c:	2200      	movs	r2, #0
 800404e:	4619      	mov	r1, r3
 8004050:	f002 fd94 	bl	8006b7c <HAL_GPIO_WritePin>
}
 8004054:	bf00      	nop
 8004056:	3708      	adds	r7, #8
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}

0800405c <cs_high_stm>:

void cs_high_stm(struct ADS* ads) {
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ads->GPIO_PORT, ads->GPIO_PIN, GPIO_PIN_SET);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	68d8      	ldr	r0, [r3, #12]
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	7c1b      	ldrb	r3, [r3, #16]
 800406c:	2201      	movs	r2, #1
 800406e:	4619      	mov	r1, r3
 8004070:	f002 fd84 	bl	8006b7c <HAL_GPIO_WritePin>
}
 8004074:	bf00      	nop
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <initADS>:

void initADS(ADS* ads, SPI_HandleTypeDef* spiInstance, GPIO_TypeDef* PORT, uint16_t GPIO_PIN) {
 800407c:	b480      	push	{r7}
 800407e:	b085      	sub	sp, #20
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	807b      	strh	r3, [r7, #2]
	// Important Parameters
	ads->hspi = spiInstance;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	68ba      	ldr	r2, [r7, #8]
 800408e:	601a      	str	r2, [r3, #0]
	ads->FSR = 2.048; // Full Scale Range
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	4a24      	ldr	r2, [pc, #144]	@ (8004124 <initADS+0xa8>)
 8004094:	605a      	str	r2, [r3, #4]
	ads->SPS = 128; // Data Rate, i.e. Samples Per Second
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2280      	movs	r2, #128	@ 0x80
 800409a:	609a      	str	r2, [r3, #8]
	ads->GPIO_PORT = PORT; // The GPIO Port on our STM32 for our chip select
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	687a      	ldr	r2, [r7, #4]
 80040a0:	60da      	str	r2, [r3, #12]
	ads->GPIO_PIN = GPIO_PIN; // The GPIO Pin for our chip select; could be either STM32 or on the PCF8574A
 80040a2:	887b      	ldrh	r3, [r7, #2]
 80040a4:	b2da      	uxtb	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	741a      	strb	r2, [r3, #16]

	ads->cs_low = &cs_low_stm;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	4a1e      	ldr	r2, [pc, #120]	@ (8004128 <initADS+0xac>)
 80040ae:	615a      	str	r2, [r3, #20]
	ads->cs_high = &cs_high_stm;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4a1e      	ldr	r2, [pc, #120]	@ (800412c <initADS+0xb0>)
 80040b4:	619a      	str	r2, [r3, #24]

	// Default Config according to Datasheet
	ads->config.bits.RESV = CONFIG_BIT_RESV;
 80040b6:	68fa      	ldr	r2, [r7, #12]
 80040b8:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.NOP = DATA_VALID;
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80040c4:	2101      	movs	r1, #1
 80040c6:	f361 0342 	bfi	r3, r1, #1, #2
 80040ca:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.PULL_UP_EN = ENABLED;
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80040d0:	f043 0308 	orr.w	r3, r3, #8
 80040d4:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.TS_MODE = ADC_MODE;
 80040d6:	68fa      	ldr	r2, [r7, #12]
 80040d8:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80040da:	f023 0310 	bic.w	r3, r3, #16
 80040de:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.DR = SPS_128;
 80040e0:	68fa      	ldr	r2, [r7, #12]
 80040e2:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80040e4:	2104      	movs	r1, #4
 80040e6:	f361 1347 	bfi	r3, r1, #5, #3
 80040ea:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.MODE = SS_EN;
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80040f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040f4:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.PGA = FSR_2048;
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80040fa:	2102      	movs	r1, #2
 80040fc:	f361 234b 	bfi	r3, r1, #9, #3
 8004100:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.MUX = AINPN_0_1;
 8004102:	68fa      	ldr	r2, [r7, #12]
 8004104:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 8004106:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800410a:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.SS = STOPPED;
 800410c:	68fa      	ldr	r2, [r7, #12]
 800410e:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 8004110:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004114:	8593      	strh	r3, [r2, #44]	@ 0x2c
	// This is equivalent to 0x058B if you write it out
}
 8004116:	bf00      	nop
 8004118:	3714      	adds	r7, #20
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
 8004122:	bf00      	nop
 8004124:	4003126f 	.word	0x4003126f
 8004128:	0800403d 	.word	0x0800403d
 800412c:	0800405d 	.word	0x0800405d

08004130 <editConfig>:

bool editConfig(ADS* ads, uint16_t prevConfig) {
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af02      	add	r7, sp, #8
 8004136:	6078      	str	r0, [r7, #4]
 8004138:	460b      	mov	r3, r1
 800413a:	807b      	strh	r3, [r7, #2]
	uint8_t txData[4] = {ads->config.bytes[1], ads->config.bytes[0],
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8004142:	733b      	strb	r3, [r7, #12]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800414a:	737b      	strb	r3, [r7, #13]
			ads->config.bytes[1], ads->config.bytes[0]};
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
	uint8_t txData[4] = {ads->config.bytes[1], ads->config.bytes[0],
 8004152:	73bb      	strb	r3, [r7, #14]
			ads->config.bytes[1], ads->config.bytes[0]};
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
	uint8_t txData[4] = {ads->config.bytes[1], ads->config.bytes[0],
 800415a:	73fb      	strb	r3, [r7, #15]
	ads->cs_low(ads);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	695b      	ldr	r3, [r3, #20]
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	4798      	blx	r3
	HAL_SPI_TransmitReceive(ads->hspi, txData, ads->rxConfig, 4, HAL_MAX_DELAY);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6818      	ldr	r0, [r3, #0]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f103 021e 	add.w	r2, r3, #30
 800416e:	f107 010c 	add.w	r1, r7, #12
 8004172:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	2304      	movs	r3, #4
 800417a:	f004 fd7a 	bl	8008c72 <HAL_SPI_TransmitReceive>
	ads->cs_high(ads);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	699b      	ldr	r3, [r3, #24]
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	4798      	blx	r3
	if (txData[0] == ads->rxConfig[2] && txData[1] == ads->rxConfig[3]) {
 8004186:	7b3a      	ldrb	r2, [r7, #12]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800418e:	429a      	cmp	r2, r3
 8004190:	d107      	bne.n	80041a2 <editConfig+0x72>
 8004192:	7b7a      	ldrb	r2, [r7, #13]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800419a:	429a      	cmp	r2, r3
 800419c:	d101      	bne.n	80041a2 <editConfig+0x72>
		return 1;
 800419e:	2301      	movs	r3, #1
 80041a0:	e003      	b.n	80041aa <editConfig+0x7a>
	}
	// Transmission failed; revert back to previous known configuration state on SW Side
	ads->config.word = prevConfig;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	887a      	ldrh	r2, [r7, #2]
 80041a6:	859a      	strh	r2, [r3, #44]	@ 0x2c
	return 0;
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <enableContinuousConversion>:
	ads->config.bits.MODE = SS_EN;
	ads->config.bits.NOP = DATA_VALID;
	return editConfig(ads, prevConfig);
}

bool enableContinuousConversion(ADS* ads) {
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
	uint16_t prevConfig = ads->config.word;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041be:	81fb      	strh	r3, [r7, #14]
	ads->config.bits.MODE = CC_EN;
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80041c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80041c8:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.NOP = DATA_VALID;
 80041ca:	687a      	ldr	r2, [r7, #4]
 80041cc:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80041ce:	2101      	movs	r1, #1
 80041d0:	f361 0342 	bfi	r3, r1, #1, #2
 80041d4:	8593      	strh	r3, [r2, #44]	@ 0x2c
	return editConfig(ads, prevConfig);
 80041d6:	89fb      	ldrh	r3, [r7, #14]
 80041d8:	4619      	mov	r1, r3
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff ffa8 	bl	8004130 <editConfig>
 80041e0:	4603      	mov	r3, r0
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <enableFSR_6144>:
	ads->config.bits.NOP = DATA_VALID;
	return editConfig(ads, prevConfig);
}

// Adjust full scale ranges
bool enableFSR_6144(ADS* ads) {
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b084      	sub	sp, #16
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
	uint16_t prevConfig = ads->config.word;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80041f8:	81fb      	strh	r3, [r7, #14]
	ads->config.bits.PGA = FSR_6144;
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 80041fe:	f423 6360 	bic.w	r3, r3, #3584	@ 0xe00
 8004202:	8593      	strh	r3, [r2, #44]	@ 0x2c
	ads->config.bits.NOP = DATA_VALID;
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	8d93      	ldrh	r3, [r2, #44]	@ 0x2c
 8004208:	2101      	movs	r1, #1
 800420a:	f361 0342 	bfi	r3, r1, #1, #2
 800420e:	8593      	strh	r3, [r2, #44]	@ 0x2c
	if (editConfig(ads, prevConfig)) {
 8004210:	89fb      	ldrh	r3, [r7, #14]
 8004212:	4619      	mov	r1, r3
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f7ff ff8b 	bl	8004130 <editConfig>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d004      	beq.n	800422a <enableFSR_6144+0x3e>
		ads->FSR = 6.144;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a04      	ldr	r2, [pc, #16]	@ (8004234 <enableFSR_6144+0x48>)
 8004224:	605a      	str	r2, [r3, #4]
		return 1;
 8004226:	2301      	movs	r3, #1
 8004228:	e000      	b.n	800422c <enableFSR_6144+0x40>
	}
	return 0;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3710      	adds	r7, #16
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	40c49ba6 	.word	0x40c49ba6

08004238 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800423c:	4b17      	ldr	r3, [pc, #92]	@ (800429c <MX_CAN1_Init+0x64>)
 800423e:	4a18      	ldr	r2, [pc, #96]	@ (80042a0 <MX_CAN1_Init+0x68>)
 8004240:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 10;
 8004242:	4b16      	ldr	r3, [pc, #88]	@ (800429c <MX_CAN1_Init+0x64>)
 8004244:	220a      	movs	r2, #10
 8004246:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004248:	4b14      	ldr	r3, [pc, #80]	@ (800429c <MX_CAN1_Init+0x64>)
 800424a:	2200      	movs	r2, #0
 800424c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800424e:	4b13      	ldr	r3, [pc, #76]	@ (800429c <MX_CAN1_Init+0x64>)
 8004250:	2200      	movs	r2, #0
 8004252:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8004254:	4b11      	ldr	r3, [pc, #68]	@ (800429c <MX_CAN1_Init+0x64>)
 8004256:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800425a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800425c:	4b0f      	ldr	r3, [pc, #60]	@ (800429c <MX_CAN1_Init+0x64>)
 800425e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004262:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8004264:	4b0d      	ldr	r3, [pc, #52]	@ (800429c <MX_CAN1_Init+0x64>)
 8004266:	2200      	movs	r2, #0
 8004268:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800426a:	4b0c      	ldr	r3, [pc, #48]	@ (800429c <MX_CAN1_Init+0x64>)
 800426c:	2200      	movs	r2, #0
 800426e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8004270:	4b0a      	ldr	r3, [pc, #40]	@ (800429c <MX_CAN1_Init+0x64>)
 8004272:	2200      	movs	r2, #0
 8004274:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8004276:	4b09      	ldr	r3, [pc, #36]	@ (800429c <MX_CAN1_Init+0x64>)
 8004278:	2200      	movs	r2, #0
 800427a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800427c:	4b07      	ldr	r3, [pc, #28]	@ (800429c <MX_CAN1_Init+0x64>)
 800427e:	2200      	movs	r2, #0
 8004280:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8004282:	4b06      	ldr	r3, [pc, #24]	@ (800429c <MX_CAN1_Init+0x64>)
 8004284:	2200      	movs	r2, #0
 8004286:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8004288:	4804      	ldr	r0, [pc, #16]	@ (800429c <MX_CAN1_Init+0x64>)
 800428a:	f001 ff07 	bl	800609c <HAL_CAN_Init>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d001      	beq.n	8004298 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8004294:	f000 fa13 	bl	80046be <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8004298:	bf00      	nop
 800429a:	bd80      	pop	{r7, pc}
 800429c:	20000124 	.word	0x20000124
 80042a0:	40006400 	.word	0x40006400

080042a4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b08a      	sub	sp, #40	@ 0x28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ac:	f107 0314 	add.w	r3, r7, #20
 80042b0:	2200      	movs	r2, #0
 80042b2:	601a      	str	r2, [r3, #0]
 80042b4:	605a      	str	r2, [r3, #4]
 80042b6:	609a      	str	r2, [r3, #8]
 80042b8:	60da      	str	r2, [r3, #12]
 80042ba:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a21      	ldr	r2, [pc, #132]	@ (8004348 <HAL_CAN_MspInit+0xa4>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d13b      	bne.n	800433e <HAL_CAN_MspInit+0x9a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80042c6:	4b21      	ldr	r3, [pc, #132]	@ (800434c <HAL_CAN_MspInit+0xa8>)
 80042c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ca:	4a20      	ldr	r2, [pc, #128]	@ (800434c <HAL_CAN_MspInit+0xa8>)
 80042cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80042d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80042d2:	4b1e      	ldr	r3, [pc, #120]	@ (800434c <HAL_CAN_MspInit+0xa8>)
 80042d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042da:	613b      	str	r3, [r7, #16]
 80042dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042de:	4b1b      	ldr	r3, [pc, #108]	@ (800434c <HAL_CAN_MspInit+0xa8>)
 80042e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e2:	4a1a      	ldr	r2, [pc, #104]	@ (800434c <HAL_CAN_MspInit+0xa8>)
 80042e4:	f043 0301 	orr.w	r3, r3, #1
 80042e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042ea:	4b18      	ldr	r3, [pc, #96]	@ (800434c <HAL_CAN_MspInit+0xa8>)
 80042ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	60fb      	str	r3, [r7, #12]
 80042f4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80042f6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80042fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042fc:	2302      	movs	r3, #2
 80042fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004300:	2301      	movs	r3, #1
 8004302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004304:	2303      	movs	r3, #3
 8004306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004308:	2309      	movs	r3, #9
 800430a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800430c:	f107 0314 	add.w	r3, r7, #20
 8004310:	4619      	mov	r1, r3
 8004312:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004316:	f002 fac7 	bl	80068a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800431a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800431e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004320:	2302      	movs	r3, #2
 8004322:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004324:	2300      	movs	r3, #0
 8004326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004328:	2303      	movs	r3, #3
 800432a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800432c:	2309      	movs	r3, #9
 800432e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004330:	f107 0314 	add.w	r3, r7, #20
 8004334:	4619      	mov	r1, r3
 8004336:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800433a:	f002 fab5 	bl	80068a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800433e:	bf00      	nop
 8004340:	3728      	adds	r7, #40	@ 0x28
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	40006400 	.word	0x40006400
 800434c:	40021000 	.word	0x40021000

08004350 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004356:	4b0c      	ldr	r3, [pc, #48]	@ (8004388 <MX_DMA_Init+0x38>)
 8004358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800435a:	4a0b      	ldr	r2, [pc, #44]	@ (8004388 <MX_DMA_Init+0x38>)
 800435c:	f043 0301 	orr.w	r3, r3, #1
 8004360:	6493      	str	r3, [r2, #72]	@ 0x48
 8004362:	4b09      	ldr	r3, [pc, #36]	@ (8004388 <MX_DMA_Init+0x38>)
 8004364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	607b      	str	r3, [r7, #4]
 800436c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800436e:	2200      	movs	r2, #0
 8004370:	2100      	movs	r1, #0
 8004372:	200b      	movs	r0, #11
 8004374:	f002 f869 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004378:	200b      	movs	r0, #11
 800437a:	f002 f882 	bl	8006482 <HAL_NVIC_EnableIRQ>

}
 800437e:	bf00      	nop
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	40021000 	.word	0x40021000

0800438c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b088      	sub	sp, #32
 8004390:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004392:	f107 030c 	add.w	r3, r7, #12
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	605a      	str	r2, [r3, #4]
 800439c:	609a      	str	r2, [r3, #8]
 800439e:	60da      	str	r2, [r3, #12]
 80043a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80043a2:	4b2c      	ldr	r3, [pc, #176]	@ (8004454 <MX_GPIO_Init+0xc8>)
 80043a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a6:	4a2b      	ldr	r2, [pc, #172]	@ (8004454 <MX_GPIO_Init+0xc8>)
 80043a8:	f043 0301 	orr.w	r3, r3, #1
 80043ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043ae:	4b29      	ldr	r3, [pc, #164]	@ (8004454 <MX_GPIO_Init+0xc8>)
 80043b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043b2:	f003 0301 	and.w	r3, r3, #1
 80043b6:	60bb      	str	r3, [r7, #8]
 80043b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043ba:	4b26      	ldr	r3, [pc, #152]	@ (8004454 <MX_GPIO_Init+0xc8>)
 80043bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043be:	4a25      	ldr	r2, [pc, #148]	@ (8004454 <MX_GPIO_Init+0xc8>)
 80043c0:	f043 0302 	orr.w	r3, r3, #2
 80043c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043c6:	4b23      	ldr	r3, [pc, #140]	@ (8004454 <MX_GPIO_Init+0xc8>)
 80043c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	607b      	str	r3, [r7, #4]
 80043d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADS_EN_GPIO_Port, ADS_EN_Pin, GPIO_PIN_SET);
 80043d2:	2201      	movs	r2, #1
 80043d4:	2110      	movs	r1, #16
 80043d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80043da:	f002 fbcf 	bl	8006b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_EN_GPIO_Port, RS485_EN_Pin, GPIO_PIN_SET);
 80043de:	2201      	movs	r2, #1
 80043e0:	2108      	movs	r1, #8
 80043e2:	481d      	ldr	r0, [pc, #116]	@ (8004458 <MX_GPIO_Init+0xcc>)
 80043e4:	f002 fbca 	bl	8006b7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ADS_EN_Pin */
  GPIO_InitStruct.Pin = ADS_EN_Pin;
 80043e8:	2310      	movs	r3, #16
 80043ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80043ec:	2301      	movs	r3, #1
 80043ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043f0:	2300      	movs	r3, #0
 80043f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043f4:	2300      	movs	r3, #0
 80043f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ADS_EN_GPIO_Port, &GPIO_InitStruct);
 80043f8:	f107 030c 	add.w	r3, r7, #12
 80043fc:	4619      	mov	r1, r3
 80043fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004402:	f002 fa51 	bl	80068a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_EN_Pin */
  GPIO_InitStruct.Pin = RS485_EN_Pin;
 8004406:	2308      	movs	r3, #8
 8004408:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800440a:	2301      	movs	r3, #1
 800440c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800440e:	2300      	movs	r3, #0
 8004410:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004412:	2300      	movs	r3, #0
 8004414:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_EN_GPIO_Port, &GPIO_InitStruct);
 8004416:	f107 030c 	add.w	r3, r7, #12
 800441a:	4619      	mov	r1, r3
 800441c:	480e      	ldr	r0, [pc, #56]	@ (8004458 <MX_GPIO_Init+0xcc>)
 800441e:	f002 fa43 	bl	80068a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WHS_IN_Pin */
  GPIO_InitStruct.Pin = WHS_IN_Pin;
 8004422:	2310      	movs	r3, #16
 8004424:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004426:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800442a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800442c:	2300      	movs	r3, #0
 800442e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(WHS_IN_GPIO_Port, &GPIO_InitStruct);
 8004430:	f107 030c 	add.w	r3, r7, #12
 8004434:	4619      	mov	r1, r3
 8004436:	4808      	ldr	r0, [pc, #32]	@ (8004458 <MX_GPIO_Init+0xcc>)
 8004438:	f002 fa36 	bl	80068a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800443c:	2200      	movs	r2, #0
 800443e:	2100      	movs	r1, #0
 8004440:	200a      	movs	r0, #10
 8004442:	f002 f802 	bl	800644a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8004446:	200a      	movs	r0, #10
 8004448:	f002 f81b 	bl	8006482 <HAL_NVIC_EnableIRQ>

}
 800444c:	bf00      	nop
 800444e:	3720      	adds	r7, #32
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	40021000 	.word	0x40021000
 8004458:	48000400 	.word	0x48000400

0800445c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004460:	4b1b      	ldr	r3, [pc, #108]	@ (80044d0 <MX_I2C1_Init+0x74>)
 8004462:	4a1c      	ldr	r2, [pc, #112]	@ (80044d4 <MX_I2C1_Init+0x78>)
 8004464:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00F12981;
 8004466:	4b1a      	ldr	r3, [pc, #104]	@ (80044d0 <MX_I2C1_Init+0x74>)
 8004468:	4a1b      	ldr	r2, [pc, #108]	@ (80044d8 <MX_I2C1_Init+0x7c>)
 800446a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800446c:	4b18      	ldr	r3, [pc, #96]	@ (80044d0 <MX_I2C1_Init+0x74>)
 800446e:	2200      	movs	r2, #0
 8004470:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004472:	4b17      	ldr	r3, [pc, #92]	@ (80044d0 <MX_I2C1_Init+0x74>)
 8004474:	2201      	movs	r2, #1
 8004476:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004478:	4b15      	ldr	r3, [pc, #84]	@ (80044d0 <MX_I2C1_Init+0x74>)
 800447a:	2200      	movs	r2, #0
 800447c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800447e:	4b14      	ldr	r3, [pc, #80]	@ (80044d0 <MX_I2C1_Init+0x74>)
 8004480:	2200      	movs	r2, #0
 8004482:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004484:	4b12      	ldr	r3, [pc, #72]	@ (80044d0 <MX_I2C1_Init+0x74>)
 8004486:	2200      	movs	r2, #0
 8004488:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800448a:	4b11      	ldr	r3, [pc, #68]	@ (80044d0 <MX_I2C1_Init+0x74>)
 800448c:	2200      	movs	r2, #0
 800448e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004490:	4b0f      	ldr	r3, [pc, #60]	@ (80044d0 <MX_I2C1_Init+0x74>)
 8004492:	2200      	movs	r2, #0
 8004494:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004496:	480e      	ldr	r0, [pc, #56]	@ (80044d0 <MX_I2C1_Init+0x74>)
 8004498:	f002 fba0 	bl	8006bdc <HAL_I2C_Init>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80044a2:	f000 f90c 	bl	80046be <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80044a6:	2100      	movs	r1, #0
 80044a8:	4809      	ldr	r0, [pc, #36]	@ (80044d0 <MX_I2C1_Init+0x74>)
 80044aa:	f003 f923 	bl	80076f4 <HAL_I2CEx_ConfigAnalogFilter>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80044b4:	f000 f903 	bl	80046be <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80044b8:	2100      	movs	r1, #0
 80044ba:	4805      	ldr	r0, [pc, #20]	@ (80044d0 <MX_I2C1_Init+0x74>)
 80044bc:	f003 f965 	bl	800778a <HAL_I2CEx_ConfigDigitalFilter>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80044c6:	f000 f8fa 	bl	80046be <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80044ca:	bf00      	nop
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	2000014c 	.word	0x2000014c
 80044d4:	40005400 	.word	0x40005400
 80044d8:	00f12981 	.word	0x00f12981

080044dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b09e      	sub	sp, #120	@ 0x78
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044e4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80044e8:	2200      	movs	r2, #0
 80044ea:	601a      	str	r2, [r3, #0]
 80044ec:	605a      	str	r2, [r3, #4]
 80044ee:	609a      	str	r2, [r3, #8]
 80044f0:	60da      	str	r2, [r3, #12]
 80044f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80044f4:	f107 0310 	add.w	r3, r7, #16
 80044f8:	2254      	movs	r2, #84	@ 0x54
 80044fa:	2100      	movs	r1, #0
 80044fc:	4618      	mov	r0, r3
 80044fe:	f005 fbd0 	bl	8009ca2 <memset>
  if(i2cHandle->Instance==I2C1)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a1e      	ldr	r2, [pc, #120]	@ (8004580 <HAL_I2C_MspInit+0xa4>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d135      	bne.n	8004578 <HAL_I2C_MspInit+0x9c>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800450c:	2340      	movs	r3, #64	@ 0x40
 800450e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004510:	2300      	movs	r3, #0
 8004512:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004514:	f107 0310 	add.w	r3, r7, #16
 8004518:	4618      	mov	r0, r3
 800451a:	f004 f81f 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 800451e:	4603      	mov	r3, r0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d001      	beq.n	8004528 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004524:	f000 f8cb 	bl	80046be <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004528:	4b16      	ldr	r3, [pc, #88]	@ (8004584 <HAL_I2C_MspInit+0xa8>)
 800452a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800452c:	4a15      	ldr	r2, [pc, #84]	@ (8004584 <HAL_I2C_MspInit+0xa8>)
 800452e:	f043 0302 	orr.w	r3, r3, #2
 8004532:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004534:	4b13      	ldr	r3, [pc, #76]	@ (8004584 <HAL_I2C_MspInit+0xa8>)
 8004536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004538:	f003 0302 	and.w	r3, r3, #2
 800453c:	60fb      	str	r3, [r7, #12]
 800453e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004540:	23c0      	movs	r3, #192	@ 0xc0
 8004542:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004544:	2312      	movs	r3, #18
 8004546:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004548:	2300      	movs	r3, #0
 800454a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800454c:	2303      	movs	r3, #3
 800454e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004550:	2304      	movs	r3, #4
 8004552:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004554:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004558:	4619      	mov	r1, r3
 800455a:	480b      	ldr	r0, [pc, #44]	@ (8004588 <HAL_I2C_MspInit+0xac>)
 800455c:	f002 f9a4 	bl	80068a8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004560:	4b08      	ldr	r3, [pc, #32]	@ (8004584 <HAL_I2C_MspInit+0xa8>)
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	4a07      	ldr	r2, [pc, #28]	@ (8004584 <HAL_I2C_MspInit+0xa8>)
 8004566:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800456a:	6593      	str	r3, [r2, #88]	@ 0x58
 800456c:	4b05      	ldr	r3, [pc, #20]	@ (8004584 <HAL_I2C_MspInit+0xa8>)
 800456e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004570:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004578:	bf00      	nop
 800457a:	3778      	adds	r7, #120	@ 0x78
 800457c:	46bd      	mov	sp, r7
 800457e:	bd80      	pop	{r7, pc}
 8004580:	40005400 	.word	0x40005400
 8004584:	40021000 	.word	0x40021000
 8004588:	48000400 	.word	0x48000400

0800458c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004590:	f000 fc67 	bl	8004e62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004594:	f000 f842 	bl	800461c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004598:	f7ff fef8 	bl	800438c <MX_GPIO_Init>
  MX_DMA_Init();
 800459c:	f7ff fed8 	bl	8004350 <MX_DMA_Init>
  MX_ADC1_Init();
 80045a0:	f7ff fc54 	bl	8003e4c <MX_ADC1_Init>
  MX_CAN1_Init();
 80045a4:	f7ff fe48 	bl	8004238 <MX_CAN1_Init>
  MX_I2C1_Init();
 80045a8:	f7ff ff58 	bl	800445c <MX_I2C1_Init>
  MX_SPI1_Init();
 80045ac:	f000 fa30 	bl	8004a10 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80045b0:	f000 fb24 	bl	8004bfc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80045b4:	f000 fb52 	bl	8004c5c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

//  initializeWheelSpeed();
  linpot_status = initializeLinPot(&hadc1);
 80045b8:	480f      	ldr	r0, [pc, #60]	@ (80045f8 <main+0x6c>)
 80045ba:	f000 f8af 	bl	800471c <initializeLinPot>
 80045be:	4603      	mov	r3, r0
 80045c0:	461a      	mov	r2, r3
 80045c2:	4b0e      	ldr	r3, [pc, #56]	@ (80045fc <main+0x70>)
 80045c4:	701a      	strb	r2, [r3, #0]
  mlx_status = initializeTireTemp();
 80045c6:	f000 f881 	bl	80046cc <initializeTireTemp>
 80045ca:	4603      	mov	r3, r0
 80045cc:	461a      	mov	r2, r3
 80045ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004600 <main+0x74>)
 80045d0:	701a      	strb	r2, [r3, #0]
  ads_status = initializeStrainGauge(&hspi1);
 80045d2:	480c      	ldr	r0, [pc, #48]	@ (8004604 <main+0x78>)
 80045d4:	f000 f8b8 	bl	8004748 <initializeStrainGauge>
 80045d8:	4603      	mov	r3, r0
 80045da:	461a      	mov	r2, r3
 80045dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004608 <main+0x7c>)
 80045de:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
	while (1) {
//		readStrainGauges(&hspi1, &ms_since_strain_read, &(CANCONTEXT.straingauge_dataframe));
//		readWheelSpeed(&ms_since_whs_read, &(CANCONTEXT.misc_dataframe));
//		readBrakeTemp(&ms_since_btemp_read, &(CANCONTEXT.misc_dataframe));
		readTireTemp(&ms_since_ttemp_read, (CANCONTEXT.ttemp_dataframes));
 80045e0:	490a      	ldr	r1, [pc, #40]	@ (800460c <main+0x80>)
 80045e2:	480b      	ldr	r0, [pc, #44]	@ (8004610 <main+0x84>)
 80045e4:	f000 f90c 	bl	8004800 <readTireTemp>
		readLinearPotentiometer(&hadc1, &ms_since_linpot_read, &(CANCONTEXT.misc_dataframe));
 80045e8:	4a0a      	ldr	r2, [pc, #40]	@ (8004614 <main+0x88>)
 80045ea:	490b      	ldr	r1, [pc, #44]	@ (8004618 <main+0x8c>)
 80045ec:	4802      	ldr	r0, [pc, #8]	@ (80045f8 <main+0x6c>)
 80045ee:	f000 f8cf 	bl	8004790 <readLinearPotentiometer>
		readTireTemp(&ms_since_ttemp_read, (CANCONTEXT.ttemp_dataframes));
 80045f2:	bf00      	nop
 80045f4:	e7f4      	b.n	80045e0 <main+0x54>
 80045f6:	bf00      	nop
 80045f8:	20000078 	.word	0x20000078
 80045fc:	200001dc 	.word	0x200001dc
 8004600:	200001dd 	.word	0x200001dd
 8004604:	20002dc4 	.word	0x20002dc4
 8004608:	200001de 	.word	0x200001de
 800460c:	200001b0 	.word	0x200001b0
 8004610:	200001e4 	.word	0x200001e4
 8004614:	200001d4 	.word	0x200001d4
 8004618:	200001e0 	.word	0x200001e0

0800461c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b096      	sub	sp, #88	@ 0x58
 8004620:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004622:	f107 0314 	add.w	r3, r7, #20
 8004626:	2244      	movs	r2, #68	@ 0x44
 8004628:	2100      	movs	r1, #0
 800462a:	4618      	mov	r0, r3
 800462c:	f005 fb39 	bl	8009ca2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004630:	463b      	mov	r3, r7
 8004632:	2200      	movs	r2, #0
 8004634:	601a      	str	r2, [r3, #0]
 8004636:	605a      	str	r2, [r3, #4]
 8004638:	609a      	str	r2, [r3, #8]
 800463a:	60da      	str	r2, [r3, #12]
 800463c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800463e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8004642:	f003 f8fd 	bl	8007840 <HAL_PWREx_ControlVoltageScaling>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d001      	beq.n	8004650 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800464c:	f000 f837 	bl	80046be <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004650:	2302      	movs	r3, #2
 8004652:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004654:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004658:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800465a:	2310      	movs	r3, #16
 800465c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800465e:	2302      	movs	r3, #2
 8004660:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004662:	2302      	movs	r3, #2
 8004664:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004666:	2301      	movs	r3, #1
 8004668:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800466a:	230a      	movs	r3, #10
 800466c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800466e:	2307      	movs	r3, #7
 8004670:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004672:	2302      	movs	r3, #2
 8004674:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004676:	2302      	movs	r3, #2
 8004678:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800467a:	f107 0314 	add.w	r3, r7, #20
 800467e:	4618      	mov	r0, r3
 8004680:	f003 f934 	bl	80078ec <HAL_RCC_OscConfig>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800468a:	f000 f818 	bl	80046be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800468e:	230f      	movs	r3, #15
 8004690:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004692:	2303      	movs	r3, #3
 8004694:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004696:	2300      	movs	r3, #0
 8004698:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800469a:	2300      	movs	r3, #0
 800469c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800469e:	2300      	movs	r3, #0
 80046a0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80046a2:	463b      	mov	r3, r7
 80046a4:	2104      	movs	r1, #4
 80046a6:	4618      	mov	r0, r3
 80046a8:	f003 fd34 	bl	8008114 <HAL_RCC_ClockConfig>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80046b2:	f000 f804 	bl	80046be <Error_Handler>
  }
}
 80046b6:	bf00      	nop
 80046b8:	3758      	adds	r7, #88	@ 0x58
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80046be:	b480      	push	{r7}
 80046c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046c2:	b672      	cpsid	i
}
 80046c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80046c6:	bf00      	nop
 80046c8:	e7fd      	b.n	80046c6 <Error_Handler+0x8>
	...

080046cc <initializeTireTemp>:

void initializeBrakeTemp() {
	// Literally broken lol
}

bool initializeTireTemp() {
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
	int status_1, status_2, status_3;
	status_1 = MLX90640_SetChessMode(MLX_ADDR);
 80046d2:	2033      	movs	r0, #51	@ 0x33
 80046d4:	f7fc fdea 	bl	80012ac <MLX90640_SetChessMode>
 80046d8:	60f8      	str	r0, [r7, #12]
	status_2 = MLX90640_DumpEE(MLX_ADDR, MLX_eeData);
 80046da:	490e      	ldr	r1, [pc, #56]	@ (8004714 <initializeTireTemp+0x48>)
 80046dc:	2033      	movs	r0, #51	@ 0x33
 80046de:	f7fc fc11 	bl	8000f04 <MLX90640_DumpEE>
 80046e2:	60b8      	str	r0, [r7, #8]
	status_3 = MLX90640_ExtractParameters(MLX_eeData, &MLX_params);
 80046e4:	490c      	ldr	r1, [pc, #48]	@ (8004718 <initializeTireTemp+0x4c>)
 80046e6:	480b      	ldr	r0, [pc, #44]	@ (8004714 <initializeTireTemp+0x48>)
 80046e8:	f7fc fd9b 	bl	8001222 <MLX90640_ExtractParameters>
 80046ec:	6078      	str	r0, [r7, #4]
	if (status_1 == -1 || status_2 == -1 || status_3 == -1) return 0;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046f4:	d007      	beq.n	8004706 <initializeTireTemp+0x3a>
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046fc:	d003      	beq.n	8004706 <initializeTireTemp+0x3a>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004704:	d101      	bne.n	800470a <initializeTireTemp+0x3e>
 8004706:	2300      	movs	r3, #0
 8004708:	e000      	b.n	800470c <initializeTireTemp+0x40>
	return 1;
 800470a:	2301      	movs	r3, #1
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	20000218 	.word	0x20000218
 8004718:	20000898 	.word	0x20000898

0800471c <initializeLinPot>:

bool initializeLinPot(ADC_HandleTypeDef* adcInstance) {
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
	if (HAL_ADC_Start_DMA(adcInstance, (uint32_t*) adcBuffer, 1) != HAL_OK) {
 8004724:	2201      	movs	r2, #1
 8004726:	4907      	ldr	r1, [pc, #28]	@ (8004744 <initializeLinPot+0x28>)
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 ff19 	bl	8005560 <HAL_ADC_Start_DMA>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <initializeLinPot+0x1c>
		return 0;
 8004734:	2300      	movs	r3, #0
 8004736:	e000      	b.n	800473a <initializeLinPot+0x1e>
	}
	return 1;
 8004738:	2301      	movs	r3, #1
}
 800473a:	4618      	mov	r0, r3
 800473c:	3708      	adds	r7, #8
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	20002db8 	.word	0x20002db8

08004748 <initializeStrainGauge>:

bool initializeStrainGauge(SPI_HandleTypeDef *spiInstance) {
 8004748:	b580      	push	{r7, lr}
 800474a:	b084      	sub	sp, #16
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
	bool status_1, status_2;
	initADS(&StrainGaugeADS, spiInstance, ADS_EN_PORT, ADS_EN_PIN);
 8004750:	2310      	movs	r3, #16
 8004752:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	480c      	ldr	r0, [pc, #48]	@ (800478c <initializeStrainGauge+0x44>)
 800475a:	f7ff fc8f 	bl	800407c <initADS>
	status_1 = enableContinuousConversion(&StrainGaugeADS);
 800475e:	480b      	ldr	r0, [pc, #44]	@ (800478c <initializeStrainGauge+0x44>)
 8004760:	f7ff fd27 	bl	80041b2 <enableContinuousConversion>
 8004764:	4603      	mov	r3, r0
 8004766:	73fb      	strb	r3, [r7, #15]
	status_2 = enableFSR_6144(&StrainGaugeADS);
 8004768:	4808      	ldr	r0, [pc, #32]	@ (800478c <initializeStrainGauge+0x44>)
 800476a:	f7ff fd3f 	bl	80041ec <enableFSR_6144>
 800476e:	4603      	mov	r3, r0
 8004770:	73bb      	strb	r3, [r7, #14]
	return (status_1 & status_2);
 8004772:	7bfa      	ldrb	r2, [r7, #15]
 8004774:	7bbb      	ldrb	r3, [r7, #14]
 8004776:	4013      	ands	r3, r2
 8004778:	2b00      	cmp	r3, #0
 800477a:	bf14      	ite	ne
 800477c:	2301      	movne	r3, #1
 800477e:	2300      	moveq	r3, #0
 8004780:	b2db      	uxtb	r3, r3
}
 8004782:	4618      	mov	r0, r3
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	200001e8 	.word	0x200001e8

08004790 <readLinearPotentiometer>:

// ------- ALL THE READ FUNCTIONS -----------
void readLinearPotentiometer(ADC_HandleTypeDef *hadc, uint32_t *lastReadMS,  MISC_DATAFRAME *dataframe) {
 8004790:	b580      	push	{r7, lr}
 8004792:	b084      	sub	sp, #16
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
	if( HAL_GetTick() - *lastReadMS > SHOCK_TRAVEL_SAMPLE_PERIOD) {
 800479c:	f000 fbca 	bl	8004f34 <HAL_GetTick>
 80047a0:	4602      	mov	r2, r0
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	2b15      	cmp	r3, #21
 80047aa:	d91e      	bls.n	80047ea <readLinearPotentiometer+0x5a>
		HAL_ADC_Start_DMA(hadc, (uint32_t*) adcBuffer, 1);
 80047ac:	2201      	movs	r2, #1
 80047ae:	4911      	ldr	r1, [pc, #68]	@ (80047f4 <readLinearPotentiometer+0x64>)
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f000 fed5 	bl	8005560 <HAL_ADC_Start_DMA>
		linpot_reading = getLinPotTravel();
 80047b6:	f000 f8f7 	bl	80049a8 <getLinPotTravel>
 80047ba:	eef0 7a40 	vmov.f32	s15, s0
 80047be:	4b0e      	ldr	r3, [pc, #56]	@ (80047f8 <readLinearPotentiometer+0x68>)
 80047c0:	edc3 7a00 	vstr	s15, [r3]
		dataframe->data.shockTravel = (uint16_t)(linpot_reading*100);
 80047c4:	4b0c      	ldr	r3, [pc, #48]	@ (80047f8 <readLinearPotentiometer+0x68>)
 80047c6:	edd3 7a00 	vldr	s15, [r3]
 80047ca:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80047fc <readLinearPotentiometer+0x6c>
 80047ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80047d6:	ee17 3a90 	vmov	r3, s15
 80047da:	b29a      	uxth	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	809a      	strh	r2, [r3, #4]
		*lastReadMS = HAL_GetTick();
 80047e0:	f000 fba8 	bl	8004f34 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	601a      	str	r2, [r3, #0]
	}
	//todo: convert counts to travel
}
 80047ea:	bf00      	nop
 80047ec:	3710      	adds	r7, #16
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20002db8 	.word	0x20002db8
 80047f8:	20002dbc 	.word	0x20002dbc
 80047fc:	42c80000 	.word	0x42c80000

08004800 <readTireTemp>:
	}

	//todo: convert to deg C
}

void readTireTemp(uint32_t *lastReadMS, TTEMP_DATAFRAME *dataframes) {
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]
	if (HAL_GetTick() - *lastReadMS > TIRE_TEMP_SAMPLE_PERIOD) {
 800480a:	f000 fb93 	bl	8004f34 <HAL_GetTick>
 800480e:	4602      	mov	r2, r0
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	f5b3 7ffb 	cmp.w	r3, #502	@ 0x1f6
 800481a:	d377      	bcc.n	800490c <readTireTemp+0x10c>
		MLX90640_GetFrameData(MLX_ADDR, MLX_dataFrame);
 800481c:	493d      	ldr	r1, [pc, #244]	@ (8004914 <readTireTemp+0x114>)
 800481e:	2033      	movs	r0, #51	@ 0x33
 8004820:	f7fc fb83 	bl	8000f2a <MLX90640_GetFrameData>
		float tr = MLX90640_GetTa(MLX_dataFrame, &MLX_params) - TA_SHIFT; //Reflected temperature based on the sensor ambient temperature
 8004824:	493c      	ldr	r1, [pc, #240]	@ (8004918 <readTireTemp+0x118>)
 8004826:	483b      	ldr	r0, [pc, #236]	@ (8004914 <readTireTemp+0x114>)
 8004828:	f7fd faf2 	bl	8001e10 <MLX90640_GetTa>
 800482c:	eef0 7a40 	vmov.f32	s15, s0
 8004830:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8004834:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004838:	edc7 7a02 	vstr	s15, [r7, #8]
		MLX90640_CalculateTo(MLX_dataFrame, &MLX_params, EMISSIVITY, tr, MLX_to);
 800483c:	4a37      	ldr	r2, [pc, #220]	@ (800491c <readTireTemp+0x11c>)
 800483e:	edd7 0a02 	vldr	s1, [r7, #8]
 8004842:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8004920 <readTireTemp+0x120>
 8004846:	4934      	ldr	r1, [pc, #208]	@ (8004918 <readTireTemp+0x118>)
 8004848:	4832      	ldr	r0, [pc, #200]	@ (8004914 <readTireTemp+0x114>)
 800484a:	f7fc fd51 	bl	80012f0 <MLX90640_CalculateTo>
		getMLXSample();
 800484e:	f000 f881 	bl	8004954 <getMLXSample>

		for (int i = 0; i < 4; i++) {
 8004852:	2300      	movs	r3, #0
 8004854:	60fb      	str	r3, [r7, #12]
 8004856:	e051      	b.n	80048fc <readTireTemp+0xfc>
			dataframes[i].data.pix0 = MLX_sample[0 + 8*i];
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	00da      	lsls	r2, r3, #3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	6839      	ldr	r1, [r7, #0]
 8004862:	440b      	add	r3, r1
 8004864:	492f      	ldr	r1, [pc, #188]	@ (8004924 <readTireTemp+0x124>)
 8004866:	5c8a      	ldrb	r2, [r1, r2]
 8004868:	701a      	strb	r2, [r3, #0]
			dataframes[i].data.pix1 = MLX_sample[1 + 8*i];
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	00db      	lsls	r3, r3, #3
 8004874:	6839      	ldr	r1, [r7, #0]
 8004876:	440b      	add	r3, r1
 8004878:	492a      	ldr	r1, [pc, #168]	@ (8004924 <readTireTemp+0x124>)
 800487a:	5c8a      	ldrb	r2, [r1, r2]
 800487c:	705a      	strb	r2, [r3, #1]
			dataframes[i].data.pix2 = MLX_sample[2 + 8*i];
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	00db      	lsls	r3, r3, #3
 8004882:	1c9a      	adds	r2, r3, #2
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	00db      	lsls	r3, r3, #3
 8004888:	6839      	ldr	r1, [r7, #0]
 800488a:	440b      	add	r3, r1
 800488c:	4925      	ldr	r1, [pc, #148]	@ (8004924 <readTireTemp+0x124>)
 800488e:	5c8a      	ldrb	r2, [r1, r2]
 8004890:	709a      	strb	r2, [r3, #2]
			dataframes[i].data.pix3 = MLX_sample[3 + 8*i];
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	00db      	lsls	r3, r3, #3
 8004896:	1cda      	adds	r2, r3, #3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	00db      	lsls	r3, r3, #3
 800489c:	6839      	ldr	r1, [r7, #0]
 800489e:	440b      	add	r3, r1
 80048a0:	4920      	ldr	r1, [pc, #128]	@ (8004924 <readTireTemp+0x124>)
 80048a2:	5c8a      	ldrb	r2, [r1, r2]
 80048a4:	70da      	strb	r2, [r3, #3]
			dataframes[i].data.pix4 = MLX_sample[4 + 8*i];
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	00db      	lsls	r3, r3, #3
 80048aa:	1d1a      	adds	r2, r3, #4
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	00db      	lsls	r3, r3, #3
 80048b0:	6839      	ldr	r1, [r7, #0]
 80048b2:	440b      	add	r3, r1
 80048b4:	491b      	ldr	r1, [pc, #108]	@ (8004924 <readTireTemp+0x124>)
 80048b6:	5c8a      	ldrb	r2, [r1, r2]
 80048b8:	711a      	strb	r2, [r3, #4]
			dataframes[i].data.pix5 = MLX_sample[5 + 8*i];
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	00db      	lsls	r3, r3, #3
 80048be:	1d5a      	adds	r2, r3, #5
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	00db      	lsls	r3, r3, #3
 80048c4:	6839      	ldr	r1, [r7, #0]
 80048c6:	440b      	add	r3, r1
 80048c8:	4916      	ldr	r1, [pc, #88]	@ (8004924 <readTireTemp+0x124>)
 80048ca:	5c8a      	ldrb	r2, [r1, r2]
 80048cc:	715a      	strb	r2, [r3, #5]
			dataframes[i].data.pix6 = MLX_sample[6 + 8*i];
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	00db      	lsls	r3, r3, #3
 80048d2:	1d9a      	adds	r2, r3, #6
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	6839      	ldr	r1, [r7, #0]
 80048da:	440b      	add	r3, r1
 80048dc:	4911      	ldr	r1, [pc, #68]	@ (8004924 <readTireTemp+0x124>)
 80048de:	5c8a      	ldrb	r2, [r1, r2]
 80048e0:	719a      	strb	r2, [r3, #6]
			dataframes[i].data.pix7 = MLX_sample[7 + 8*i];
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	00db      	lsls	r3, r3, #3
 80048e6:	1dda      	adds	r2, r3, #7
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	00db      	lsls	r3, r3, #3
 80048ec:	6839      	ldr	r1, [r7, #0]
 80048ee:	440b      	add	r3, r1
 80048f0:	490c      	ldr	r1, [pc, #48]	@ (8004924 <readTireTemp+0x124>)
 80048f2:	5c8a      	ldrb	r2, [r1, r2]
 80048f4:	71da      	strb	r2, [r3, #7]
		for (int i = 0; i < 4; i++) {
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	3301      	adds	r3, #1
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2b03      	cmp	r3, #3
 8004900:	ddaa      	ble.n	8004858 <readTireTemp+0x58>
		}

		*lastReadMS = HAL_GetTick();
 8004902:	f000 fb17 	bl	8004f34 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	601a      	str	r2, [r3, #0]
	}
}
 800490c:	bf00      	nop
 800490e:	3710      	adds	r7, #16
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	20001b14 	.word	0x20001b14
 8004918:	20000898 	.word	0x20000898
 800491c:	20002198 	.word	0x20002198
 8004920:	3f733333 	.word	0x3f733333
 8004924:	20002d98 	.word	0x20002d98

08004928 <HAL_GPIO_EXTI_Callback>:
		*lastReadMS = HAL_GetTick();
	}
}

// Special interrupt callback function
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == WHS_IN_Pin) {
 8004932:	88fb      	ldrh	r3, [r7, #6]
 8004934:	2b10      	cmp	r3, #16
 8004936:	d104      	bne.n	8004942 <HAL_GPIO_EXTI_Callback+0x1a>
		hall_effect_edges++;
 8004938:	4b05      	ldr	r3, [pc, #20]	@ (8004950 <HAL_GPIO_EXTI_Callback+0x28>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	3301      	adds	r3, #1
 800493e:	4a04      	ldr	r2, [pc, #16]	@ (8004950 <HAL_GPIO_EXTI_Callback+0x28>)
 8004940:	6013      	str	r3, [r2, #0]
		// Everytime there is a rising edge, we increment the number of edges
	}
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	20002dc0 	.word	0x20002dc0

08004954 <getMLXSample>:
		*lastReadMS = HAL_GetTick();
	}
}

// Other helper functions
void getMLXSample() {
 8004954:	b480      	push	{r7}
 8004956:	b085      	sub	sp, #20
 8004958:	af00      	add	r7, sp, #0
	for (int i = 384; i < 416; i++) {
 800495a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800495e:	60fb      	str	r3, [r7, #12]
 8004960:	e013      	b.n	800498a <getMLXSample+0x36>
		MLX_sample[i - 384] = (uint8_t)MLX_to[i];
 8004962:	4a0f      	ldr	r2, [pc, #60]	@ (80049a0 <getMLXSample+0x4c>)
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4413      	add	r3, r2
 800496a:	edd3 7a00 	vldr	s15, [r3]
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004978:	edc7 7a01 	vstr	s15, [r7, #4]
 800497c:	793a      	ldrb	r2, [r7, #4]
 800497e:	b2d1      	uxtb	r1, r2
 8004980:	4a08      	ldr	r2, [pc, #32]	@ (80049a4 <getMLXSample+0x50>)
 8004982:	54d1      	strb	r1, [r2, r3]
	for (int i = 384; i < 416; i++) {
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	3301      	adds	r3, #1
 8004988:	60fb      	str	r3, [r7, #12]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8004990:	dbe7      	blt.n	8004962 <getMLXSample+0xe>
	}
}
 8004992:	bf00      	nop
 8004994:	bf00      	nop
 8004996:	3714      	adds	r7, #20
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr
 80049a0:	20002198 	.word	0x20002198
 80049a4:	20002d98 	.word	0x20002d98

080049a8 <getLinPotTravel>:
	float strain = (voltageReading/3.3*SG_GF);
	float stress = strain*YG_MODULUS;
	return (stress*crossSectionalArea);
}

float getLinPotTravel() {
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
	float position_mm = ((float)adcBuffer[0] / 4095.0) * LINPOT_STROKE_LENGTH;
 80049ae:	4b16      	ldr	r3, [pc, #88]	@ (8004a08 <getLinPotTravel+0x60>)
 80049b0:	881b      	ldrh	r3, [r3, #0]
 80049b2:	ee07 3a90 	vmov	s15, r3
 80049b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ba:	ee17 0a90 	vmov	r0, s15
 80049be:	f7fb fd6b 	bl	8000498 <__aeabi_f2d>
 80049c2:	a30f      	add	r3, pc, #60	@ (adr r3, 8004a00 <getLinPotTravel+0x58>)
 80049c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c8:	f7fb fee8 	bl	800079c <__aeabi_ddiv>
 80049cc:	4602      	mov	r2, r0
 80049ce:	460b      	mov	r3, r1
 80049d0:	4610      	mov	r0, r2
 80049d2:	4619      	mov	r1, r3
 80049d4:	f04f 0200 	mov.w	r2, #0
 80049d8:	4b0c      	ldr	r3, [pc, #48]	@ (8004a0c <getLinPotTravel+0x64>)
 80049da:	f7fb fdb5 	bl	8000548 <__aeabi_dmul>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	4610      	mov	r0, r2
 80049e4:	4619      	mov	r1, r3
 80049e6:	f7fc f8a7 	bl	8000b38 <__aeabi_d2f>
 80049ea:	4603      	mov	r3, r0
 80049ec:	607b      	str	r3, [r7, #4]
	return position_mm;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	ee07 3a90 	vmov	s15, r3
}
 80049f4:	eeb0 0a67 	vmov.f32	s0, s15
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	00000000 	.word	0x00000000
 8004a04:	40affe00 	.word	0x40affe00
 8004a08:	20002db8 	.word	0x20002db8
 8004a0c:	40554000 	.word	0x40554000

08004a10 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8004a14:	4b1b      	ldr	r3, [pc, #108]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a16:	4a1c      	ldr	r2, [pc, #112]	@ (8004a88 <MX_SPI1_Init+0x78>)
 8004a18:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a1c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004a20:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004a22:	4b18      	ldr	r3, [pc, #96]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a24:	2200      	movs	r2, #0
 8004a26:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004a28:	4b16      	ldr	r3, [pc, #88]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a2a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004a2e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004a30:	4b14      	ldr	r3, [pc, #80]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004a36:	4b13      	ldr	r3, [pc, #76]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a38:	2201      	movs	r2, #1
 8004a3a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004a3c:	4b11      	ldr	r3, [pc, #68]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a42:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004a44:	4b0f      	ldr	r3, [pc, #60]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a46:	2228      	movs	r2, #40	@ 0x28
 8004a48:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004a50:	4b0c      	ldr	r3, [pc, #48]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a52:	2200      	movs	r2, #0
 8004a54:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a56:	4b0b      	ldr	r3, [pc, #44]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004a5c:	4b09      	ldr	r3, [pc, #36]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a5e:	2207      	movs	r2, #7
 8004a60:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004a62:	4b08      	ldr	r3, [pc, #32]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a64:	2200      	movs	r2, #0
 8004a66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8004a68:	4b06      	ldr	r3, [pc, #24]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004a6e:	4805      	ldr	r0, [pc, #20]	@ (8004a84 <MX_SPI1_Init+0x74>)
 8004a70:	f004 f85c 	bl	8008b2c <HAL_SPI_Init>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8004a7a:	f7ff fe20 	bl	80046be <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004a7e:	bf00      	nop
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	20002dc4 	.word	0x20002dc4
 8004a88:	40013000 	.word	0x40013000

08004a8c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b08a      	sub	sp, #40	@ 0x28
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a94:	f107 0314 	add.w	r3, r7, #20
 8004a98:	2200      	movs	r2, #0
 8004a9a:	601a      	str	r2, [r3, #0]
 8004a9c:	605a      	str	r2, [r3, #4]
 8004a9e:	609a      	str	r2, [r3, #8]
 8004aa0:	60da      	str	r2, [r3, #12]
 8004aa2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a17      	ldr	r2, [pc, #92]	@ (8004b08 <HAL_SPI_MspInit+0x7c>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d128      	bne.n	8004b00 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004aae:	4b17      	ldr	r3, [pc, #92]	@ (8004b0c <HAL_SPI_MspInit+0x80>)
 8004ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ab2:	4a16      	ldr	r2, [pc, #88]	@ (8004b0c <HAL_SPI_MspInit+0x80>)
 8004ab4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004ab8:	6613      	str	r3, [r2, #96]	@ 0x60
 8004aba:	4b14      	ldr	r3, [pc, #80]	@ (8004b0c <HAL_SPI_MspInit+0x80>)
 8004abc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004abe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004ac2:	613b      	str	r3, [r7, #16]
 8004ac4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ac6:	4b11      	ldr	r3, [pc, #68]	@ (8004b0c <HAL_SPI_MspInit+0x80>)
 8004ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aca:	4a10      	ldr	r2, [pc, #64]	@ (8004b0c <HAL_SPI_MspInit+0x80>)
 8004acc:	f043 0301 	orr.w	r3, r3, #1
 8004ad0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8004b0c <HAL_SPI_MspInit+0x80>)
 8004ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ad6:	f003 0301 	and.w	r3, r3, #1
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8004ade:	23e0      	movs	r3, #224	@ 0xe0
 8004ae0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004aea:	2303      	movs	r3, #3
 8004aec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004aee:	2305      	movs	r3, #5
 8004af0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004af2:	f107 0314 	add.w	r3, r7, #20
 8004af6:	4619      	mov	r1, r3
 8004af8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004afc:	f001 fed4 	bl	80068a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004b00:	bf00      	nop
 8004b02:	3728      	adds	r7, #40	@ 0x28
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bd80      	pop	{r7, pc}
 8004b08:	40013000 	.word	0x40013000
 8004b0c:	40021000 	.word	0x40021000

08004b10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b16:	4b0f      	ldr	r3, [pc, #60]	@ (8004b54 <HAL_MspInit+0x44>)
 8004b18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b1a:	4a0e      	ldr	r2, [pc, #56]	@ (8004b54 <HAL_MspInit+0x44>)
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	6613      	str	r3, [r2, #96]	@ 0x60
 8004b22:	4b0c      	ldr	r3, [pc, #48]	@ (8004b54 <HAL_MspInit+0x44>)
 8004b24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b26:	f003 0301 	and.w	r3, r3, #1
 8004b2a:	607b      	str	r3, [r7, #4]
 8004b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004b2e:	4b09      	ldr	r3, [pc, #36]	@ (8004b54 <HAL_MspInit+0x44>)
 8004b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b32:	4a08      	ldr	r2, [pc, #32]	@ (8004b54 <HAL_MspInit+0x44>)
 8004b34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b38:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b3a:	4b06      	ldr	r3, [pc, #24]	@ (8004b54 <HAL_MspInit+0x44>)
 8004b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b42:	603b      	str	r3, [r7, #0]
 8004b44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004b46:	bf00      	nop
 8004b48:	370c      	adds	r7, #12
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	40021000 	.word	0x40021000

08004b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004b5c:	bf00      	nop
 8004b5e:	e7fd      	b.n	8004b5c <NMI_Handler+0x4>

08004b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004b60:	b480      	push	{r7}
 8004b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004b64:	bf00      	nop
 8004b66:	e7fd      	b.n	8004b64 <HardFault_Handler+0x4>

08004b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b68:	b480      	push	{r7}
 8004b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004b6c:	bf00      	nop
 8004b6e:	e7fd      	b.n	8004b6c <MemManage_Handler+0x4>

08004b70 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004b74:	bf00      	nop
 8004b76:	e7fd      	b.n	8004b74 <BusFault_Handler+0x4>

08004b78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004b7c:	bf00      	nop
 8004b7e:	e7fd      	b.n	8004b7c <UsageFault_Handler+0x4>

08004b80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004b80:	b480      	push	{r7}
 8004b82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004b84:	bf00      	nop
 8004b86:	46bd      	mov	sp, r7
 8004b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8c:	4770      	bx	lr

08004b8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b92:	bf00      	nop
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ba0:	bf00      	nop
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba8:	4770      	bx	lr

08004baa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004baa:	b580      	push	{r7, lr}
 8004bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004bae:	f000 f9ad 	bl	8004f0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004bb2:	bf00      	nop
 8004bb4:	bd80      	pop	{r7, pc}

08004bb6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WHS_IN_Pin);
 8004bba:	2010      	movs	r0, #16
 8004bbc:	f001 fff6 	bl	8006bac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004bc0:	bf00      	nop
 8004bc2:	bd80      	pop	{r7, pc}

08004bc4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004bc8:	4802      	ldr	r0, [pc, #8]	@ (8004bd4 <DMA1_Channel1_IRQHandler+0x10>)
 8004bca:	f001 fd8d 	bl	80066e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004bce:	bf00      	nop
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	bf00      	nop
 8004bd4:	200000dc 	.word	0x200000dc

08004bd8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004bdc:	4b06      	ldr	r3, [pc, #24]	@ (8004bf8 <SystemInit+0x20>)
 8004bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004be2:	4a05      	ldr	r2, [pc, #20]	@ (8004bf8 <SystemInit+0x20>)
 8004be4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004be8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8004bec:	bf00      	nop
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
 8004bf6:	bf00      	nop
 8004bf8:	e000ed00 	.word	0xe000ed00

08004bfc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004c00:	4b14      	ldr	r3, [pc, #80]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c02:	4a15      	ldr	r2, [pc, #84]	@ (8004c58 <MX_USART1_UART_Init+0x5c>)
 8004c04:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004c06:	4b13      	ldr	r3, [pc, #76]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004c0c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004c0e:	4b11      	ldr	r3, [pc, #68]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004c14:	4b0f      	ldr	r3, [pc, #60]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004c20:	4b0c      	ldr	r3, [pc, #48]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c22:	220c      	movs	r2, #12
 8004c24:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c26:	4b0b      	ldr	r3, [pc, #44]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c2c:	4b09      	ldr	r3, [pc, #36]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c32:	4b08      	ldr	r3, [pc, #32]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c34:	2200      	movs	r2, #0
 8004c36:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c38:	4b06      	ldr	r3, [pc, #24]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004c3e:	4805      	ldr	r0, [pc, #20]	@ (8004c54 <MX_USART1_UART_Init+0x58>)
 8004c40:	f004 fb9a 	bl	8009378 <HAL_UART_Init>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004c4a:	f7ff fd38 	bl	80046be <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004c4e:	bf00      	nop
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	bf00      	nop
 8004c54:	20002e28 	.word	0x20002e28
 8004c58:	40013800 	.word	0x40013800

08004c5c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004c60:	4b14      	ldr	r3, [pc, #80]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c62:	4a15      	ldr	r2, [pc, #84]	@ (8004cb8 <MX_USART2_UART_Init+0x5c>)
 8004c64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004c66:	4b13      	ldr	r3, [pc, #76]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004c6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004c6e:	4b11      	ldr	r3, [pc, #68]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004c74:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004c80:	4b0c      	ldr	r3, [pc, #48]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c82:	220c      	movs	r2, #12
 8004c84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c86:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c8c:	4b09      	ldr	r3, [pc, #36]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c92:	4b08      	ldr	r3, [pc, #32]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c98:	4b06      	ldr	r3, [pc, #24]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004c9e:	4805      	ldr	r0, [pc, #20]	@ (8004cb4 <MX_USART2_UART_Init+0x58>)
 8004ca0:	f004 fb6a 	bl	8009378 <HAL_UART_Init>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004caa:	f7ff fd08 	bl	80046be <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004cae:	bf00      	nop
 8004cb0:	bd80      	pop	{r7, pc}
 8004cb2:	bf00      	nop
 8004cb4:	20002eb0 	.word	0x20002eb0
 8004cb8:	40004400 	.word	0x40004400

08004cbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004cbc:	b580      	push	{r7, lr}
 8004cbe:	b0a0      	sub	sp, #128	@ 0x80
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cc4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004cc8:	2200      	movs	r2, #0
 8004cca:	601a      	str	r2, [r3, #0]
 8004ccc:	605a      	str	r2, [r3, #4]
 8004cce:	609a      	str	r2, [r3, #8]
 8004cd0:	60da      	str	r2, [r3, #12]
 8004cd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004cd4:	f107 0318 	add.w	r3, r7, #24
 8004cd8:	2254      	movs	r2, #84	@ 0x54
 8004cda:	2100      	movs	r1, #0
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f004 ffe0 	bl	8009ca2 <memset>
  if(uartHandle->Instance==USART1)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a47      	ldr	r2, [pc, #284]	@ (8004e04 <HAL_UART_MspInit+0x148>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d138      	bne.n	8004d5e <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004cec:	2301      	movs	r3, #1
 8004cee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cf4:	f107 0318 	add.w	r3, r7, #24
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f003 fc2f 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004d04:	f7ff fcdb 	bl	80046be <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d08:	4b3f      	ldr	r3, [pc, #252]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d0c:	4a3e      	ldr	r2, [pc, #248]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d12:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d14:	4b3c      	ldr	r3, [pc, #240]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d20:	4b39      	ldr	r3, [pc, #228]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d24:	4a38      	ldr	r2, [pc, #224]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d26:	f043 0301 	orr.w	r3, r3, #1
 8004d2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d2c:	4b36      	ldr	r3, [pc, #216]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d30:	f003 0301 	and.w	r3, r3, #1
 8004d34:	613b      	str	r3, [r7, #16]
 8004d36:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004d38:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8004d3c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d3e:	2302      	movs	r3, #2
 8004d40:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d42:	2300      	movs	r3, #0
 8004d44:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004d46:	2303      	movs	r3, #3
 8004d48:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004d4a:	2307      	movs	r3, #7
 8004d4c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d4e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004d52:	4619      	mov	r1, r3
 8004d54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d58:	f001 fda6 	bl	80068a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004d5c:	e04d      	b.n	8004dfa <HAL_UART_MspInit+0x13e>
  else if(uartHandle->Instance==USART2)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4a2a      	ldr	r2, [pc, #168]	@ (8004e0c <HAL_UART_MspInit+0x150>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d148      	bne.n	8004dfa <HAL_UART_MspInit+0x13e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004d70:	f107 0318 	add.w	r3, r7, #24
 8004d74:	4618      	mov	r0, r3
 8004d76:	f003 fbf1 	bl	800855c <HAL_RCCEx_PeriphCLKConfig>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004d80:	f7ff fc9d 	bl	80046be <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d84:	4b20      	ldr	r3, [pc, #128]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d88:	4a1f      	ldr	r2, [pc, #124]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d90:	4b1d      	ldr	r3, [pc, #116]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d98:	60fb      	str	r3, [r7, #12]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004d9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004da0:	4a19      	ldr	r2, [pc, #100]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004da2:	f043 0301 	orr.w	r3, r3, #1
 8004da6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004da8:	4b17      	ldr	r3, [pc, #92]	@ (8004e08 <HAL_UART_MspInit+0x14c>)
 8004daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dac:	f003 0301 	and.w	r3, r3, #1
 8004db0:	60bb      	str	r3, [r7, #8]
 8004db2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004db4:	2304      	movs	r3, #4
 8004db6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004db8:	2302      	movs	r3, #2
 8004dba:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004dc4:	2307      	movs	r3, #7
 8004dc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dc8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004dcc:	4619      	mov	r1, r3
 8004dce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004dd2:	f001 fd69 	bl	80068a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004dd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dda:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ddc:	2302      	movs	r3, #2
 8004dde:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de4:	2303      	movs	r3, #3
 8004de6:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8004de8:	2303      	movs	r3, #3
 8004dea:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dec:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004df0:	4619      	mov	r1, r3
 8004df2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004df6:	f001 fd57 	bl	80068a8 <HAL_GPIO_Init>
}
 8004dfa:	bf00      	nop
 8004dfc:	3780      	adds	r7, #128	@ 0x80
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	40013800 	.word	0x40013800
 8004e08:	40021000 	.word	0x40021000
 8004e0c:	40004400 	.word	0x40004400

08004e10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004e10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004e48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004e14:	f7ff fee0 	bl	8004bd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004e18:	480c      	ldr	r0, [pc, #48]	@ (8004e4c <LoopForever+0x6>)
  ldr r1, =_edata
 8004e1a:	490d      	ldr	r1, [pc, #52]	@ (8004e50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004e1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004e54 <LoopForever+0xe>)
  movs r3, #0
 8004e1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004e20:	e002      	b.n	8004e28 <LoopCopyDataInit>

08004e22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004e22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004e24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004e26:	3304      	adds	r3, #4

08004e28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004e28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004e2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004e2c:	d3f9      	bcc.n	8004e22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8004e58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004e30:	4c0a      	ldr	r4, [pc, #40]	@ (8004e5c <LoopForever+0x16>)
  movs r3, #0
 8004e32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004e34:	e001      	b.n	8004e3a <LoopFillZerobss>

08004e36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004e36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004e38:	3204      	adds	r2, #4

08004e3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004e3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e3c:	d3fb      	bcc.n	8004e36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004e3e:	f004 ff3f 	bl	8009cc0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004e42:	f7ff fba3 	bl	800458c <main>

08004e46 <LoopForever>:

LoopForever:
    b LoopForever
 8004e46:	e7fe      	b.n	8004e46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8004e48:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8004e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e50:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8004e54:	0800acd0 	.word	0x0800acd0
  ldr r2, =_sbss
 8004e58:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8004e5c:	20003074 	.word	0x20003074

08004e60 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004e60:	e7fe      	b.n	8004e60 <ADC1_IRQHandler>

08004e62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e62:	b580      	push	{r7, lr}
 8004e64:	b082      	sub	sp, #8
 8004e66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e6c:	2003      	movs	r0, #3
 8004e6e:	f001 fae1 	bl	8006434 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004e72:	2000      	movs	r0, #0
 8004e74:	f000 f80e 	bl	8004e94 <HAL_InitTick>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d002      	beq.n	8004e84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	71fb      	strb	r3, [r7, #7]
 8004e82:	e001      	b.n	8004e88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004e84:	f7ff fe44 	bl	8004b10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004e88:	79fb      	ldrb	r3, [r7, #7]
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
	...

08004e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004ea0:	4b17      	ldr	r3, [pc, #92]	@ (8004f00 <HAL_InitTick+0x6c>)
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d023      	beq.n	8004ef0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004ea8:	4b16      	ldr	r3, [pc, #88]	@ (8004f04 <HAL_InitTick+0x70>)
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	4b14      	ldr	r3, [pc, #80]	@ (8004f00 <HAL_InitTick+0x6c>)
 8004eae:	781b      	ldrb	r3, [r3, #0]
 8004eb0:	4619      	mov	r1, r3
 8004eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8004eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f001 faed 	bl	800649e <HAL_SYSTICK_Config>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10f      	bne.n	8004eea <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2b0f      	cmp	r3, #15
 8004ece:	d809      	bhi.n	8004ee4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	6879      	ldr	r1, [r7, #4]
 8004ed4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004ed8:	f001 fab7 	bl	800644a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004edc:	4a0a      	ldr	r2, [pc, #40]	@ (8004f08 <HAL_InitTick+0x74>)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6013      	str	r3, [r2, #0]
 8004ee2:	e007      	b.n	8004ef4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	73fb      	strb	r3, [r7, #15]
 8004ee8:	e004      	b.n	8004ef4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	73fb      	strb	r3, [r7, #15]
 8004eee:	e001      	b.n	8004ef4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	3710      	adds	r7, #16
 8004efa:	46bd      	mov	sp, r7
 8004efc:	bd80      	pop	{r7, pc}
 8004efe:	bf00      	nop
 8004f00:	20000008 	.word	0x20000008
 8004f04:	20000000 	.word	0x20000000
 8004f08:	20000004 	.word	0x20000004

08004f0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004f10:	4b06      	ldr	r3, [pc, #24]	@ (8004f2c <HAL_IncTick+0x20>)
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	461a      	mov	r2, r3
 8004f16:	4b06      	ldr	r3, [pc, #24]	@ (8004f30 <HAL_IncTick+0x24>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	4a04      	ldr	r2, [pc, #16]	@ (8004f30 <HAL_IncTick+0x24>)
 8004f1e:	6013      	str	r3, [r2, #0]
}
 8004f20:	bf00      	nop
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	20000008 	.word	0x20000008
 8004f30:	20002f38 	.word	0x20002f38

08004f34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004f34:	b480      	push	{r7}
 8004f36:	af00      	add	r7, sp, #0
  return uwTick;
 8004f38:	4b03      	ldr	r3, [pc, #12]	@ (8004f48 <HAL_GetTick+0x14>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	20002f38 	.word	0x20002f38

08004f4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b083      	sub	sp, #12
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	431a      	orrs	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	609a      	str	r2, [r3, #8]
}
 8004f66:	bf00      	nop
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b083      	sub	sp, #12
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	431a      	orrs	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	609a      	str	r2, [r3, #8]
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	370c      	adds	r7, #12
 8004fac:	46bd      	mov	sp, r7
 8004fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb2:	4770      	bx	lr

08004fb4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b087      	sub	sp, #28
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	607a      	str	r2, [r7, #4]
 8004fc0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	3360      	adds	r3, #96	@ 0x60
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4413      	add	r3, r2
 8004fce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	4b08      	ldr	r3, [pc, #32]	@ (8004ff8 <LL_ADC_SetOffset+0x44>)
 8004fd6:	4013      	ands	r3, r2
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004fde:	683a      	ldr	r2, [r7, #0]
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004fec:	bf00      	nop
 8004fee:	371c      	adds	r7, #28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr
 8004ff8:	03fff000 	.word	0x03fff000

08004ffc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	3360      	adds	r3, #96	@ 0x60
 800500a:	461a      	mov	r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	4413      	add	r3, r2
 8005012:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800501c:	4618      	mov	r0, r3
 800501e:	3714      	adds	r7, #20
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005028:	b480      	push	{r7}
 800502a:	b087      	sub	sp, #28
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	3360      	adds	r3, #96	@ 0x60
 8005038:	461a      	mov	r2, r3
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4413      	add	r3, r2
 8005040:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	431a      	orrs	r2, r3
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8005052:	bf00      	nop
 8005054:	371c      	adds	r7, #28
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr

0800505e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800505e:	b480      	push	{r7}
 8005060:	b083      	sub	sp, #12
 8005062:	af00      	add	r7, sp, #0
 8005064:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800506e:	2b00      	cmp	r3, #0
 8005070:	d101      	bne.n	8005076 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005072:	2301      	movs	r3, #1
 8005074:	e000      	b.n	8005078 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005084:	b480      	push	{r7}
 8005086:	b087      	sub	sp, #28
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	3330      	adds	r3, #48	@ 0x30
 8005094:	461a      	mov	r2, r3
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	0a1b      	lsrs	r3, r3, #8
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	4413      	add	r3, r2
 80050a2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f003 031f 	and.w	r3, r3, #31
 80050ae:	211f      	movs	r1, #31
 80050b0:	fa01 f303 	lsl.w	r3, r1, r3
 80050b4:	43db      	mvns	r3, r3
 80050b6:	401a      	ands	r2, r3
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	0e9b      	lsrs	r3, r3, #26
 80050bc:	f003 011f 	and.w	r1, r3, #31
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 031f 	and.w	r3, r3, #31
 80050c6:	fa01 f303 	lsl.w	r3, r1, r3
 80050ca:	431a      	orrs	r2, r3
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80050d0:	bf00      	nop
 80050d2:	371c      	adds	r7, #28
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80050dc:	b480      	push	{r7}
 80050de:	b087      	sub	sp, #28
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	3314      	adds	r3, #20
 80050ec:	461a      	mov	r2, r3
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	0e5b      	lsrs	r3, r3, #25
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	4413      	add	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	681a      	ldr	r2, [r3, #0]
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	0d1b      	lsrs	r3, r3, #20
 8005104:	f003 031f 	and.w	r3, r3, #31
 8005108:	2107      	movs	r1, #7
 800510a:	fa01 f303 	lsl.w	r3, r1, r3
 800510e:	43db      	mvns	r3, r3
 8005110:	401a      	ands	r2, r3
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	0d1b      	lsrs	r3, r3, #20
 8005116:	f003 031f 	and.w	r3, r3, #31
 800511a:	6879      	ldr	r1, [r7, #4]
 800511c:	fa01 f303 	lsl.w	r3, r1, r3
 8005120:	431a      	orrs	r2, r3
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005126:	bf00      	nop
 8005128:	371c      	adds	r7, #28
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr
	...

08005134 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800514c:	43db      	mvns	r3, r3
 800514e:	401a      	ands	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f003 0318 	and.w	r3, r3, #24
 8005156:	4908      	ldr	r1, [pc, #32]	@ (8005178 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005158:	40d9      	lsrs	r1, r3
 800515a:	68bb      	ldr	r3, [r7, #8]
 800515c:	400b      	ands	r3, r1
 800515e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005162:	431a      	orrs	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800516a:	bf00      	nop
 800516c:	3714      	adds	r7, #20
 800516e:	46bd      	mov	sp, r7
 8005170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005174:	4770      	bx	lr
 8005176:	bf00      	nop
 8005178:	0007ffff 	.word	0x0007ffff

0800517c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800518c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6093      	str	r3, [r2, #8]
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80051b4:	d101      	bne.n	80051ba <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80051d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80051dc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b083      	sub	sp, #12
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005200:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005204:	d101      	bne.n	800520a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005206:	2301      	movs	r3, #1
 8005208:	e000      	b.n	800520c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800520a:	2300      	movs	r3, #0
}
 800520c:	4618      	mov	r0, r3
 800520e:	370c      	adds	r7, #12
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr

08005218 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005228:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800522c:	f043 0201 	orr.w	r2, r3, #1
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005234:	bf00      	nop
 8005236:	370c      	adds	r7, #12
 8005238:	46bd      	mov	sp, r7
 800523a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523e:	4770      	bx	lr

08005240 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005240:	b480      	push	{r7}
 8005242:	b083      	sub	sp, #12
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f003 0301 	and.w	r3, r3, #1
 8005250:	2b01      	cmp	r3, #1
 8005252:	d101      	bne.n	8005258 <LL_ADC_IsEnabled+0x18>
 8005254:	2301      	movs	r3, #1
 8005256:	e000      	b.n	800525a <LL_ADC_IsEnabled+0x1a>
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005266:	b480      	push	{r7}
 8005268:	b083      	sub	sp, #12
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005276:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800527a:	f043 0204 	orr.w	r2, r3, #4
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005282:	bf00      	nop
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800528e:	b480      	push	{r7}
 8005290:	b083      	sub	sp, #12
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	f003 0304 	and.w	r3, r3, #4
 800529e:	2b04      	cmp	r3, #4
 80052a0:	d101      	bne.n	80052a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80052a2:	2301      	movs	r3, #1
 80052a4:	e000      	b.n	80052a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80052a6:	2300      	movs	r3, #0
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f003 0308 	and.w	r3, r3, #8
 80052c4:	2b08      	cmp	r3, #8
 80052c6:	d101      	bne.n	80052cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80052c8:	2301      	movs	r3, #1
 80052ca:	e000      	b.n	80052ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	4618      	mov	r0, r3
 80052d0:	370c      	adds	r7, #12
 80052d2:	46bd      	mov	sp, r7
 80052d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d8:	4770      	bx	lr
	...

080052dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b088      	sub	sp, #32
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052e4:	2300      	movs	r3, #0
 80052e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80052e8:	2300      	movs	r3, #0
 80052ea:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d101      	bne.n	80052f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80052f2:	2301      	movs	r3, #1
 80052f4:	e126      	b.n	8005544 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005300:	2b00      	cmp	r3, #0
 8005302:	d109      	bne.n	8005318 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7fe fe05 	bl	8003f14 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2200      	movs	r2, #0
 800530e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4618      	mov	r0, r3
 800531e:	f7ff ff3f 	bl	80051a0 <LL_ADC_IsDeepPowerDownEnabled>
 8005322:	4603      	mov	r3, r0
 8005324:	2b00      	cmp	r3, #0
 8005326:	d004      	beq.n	8005332 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4618      	mov	r0, r3
 800532e:	f7ff ff25 	bl	800517c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4618      	mov	r0, r3
 8005338:	f7ff ff5a 	bl	80051f0 <LL_ADC_IsInternalRegulatorEnabled>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d115      	bne.n	800536e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4618      	mov	r0, r3
 8005348:	f7ff ff3e 	bl	80051c8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800534c:	4b7f      	ldr	r3, [pc, #508]	@ (800554c <HAL_ADC_Init+0x270>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	099b      	lsrs	r3, r3, #6
 8005352:	4a7f      	ldr	r2, [pc, #508]	@ (8005550 <HAL_ADC_Init+0x274>)
 8005354:	fba2 2303 	umull	r2, r3, r2, r3
 8005358:	099b      	lsrs	r3, r3, #6
 800535a:	3301      	adds	r3, #1
 800535c:	005b      	lsls	r3, r3, #1
 800535e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005360:	e002      	b.n	8005368 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	3b01      	subs	r3, #1
 8005366:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d1f9      	bne.n	8005362 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4618      	mov	r0, r3
 8005374:	f7ff ff3c 	bl	80051f0 <LL_ADC_IsInternalRegulatorEnabled>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d10d      	bne.n	800539a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005382:	f043 0210 	orr.w	r2, r3, #16
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800538e:	f043 0201 	orr.w	r2, r3, #1
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4618      	mov	r0, r3
 80053a0:	f7ff ff75 	bl	800528e <LL_ADC_REG_IsConversionOngoing>
 80053a4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053aa:	f003 0310 	and.w	r3, r3, #16
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f040 80bf 	bne.w	8005532 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f040 80bb 	bne.w	8005532 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80053c4:	f043 0202 	orr.w	r2, r3, #2
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7ff ff35 	bl	8005240 <LL_ADC_IsEnabled>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d10b      	bne.n	80053f4 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80053dc:	485d      	ldr	r0, [pc, #372]	@ (8005554 <HAL_ADC_Init+0x278>)
 80053de:	f7ff ff2f 	bl	8005240 <LL_ADC_IsEnabled>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d105      	bne.n	80053f4 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	4619      	mov	r1, r3
 80053ee:	485a      	ldr	r0, [pc, #360]	@ (8005558 <HAL_ADC_Init+0x27c>)
 80053f0:	f7ff fdac 	bl	8004f4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	7e5b      	ldrb	r3, [r3, #25]
 80053f8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80053fe:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8005404:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800540a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005412:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005414:	4313      	orrs	r3, r2
 8005416:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800541e:	2b01      	cmp	r3, #1
 8005420:	d106      	bne.n	8005430 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005426:	3b01      	subs	r3, #1
 8005428:	045b      	lsls	r3, r3, #17
 800542a:	69ba      	ldr	r2, [r7, #24]
 800542c:	4313      	orrs	r3, r2
 800542e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005434:	2b00      	cmp	r3, #0
 8005436:	d009      	beq.n	800544c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800543c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005444:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005446:	69ba      	ldr	r2, [r7, #24]
 8005448:	4313      	orrs	r3, r2
 800544a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68da      	ldr	r2, [r3, #12]
 8005452:	4b42      	ldr	r3, [pc, #264]	@ (800555c <HAL_ADC_Init+0x280>)
 8005454:	4013      	ands	r3, r2
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	6812      	ldr	r2, [r2, #0]
 800545a:	69b9      	ldr	r1, [r7, #24]
 800545c:	430b      	orrs	r3, r1
 800545e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4618      	mov	r0, r3
 8005466:	f7ff ff25 	bl	80052b4 <LL_ADC_INJ_IsConversionOngoing>
 800546a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d13d      	bne.n	80054ee <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d13a      	bne.n	80054ee <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800547c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005484:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005486:	4313      	orrs	r3, r2
 8005488:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005494:	f023 0302 	bic.w	r3, r3, #2
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6812      	ldr	r2, [r2, #0]
 800549c:	69b9      	ldr	r1, [r7, #24]
 800549e:	430b      	orrs	r3, r1
 80054a0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d118      	bne.n	80054de <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80054b6:	f023 0304 	bic.w	r3, r3, #4
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80054be:	687a      	ldr	r2, [r7, #4]
 80054c0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80054c2:	4311      	orrs	r1, r2
 80054c4:	687a      	ldr	r2, [r7, #4]
 80054c6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80054c8:	4311      	orrs	r1, r2
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80054ce:	430a      	orrs	r2, r1
 80054d0:	431a      	orrs	r2, r3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f042 0201 	orr.w	r2, r2, #1
 80054da:	611a      	str	r2, [r3, #16]
 80054dc:	e007      	b.n	80054ee <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	691a      	ldr	r2, [r3, #16]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 0201 	bic.w	r2, r2, #1
 80054ec:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	691b      	ldr	r3, [r3, #16]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d10c      	bne.n	8005510 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054fc:	f023 010f 	bic.w	r1, r3, #15
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	69db      	ldr	r3, [r3, #28]
 8005504:	1e5a      	subs	r2, r3, #1
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	430a      	orrs	r2, r1
 800550c:	631a      	str	r2, [r3, #48]	@ 0x30
 800550e:	e007      	b.n	8005520 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f022 020f 	bic.w	r2, r2, #15
 800551e:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005524:	f023 0303 	bic.w	r3, r3, #3
 8005528:	f043 0201 	orr.w	r2, r3, #1
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005530:	e007      	b.n	8005542 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005536:	f043 0210 	orr.w	r2, r3, #16
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005542:	7ffb      	ldrb	r3, [r7, #31]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3720      	adds	r7, #32
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20000000 	.word	0x20000000
 8005550:	053e2d63 	.word	0x053e2d63
 8005554:	50040000 	.word	0x50040000
 8005558:	50040300 	.word	0x50040300
 800555c:	fff0c007 	.word	0xfff0c007

08005560 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b086      	sub	sp, #24
 8005564:	af00      	add	r7, sp, #0
 8005566:	60f8      	str	r0, [r7, #12]
 8005568:	60b9      	str	r1, [r7, #8]
 800556a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4618      	mov	r0, r3
 8005572:	f7ff fe8c 	bl	800528e <LL_ADC_REG_IsConversionOngoing>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d167      	bne.n	800564c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005582:	2b01      	cmp	r3, #1
 8005584:	d101      	bne.n	800558a <HAL_ADC_Start_DMA+0x2a>
 8005586:	2302      	movs	r3, #2
 8005588:	e063      	b.n	8005652 <HAL_ADC_Start_DMA+0xf2>
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2201      	movs	r2, #1
 800558e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f000 fc68 	bl	8005e68 <ADC_Enable>
 8005598:	4603      	mov	r3, r0
 800559a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800559c:	7dfb      	ldrb	r3, [r7, #23]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d14f      	bne.n	8005642 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055a6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80055aa:	f023 0301 	bic.w	r3, r3, #1
 80055ae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	655a      	str	r2, [r3, #84]	@ 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d006      	beq.n	80055d0 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055c6:	f023 0206 	bic.w	r2, r3, #6
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80055ce:	e002      	b.n	80055d6 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055da:	4a20      	ldr	r2, [pc, #128]	@ (800565c <HAL_ADC_Start_DMA+0xfc>)
 80055dc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055e2:	4a1f      	ldr	r2, [pc, #124]	@ (8005660 <HAL_ADC_Start_DMA+0x100>)
 80055e4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005664 <HAL_ADC_Start_DMA+0x104>)
 80055ec:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	221c      	movs	r2, #28
 80055f4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f042 0210 	orr.w	r2, r2, #16
 800560c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68da      	ldr	r2, [r3, #12]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f042 0201 	orr.w	r2, r2, #1
 800561c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	3340      	adds	r3, #64	@ 0x40
 8005628:	4619      	mov	r1, r3
 800562a:	68ba      	ldr	r2, [r7, #8]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f000 fffb 	bl	8006628 <HAL_DMA_Start_IT>
 8005632:	4603      	mov	r3, r0
 8005634:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4618      	mov	r0, r3
 800563c:	f7ff fe13 	bl	8005266 <LL_ADC_REG_StartConversion>
 8005640:	e006      	b.n	8005650 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800564a:	e001      	b.n	8005650 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800564c:	2302      	movs	r3, #2
 800564e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005650:	7dfb      	ldrb	r3, [r7, #23]
}
 8005652:	4618      	mov	r0, r3
 8005654:	3718      	adds	r7, #24
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	08005f75 	.word	0x08005f75
 8005660:	0800604d 	.word	0x0800604d
 8005664:	08006069 	.word	0x08006069

08005668 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005684:	bf00      	nop
 8005686:	370c      	adds	r7, #12
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr

08005690 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr

080056a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b0b6      	sub	sp, #216	@ 0xd8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80056ae:	2300      	movs	r3, #0
 80056b0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80056b4:	2300      	movs	r3, #0
 80056b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d101      	bne.n	80056c6 <HAL_ADC_ConfigChannel+0x22>
 80056c2:	2302      	movs	r3, #2
 80056c4:	e3bb      	b.n	8005e3e <HAL_ADC_ConfigChannel+0x79a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7ff fddb 	bl	800528e <LL_ADC_REG_IsConversionOngoing>
 80056d8:	4603      	mov	r3, r0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	f040 83a0 	bne.w	8005e20 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80056e0:	683b      	ldr	r3, [r7, #0]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	2b05      	cmp	r3, #5
 80056ee:	d824      	bhi.n	800573a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	3b02      	subs	r3, #2
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d81b      	bhi.n	8005732 <HAL_ADC_ConfigChannel+0x8e>
 80056fa:	a201      	add	r2, pc, #4	@ (adr r2, 8005700 <HAL_ADC_ConfigChannel+0x5c>)
 80056fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005700:	08005711 	.word	0x08005711
 8005704:	08005719 	.word	0x08005719
 8005708:	08005721 	.word	0x08005721
 800570c:	08005729 	.word	0x08005729
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8005710:	230c      	movs	r3, #12
 8005712:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005716:	e010      	b.n	800573a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8005718:	2312      	movs	r3, #18
 800571a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800571e:	e00c      	b.n	800573a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8005720:	2318      	movs	r3, #24
 8005722:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005726:	e008      	b.n	800573a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8005728:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800572c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005730:	e003      	b.n	800573a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8005732:	2306      	movs	r3, #6
 8005734:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8005738:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6818      	ldr	r0, [r3, #0]
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	461a      	mov	r2, r3
 8005744:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8005748:	f7ff fc9c 	bl	8005084 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4618      	mov	r0, r3
 8005752:	f7ff fd9c 	bl	800528e <LL_ADC_REG_IsConversionOngoing>
 8005756:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4618      	mov	r0, r3
 8005760:	f7ff fda8 	bl	80052b4 <LL_ADC_INJ_IsConversionOngoing>
 8005764:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005768:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800576c:	2b00      	cmp	r3, #0
 800576e:	f040 81a4 	bne.w	8005aba <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005772:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005776:	2b00      	cmp	r3, #0
 8005778:	f040 819f 	bne.w	8005aba <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6818      	ldr	r0, [r3, #0]
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	6819      	ldr	r1, [r3, #0]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	461a      	mov	r2, r3
 800578a:	f7ff fca7 	bl	80050dc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800578e:	683b      	ldr	r3, [r7, #0]
 8005790:	695a      	ldr	r2, [r3, #20]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	08db      	lsrs	r3, r3, #3
 800579a:	f003 0303 	and.w	r3, r3, #3
 800579e:	005b      	lsls	r3, r3, #1
 80057a0:	fa02 f303 	lsl.w	r3, r2, r3
 80057a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	2b04      	cmp	r3, #4
 80057ae:	d00a      	beq.n	80057c6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6818      	ldr	r0, [r3, #0]
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	6919      	ldr	r1, [r3, #16]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80057c0:	f7ff fbf8 	bl	8004fb4 <LL_ADC_SetOffset>
 80057c4:	e179      	b.n	8005aba <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	2100      	movs	r1, #0
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff fc15 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 80057d2:	4603      	mov	r3, r0
 80057d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d10a      	bne.n	80057f2 <HAL_ADC_ConfigChannel+0x14e>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	2100      	movs	r1, #0
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7ff fc0a 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 80057e8:	4603      	mov	r3, r0
 80057ea:	0e9b      	lsrs	r3, r3, #26
 80057ec:	f003 021f 	and.w	r2, r3, #31
 80057f0:	e01e      	b.n	8005830 <HAL_ADC_ConfigChannel+0x18c>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2100      	movs	r1, #0
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff fbff 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 80057fe:	4603      	mov	r3, r0
 8005800:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005804:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005808:	fa93 f3a3 	rbit	r3, r3
 800580c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005810:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005814:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005818:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005820:	2320      	movs	r3, #32
 8005822:	e004      	b.n	800582e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8005824:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005828:	fab3 f383 	clz	r3, r3
 800582c:	b2db      	uxtb	r3, r3
 800582e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005838:	2b00      	cmp	r3, #0
 800583a:	d105      	bne.n	8005848 <HAL_ADC_ConfigChannel+0x1a4>
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	0e9b      	lsrs	r3, r3, #26
 8005842:	f003 031f 	and.w	r3, r3, #31
 8005846:	e018      	b.n	800587a <HAL_ADC_ConfigChannel+0x1d6>
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005850:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005854:	fa93 f3a3 	rbit	r3, r3
 8005858:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800585c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005860:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8005864:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005868:	2b00      	cmp	r3, #0
 800586a:	d101      	bne.n	8005870 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 800586c:	2320      	movs	r3, #32
 800586e:	e004      	b.n	800587a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8005870:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005874:	fab3 f383 	clz	r3, r3
 8005878:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800587a:	429a      	cmp	r2, r3
 800587c:	d106      	bne.n	800588c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2200      	movs	r2, #0
 8005884:	2100      	movs	r1, #0
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff fbce 	bl	8005028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2101      	movs	r1, #1
 8005892:	4618      	mov	r0, r3
 8005894:	f7ff fbb2 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 8005898:	4603      	mov	r3, r0
 800589a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10a      	bne.n	80058b8 <HAL_ADC_ConfigChannel+0x214>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2101      	movs	r1, #1
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff fba7 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 80058ae:	4603      	mov	r3, r0
 80058b0:	0e9b      	lsrs	r3, r3, #26
 80058b2:	f003 021f 	and.w	r2, r3, #31
 80058b6:	e01e      	b.n	80058f6 <HAL_ADC_ConfigChannel+0x252>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2101      	movs	r1, #1
 80058be:	4618      	mov	r0, r3
 80058c0:	f7ff fb9c 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 80058c4:	4603      	mov	r3, r0
 80058c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80058ce:	fa93 f3a3 	rbit	r3, r3
 80058d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80058d6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80058da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80058de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d101      	bne.n	80058ea <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80058e6:	2320      	movs	r3, #32
 80058e8:	e004      	b.n	80058f4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80058ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058ee:	fab3 f383 	clz	r3, r3
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d105      	bne.n	800590e <HAL_ADC_ConfigChannel+0x26a>
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	0e9b      	lsrs	r3, r3, #26
 8005908:	f003 031f 	and.w	r3, r3, #31
 800590c:	e018      	b.n	8005940 <HAL_ADC_ConfigChannel+0x29c>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005916:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800591a:	fa93 f3a3 	rbit	r3, r3
 800591e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8005922:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005926:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 800592a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8005932:	2320      	movs	r3, #32
 8005934:	e004      	b.n	8005940 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8005936:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800593a:	fab3 f383 	clz	r3, r3
 800593e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005940:	429a      	cmp	r2, r3
 8005942:	d106      	bne.n	8005952 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2200      	movs	r2, #0
 800594a:	2101      	movs	r1, #1
 800594c:	4618      	mov	r0, r3
 800594e:	f7ff fb6b 	bl	8005028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2102      	movs	r1, #2
 8005958:	4618      	mov	r0, r3
 800595a:	f7ff fb4f 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 800595e:	4603      	mov	r3, r0
 8005960:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10a      	bne.n	800597e <HAL_ADC_ConfigChannel+0x2da>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	2102      	movs	r1, #2
 800596e:	4618      	mov	r0, r3
 8005970:	f7ff fb44 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 8005974:	4603      	mov	r3, r0
 8005976:	0e9b      	lsrs	r3, r3, #26
 8005978:	f003 021f 	and.w	r2, r3, #31
 800597c:	e01e      	b.n	80059bc <HAL_ADC_ConfigChannel+0x318>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2102      	movs	r1, #2
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff fb39 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 800598a:	4603      	mov	r3, r0
 800598c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005990:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005994:	fa93 f3a3 	rbit	r3, r3
 8005998:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800599c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80059a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80059a4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d101      	bne.n	80059b0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80059ac:	2320      	movs	r3, #32
 80059ae:	e004      	b.n	80059ba <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80059b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80059b4:	fab3 f383 	clz	r3, r3
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d105      	bne.n	80059d4 <HAL_ADC_ConfigChannel+0x330>
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	0e9b      	lsrs	r3, r3, #26
 80059ce:	f003 031f 	and.w	r3, r3, #31
 80059d2:	e014      	b.n	80059fe <HAL_ADC_ConfigChannel+0x35a>
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80059dc:	fa93 f3a3 	rbit	r3, r3
 80059e0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80059e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80059e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d101      	bne.n	80059f4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80059f0:	2320      	movs	r3, #32
 80059f2:	e004      	b.n	80059fe <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80059f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80059f8:	fab3 f383 	clz	r3, r3
 80059fc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d106      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2200      	movs	r2, #0
 8005a08:	2102      	movs	r1, #2
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7ff fb0c 	bl	8005028 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2103      	movs	r1, #3
 8005a16:	4618      	mov	r0, r3
 8005a18:	f7ff faf0 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d10a      	bne.n	8005a3c <HAL_ADC_ConfigChannel+0x398>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	2103      	movs	r1, #3
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7ff fae5 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 8005a32:	4603      	mov	r3, r0
 8005a34:	0e9b      	lsrs	r3, r3, #26
 8005a36:	f003 021f 	and.w	r2, r3, #31
 8005a3a:	e017      	b.n	8005a6c <HAL_ADC_ConfigChannel+0x3c8>
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2103      	movs	r1, #3
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7ff fada 	bl	8004ffc <LL_ADC_GetOffsetChannel>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a4e:	fa93 f3a3 	rbit	r3, r3
 8005a52:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8005a54:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a56:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8005a58:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d101      	bne.n	8005a62 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8005a5e:	2320      	movs	r3, #32
 8005a60:	e003      	b.n	8005a6a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8005a62:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005a64:	fab3 f383 	clz	r3, r3
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d105      	bne.n	8005a84 <HAL_ADC_ConfigChannel+0x3e0>
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	0e9b      	lsrs	r3, r3, #26
 8005a7e:	f003 031f 	and.w	r3, r3, #31
 8005a82:	e011      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0x404>
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a8c:	fa93 f3a3 	rbit	r3, r3
 8005a90:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8005a92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a94:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8005a96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d101      	bne.n	8005aa0 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8005a9c:	2320      	movs	r3, #32
 8005a9e:	e003      	b.n	8005aa8 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8005aa0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005aa2:	fab3 f383 	clz	r3, r3
 8005aa6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d106      	bne.n	8005aba <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2103      	movs	r1, #3
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f7ff fab7 	bl	8005028 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7ff fbbe 	bl	8005240 <LL_ADC_IsEnabled>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	f040 8140 	bne.w	8005d4c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6818      	ldr	r0, [r3, #0]
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	6819      	ldr	r1, [r3, #0]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	f7ff fb2b 	bl	8005134 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	4a8f      	ldr	r2, [pc, #572]	@ (8005d20 <HAL_ADC_ConfigChannel+0x67c>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	f040 8131 	bne.w	8005d4c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10b      	bne.n	8005b12 <HAL_ADC_ConfigChannel+0x46e>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	0e9b      	lsrs	r3, r3, #26
 8005b00:	3301      	adds	r3, #1
 8005b02:	f003 031f 	and.w	r3, r3, #31
 8005b06:	2b09      	cmp	r3, #9
 8005b08:	bf94      	ite	ls
 8005b0a:	2301      	movls	r3, #1
 8005b0c:	2300      	movhi	r3, #0
 8005b0e:	b2db      	uxtb	r3, r3
 8005b10:	e019      	b.n	8005b46 <HAL_ADC_ConfigChannel+0x4a2>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b1a:	fa93 f3a3 	rbit	r3, r3
 8005b1e:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8005b20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005b22:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8005b24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d101      	bne.n	8005b2e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8005b2a:	2320      	movs	r3, #32
 8005b2c:	e003      	b.n	8005b36 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8005b2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005b30:	fab3 f383 	clz	r3, r3
 8005b34:	b2db      	uxtb	r3, r3
 8005b36:	3301      	adds	r3, #1
 8005b38:	f003 031f 	and.w	r3, r3, #31
 8005b3c:	2b09      	cmp	r3, #9
 8005b3e:	bf94      	ite	ls
 8005b40:	2301      	movls	r3, #1
 8005b42:	2300      	movhi	r3, #0
 8005b44:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d079      	beq.n	8005c3e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d107      	bne.n	8005b66 <HAL_ADC_ConfigChannel+0x4c2>
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	0e9b      	lsrs	r3, r3, #26
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	069b      	lsls	r3, r3, #26
 8005b60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b64:	e015      	b.n	8005b92 <HAL_ADC_ConfigChannel+0x4ee>
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b6e:	fa93 f3a3 	rbit	r3, r3
 8005b72:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8005b74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b76:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8005b78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8005b7e:	2320      	movs	r3, #32
 8005b80:	e003      	b.n	8005b8a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8005b82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b84:	fab3 f383 	clz	r3, r3
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	069b      	lsls	r3, r3, #26
 8005b8e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d109      	bne.n	8005bb2 <HAL_ADC_ConfigChannel+0x50e>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	0e9b      	lsrs	r3, r3, #26
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	f003 031f 	and.w	r3, r3, #31
 8005baa:	2101      	movs	r1, #1
 8005bac:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb0:	e017      	b.n	8005be2 <HAL_ADC_ConfigChannel+0x53e>
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bba:	fa93 f3a3 	rbit	r3, r3
 8005bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005bc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005bc2:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005bc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d101      	bne.n	8005bce <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8005bca:	2320      	movs	r3, #32
 8005bcc:	e003      	b.n	8005bd6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8005bce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bd0:	fab3 f383 	clz	r3, r3
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	3301      	adds	r3, #1
 8005bd8:	f003 031f 	and.w	r3, r3, #31
 8005bdc:	2101      	movs	r1, #1
 8005bde:	fa01 f303 	lsl.w	r3, r1, r3
 8005be2:	ea42 0103 	orr.w	r1, r2, r3
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10a      	bne.n	8005c08 <HAL_ADC_ConfigChannel+0x564>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	0e9b      	lsrs	r3, r3, #26
 8005bf8:	3301      	adds	r3, #1
 8005bfa:	f003 021f 	and.w	r2, r3, #31
 8005bfe:	4613      	mov	r3, r2
 8005c00:	005b      	lsls	r3, r3, #1
 8005c02:	4413      	add	r3, r2
 8005c04:	051b      	lsls	r3, r3, #20
 8005c06:	e018      	b.n	8005c3a <HAL_ADC_ConfigChannel+0x596>
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c10:	fa93 f3a3 	rbit	r3, r3
 8005c14:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8005c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c18:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8005c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d101      	bne.n	8005c24 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8005c20:	2320      	movs	r3, #32
 8005c22:	e003      	b.n	8005c2c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8005c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c26:	fab3 f383 	clz	r3, r3
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	3301      	adds	r3, #1
 8005c2e:	f003 021f 	and.w	r2, r3, #31
 8005c32:	4613      	mov	r3, r2
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	4413      	add	r3, r2
 8005c38:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005c3a:	430b      	orrs	r3, r1
 8005c3c:	e081      	b.n	8005d42 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d107      	bne.n	8005c5a <HAL_ADC_ConfigChannel+0x5b6>
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	0e9b      	lsrs	r3, r3, #26
 8005c50:	3301      	adds	r3, #1
 8005c52:	069b      	lsls	r3, r3, #26
 8005c54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c58:	e015      	b.n	8005c86 <HAL_ADC_ConfigChannel+0x5e2>
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c62:	fa93 f3a3 	rbit	r3, r3
 8005c66:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8005c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d101      	bne.n	8005c76 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8005c72:	2320      	movs	r3, #32
 8005c74:	e003      	b.n	8005c7e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8005c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c78:	fab3 f383 	clz	r3, r3
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	3301      	adds	r3, #1
 8005c80:	069b      	lsls	r3, r3, #26
 8005c82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d109      	bne.n	8005ca6 <HAL_ADC_ConfigChannel+0x602>
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	0e9b      	lsrs	r3, r3, #26
 8005c98:	3301      	adds	r3, #1
 8005c9a:	f003 031f 	and.w	r3, r3, #31
 8005c9e:	2101      	movs	r1, #1
 8005ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ca4:	e017      	b.n	8005cd6 <HAL_ADC_ConfigChannel+0x632>
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	fa93 f3a3 	rbit	r3, r3
 8005cb2:	61bb      	str	r3, [r7, #24]
  return result;
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005cb8:	6a3b      	ldr	r3, [r7, #32]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d101      	bne.n	8005cc2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8005cbe:	2320      	movs	r3, #32
 8005cc0:	e003      	b.n	8005cca <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8005cc2:	6a3b      	ldr	r3, [r7, #32]
 8005cc4:	fab3 f383 	clz	r3, r3
 8005cc8:	b2db      	uxtb	r3, r3
 8005cca:	3301      	adds	r3, #1
 8005ccc:	f003 031f 	and.w	r3, r3, #31
 8005cd0:	2101      	movs	r1, #1
 8005cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8005cd6:	ea42 0103 	orr.w	r1, r2, r3
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10d      	bne.n	8005d02 <HAL_ADC_ConfigChannel+0x65e>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	0e9b      	lsrs	r3, r3, #26
 8005cec:	3301      	adds	r3, #1
 8005cee:	f003 021f 	and.w	r2, r3, #31
 8005cf2:	4613      	mov	r3, r2
 8005cf4:	005b      	lsls	r3, r3, #1
 8005cf6:	4413      	add	r3, r2
 8005cf8:	3b1e      	subs	r3, #30
 8005cfa:	051b      	lsls	r3, r3, #20
 8005cfc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005d00:	e01e      	b.n	8005d40 <HAL_ADC_ConfigChannel+0x69c>
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	fa93 f3a3 	rbit	r3, r3
 8005d0e:	60fb      	str	r3, [r7, #12]
  return result;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d104      	bne.n	8005d24 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8005d1a:	2320      	movs	r3, #32
 8005d1c:	e006      	b.n	8005d2c <HAL_ADC_ConfigChannel+0x688>
 8005d1e:	bf00      	nop
 8005d20:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	fab3 f383 	clz	r3, r3
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	3301      	adds	r3, #1
 8005d2e:	f003 021f 	and.w	r2, r3, #31
 8005d32:	4613      	mov	r3, r2
 8005d34:	005b      	lsls	r3, r3, #1
 8005d36:	4413      	add	r3, r2
 8005d38:	3b1e      	subs	r3, #30
 8005d3a:	051b      	lsls	r3, r3, #20
 8005d3c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d40:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005d42:	683a      	ldr	r2, [r7, #0]
 8005d44:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005d46:	4619      	mov	r1, r3
 8005d48:	f7ff f9c8 	bl	80050dc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	4b3d      	ldr	r3, [pc, #244]	@ (8005e48 <HAL_ADC_ConfigChannel+0x7a4>)
 8005d52:	4013      	ands	r3, r2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d06c      	beq.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005d58:	483c      	ldr	r0, [pc, #240]	@ (8005e4c <HAL_ADC_ConfigChannel+0x7a8>)
 8005d5a:	f7ff f91d 	bl	8004f98 <LL_ADC_GetCommonPathInternalCh>
 8005d5e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a3a      	ldr	r2, [pc, #232]	@ (8005e50 <HAL_ADC_ConfigChannel+0x7ac>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d127      	bne.n	8005dbc <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005d6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d70:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d121      	bne.n	8005dbc <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a35      	ldr	r2, [pc, #212]	@ (8005e54 <HAL_ADC_ConfigChannel+0x7b0>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d157      	bne.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005d82:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d86:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005d8a:	4619      	mov	r1, r3
 8005d8c:	482f      	ldr	r0, [pc, #188]	@ (8005e4c <HAL_ADC_ConfigChannel+0x7a8>)
 8005d8e:	f7ff f8f0 	bl	8004f72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005d92:	4b31      	ldr	r3, [pc, #196]	@ (8005e58 <HAL_ADC_ConfigChannel+0x7b4>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	099b      	lsrs	r3, r3, #6
 8005d98:	4a30      	ldr	r2, [pc, #192]	@ (8005e5c <HAL_ADC_ConfigChannel+0x7b8>)
 8005d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d9e:	099b      	lsrs	r3, r3, #6
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	4613      	mov	r3, r2
 8005da4:	005b      	lsls	r3, r3, #1
 8005da6:	4413      	add	r3, r2
 8005da8:	009b      	lsls	r3, r3, #2
 8005daa:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005dac:	e002      	b.n	8005db4 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	3b01      	subs	r3, #1
 8005db2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1f9      	bne.n	8005dae <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005dba:	e03a      	b.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a27      	ldr	r2, [pc, #156]	@ (8005e60 <HAL_ADC_ConfigChannel+0x7bc>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d113      	bne.n	8005dee <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005dc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005dca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10d      	bne.n	8005dee <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a1f      	ldr	r2, [pc, #124]	@ (8005e54 <HAL_ADC_ConfigChannel+0x7b0>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d12a      	bne.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005ddc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005de0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005de4:	4619      	mov	r1, r3
 8005de6:	4819      	ldr	r0, [pc, #100]	@ (8005e4c <HAL_ADC_ConfigChannel+0x7a8>)
 8005de8:	f7ff f8c3 	bl	8004f72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005dec:	e021      	b.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e64 <HAL_ADC_ConfigChannel+0x7c0>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d11c      	bne.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005df8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005dfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d116      	bne.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a12      	ldr	r2, [pc, #72]	@ (8005e54 <HAL_ADC_ConfigChannel+0x7b0>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d111      	bne.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005e0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e12:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005e16:	4619      	mov	r1, r3
 8005e18:	480c      	ldr	r0, [pc, #48]	@ (8005e4c <HAL_ADC_ConfigChannel+0x7a8>)
 8005e1a:	f7ff f8aa 	bl	8004f72 <LL_ADC_SetCommonPathInternalCh>
 8005e1e:	e008      	b.n	8005e32 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e24:	f043 0220 	orr.w	r2, r3, #32
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005e3a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	37d8      	adds	r7, #216	@ 0xd8
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	80080000 	.word	0x80080000
 8005e4c:	50040300 	.word	0x50040300
 8005e50:	c7520000 	.word	0xc7520000
 8005e54:	50040000 	.word	0x50040000
 8005e58:	20000000 	.word	0x20000000
 8005e5c:	053e2d63 	.word	0x053e2d63
 8005e60:	cb840000 	.word	0xcb840000
 8005e64:	80000001 	.word	0x80000001

08005e68 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005e70:	2300      	movs	r3, #0
 8005e72:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff f9e1 	bl	8005240 <LL_ADC_IsEnabled>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d169      	bne.n	8005f58 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689a      	ldr	r2, [r3, #8]
 8005e8a:	4b36      	ldr	r3, [pc, #216]	@ (8005f64 <ADC_Enable+0xfc>)
 8005e8c:	4013      	ands	r3, r2
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00d      	beq.n	8005eae <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e96:	f043 0210 	orr.w	r2, r3, #16
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ea2:	f043 0201 	orr.w	r2, r3, #1
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e055      	b.n	8005f5a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	f7ff f9b0 	bl	8005218 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005eb8:	482b      	ldr	r0, [pc, #172]	@ (8005f68 <ADC_Enable+0x100>)
 8005eba:	f7ff f86d 	bl	8004f98 <LL_ADC_GetCommonPathInternalCh>
 8005ebe:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005ec0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d013      	beq.n	8005ef0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ec8:	4b28      	ldr	r3, [pc, #160]	@ (8005f6c <ADC_Enable+0x104>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	099b      	lsrs	r3, r3, #6
 8005ece:	4a28      	ldr	r2, [pc, #160]	@ (8005f70 <ADC_Enable+0x108>)
 8005ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed4:	099b      	lsrs	r3, r3, #6
 8005ed6:	1c5a      	adds	r2, r3, #1
 8005ed8:	4613      	mov	r3, r2
 8005eda:	005b      	lsls	r3, r3, #1
 8005edc:	4413      	add	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005ee2:	e002      	b.n	8005eea <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d1f9      	bne.n	8005ee4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005ef0:	f7ff f820 	bl	8004f34 <HAL_GetTick>
 8005ef4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005ef6:	e028      	b.n	8005f4a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4618      	mov	r0, r3
 8005efe:	f7ff f99f 	bl	8005240 <LL_ADC_IsEnabled>
 8005f02:	4603      	mov	r3, r0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d104      	bne.n	8005f12 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff f983 	bl	8005218 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005f12:	f7ff f80f 	bl	8004f34 <HAL_GetTick>
 8005f16:	4602      	mov	r2, r0
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	1ad3      	subs	r3, r2, r3
 8005f1c:	2b02      	cmp	r3, #2
 8005f1e:	d914      	bls.n	8005f4a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0301 	and.w	r3, r3, #1
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d00d      	beq.n	8005f4a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f32:	f043 0210 	orr.w	r2, r3, #16
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f3e:	f043 0201 	orr.w	r2, r3, #1
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e007      	b.n	8005f5a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	f003 0301 	and.w	r3, r3, #1
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d1cf      	bne.n	8005ef8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	8000003f 	.word	0x8000003f
 8005f68:	50040300 	.word	0x50040300
 8005f6c:	20000000 	.word	0x20000000
 8005f70:	053e2d63 	.word	0x053e2d63

08005f74 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f80:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f86:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d14b      	bne.n	8006026 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f92:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d021      	beq.n	8005fec <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4618      	mov	r0, r3
 8005fae:	f7ff f856 	bl	800505e <LL_ADC_REG_IsTriggerSourceSWStart>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d032      	beq.n	800601e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68db      	ldr	r3, [r3, #12]
 8005fbe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d12b      	bne.n	800601e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fca:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d11f      	bne.n	800601e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fe2:	f043 0201 	orr.w	r2, r3, #1
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	655a      	str	r2, [r3, #84]	@ 0x54
 8005fea:	e018      	b.n	800601e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d111      	bne.n	800601e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ffe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800600a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800600e:	2b00      	cmp	r3, #0
 8006010:	d105      	bne.n	800601e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006016:	f043 0201 	orr.w	r2, r3, #1
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f7ff fb22 	bl	8005668 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006024:	e00e      	b.n	8006044 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800602a:	f003 0310 	and.w	r3, r3, #16
 800602e:	2b00      	cmp	r3, #0
 8006030:	d003      	beq.n	800603a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006032:	68f8      	ldr	r0, [r7, #12]
 8006034:	f7ff fb2c 	bl	8005690 <HAL_ADC_ErrorCallback>
}
 8006038:	e004      	b.n	8006044 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800603e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	4798      	blx	r3
}
 8006044:	bf00      	nop
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b084      	sub	sp, #16
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006058:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800605a:	68f8      	ldr	r0, [r7, #12]
 800605c:	f7ff fb0e 	bl	800567c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006060:	bf00      	nop
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006074:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006086:	f043 0204 	orr.w	r2, r3, #4
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f7ff fafe 	bl	8005690 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006094:	bf00      	nop
 8006096:	3710      	adds	r7, #16
 8006098:	46bd      	mov	sp, r7
 800609a:	bd80      	pop	{r7, pc}

0800609c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d101      	bne.n	80060ae <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80060aa:	2301      	movs	r3, #1
 80060ac:	e0ed      	b.n	800628a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d102      	bne.n	80060c0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7fe f8f2 	bl	80042a4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f042 0201 	orr.w	r2, r2, #1
 80060ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060d0:	f7fe ff30 	bl	8004f34 <HAL_GetTick>
 80060d4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80060d6:	e012      	b.n	80060fe <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80060d8:	f7fe ff2c 	bl	8004f34 <HAL_GetTick>
 80060dc:	4602      	mov	r2, r0
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	1ad3      	subs	r3, r2, r3
 80060e2:	2b0a      	cmp	r3, #10
 80060e4:	d90b      	bls.n	80060fe <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ea:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2205      	movs	r2, #5
 80060f6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80060fa:	2301      	movs	r3, #1
 80060fc:	e0c5      	b.n	800628a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	2b00      	cmp	r3, #0
 800610a:	d0e5      	beq.n	80060d8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f022 0202 	bic.w	r2, r2, #2
 800611a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800611c:	f7fe ff0a 	bl	8004f34 <HAL_GetTick>
 8006120:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006122:	e012      	b.n	800614a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006124:	f7fe ff06 	bl	8004f34 <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	2b0a      	cmp	r3, #10
 8006130:	d90b      	bls.n	800614a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006136:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2205      	movs	r2, #5
 8006142:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e09f      	b.n	800628a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	685b      	ldr	r3, [r3, #4]
 8006150:	f003 0302 	and.w	r3, r3, #2
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1e5      	bne.n	8006124 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	7e1b      	ldrb	r3, [r3, #24]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d108      	bne.n	8006172 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800616e:	601a      	str	r2, [r3, #0]
 8006170:	e007      	b.n	8006182 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006180:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	7e5b      	ldrb	r3, [r3, #25]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d108      	bne.n	800619c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	681a      	ldr	r2, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	e007      	b.n	80061ac <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	681a      	ldr	r2, [r3, #0]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	7e9b      	ldrb	r3, [r3, #26]
 80061b0:	2b01      	cmp	r3, #1
 80061b2:	d108      	bne.n	80061c6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f042 0220 	orr.w	r2, r2, #32
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	e007      	b.n	80061d6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f022 0220 	bic.w	r2, r2, #32
 80061d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	7edb      	ldrb	r3, [r3, #27]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d108      	bne.n	80061f0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f022 0210 	bic.w	r2, r2, #16
 80061ec:	601a      	str	r2, [r3, #0]
 80061ee:	e007      	b.n	8006200 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f042 0210 	orr.w	r2, r2, #16
 80061fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	7f1b      	ldrb	r3, [r3, #28]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d108      	bne.n	800621a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f042 0208 	orr.w	r2, r2, #8
 8006216:	601a      	str	r2, [r3, #0]
 8006218:	e007      	b.n	800622a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f022 0208 	bic.w	r2, r2, #8
 8006228:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	7f5b      	ldrb	r3, [r3, #29]
 800622e:	2b01      	cmp	r3, #1
 8006230:	d108      	bne.n	8006244 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f042 0204 	orr.w	r2, r2, #4
 8006240:	601a      	str	r2, [r3, #0]
 8006242:	e007      	b.n	8006254 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f022 0204 	bic.w	r2, r2, #4
 8006252:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	431a      	orrs	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	691b      	ldr	r3, [r3, #16]
 8006262:	431a      	orrs	r2, r3
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	695b      	ldr	r3, [r3, #20]
 8006268:	ea42 0103 	orr.w	r1, r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	1e5a      	subs	r2, r3, #1
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	430a      	orrs	r2, r1
 8006278:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}
	...

08006294 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	f003 0307 	and.w	r3, r3, #7
 80062a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80062a4:	4b0c      	ldr	r3, [pc, #48]	@ (80062d8 <__NVIC_SetPriorityGrouping+0x44>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80062b0:	4013      	ands	r3, r2
 80062b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80062bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80062c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062c6:	4a04      	ldr	r2, [pc, #16]	@ (80062d8 <__NVIC_SetPriorityGrouping+0x44>)
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	60d3      	str	r3, [r2, #12]
}
 80062cc:	bf00      	nop
 80062ce:	3714      	adds	r7, #20
 80062d0:	46bd      	mov	sp, r7
 80062d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d6:	4770      	bx	lr
 80062d8:	e000ed00 	.word	0xe000ed00

080062dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062dc:	b480      	push	{r7}
 80062de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062e0:	4b04      	ldr	r3, [pc, #16]	@ (80062f4 <__NVIC_GetPriorityGrouping+0x18>)
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	0a1b      	lsrs	r3, r3, #8
 80062e6:	f003 0307 	and.w	r3, r3, #7
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	46bd      	mov	sp, r7
 80062ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f2:	4770      	bx	lr
 80062f4:	e000ed00 	.word	0xe000ed00

080062f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062f8:	b480      	push	{r7}
 80062fa:	b083      	sub	sp, #12
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	4603      	mov	r3, r0
 8006300:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006306:	2b00      	cmp	r3, #0
 8006308:	db0b      	blt.n	8006322 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800630a:	79fb      	ldrb	r3, [r7, #7]
 800630c:	f003 021f 	and.w	r2, r3, #31
 8006310:	4907      	ldr	r1, [pc, #28]	@ (8006330 <__NVIC_EnableIRQ+0x38>)
 8006312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006316:	095b      	lsrs	r3, r3, #5
 8006318:	2001      	movs	r0, #1
 800631a:	fa00 f202 	lsl.w	r2, r0, r2
 800631e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006322:	bf00      	nop
 8006324:	370c      	adds	r7, #12
 8006326:	46bd      	mov	sp, r7
 8006328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632c:	4770      	bx	lr
 800632e:	bf00      	nop
 8006330:	e000e100 	.word	0xe000e100

08006334 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006334:	b480      	push	{r7}
 8006336:	b083      	sub	sp, #12
 8006338:	af00      	add	r7, sp, #0
 800633a:	4603      	mov	r3, r0
 800633c:	6039      	str	r1, [r7, #0]
 800633e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006344:	2b00      	cmp	r3, #0
 8006346:	db0a      	blt.n	800635e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	b2da      	uxtb	r2, r3
 800634c:	490c      	ldr	r1, [pc, #48]	@ (8006380 <__NVIC_SetPriority+0x4c>)
 800634e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006352:	0112      	lsls	r2, r2, #4
 8006354:	b2d2      	uxtb	r2, r2
 8006356:	440b      	add	r3, r1
 8006358:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800635c:	e00a      	b.n	8006374 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	b2da      	uxtb	r2, r3
 8006362:	4908      	ldr	r1, [pc, #32]	@ (8006384 <__NVIC_SetPriority+0x50>)
 8006364:	79fb      	ldrb	r3, [r7, #7]
 8006366:	f003 030f 	and.w	r3, r3, #15
 800636a:	3b04      	subs	r3, #4
 800636c:	0112      	lsls	r2, r2, #4
 800636e:	b2d2      	uxtb	r2, r2
 8006370:	440b      	add	r3, r1
 8006372:	761a      	strb	r2, [r3, #24]
}
 8006374:	bf00      	nop
 8006376:	370c      	adds	r7, #12
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	e000e100 	.word	0xe000e100
 8006384:	e000ed00 	.word	0xe000ed00

08006388 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006388:	b480      	push	{r7}
 800638a:	b089      	sub	sp, #36	@ 0x24
 800638c:	af00      	add	r7, sp, #0
 800638e:	60f8      	str	r0, [r7, #12]
 8006390:	60b9      	str	r1, [r7, #8]
 8006392:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f003 0307 	and.w	r3, r3, #7
 800639a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	f1c3 0307 	rsb	r3, r3, #7
 80063a2:	2b04      	cmp	r3, #4
 80063a4:	bf28      	it	cs
 80063a6:	2304      	movcs	r3, #4
 80063a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	3304      	adds	r3, #4
 80063ae:	2b06      	cmp	r3, #6
 80063b0:	d902      	bls.n	80063b8 <NVIC_EncodePriority+0x30>
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	3b03      	subs	r3, #3
 80063b6:	e000      	b.n	80063ba <NVIC_EncodePriority+0x32>
 80063b8:	2300      	movs	r3, #0
 80063ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063bc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063c0:	69bb      	ldr	r3, [r7, #24]
 80063c2:	fa02 f303 	lsl.w	r3, r2, r3
 80063c6:	43da      	mvns	r2, r3
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	401a      	ands	r2, r3
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063d0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	fa01 f303 	lsl.w	r3, r1, r3
 80063da:	43d9      	mvns	r1, r3
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063e0:	4313      	orrs	r3, r2
         );
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3724      	adds	r7, #36	@ 0x24
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr
	...

080063f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b082      	sub	sp, #8
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	3b01      	subs	r3, #1
 80063fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006400:	d301      	bcc.n	8006406 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006402:	2301      	movs	r3, #1
 8006404:	e00f      	b.n	8006426 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006406:	4a0a      	ldr	r2, [pc, #40]	@ (8006430 <SysTick_Config+0x40>)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3b01      	subs	r3, #1
 800640c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800640e:	210f      	movs	r1, #15
 8006410:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006414:	f7ff ff8e 	bl	8006334 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006418:	4b05      	ldr	r3, [pc, #20]	@ (8006430 <SysTick_Config+0x40>)
 800641a:	2200      	movs	r2, #0
 800641c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800641e:	4b04      	ldr	r3, [pc, #16]	@ (8006430 <SysTick_Config+0x40>)
 8006420:	2207      	movs	r2, #7
 8006422:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	3708      	adds	r7, #8
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	e000e010 	.word	0xe000e010

08006434 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b082      	sub	sp, #8
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800643c:	6878      	ldr	r0, [r7, #4]
 800643e:	f7ff ff29 	bl	8006294 <__NVIC_SetPriorityGrouping>
}
 8006442:	bf00      	nop
 8006444:	3708      	adds	r7, #8
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b086      	sub	sp, #24
 800644e:	af00      	add	r7, sp, #0
 8006450:	4603      	mov	r3, r0
 8006452:	60b9      	str	r1, [r7, #8]
 8006454:	607a      	str	r2, [r7, #4]
 8006456:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006458:	2300      	movs	r3, #0
 800645a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800645c:	f7ff ff3e 	bl	80062dc <__NVIC_GetPriorityGrouping>
 8006460:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	68b9      	ldr	r1, [r7, #8]
 8006466:	6978      	ldr	r0, [r7, #20]
 8006468:	f7ff ff8e 	bl	8006388 <NVIC_EncodePriority>
 800646c:	4602      	mov	r2, r0
 800646e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006472:	4611      	mov	r1, r2
 8006474:	4618      	mov	r0, r3
 8006476:	f7ff ff5d 	bl	8006334 <__NVIC_SetPriority>
}
 800647a:	bf00      	nop
 800647c:	3718      	adds	r7, #24
 800647e:	46bd      	mov	sp, r7
 8006480:	bd80      	pop	{r7, pc}

08006482 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006482:	b580      	push	{r7, lr}
 8006484:	b082      	sub	sp, #8
 8006486:	af00      	add	r7, sp, #0
 8006488:	4603      	mov	r3, r0
 800648a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800648c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006490:	4618      	mov	r0, r3
 8006492:	f7ff ff31 	bl	80062f8 <__NVIC_EnableIRQ>
}
 8006496:	bf00      	nop
 8006498:	3708      	adds	r7, #8
 800649a:	46bd      	mov	sp, r7
 800649c:	bd80      	pop	{r7, pc}

0800649e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800649e:	b580      	push	{r7, lr}
 80064a0:	b082      	sub	sp, #8
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f7ff ffa2 	bl	80063f0 <SysTick_Config>
 80064ac:	4603      	mov	r3, r0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}
	...

080064b8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b085      	sub	sp, #20
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d101      	bne.n	80064ca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	e098      	b.n	80065fc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	461a      	mov	r2, r3
 80064d0:	4b4d      	ldr	r3, [pc, #308]	@ (8006608 <HAL_DMA_Init+0x150>)
 80064d2:	429a      	cmp	r2, r3
 80064d4:	d80f      	bhi.n	80064f6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	461a      	mov	r2, r3
 80064dc:	4b4b      	ldr	r3, [pc, #300]	@ (800660c <HAL_DMA_Init+0x154>)
 80064de:	4413      	add	r3, r2
 80064e0:	4a4b      	ldr	r2, [pc, #300]	@ (8006610 <HAL_DMA_Init+0x158>)
 80064e2:	fba2 2303 	umull	r2, r3, r2, r3
 80064e6:	091b      	lsrs	r3, r3, #4
 80064e8:	009a      	lsls	r2, r3, #2
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a48      	ldr	r2, [pc, #288]	@ (8006614 <HAL_DMA_Init+0x15c>)
 80064f2:	641a      	str	r2, [r3, #64]	@ 0x40
 80064f4:	e00e      	b.n	8006514 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	461a      	mov	r2, r3
 80064fc:	4b46      	ldr	r3, [pc, #280]	@ (8006618 <HAL_DMA_Init+0x160>)
 80064fe:	4413      	add	r3, r2
 8006500:	4a43      	ldr	r2, [pc, #268]	@ (8006610 <HAL_DMA_Init+0x158>)
 8006502:	fba2 2303 	umull	r2, r3, r2, r3
 8006506:	091b      	lsrs	r3, r3, #4
 8006508:	009a      	lsls	r2, r3, #2
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a42      	ldr	r2, [pc, #264]	@ (800661c <HAL_DMA_Init+0x164>)
 8006512:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800652a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800652e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006538:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006544:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006550:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6a1b      	ldr	r3, [r3, #32]
 8006556:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006558:	68fa      	ldr	r2, [r7, #12]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800656e:	d039      	beq.n	80065e4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006574:	4a27      	ldr	r2, [pc, #156]	@ (8006614 <HAL_DMA_Init+0x15c>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d11a      	bne.n	80065b0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800657a:	4b29      	ldr	r3, [pc, #164]	@ (8006620 <HAL_DMA_Init+0x168>)
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006582:	f003 031c 	and.w	r3, r3, #28
 8006586:	210f      	movs	r1, #15
 8006588:	fa01 f303 	lsl.w	r3, r1, r3
 800658c:	43db      	mvns	r3, r3
 800658e:	4924      	ldr	r1, [pc, #144]	@ (8006620 <HAL_DMA_Init+0x168>)
 8006590:	4013      	ands	r3, r2
 8006592:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006594:	4b22      	ldr	r3, [pc, #136]	@ (8006620 <HAL_DMA_Init+0x168>)
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6859      	ldr	r1, [r3, #4]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065a0:	f003 031c 	and.w	r3, r3, #28
 80065a4:	fa01 f303 	lsl.w	r3, r1, r3
 80065a8:	491d      	ldr	r1, [pc, #116]	@ (8006620 <HAL_DMA_Init+0x168>)
 80065aa:	4313      	orrs	r3, r2
 80065ac:	600b      	str	r3, [r1, #0]
 80065ae:	e019      	b.n	80065e4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80065b0:	4b1c      	ldr	r3, [pc, #112]	@ (8006624 <HAL_DMA_Init+0x16c>)
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065b8:	f003 031c 	and.w	r3, r3, #28
 80065bc:	210f      	movs	r1, #15
 80065be:	fa01 f303 	lsl.w	r3, r1, r3
 80065c2:	43db      	mvns	r3, r3
 80065c4:	4917      	ldr	r1, [pc, #92]	@ (8006624 <HAL_DMA_Init+0x16c>)
 80065c6:	4013      	ands	r3, r2
 80065c8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80065ca:	4b16      	ldr	r3, [pc, #88]	@ (8006624 <HAL_DMA_Init+0x16c>)
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6859      	ldr	r1, [r3, #4]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065d6:	f003 031c 	and.w	r3, r3, #28
 80065da:	fa01 f303 	lsl.w	r3, r1, r3
 80065de:	4911      	ldr	r1, [pc, #68]	@ (8006624 <HAL_DMA_Init+0x16c>)
 80065e0:	4313      	orrs	r3, r2
 80065e2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2201      	movs	r2, #1
 80065ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3714      	adds	r7, #20
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr
 8006608:	40020407 	.word	0x40020407
 800660c:	bffdfff8 	.word	0xbffdfff8
 8006610:	cccccccd 	.word	0xcccccccd
 8006614:	40020000 	.word	0x40020000
 8006618:	bffdfbf8 	.word	0xbffdfbf8
 800661c:	40020400 	.word	0x40020400
 8006620:	400200a8 	.word	0x400200a8
 8006624:	400204a8 	.word	0x400204a8

08006628 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b086      	sub	sp, #24
 800662c:	af00      	add	r7, sp, #0
 800662e:	60f8      	str	r0, [r7, #12]
 8006630:	60b9      	str	r1, [r7, #8]
 8006632:	607a      	str	r2, [r7, #4]
 8006634:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006636:	2300      	movs	r3, #0
 8006638:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006640:	2b01      	cmp	r3, #1
 8006642:	d101      	bne.n	8006648 <HAL_DMA_Start_IT+0x20>
 8006644:	2302      	movs	r3, #2
 8006646:	e04b      	b.n	80066e0 <HAL_DMA_Start_IT+0xb8>
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2201      	movs	r2, #1
 800664c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006656:	b2db      	uxtb	r3, r3
 8006658:	2b01      	cmp	r3, #1
 800665a:	d13a      	bne.n	80066d2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2202      	movs	r2, #2
 8006660:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	2200      	movs	r2, #0
 8006668:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	681a      	ldr	r2, [r3, #0]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f022 0201 	bic.w	r2, r2, #1
 8006678:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	687a      	ldr	r2, [r7, #4]
 800667e:	68b9      	ldr	r1, [r7, #8]
 8006680:	68f8      	ldr	r0, [r7, #12]
 8006682:	f000 f8e0 	bl	8006846 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800668a:	2b00      	cmp	r3, #0
 800668c:	d008      	beq.n	80066a0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f042 020e 	orr.w	r2, r2, #14
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	e00f      	b.n	80066c0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f022 0204 	bic.w	r2, r2, #4
 80066ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f042 020a 	orr.w	r2, r2, #10
 80066be:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f042 0201 	orr.w	r2, r2, #1
 80066ce:	601a      	str	r2, [r3, #0]
 80066d0:	e005      	b.n	80066de <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80066da:	2302      	movs	r3, #2
 80066dc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80066de:	7dfb      	ldrb	r3, [r7, #23]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006704:	f003 031c 	and.w	r3, r3, #28
 8006708:	2204      	movs	r2, #4
 800670a:	409a      	lsls	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	4013      	ands	r3, r2
 8006710:	2b00      	cmp	r3, #0
 8006712:	d026      	beq.n	8006762 <HAL_DMA_IRQHandler+0x7a>
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	f003 0304 	and.w	r3, r3, #4
 800671a:	2b00      	cmp	r3, #0
 800671c:	d021      	beq.n	8006762 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f003 0320 	and.w	r3, r3, #32
 8006728:	2b00      	cmp	r3, #0
 800672a:	d107      	bne.n	800673c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f022 0204 	bic.w	r2, r2, #4
 800673a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006740:	f003 021c 	and.w	r2, r3, #28
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006748:	2104      	movs	r1, #4
 800674a:	fa01 f202 	lsl.w	r2, r1, r2
 800674e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006754:	2b00      	cmp	r3, #0
 8006756:	d071      	beq.n	800683c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006760:	e06c      	b.n	800683c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006766:	f003 031c 	and.w	r3, r3, #28
 800676a:	2202      	movs	r2, #2
 800676c:	409a      	lsls	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	4013      	ands	r3, r2
 8006772:	2b00      	cmp	r3, #0
 8006774:	d02e      	beq.n	80067d4 <HAL_DMA_IRQHandler+0xec>
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	f003 0302 	and.w	r3, r3, #2
 800677c:	2b00      	cmp	r3, #0
 800677e:	d029      	beq.n	80067d4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f003 0320 	and.w	r3, r3, #32
 800678a:	2b00      	cmp	r3, #0
 800678c:	d10b      	bne.n	80067a6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 020a 	bic.w	r2, r2, #10
 800679c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067aa:	f003 021c 	and.w	r2, r3, #28
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b2:	2102      	movs	r1, #2
 80067b4:	fa01 f202 	lsl.w	r2, r1, r2
 80067b8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d038      	beq.n	800683c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80067d2:	e033      	b.n	800683c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d8:	f003 031c 	and.w	r3, r3, #28
 80067dc:	2208      	movs	r2, #8
 80067de:	409a      	lsls	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	4013      	ands	r3, r2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d02a      	beq.n	800683e <HAL_DMA_IRQHandler+0x156>
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	f003 0308 	and.w	r3, r3, #8
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d025      	beq.n	800683e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f022 020e 	bic.w	r2, r2, #14
 8006800:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006806:	f003 021c 	and.w	r2, r3, #28
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800680e:	2101      	movs	r1, #1
 8006810:	fa01 f202 	lsl.w	r2, r1, r2
 8006814:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2201      	movs	r2, #1
 800681a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2201      	movs	r2, #1
 8006820:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006830:	2b00      	cmp	r3, #0
 8006832:	d004      	beq.n	800683e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800683c:	bf00      	nop
 800683e:	bf00      	nop
}
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006846:	b480      	push	{r7}
 8006848:	b085      	sub	sp, #20
 800684a:	af00      	add	r7, sp, #0
 800684c:	60f8      	str	r0, [r7, #12]
 800684e:	60b9      	str	r1, [r7, #8]
 8006850:	607a      	str	r2, [r7, #4]
 8006852:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006858:	f003 021c 	and.w	r2, r3, #28
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006860:	2101      	movs	r1, #1
 8006862:	fa01 f202 	lsl.w	r2, r1, r2
 8006866:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	683a      	ldr	r2, [r7, #0]
 800686e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	2b10      	cmp	r3, #16
 8006876:	d108      	bne.n	800688a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	687a      	ldr	r2, [r7, #4]
 800687e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	68ba      	ldr	r2, [r7, #8]
 8006886:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006888:	e007      	b.n	800689a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	68ba      	ldr	r2, [r7, #8]
 8006890:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	60da      	str	r2, [r3, #12]
}
 800689a:	bf00      	nop
 800689c:	3714      	adds	r7, #20
 800689e:	46bd      	mov	sp, r7
 80068a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a4:	4770      	bx	lr
	...

080068a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068a8:	b480      	push	{r7}
 80068aa:	b087      	sub	sp, #28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80068b2:	2300      	movs	r3, #0
 80068b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80068b6:	e148      	b.n	8006b4a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	2101      	movs	r1, #1
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	fa01 f303 	lsl.w	r3, r1, r3
 80068c4:	4013      	ands	r3, r2
 80068c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	f000 813a 	beq.w	8006b44 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f003 0303 	and.w	r3, r3, #3
 80068d8:	2b01      	cmp	r3, #1
 80068da:	d005      	beq.n	80068e8 <HAL_GPIO_Init+0x40>
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	f003 0303 	and.w	r3, r3, #3
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	d130      	bne.n	800694a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	689b      	ldr	r3, [r3, #8]
 80068ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	005b      	lsls	r3, r3, #1
 80068f2:	2203      	movs	r2, #3
 80068f4:	fa02 f303 	lsl.w	r3, r2, r3
 80068f8:	43db      	mvns	r3, r3
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	4013      	ands	r3, r2
 80068fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006900:	683b      	ldr	r3, [r7, #0]
 8006902:	68da      	ldr	r2, [r3, #12]
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	005b      	lsls	r3, r3, #1
 8006908:	fa02 f303 	lsl.w	r3, r2, r3
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	4313      	orrs	r3, r2
 8006910:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800691e:	2201      	movs	r2, #1
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	fa02 f303 	lsl.w	r3, r2, r3
 8006926:	43db      	mvns	r3, r3
 8006928:	693a      	ldr	r2, [r7, #16]
 800692a:	4013      	ands	r3, r2
 800692c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	091b      	lsrs	r3, r3, #4
 8006934:	f003 0201 	and.w	r2, r3, #1
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	fa02 f303 	lsl.w	r3, r2, r3
 800693e:	693a      	ldr	r2, [r7, #16]
 8006940:	4313      	orrs	r3, r2
 8006942:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f003 0303 	and.w	r3, r3, #3
 8006952:	2b03      	cmp	r3, #3
 8006954:	d017      	beq.n	8006986 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	68db      	ldr	r3, [r3, #12]
 800695a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	005b      	lsls	r3, r3, #1
 8006960:	2203      	movs	r2, #3
 8006962:	fa02 f303 	lsl.w	r3, r2, r3
 8006966:	43db      	mvns	r3, r3
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	4013      	ands	r3, r2
 800696c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	689a      	ldr	r2, [r3, #8]
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	005b      	lsls	r3, r3, #1
 8006976:	fa02 f303 	lsl.w	r3, r2, r3
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	4313      	orrs	r3, r2
 800697e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	693a      	ldr	r2, [r7, #16]
 8006984:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	685b      	ldr	r3, [r3, #4]
 800698a:	f003 0303 	and.w	r3, r3, #3
 800698e:	2b02      	cmp	r3, #2
 8006990:	d123      	bne.n	80069da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006992:	697b      	ldr	r3, [r7, #20]
 8006994:	08da      	lsrs	r2, r3, #3
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	3208      	adds	r2, #8
 800699a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800699e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f003 0307 	and.w	r3, r3, #7
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	220f      	movs	r2, #15
 80069aa:	fa02 f303 	lsl.w	r3, r2, r3
 80069ae:	43db      	mvns	r3, r3
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	4013      	ands	r3, r2
 80069b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	691a      	ldr	r2, [r3, #16]
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	f003 0307 	and.w	r3, r3, #7
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	fa02 f303 	lsl.w	r3, r2, r3
 80069c6:	693a      	ldr	r2, [r7, #16]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	08da      	lsrs	r2, r3, #3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	3208      	adds	r2, #8
 80069d4:	6939      	ldr	r1, [r7, #16]
 80069d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	005b      	lsls	r3, r3, #1
 80069e4:	2203      	movs	r2, #3
 80069e6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ea:	43db      	mvns	r3, r3
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4013      	ands	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	685b      	ldr	r3, [r3, #4]
 80069f6:	f003 0203 	and.w	r2, r3, #3
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	005b      	lsls	r3, r3, #1
 80069fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006a02:	693a      	ldr	r2, [r7, #16]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a0e:	683b      	ldr	r3, [r7, #0]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f000 8094 	beq.w	8006b44 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a1c:	4b52      	ldr	r3, [pc, #328]	@ (8006b68 <HAL_GPIO_Init+0x2c0>)
 8006a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a20:	4a51      	ldr	r2, [pc, #324]	@ (8006b68 <HAL_GPIO_Init+0x2c0>)
 8006a22:	f043 0301 	orr.w	r3, r3, #1
 8006a26:	6613      	str	r3, [r2, #96]	@ 0x60
 8006a28:	4b4f      	ldr	r3, [pc, #316]	@ (8006b68 <HAL_GPIO_Init+0x2c0>)
 8006a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a2c:	f003 0301 	and.w	r3, r3, #1
 8006a30:	60bb      	str	r3, [r7, #8]
 8006a32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006a34:	4a4d      	ldr	r2, [pc, #308]	@ (8006b6c <HAL_GPIO_Init+0x2c4>)
 8006a36:	697b      	ldr	r3, [r7, #20]
 8006a38:	089b      	lsrs	r3, r3, #2
 8006a3a:	3302      	adds	r3, #2
 8006a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f003 0303 	and.w	r3, r3, #3
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	220f      	movs	r2, #15
 8006a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a50:	43db      	mvns	r3, r3
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4013      	ands	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8006a5e:	d00d      	beq.n	8006a7c <HAL_GPIO_Init+0x1d4>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	4a43      	ldr	r2, [pc, #268]	@ (8006b70 <HAL_GPIO_Init+0x2c8>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d007      	beq.n	8006a78 <HAL_GPIO_Init+0x1d0>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	4a42      	ldr	r2, [pc, #264]	@ (8006b74 <HAL_GPIO_Init+0x2cc>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d101      	bne.n	8006a74 <HAL_GPIO_Init+0x1cc>
 8006a70:	2302      	movs	r3, #2
 8006a72:	e004      	b.n	8006a7e <HAL_GPIO_Init+0x1d6>
 8006a74:	2307      	movs	r3, #7
 8006a76:	e002      	b.n	8006a7e <HAL_GPIO_Init+0x1d6>
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e000      	b.n	8006a7e <HAL_GPIO_Init+0x1d6>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	f002 0203 	and.w	r2, r2, #3
 8006a84:	0092      	lsls	r2, r2, #2
 8006a86:	4093      	lsls	r3, r2
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006a8e:	4937      	ldr	r1, [pc, #220]	@ (8006b6c <HAL_GPIO_Init+0x2c4>)
 8006a90:	697b      	ldr	r3, [r7, #20]
 8006a92:	089b      	lsrs	r3, r3, #2
 8006a94:	3302      	adds	r3, #2
 8006a96:	693a      	ldr	r2, [r7, #16]
 8006a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006a9c:	4b36      	ldr	r3, [pc, #216]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	43db      	mvns	r3, r3
 8006aa6:	693a      	ldr	r2, [r7, #16]
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d003      	beq.n	8006ac0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8006ab8:	693a      	ldr	r2, [r7, #16]
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006ac6:	4b2c      	ldr	r3, [pc, #176]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	43db      	mvns	r3, r3
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	4013      	ands	r3, r2
 8006ad4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d003      	beq.n	8006aea <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8006ae2:	693a      	ldr	r2, [r7, #16]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006aea:	4a23      	ldr	r2, [pc, #140]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006af0:	4b21      	ldr	r3, [pc, #132]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	43db      	mvns	r3, r3
 8006afa:	693a      	ldr	r2, [r7, #16]
 8006afc:	4013      	ands	r3, r2
 8006afe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d003      	beq.n	8006b14 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8006b0c:	693a      	ldr	r2, [r7, #16]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	4313      	orrs	r3, r2
 8006b12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006b14:	4a18      	ldr	r2, [pc, #96]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006b1a:	4b17      	ldr	r3, [pc, #92]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	43db      	mvns	r3, r3
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	4013      	ands	r3, r2
 8006b28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d003      	beq.n	8006b3e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8006b36:	693a      	ldr	r2, [r7, #16]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006b3e:	4a0e      	ldr	r2, [pc, #56]	@ (8006b78 <HAL_GPIO_Init+0x2d0>)
 8006b40:	693b      	ldr	r3, [r7, #16]
 8006b42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	3301      	adds	r3, #1
 8006b48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	fa22 f303 	lsr.w	r3, r2, r3
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f47f aeaf 	bne.w	80068b8 <HAL_GPIO_Init+0x10>
  }
}
 8006b5a:	bf00      	nop
 8006b5c:	bf00      	nop
 8006b5e:	371c      	adds	r7, #28
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr
 8006b68:	40021000 	.word	0x40021000
 8006b6c:	40010000 	.word	0x40010000
 8006b70:	48000400 	.word	0x48000400
 8006b74:	48000800 	.word	0x48000800
 8006b78:	40010400 	.word	0x40010400

08006b7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b083      	sub	sp, #12
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	460b      	mov	r3, r1
 8006b86:	807b      	strh	r3, [r7, #2]
 8006b88:	4613      	mov	r3, r2
 8006b8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b8c:	787b      	ldrb	r3, [r7, #1]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d003      	beq.n	8006b9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006b92:	887a      	ldrh	r2, [r7, #2]
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006b98:	e002      	b.n	8006ba0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006b9a:	887a      	ldrh	r2, [r7, #2]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006bb6:	4b08      	ldr	r3, [pc, #32]	@ (8006bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bb8:	695a      	ldr	r2, [r3, #20]
 8006bba:	88fb      	ldrh	r3, [r7, #6]
 8006bbc:	4013      	ands	r3, r2
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d006      	beq.n	8006bd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006bc2:	4a05      	ldr	r2, [pc, #20]	@ (8006bd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bc4:	88fb      	ldrh	r3, [r7, #6]
 8006bc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006bc8:	88fb      	ldrh	r3, [r7, #6]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f7fd feac 	bl	8004928 <HAL_GPIO_EXTI_Callback>
  }
}
 8006bd0:	bf00      	nop
 8006bd2:	3708      	adds	r7, #8
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bd80      	pop	{r7, pc}
 8006bd8:	40010400 	.word	0x40010400

08006bdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d101      	bne.n	8006bee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	e08d      	b.n	8006d0a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d106      	bne.n	8006c08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7fd fc6a 	bl	80044dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2224      	movs	r2, #36	@ 0x24
 8006c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 0201 	bic.w	r2, r2, #1
 8006c1e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	685a      	ldr	r2, [r3, #4]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006c2c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	689a      	ldr	r2, [r3, #8]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c3c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d107      	bne.n	8006c56 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	689a      	ldr	r2, [r3, #8]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c52:	609a      	str	r2, [r3, #8]
 8006c54:	e006      	b.n	8006c64 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	689a      	ldr	r2, [r3, #8]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8006c62:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	2b02      	cmp	r3, #2
 8006c6a:	d108      	bne.n	8006c7e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c7a:	605a      	str	r2, [r3, #4]
 8006c7c:	e007      	b.n	8006c8e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685a      	ldr	r2, [r3, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c8c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	6812      	ldr	r2, [r2, #0]
 8006c98:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006c9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ca0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	68da      	ldr	r2, [r3, #12]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006cb0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	691a      	ldr	r2, [r3, #16]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	695b      	ldr	r3, [r3, #20]
 8006cba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	699b      	ldr	r3, [r3, #24]
 8006cc2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	430a      	orrs	r2, r1
 8006cca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	69d9      	ldr	r1, [r3, #28]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6a1a      	ldr	r2, [r3, #32]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	681a      	ldr	r2, [r3, #0]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f042 0201 	orr.w	r2, r2, #1
 8006cea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2220      	movs	r2, #32
 8006cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006d08:	2300      	movs	r3, #0
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3708      	adds	r7, #8
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bd80      	pop	{r7, pc}
	...

08006d14 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b088      	sub	sp, #32
 8006d18:	af02      	add	r7, sp, #8
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	4608      	mov	r0, r1
 8006d1e:	4611      	mov	r1, r2
 8006d20:	461a      	mov	r2, r3
 8006d22:	4603      	mov	r3, r0
 8006d24:	817b      	strh	r3, [r7, #10]
 8006d26:	460b      	mov	r3, r1
 8006d28:	813b      	strh	r3, [r7, #8]
 8006d2a:	4613      	mov	r3, r2
 8006d2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	2b20      	cmp	r3, #32
 8006d38:	f040 80f9 	bne.w	8006f2e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d3c:	6a3b      	ldr	r3, [r7, #32]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d002      	beq.n	8006d48 <HAL_I2C_Mem_Write+0x34>
 8006d42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d105      	bne.n	8006d54 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d4e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006d50:	2301      	movs	r3, #1
 8006d52:	e0ed      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d101      	bne.n	8006d62 <HAL_I2C_Mem_Write+0x4e>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	e0e6      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	2201      	movs	r2, #1
 8006d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d6a:	f7fe f8e3 	bl	8004f34 <HAL_GetTick>
 8006d6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	2319      	movs	r3, #25
 8006d76:	2201      	movs	r2, #1
 8006d78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006d7c:	68f8      	ldr	r0, [r7, #12]
 8006d7e:	f000 fac3 	bl	8007308 <I2C_WaitOnFlagUntilTimeout>
 8006d82:	4603      	mov	r3, r0
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d001      	beq.n	8006d8c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e0d1      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2221      	movs	r2, #33	@ 0x21
 8006d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2240      	movs	r2, #64	@ 0x40
 8006d98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	6a3a      	ldr	r2, [r7, #32]
 8006da6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006dac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2200      	movs	r2, #0
 8006db2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006db4:	88f8      	ldrh	r0, [r7, #6]
 8006db6:	893a      	ldrh	r2, [r7, #8]
 8006db8:	8979      	ldrh	r1, [r7, #10]
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	9301      	str	r3, [sp, #4]
 8006dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc0:	9300      	str	r3, [sp, #0]
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	68f8      	ldr	r0, [r7, #12]
 8006dc6:	f000 f9d3 	bl	8007170 <I2C_RequestMemoryWrite>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e0a9      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	2bff      	cmp	r3, #255	@ 0xff
 8006de4:	d90e      	bls.n	8006e04 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	22ff      	movs	r2, #255	@ 0xff
 8006dea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006df0:	b2da      	uxtb	r2, r3
 8006df2:	8979      	ldrh	r1, [r7, #10]
 8006df4:	2300      	movs	r3, #0
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006dfc:	68f8      	ldr	r0, [r7, #12]
 8006dfe:	f000 fc47 	bl	8007690 <I2C_TransferConfig>
 8006e02:	e00f      	b.n	8006e24 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e08:	b29a      	uxth	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e12:	b2da      	uxtb	r2, r3
 8006e14:	8979      	ldrh	r1, [r7, #10]
 8006e16:	2300      	movs	r3, #0
 8006e18:	9300      	str	r3, [sp, #0]
 8006e1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f000 fc36 	bl	8007690 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e24:	697a      	ldr	r2, [r7, #20]
 8006e26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 fac6 	bl	80073ba <I2C_WaitOnTXISFlagUntilTimeout>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d001      	beq.n	8006e38 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	e07b      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e3c:	781a      	ldrb	r2, [r3, #0]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e60:	3b01      	subs	r3, #1
 8006e62:	b29a      	uxth	r2, r3
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e6c:	b29b      	uxth	r3, r3
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d034      	beq.n	8006edc <HAL_I2C_Mem_Write+0x1c8>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d130      	bne.n	8006edc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	9300      	str	r3, [sp, #0]
 8006e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e80:	2200      	movs	r2, #0
 8006e82:	2180      	movs	r1, #128	@ 0x80
 8006e84:	68f8      	ldr	r0, [r7, #12]
 8006e86:	f000 fa3f 	bl	8007308 <I2C_WaitOnFlagUntilTimeout>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d001      	beq.n	8006e94 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e04d      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	2bff      	cmp	r3, #255	@ 0xff
 8006e9c:	d90e      	bls.n	8006ebc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	22ff      	movs	r2, #255	@ 0xff
 8006ea2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ea8:	b2da      	uxtb	r2, r3
 8006eaa:	8979      	ldrh	r1, [r7, #10]
 8006eac:	2300      	movs	r3, #0
 8006eae:	9300      	str	r3, [sp, #0]
 8006eb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006eb4:	68f8      	ldr	r0, [r7, #12]
 8006eb6:	f000 fbeb 	bl	8007690 <I2C_TransferConfig>
 8006eba:	e00f      	b.n	8006edc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	8979      	ldrh	r1, [r7, #10]
 8006ece:	2300      	movs	r3, #0
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f000 fbda 	bl	8007690 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d19e      	bne.n	8006e24 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ee6:	697a      	ldr	r2, [r7, #20]
 8006ee8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006eea:	68f8      	ldr	r0, [r7, #12]
 8006eec:	f000 faac 	bl	8007448 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d001      	beq.n	8006efa <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e01a      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	2220      	movs	r2, #32
 8006f00:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	6859      	ldr	r1, [r3, #4]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f38 <HAL_I2C_Mem_Write+0x224>)
 8006f0e:	400b      	ands	r3, r1
 8006f10:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2220      	movs	r2, #32
 8006f16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	e000      	b.n	8006f30 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006f2e:	2302      	movs	r3, #2
  }
}
 8006f30:	4618      	mov	r0, r3
 8006f32:	3718      	adds	r7, #24
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}
 8006f38:	fe00e800 	.word	0xfe00e800

08006f3c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b088      	sub	sp, #32
 8006f40:	af02      	add	r7, sp, #8
 8006f42:	60f8      	str	r0, [r7, #12]
 8006f44:	4608      	mov	r0, r1
 8006f46:	4611      	mov	r1, r2
 8006f48:	461a      	mov	r2, r3
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	817b      	strh	r3, [r7, #10]
 8006f4e:	460b      	mov	r3, r1
 8006f50:	813b      	strh	r3, [r7, #8]
 8006f52:	4613      	mov	r3, r2
 8006f54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f5c:	b2db      	uxtb	r3, r3
 8006f5e:	2b20      	cmp	r3, #32
 8006f60:	f040 80fd 	bne.w	800715e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f64:	6a3b      	ldr	r3, [r7, #32]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d002      	beq.n	8006f70 <HAL_I2C_Mem_Read+0x34>
 8006f6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d105      	bne.n	8006f7c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f76:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e0f1      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d101      	bne.n	8006f8a <HAL_I2C_Mem_Read+0x4e>
 8006f86:	2302      	movs	r3, #2
 8006f88:	e0ea      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2201      	movs	r2, #1
 8006f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f92:	f7fd ffcf 	bl	8004f34 <HAL_GetTick>
 8006f96:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	2319      	movs	r3, #25
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8006fa4:	68f8      	ldr	r0, [r7, #12]
 8006fa6:	f000 f9af 	bl	8007308 <I2C_WaitOnFlagUntilTimeout>
 8006faa:	4603      	mov	r3, r0
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e0d5      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2222      	movs	r2, #34	@ 0x22
 8006fb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2240      	movs	r2, #64	@ 0x40
 8006fc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	6a3a      	ldr	r2, [r7, #32]
 8006fce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006fd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006fdc:	88f8      	ldrh	r0, [r7, #6]
 8006fde:	893a      	ldrh	r2, [r7, #8]
 8006fe0:	8979      	ldrh	r1, [r7, #10]
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	9301      	str	r3, [sp, #4]
 8006fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	4603      	mov	r3, r0
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f000 f913 	bl	8007218 <I2C_RequestMemoryRead>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d005      	beq.n	8007004 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007000:	2301      	movs	r3, #1
 8007002:	e0ad      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007008:	b29b      	uxth	r3, r3
 800700a:	2bff      	cmp	r3, #255	@ 0xff
 800700c:	d90e      	bls.n	800702c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	2201      	movs	r2, #1
 8007012:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007018:	b2da      	uxtb	r2, r3
 800701a:	8979      	ldrh	r1, [r7, #10]
 800701c:	4b52      	ldr	r3, [pc, #328]	@ (8007168 <HAL_I2C_Mem_Read+0x22c>)
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007024:	68f8      	ldr	r0, [r7, #12]
 8007026:	f000 fb33 	bl	8007690 <I2C_TransferConfig>
 800702a:	e00f      	b.n	800704c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007030:	b29a      	uxth	r2, r3
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800703a:	b2da      	uxtb	r2, r3
 800703c:	8979      	ldrh	r1, [r7, #10]
 800703e:	4b4a      	ldr	r3, [pc, #296]	@ (8007168 <HAL_I2C_Mem_Read+0x22c>)
 8007040:	9300      	str	r3, [sp, #0]
 8007042:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 fb22 	bl	8007690 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007052:	2200      	movs	r2, #0
 8007054:	2104      	movs	r1, #4
 8007056:	68f8      	ldr	r0, [r7, #12]
 8007058:	f000 f956 	bl	8007308 <I2C_WaitOnFlagUntilTimeout>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d001      	beq.n	8007066 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007062:	2301      	movs	r3, #1
 8007064:	e07c      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007070:	b2d2      	uxtb	r2, r2
 8007072:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007078:	1c5a      	adds	r2, r3, #1
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007082:	3b01      	subs	r3, #1
 8007084:	b29a      	uxth	r2, r3
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800708e:	b29b      	uxth	r3, r3
 8007090:	3b01      	subs	r3, #1
 8007092:	b29a      	uxth	r2, r3
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800709c:	b29b      	uxth	r3, r3
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d034      	beq.n	800710c <HAL_I2C_Mem_Read+0x1d0>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d130      	bne.n	800710c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	9300      	str	r3, [sp, #0]
 80070ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b0:	2200      	movs	r2, #0
 80070b2:	2180      	movs	r1, #128	@ 0x80
 80070b4:	68f8      	ldr	r0, [r7, #12]
 80070b6:	f000 f927 	bl	8007308 <I2C_WaitOnFlagUntilTimeout>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d001      	beq.n	80070c4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e04d      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070c8:	b29b      	uxth	r3, r3
 80070ca:	2bff      	cmp	r3, #255	@ 0xff
 80070cc:	d90e      	bls.n	80070ec <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2201      	movs	r2, #1
 80070d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070d8:	b2da      	uxtb	r2, r3
 80070da:	8979      	ldrh	r1, [r7, #10]
 80070dc:	2300      	movs	r3, #0
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80070e4:	68f8      	ldr	r0, [r7, #12]
 80070e6:	f000 fad3 	bl	8007690 <I2C_TransferConfig>
 80070ea:	e00f      	b.n	800710c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070f0:	b29a      	uxth	r2, r3
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070fa:	b2da      	uxtb	r2, r3
 80070fc:	8979      	ldrh	r1, [r7, #10]
 80070fe:	2300      	movs	r3, #0
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007106:	68f8      	ldr	r0, [r7, #12]
 8007108:	f000 fac2 	bl	8007690 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007110:	b29b      	uxth	r3, r3
 8007112:	2b00      	cmp	r3, #0
 8007114:	d19a      	bne.n	800704c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007116:	697a      	ldr	r2, [r7, #20]
 8007118:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800711a:	68f8      	ldr	r0, [r7, #12]
 800711c:	f000 f994 	bl	8007448 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d001      	beq.n	800712a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	e01a      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	2220      	movs	r2, #32
 8007130:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	6859      	ldr	r1, [r3, #4]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	4b0b      	ldr	r3, [pc, #44]	@ (800716c <HAL_I2C_Mem_Read+0x230>)
 800713e:	400b      	ands	r3, r1
 8007140:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2220      	movs	r2, #32
 8007146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800715a:	2300      	movs	r3, #0
 800715c:	e000      	b.n	8007160 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800715e:	2302      	movs	r3, #2
  }
}
 8007160:	4618      	mov	r0, r3
 8007162:	3718      	adds	r7, #24
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	80002400 	.word	0x80002400
 800716c:	fe00e800 	.word	0xfe00e800

08007170 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b086      	sub	sp, #24
 8007174:	af02      	add	r7, sp, #8
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	4608      	mov	r0, r1
 800717a:	4611      	mov	r1, r2
 800717c:	461a      	mov	r2, r3
 800717e:	4603      	mov	r3, r0
 8007180:	817b      	strh	r3, [r7, #10]
 8007182:	460b      	mov	r3, r1
 8007184:	813b      	strh	r3, [r7, #8]
 8007186:	4613      	mov	r3, r2
 8007188:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800718a:	88fb      	ldrh	r3, [r7, #6]
 800718c:	b2da      	uxtb	r2, r3
 800718e:	8979      	ldrh	r1, [r7, #10]
 8007190:	4b20      	ldr	r3, [pc, #128]	@ (8007214 <I2C_RequestMemoryWrite+0xa4>)
 8007192:	9300      	str	r3, [sp, #0]
 8007194:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007198:	68f8      	ldr	r0, [r7, #12]
 800719a:	f000 fa79 	bl	8007690 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800719e:	69fa      	ldr	r2, [r7, #28]
 80071a0:	69b9      	ldr	r1, [r7, #24]
 80071a2:	68f8      	ldr	r0, [r7, #12]
 80071a4:	f000 f909 	bl	80073ba <I2C_WaitOnTXISFlagUntilTimeout>
 80071a8:	4603      	mov	r3, r0
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d001      	beq.n	80071b2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e02c      	b.n	800720c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80071b2:	88fb      	ldrh	r3, [r7, #6]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d105      	bne.n	80071c4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80071b8:	893b      	ldrh	r3, [r7, #8]
 80071ba:	b2da      	uxtb	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80071c2:	e015      	b.n	80071f0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80071c4:	893b      	ldrh	r3, [r7, #8]
 80071c6:	0a1b      	lsrs	r3, r3, #8
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	b2da      	uxtb	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80071d2:	69fa      	ldr	r2, [r7, #28]
 80071d4:	69b9      	ldr	r1, [r7, #24]
 80071d6:	68f8      	ldr	r0, [r7, #12]
 80071d8:	f000 f8ef 	bl	80073ba <I2C_WaitOnTXISFlagUntilTimeout>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d001      	beq.n	80071e6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80071e2:	2301      	movs	r3, #1
 80071e4:	e012      	b.n	800720c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80071e6:	893b      	ldrh	r3, [r7, #8]
 80071e8:	b2da      	uxtb	r2, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	9300      	str	r3, [sp, #0]
 80071f4:	69bb      	ldr	r3, [r7, #24]
 80071f6:	2200      	movs	r2, #0
 80071f8:	2180      	movs	r1, #128	@ 0x80
 80071fa:	68f8      	ldr	r0, [r7, #12]
 80071fc:	f000 f884 	bl	8007308 <I2C_WaitOnFlagUntilTimeout>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007206:	2301      	movs	r3, #1
 8007208:	e000      	b.n	800720c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800720a:	2300      	movs	r3, #0
}
 800720c:	4618      	mov	r0, r3
 800720e:	3710      	adds	r7, #16
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}
 8007214:	80002000 	.word	0x80002000

08007218 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b086      	sub	sp, #24
 800721c:	af02      	add	r7, sp, #8
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	4608      	mov	r0, r1
 8007222:	4611      	mov	r1, r2
 8007224:	461a      	mov	r2, r3
 8007226:	4603      	mov	r3, r0
 8007228:	817b      	strh	r3, [r7, #10]
 800722a:	460b      	mov	r3, r1
 800722c:	813b      	strh	r3, [r7, #8]
 800722e:	4613      	mov	r3, r2
 8007230:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8007232:	88fb      	ldrh	r3, [r7, #6]
 8007234:	b2da      	uxtb	r2, r3
 8007236:	8979      	ldrh	r1, [r7, #10]
 8007238:	4b20      	ldr	r3, [pc, #128]	@ (80072bc <I2C_RequestMemoryRead+0xa4>)
 800723a:	9300      	str	r3, [sp, #0]
 800723c:	2300      	movs	r3, #0
 800723e:	68f8      	ldr	r0, [r7, #12]
 8007240:	f000 fa26 	bl	8007690 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007244:	69fa      	ldr	r2, [r7, #28]
 8007246:	69b9      	ldr	r1, [r7, #24]
 8007248:	68f8      	ldr	r0, [r7, #12]
 800724a:	f000 f8b6 	bl	80073ba <I2C_WaitOnTXISFlagUntilTimeout>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007254:	2301      	movs	r3, #1
 8007256:	e02c      	b.n	80072b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007258:	88fb      	ldrh	r3, [r7, #6]
 800725a:	2b01      	cmp	r3, #1
 800725c:	d105      	bne.n	800726a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800725e:	893b      	ldrh	r3, [r7, #8]
 8007260:	b2da      	uxtb	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	629a      	str	r2, [r3, #40]	@ 0x28
 8007268:	e015      	b.n	8007296 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800726a:	893b      	ldrh	r3, [r7, #8]
 800726c:	0a1b      	lsrs	r3, r3, #8
 800726e:	b29b      	uxth	r3, r3
 8007270:	b2da      	uxtb	r2, r3
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007278:	69fa      	ldr	r2, [r7, #28]
 800727a:	69b9      	ldr	r1, [r7, #24]
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	f000 f89c 	bl	80073ba <I2C_WaitOnTXISFlagUntilTimeout>
 8007282:	4603      	mov	r3, r0
 8007284:	2b00      	cmp	r3, #0
 8007286:	d001      	beq.n	800728c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e012      	b.n	80072b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800728c:	893b      	ldrh	r3, [r7, #8]
 800728e:	b2da      	uxtb	r2, r3
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8007296:	69fb      	ldr	r3, [r7, #28]
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	69bb      	ldr	r3, [r7, #24]
 800729c:	2200      	movs	r2, #0
 800729e:	2140      	movs	r1, #64	@ 0x40
 80072a0:	68f8      	ldr	r0, [r7, #12]
 80072a2:	f000 f831 	bl	8007308 <I2C_WaitOnFlagUntilTimeout>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d001      	beq.n	80072b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	e000      	b.n	80072b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80072b0:	2300      	movs	r3, #0
}
 80072b2:	4618      	mov	r0, r3
 80072b4:	3710      	adds	r7, #16
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}
 80072ba:	bf00      	nop
 80072bc:	80002000 	.word	0x80002000

080072c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	699b      	ldr	r3, [r3, #24]
 80072ce:	f003 0302 	and.w	r3, r3, #2
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d103      	bne.n	80072de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2200      	movs	r2, #0
 80072dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	699b      	ldr	r3, [r3, #24]
 80072e4:	f003 0301 	and.w	r3, r3, #1
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d007      	beq.n	80072fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	699a      	ldr	r2, [r3, #24]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f042 0201 	orr.w	r2, r2, #1
 80072fa:	619a      	str	r2, [r3, #24]
  }
}
 80072fc:	bf00      	nop
 80072fe:	370c      	adds	r7, #12
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr

08007308 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	60f8      	str	r0, [r7, #12]
 8007310:	60b9      	str	r1, [r7, #8]
 8007312:	603b      	str	r3, [r7, #0]
 8007314:	4613      	mov	r3, r2
 8007316:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007318:	e03b      	b.n	8007392 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800731a:	69ba      	ldr	r2, [r7, #24]
 800731c:	6839      	ldr	r1, [r7, #0]
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 f8d6 	bl	80074d0 <I2C_IsErrorOccurred>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d001      	beq.n	800732e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e041      	b.n	80073b2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007334:	d02d      	beq.n	8007392 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007336:	f7fd fdfd 	bl	8004f34 <HAL_GetTick>
 800733a:	4602      	mov	r2, r0
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	1ad3      	subs	r3, r2, r3
 8007340:	683a      	ldr	r2, [r7, #0]
 8007342:	429a      	cmp	r2, r3
 8007344:	d302      	bcc.n	800734c <I2C_WaitOnFlagUntilTimeout+0x44>
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d122      	bne.n	8007392 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	699a      	ldr	r2, [r3, #24]
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	4013      	ands	r3, r2
 8007356:	68ba      	ldr	r2, [r7, #8]
 8007358:	429a      	cmp	r2, r3
 800735a:	bf0c      	ite	eq
 800735c:	2301      	moveq	r3, #1
 800735e:	2300      	movne	r3, #0
 8007360:	b2db      	uxtb	r3, r3
 8007362:	461a      	mov	r2, r3
 8007364:	79fb      	ldrb	r3, [r7, #7]
 8007366:	429a      	cmp	r2, r3
 8007368:	d113      	bne.n	8007392 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800736e:	f043 0220 	orr.w	r2, r3, #32
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2220      	movs	r2, #32
 800737a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2200      	movs	r2, #0
 800738a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e00f      	b.n	80073b2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	699a      	ldr	r2, [r3, #24]
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	4013      	ands	r3, r2
 800739c:	68ba      	ldr	r2, [r7, #8]
 800739e:	429a      	cmp	r2, r3
 80073a0:	bf0c      	ite	eq
 80073a2:	2301      	moveq	r3, #1
 80073a4:	2300      	movne	r3, #0
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	461a      	mov	r2, r3
 80073aa:	79fb      	ldrb	r3, [r7, #7]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d0b4      	beq.n	800731a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073b0:	2300      	movs	r3, #0
}
 80073b2:	4618      	mov	r0, r3
 80073b4:	3710      	adds	r7, #16
 80073b6:	46bd      	mov	sp, r7
 80073b8:	bd80      	pop	{r7, pc}

080073ba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80073ba:	b580      	push	{r7, lr}
 80073bc:	b084      	sub	sp, #16
 80073be:	af00      	add	r7, sp, #0
 80073c0:	60f8      	str	r0, [r7, #12]
 80073c2:	60b9      	str	r1, [r7, #8]
 80073c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80073c6:	e033      	b.n	8007430 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80073c8:	687a      	ldr	r2, [r7, #4]
 80073ca:	68b9      	ldr	r1, [r7, #8]
 80073cc:	68f8      	ldr	r0, [r7, #12]
 80073ce:	f000 f87f 	bl	80074d0 <I2C_IsErrorOccurred>
 80073d2:	4603      	mov	r3, r0
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d001      	beq.n	80073dc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	e031      	b.n	8007440 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80073e2:	d025      	beq.n	8007430 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80073e4:	f7fd fda6 	bl	8004f34 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	68ba      	ldr	r2, [r7, #8]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d302      	bcc.n	80073fa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80073f4:	68bb      	ldr	r3, [r7, #8]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d11a      	bne.n	8007430 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	699b      	ldr	r3, [r3, #24]
 8007400:	f003 0302 	and.w	r3, r3, #2
 8007404:	2b02      	cmp	r3, #2
 8007406:	d013      	beq.n	8007430 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800740c:	f043 0220 	orr.w	r2, r3, #32
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2220      	movs	r2, #32
 8007418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2200      	movs	r2, #0
 8007428:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800742c:	2301      	movs	r3, #1
 800742e:	e007      	b.n	8007440 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	699b      	ldr	r3, [r3, #24]
 8007436:	f003 0302 	and.w	r3, r3, #2
 800743a:	2b02      	cmp	r3, #2
 800743c:	d1c4      	bne.n	80073c8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800743e:	2300      	movs	r3, #0
}
 8007440:	4618      	mov	r0, r3
 8007442:	3710      	adds	r7, #16
 8007444:	46bd      	mov	sp, r7
 8007446:	bd80      	pop	{r7, pc}

08007448 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007454:	e02f      	b.n	80074b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	68b9      	ldr	r1, [r7, #8]
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 f838 	bl	80074d0 <I2C_IsErrorOccurred>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d001      	beq.n	800746a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e02d      	b.n	80074c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800746a:	f7fd fd63 	bl	8004f34 <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	429a      	cmp	r2, r3
 8007478:	d302      	bcc.n	8007480 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d11a      	bne.n	80074b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	f003 0320 	and.w	r3, r3, #32
 800748a:	2b20      	cmp	r3, #32
 800748c:	d013      	beq.n	80074b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007492:	f043 0220 	orr.w	r2, r3, #32
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2220      	movs	r2, #32
 800749e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	2200      	movs	r2, #0
 80074ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80074b2:	2301      	movs	r3, #1
 80074b4:	e007      	b.n	80074c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	699b      	ldr	r3, [r3, #24]
 80074bc:	f003 0320 	and.w	r3, r3, #32
 80074c0:	2b20      	cmp	r3, #32
 80074c2:	d1c8      	bne.n	8007456 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3710      	adds	r7, #16
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
	...

080074d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08a      	sub	sp, #40	@ 0x28
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80074dc:	2300      	movs	r3, #0
 80074de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80074ea:	2300      	movs	r3, #0
 80074ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	f003 0310 	and.w	r3, r3, #16
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d068      	beq.n	80075ce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	2210      	movs	r2, #16
 8007502:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007504:	e049      	b.n	800759a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800750c:	d045      	beq.n	800759a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800750e:	f7fd fd11 	bl	8004f34 <HAL_GetTick>
 8007512:	4602      	mov	r2, r0
 8007514:	69fb      	ldr	r3, [r7, #28]
 8007516:	1ad3      	subs	r3, r2, r3
 8007518:	68ba      	ldr	r2, [r7, #8]
 800751a:	429a      	cmp	r2, r3
 800751c:	d302      	bcc.n	8007524 <I2C_IsErrorOccurred+0x54>
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d13a      	bne.n	800759a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	685b      	ldr	r3, [r3, #4]
 800752a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800752e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007536:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	699b      	ldr	r3, [r3, #24]
 800753e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007542:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007546:	d121      	bne.n	800758c <I2C_IsErrorOccurred+0xbc>
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800754e:	d01d      	beq.n	800758c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007550:	7cfb      	ldrb	r3, [r7, #19]
 8007552:	2b20      	cmp	r3, #32
 8007554:	d01a      	beq.n	800758c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	685a      	ldr	r2, [r3, #4]
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007564:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007566:	f7fd fce5 	bl	8004f34 <HAL_GetTick>
 800756a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800756c:	e00e      	b.n	800758c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800756e:	f7fd fce1 	bl	8004f34 <HAL_GetTick>
 8007572:	4602      	mov	r2, r0
 8007574:	69fb      	ldr	r3, [r7, #28]
 8007576:	1ad3      	subs	r3, r2, r3
 8007578:	2b19      	cmp	r3, #25
 800757a:	d907      	bls.n	800758c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800757c:	6a3b      	ldr	r3, [r7, #32]
 800757e:	f043 0320 	orr.w	r3, r3, #32
 8007582:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007584:	2301      	movs	r3, #1
 8007586:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800758a:	e006      	b.n	800759a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	699b      	ldr	r3, [r3, #24]
 8007592:	f003 0320 	and.w	r3, r3, #32
 8007596:	2b20      	cmp	r3, #32
 8007598:	d1e9      	bne.n	800756e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	f003 0320 	and.w	r3, r3, #32
 80075a4:	2b20      	cmp	r3, #32
 80075a6:	d003      	beq.n	80075b0 <I2C_IsErrorOccurred+0xe0>
 80075a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d0aa      	beq.n	8007506 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80075b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d103      	bne.n	80075c0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2220      	movs	r2, #32
 80075be:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80075c0:	6a3b      	ldr	r3, [r7, #32]
 80075c2:	f043 0304 	orr.w	r3, r3, #4
 80075c6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	699b      	ldr	r3, [r3, #24]
 80075d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80075d6:	69bb      	ldr	r3, [r7, #24]
 80075d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00b      	beq.n	80075f8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80075e0:	6a3b      	ldr	r3, [r7, #32]
 80075e2:	f043 0301 	orr.w	r3, r3, #1
 80075e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80075f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80075f8:	69bb      	ldr	r3, [r7, #24]
 80075fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00b      	beq.n	800761a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007602:	6a3b      	ldr	r3, [r7, #32]
 8007604:	f043 0308 	orr.w	r3, r3, #8
 8007608:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007612:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800761a:	69bb      	ldr	r3, [r7, #24]
 800761c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00b      	beq.n	800763c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007624:	6a3b      	ldr	r3, [r7, #32]
 8007626:	f043 0302 	orr.w	r3, r3, #2
 800762a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007634:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007636:	2301      	movs	r3, #1
 8007638:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800763c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007640:	2b00      	cmp	r3, #0
 8007642:	d01c      	beq.n	800767e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007644:	68f8      	ldr	r0, [r7, #12]
 8007646:	f7ff fe3b 	bl	80072c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	6859      	ldr	r1, [r3, #4]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	4b0d      	ldr	r3, [pc, #52]	@ (800768c <I2C_IsErrorOccurred+0x1bc>)
 8007656:	400b      	ands	r3, r1
 8007658:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800765e:	6a3b      	ldr	r3, [r7, #32]
 8007660:	431a      	orrs	r2, r3
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2220      	movs	r2, #32
 800766a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	2200      	movs	r2, #0
 8007672:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800767e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007682:	4618      	mov	r0, r3
 8007684:	3728      	adds	r7, #40	@ 0x28
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	fe00e800 	.word	0xfe00e800

08007690 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007690:	b480      	push	{r7}
 8007692:	b087      	sub	sp, #28
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	607b      	str	r3, [r7, #4]
 800769a:	460b      	mov	r3, r1
 800769c:	817b      	strh	r3, [r7, #10]
 800769e:	4613      	mov	r3, r2
 80076a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076a2:	897b      	ldrh	r3, [r7, #10]
 80076a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076a8:	7a7b      	ldrb	r3, [r7, #9]
 80076aa:	041b      	lsls	r3, r3, #16
 80076ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076b0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80076b6:	6a3b      	ldr	r3, [r7, #32]
 80076b8:	4313      	orrs	r3, r2
 80076ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076be:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	685a      	ldr	r2, [r3, #4]
 80076c6:	6a3b      	ldr	r3, [r7, #32]
 80076c8:	0d5b      	lsrs	r3, r3, #21
 80076ca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80076ce:	4b08      	ldr	r3, [pc, #32]	@ (80076f0 <I2C_TransferConfig+0x60>)
 80076d0:	430b      	orrs	r3, r1
 80076d2:	43db      	mvns	r3, r3
 80076d4:	ea02 0103 	and.w	r1, r2, r3
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	697a      	ldr	r2, [r7, #20]
 80076de:	430a      	orrs	r2, r1
 80076e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80076e2:	bf00      	nop
 80076e4:	371c      	adds	r7, #28
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr
 80076ee:	bf00      	nop
 80076f0:	03ff63ff 	.word	0x03ff63ff

080076f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
 80076fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007704:	b2db      	uxtb	r3, r3
 8007706:	2b20      	cmp	r3, #32
 8007708:	d138      	bne.n	800777c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007710:	2b01      	cmp	r3, #1
 8007712:	d101      	bne.n	8007718 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007714:	2302      	movs	r3, #2
 8007716:	e032      	b.n	800777e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2224      	movs	r2, #36	@ 0x24
 8007724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681a      	ldr	r2, [r3, #0]
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f022 0201 	bic.w	r2, r2, #1
 8007736:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007746:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	6819      	ldr	r1, [r3, #0]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	683a      	ldr	r2, [r7, #0]
 8007754:	430a      	orrs	r2, r1
 8007756:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f042 0201 	orr.w	r2, r2, #1
 8007766:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2220      	movs	r2, #32
 800776c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007778:	2300      	movs	r3, #0
 800777a:	e000      	b.n	800777e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800777c:	2302      	movs	r3, #2
  }
}
 800777e:	4618      	mov	r0, r3
 8007780:	370c      	adds	r7, #12
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr

0800778a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800778a:	b480      	push	{r7}
 800778c:	b085      	sub	sp, #20
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
 8007792:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b20      	cmp	r3, #32
 800779e:	d139      	bne.n	8007814 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077a6:	2b01      	cmp	r3, #1
 80077a8:	d101      	bne.n	80077ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80077aa:	2302      	movs	r3, #2
 80077ac:	e033      	b.n	8007816 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2224      	movs	r2, #36	@ 0x24
 80077ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f022 0201 	bic.w	r2, r2, #1
 80077cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80077dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	021b      	lsls	r3, r3, #8
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	68fa      	ldr	r2, [r7, #12]
 80077ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681a      	ldr	r2, [r3, #0]
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f042 0201 	orr.w	r2, r2, #1
 80077fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2220      	movs	r2, #32
 8007804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007810:	2300      	movs	r3, #0
 8007812:	e000      	b.n	8007816 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007814:	2302      	movs	r3, #2
  }
}
 8007816:	4618      	mov	r0, r3
 8007818:	3714      	adds	r7, #20
 800781a:	46bd      	mov	sp, r7
 800781c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007820:	4770      	bx	lr
	...

08007824 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007824:	b480      	push	{r7}
 8007826:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007828:	4b04      	ldr	r3, [pc, #16]	@ (800783c <HAL_PWREx_GetVoltageRange+0x18>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8007830:	4618      	mov	r0, r3
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
 800783a:	bf00      	nop
 800783c:	40007000 	.word	0x40007000

08007840 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007840:	b480      	push	{r7}
 8007842:	b085      	sub	sp, #20
 8007844:	af00      	add	r7, sp, #0
 8007846:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800784e:	d130      	bne.n	80078b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8007850:	4b23      	ldr	r3, [pc, #140]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007858:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800785c:	d038      	beq.n	80078d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800785e:	4b20      	ldr	r3, [pc, #128]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007866:	4a1e      	ldr	r2, [pc, #120]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007868:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800786c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800786e:	4b1d      	ldr	r3, [pc, #116]	@ (80078e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2232      	movs	r2, #50	@ 0x32
 8007874:	fb02 f303 	mul.w	r3, r2, r3
 8007878:	4a1b      	ldr	r2, [pc, #108]	@ (80078e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800787a:	fba2 2303 	umull	r2, r3, r2, r3
 800787e:	0c9b      	lsrs	r3, r3, #18
 8007880:	3301      	adds	r3, #1
 8007882:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007884:	e002      	b.n	800788c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	3b01      	subs	r3, #1
 800788a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800788c:	4b14      	ldr	r3, [pc, #80]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800788e:	695b      	ldr	r3, [r3, #20]
 8007890:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007894:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007898:	d102      	bne.n	80078a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1f2      	bne.n	8007886 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80078a0:	4b0f      	ldr	r3, [pc, #60]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078ac:	d110      	bne.n	80078d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	e00f      	b.n	80078d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80078b2:	4b0b      	ldr	r3, [pc, #44]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80078ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078be:	d007      	beq.n	80078d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80078c0:	4b07      	ldr	r3, [pc, #28]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80078c8:	4a05      	ldr	r2, [pc, #20]	@ (80078e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80078ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80078ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80078d0:	2300      	movs	r3, #0
}
 80078d2:	4618      	mov	r0, r3
 80078d4:	3714      	adds	r7, #20
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
 80078de:	bf00      	nop
 80078e0:	40007000 	.word	0x40007000
 80078e4:	20000000 	.word	0x20000000
 80078e8:	431bde83 	.word	0x431bde83

080078ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b088      	sub	sp, #32
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d102      	bne.n	8007900 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80078fa:	2301      	movs	r3, #1
 80078fc:	f000 bc02 	b.w	8008104 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007900:	4b96      	ldr	r3, [pc, #600]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f003 030c 	and.w	r3, r3, #12
 8007908:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800790a:	4b94      	ldr	r3, [pc, #592]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	f003 0303 	and.w	r3, r3, #3
 8007912:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0310 	and.w	r3, r3, #16
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 80e4 	beq.w	8007aea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d007      	beq.n	8007938 <HAL_RCC_OscConfig+0x4c>
 8007928:	69bb      	ldr	r3, [r7, #24]
 800792a:	2b0c      	cmp	r3, #12
 800792c:	f040 808b 	bne.w	8007a46 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	2b01      	cmp	r3, #1
 8007934:	f040 8087 	bne.w	8007a46 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007938:	4b88      	ldr	r3, [pc, #544]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f003 0302 	and.w	r3, r3, #2
 8007940:	2b00      	cmp	r3, #0
 8007942:	d005      	beq.n	8007950 <HAL_RCC_OscConfig+0x64>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	699b      	ldr	r3, [r3, #24]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d101      	bne.n	8007950 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e3d9      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6a1a      	ldr	r2, [r3, #32]
 8007954:	4b81      	ldr	r3, [pc, #516]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f003 0308 	and.w	r3, r3, #8
 800795c:	2b00      	cmp	r3, #0
 800795e:	d004      	beq.n	800796a <HAL_RCC_OscConfig+0x7e>
 8007960:	4b7e      	ldr	r3, [pc, #504]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007968:	e005      	b.n	8007976 <HAL_RCC_OscConfig+0x8a>
 800796a:	4b7c      	ldr	r3, [pc, #496]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 800796c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007970:	091b      	lsrs	r3, r3, #4
 8007972:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007976:	4293      	cmp	r3, r2
 8007978:	d223      	bcs.n	80079c2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6a1b      	ldr	r3, [r3, #32]
 800797e:	4618      	mov	r0, r3
 8007980:	f000 fd8c 	bl	800849c <RCC_SetFlashLatencyFromMSIRange>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d001      	beq.n	800798e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e3ba      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800798e:	4b73      	ldr	r3, [pc, #460]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	4a72      	ldr	r2, [pc, #456]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007994:	f043 0308 	orr.w	r3, r3, #8
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	4b70      	ldr	r3, [pc, #448]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6a1b      	ldr	r3, [r3, #32]
 80079a6:	496d      	ldr	r1, [pc, #436]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079a8:	4313      	orrs	r3, r2
 80079aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079ac:	4b6b      	ldr	r3, [pc, #428]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	021b      	lsls	r3, r3, #8
 80079ba:	4968      	ldr	r1, [pc, #416]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079bc:	4313      	orrs	r3, r2
 80079be:	604b      	str	r3, [r1, #4]
 80079c0:	e025      	b.n	8007a0e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80079c2:	4b66      	ldr	r3, [pc, #408]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	4a65      	ldr	r2, [pc, #404]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079c8:	f043 0308 	orr.w	r3, r3, #8
 80079cc:	6013      	str	r3, [r2, #0]
 80079ce:	4b63      	ldr	r3, [pc, #396]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6a1b      	ldr	r3, [r3, #32]
 80079da:	4960      	ldr	r1, [pc, #384]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80079e0:	4b5e      	ldr	r3, [pc, #376]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	69db      	ldr	r3, [r3, #28]
 80079ec:	021b      	lsls	r3, r3, #8
 80079ee:	495b      	ldr	r1, [pc, #364]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 80079f0:	4313      	orrs	r3, r2
 80079f2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d109      	bne.n	8007a0e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	4618      	mov	r0, r3
 8007a00:	f000 fd4c 	bl	800849c <RCC_SetFlashLatencyFromMSIRange>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d001      	beq.n	8007a0e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e37a      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007a0e:	f000 fc81 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 8007a12:	4602      	mov	r2, r0
 8007a14:	4b51      	ldr	r3, [pc, #324]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a16:	689b      	ldr	r3, [r3, #8]
 8007a18:	091b      	lsrs	r3, r3, #4
 8007a1a:	f003 030f 	and.w	r3, r3, #15
 8007a1e:	4950      	ldr	r1, [pc, #320]	@ (8007b60 <HAL_RCC_OscConfig+0x274>)
 8007a20:	5ccb      	ldrb	r3, [r1, r3]
 8007a22:	f003 031f 	and.w	r3, r3, #31
 8007a26:	fa22 f303 	lsr.w	r3, r2, r3
 8007a2a:	4a4e      	ldr	r2, [pc, #312]	@ (8007b64 <HAL_RCC_OscConfig+0x278>)
 8007a2c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007a2e:	4b4e      	ldr	r3, [pc, #312]	@ (8007b68 <HAL_RCC_OscConfig+0x27c>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4618      	mov	r0, r3
 8007a34:	f7fd fa2e 	bl	8004e94 <HAL_InitTick>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007a3c:	7bfb      	ldrb	r3, [r7, #15]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d052      	beq.n	8007ae8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
 8007a44:	e35e      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	699b      	ldr	r3, [r3, #24]
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d032      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007a4e:	4b43      	ldr	r3, [pc, #268]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a42      	ldr	r2, [pc, #264]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a54:	f043 0301 	orr.w	r3, r3, #1
 8007a58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007a5a:	f7fd fa6b 	bl	8004f34 <HAL_GetTick>
 8007a5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a60:	e008      	b.n	8007a74 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007a62:	f7fd fa67 	bl	8004f34 <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	2b02      	cmp	r3, #2
 8007a6e:	d901      	bls.n	8007a74 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8007a70:	2303      	movs	r3, #3
 8007a72:	e347      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007a74:	4b39      	ldr	r3, [pc, #228]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f003 0302 	and.w	r3, r3, #2
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d0f0      	beq.n	8007a62 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007a80:	4b36      	ldr	r3, [pc, #216]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a35      	ldr	r2, [pc, #212]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a86:	f043 0308 	orr.w	r3, r3, #8
 8007a8a:	6013      	str	r3, [r2, #0]
 8007a8c:	4b33      	ldr	r3, [pc, #204]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a1b      	ldr	r3, [r3, #32]
 8007a98:	4930      	ldr	r1, [pc, #192]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	69db      	ldr	r3, [r3, #28]
 8007aaa:	021b      	lsls	r3, r3, #8
 8007aac:	492b      	ldr	r1, [pc, #172]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	604b      	str	r3, [r1, #4]
 8007ab2:	e01a      	b.n	8007aea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007ab4:	4b29      	ldr	r3, [pc, #164]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a28      	ldr	r2, [pc, #160]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007aba:	f023 0301 	bic.w	r3, r3, #1
 8007abe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007ac0:	f7fd fa38 	bl	8004f34 <HAL_GetTick>
 8007ac4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007ac6:	e008      	b.n	8007ada <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8007ac8:	f7fd fa34 	bl	8004f34 <HAL_GetTick>
 8007acc:	4602      	mov	r2, r0
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	1ad3      	subs	r3, r2, r3
 8007ad2:	2b02      	cmp	r3, #2
 8007ad4:	d901      	bls.n	8007ada <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8007ad6:	2303      	movs	r3, #3
 8007ad8:	e314      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8007ada:	4b20      	ldr	r3, [pc, #128]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f003 0302 	and.w	r3, r3, #2
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d1f0      	bne.n	8007ac8 <HAL_RCC_OscConfig+0x1dc>
 8007ae6:	e000      	b.n	8007aea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007ae8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f003 0301 	and.w	r3, r3, #1
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d073      	beq.n	8007bde <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	2b08      	cmp	r3, #8
 8007afa:	d005      	beq.n	8007b08 <HAL_RCC_OscConfig+0x21c>
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	2b0c      	cmp	r3, #12
 8007b00:	d10e      	bne.n	8007b20 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2b03      	cmp	r3, #3
 8007b06:	d10b      	bne.n	8007b20 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b08:	4b14      	ldr	r3, [pc, #80]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d063      	beq.n	8007bdc <HAL_RCC_OscConfig+0x2f0>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	685b      	ldr	r3, [r3, #4]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d15f      	bne.n	8007bdc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e2f1      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	685b      	ldr	r3, [r3, #4]
 8007b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b28:	d106      	bne.n	8007b38 <HAL_RCC_OscConfig+0x24c>
 8007b2a:	4b0c      	ldr	r3, [pc, #48]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a0b      	ldr	r2, [pc, #44]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b34:	6013      	str	r3, [r2, #0]
 8007b36:	e025      	b.n	8007b84 <HAL_RCC_OscConfig+0x298>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007b40:	d114      	bne.n	8007b6c <HAL_RCC_OscConfig+0x280>
 8007b42:	4b06      	ldr	r3, [pc, #24]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4a05      	ldr	r2, [pc, #20]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007b4c:	6013      	str	r3, [r2, #0]
 8007b4e:	4b03      	ldr	r3, [pc, #12]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a02      	ldr	r2, [pc, #8]	@ (8007b5c <HAL_RCC_OscConfig+0x270>)
 8007b54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b58:	6013      	str	r3, [r2, #0]
 8007b5a:	e013      	b.n	8007b84 <HAL_RCC_OscConfig+0x298>
 8007b5c:	40021000 	.word	0x40021000
 8007b60:	0800ac38 	.word	0x0800ac38
 8007b64:	20000000 	.word	0x20000000
 8007b68:	20000004 	.word	0x20000004
 8007b6c:	4ba0      	ldr	r3, [pc, #640]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a9f      	ldr	r2, [pc, #636]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b76:	6013      	str	r3, [r2, #0]
 8007b78:	4b9d      	ldr	r3, [pc, #628]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a9c      	ldr	r2, [pc, #624]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007b7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007b82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	685b      	ldr	r3, [r3, #4]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d013      	beq.n	8007bb4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b8c:	f7fd f9d2 	bl	8004f34 <HAL_GetTick>
 8007b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007b92:	e008      	b.n	8007ba6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007b94:	f7fd f9ce 	bl	8004f34 <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	693b      	ldr	r3, [r7, #16]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	2b64      	cmp	r3, #100	@ 0x64
 8007ba0:	d901      	bls.n	8007ba6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8007ba2:	2303      	movs	r3, #3
 8007ba4:	e2ae      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007ba6:	4b92      	ldr	r3, [pc, #584]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d0f0      	beq.n	8007b94 <HAL_RCC_OscConfig+0x2a8>
 8007bb2:	e014      	b.n	8007bde <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bb4:	f7fd f9be 	bl	8004f34 <HAL_GetTick>
 8007bb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007bba:	e008      	b.n	8007bce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007bbc:	f7fd f9ba 	bl	8004f34 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b64      	cmp	r3, #100	@ 0x64
 8007bc8:	d901      	bls.n	8007bce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e29a      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8007bce:	4b88      	ldr	r3, [pc, #544]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d1f0      	bne.n	8007bbc <HAL_RCC_OscConfig+0x2d0>
 8007bda:	e000      	b.n	8007bde <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007bdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f003 0302 	and.w	r3, r3, #2
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d060      	beq.n	8007cac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8007bea:	69bb      	ldr	r3, [r7, #24]
 8007bec:	2b04      	cmp	r3, #4
 8007bee:	d005      	beq.n	8007bfc <HAL_RCC_OscConfig+0x310>
 8007bf0:	69bb      	ldr	r3, [r7, #24]
 8007bf2:	2b0c      	cmp	r3, #12
 8007bf4:	d119      	bne.n	8007c2a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	2b02      	cmp	r3, #2
 8007bfa:	d116      	bne.n	8007c2a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007bfc:	4b7c      	ldr	r3, [pc, #496]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d005      	beq.n	8007c14 <HAL_RCC_OscConfig+0x328>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	68db      	ldr	r3, [r3, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d101      	bne.n	8007c14 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e277      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c14:	4b76      	ldr	r3, [pc, #472]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c16:	685b      	ldr	r3, [r3, #4]
 8007c18:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	691b      	ldr	r3, [r3, #16]
 8007c20:	061b      	lsls	r3, r3, #24
 8007c22:	4973      	ldr	r1, [pc, #460]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c24:	4313      	orrs	r3, r2
 8007c26:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007c28:	e040      	b.n	8007cac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	68db      	ldr	r3, [r3, #12]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d023      	beq.n	8007c7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007c32:	4b6f      	ldr	r3, [pc, #444]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	4a6e      	ldr	r2, [pc, #440]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c3e:	f7fd f979 	bl	8004f34 <HAL_GetTick>
 8007c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c44:	e008      	b.n	8007c58 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c46:	f7fd f975 	bl	8004f34 <HAL_GetTick>
 8007c4a:	4602      	mov	r2, r0
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	1ad3      	subs	r3, r2, r3
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d901      	bls.n	8007c58 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007c54:	2303      	movs	r3, #3
 8007c56:	e255      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007c58:	4b65      	ldr	r3, [pc, #404]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d0f0      	beq.n	8007c46 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007c64:	4b62      	ldr	r3, [pc, #392]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	691b      	ldr	r3, [r3, #16]
 8007c70:	061b      	lsls	r3, r3, #24
 8007c72:	495f      	ldr	r1, [pc, #380]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	604b      	str	r3, [r1, #4]
 8007c78:	e018      	b.n	8007cac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007c7a:	4b5d      	ldr	r3, [pc, #372]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a5c      	ldr	r2, [pc, #368]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007c80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007c86:	f7fd f955 	bl	8004f34 <HAL_GetTick>
 8007c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007c8c:	e008      	b.n	8007ca0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007c8e:	f7fd f951 	bl	8004f34 <HAL_GetTick>
 8007c92:	4602      	mov	r2, r0
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	1ad3      	subs	r3, r2, r3
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d901      	bls.n	8007ca0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007c9c:	2303      	movs	r3, #3
 8007c9e:	e231      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007ca0:	4b53      	ldr	r3, [pc, #332]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d1f0      	bne.n	8007c8e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f003 0308 	and.w	r3, r3, #8
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d03c      	beq.n	8007d32 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	695b      	ldr	r3, [r3, #20]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d01c      	beq.n	8007cfa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007cc0:	4b4b      	ldr	r3, [pc, #300]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cc6:	4a4a      	ldr	r2, [pc, #296]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cc8:	f043 0301 	orr.w	r3, r3, #1
 8007ccc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007cd0:	f7fd f930 	bl	8004f34 <HAL_GetTick>
 8007cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007cd6:	e008      	b.n	8007cea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007cd8:	f7fd f92c 	bl	8004f34 <HAL_GetTick>
 8007cdc:	4602      	mov	r2, r0
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	1ad3      	subs	r3, r2, r3
 8007ce2:	2b02      	cmp	r3, #2
 8007ce4:	d901      	bls.n	8007cea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8007ce6:	2303      	movs	r3, #3
 8007ce8:	e20c      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007cea:	4b41      	ldr	r3, [pc, #260]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007cf0:	f003 0302 	and.w	r3, r3, #2
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d0ef      	beq.n	8007cd8 <HAL_RCC_OscConfig+0x3ec>
 8007cf8:	e01b      	b.n	8007d32 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007cfa:	4b3d      	ldr	r3, [pc, #244]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007cfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d00:	4a3b      	ldr	r2, [pc, #236]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d02:	f023 0301 	bic.w	r3, r3, #1
 8007d06:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d0a:	f7fd f913 	bl	8004f34 <HAL_GetTick>
 8007d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d10:	e008      	b.n	8007d24 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007d12:	f7fd f90f 	bl	8004f34 <HAL_GetTick>
 8007d16:	4602      	mov	r2, r0
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	1ad3      	subs	r3, r2, r3
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d901      	bls.n	8007d24 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007d20:	2303      	movs	r3, #3
 8007d22:	e1ef      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007d24:	4b32      	ldr	r3, [pc, #200]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d2a:	f003 0302 	and.w	r3, r3, #2
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d1ef      	bne.n	8007d12 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f003 0304 	and.w	r3, r3, #4
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 80a6 	beq.w	8007e8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007d40:	2300      	movs	r3, #0
 8007d42:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007d44:	4b2a      	ldr	r3, [pc, #168]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10d      	bne.n	8007d6c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007d50:	4b27      	ldr	r3, [pc, #156]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d54:	4a26      	ldr	r2, [pc, #152]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d5c:	4b24      	ldr	r3, [pc, #144]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007d64:	60bb      	str	r3, [r7, #8]
 8007d66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007d68:	2301      	movs	r3, #1
 8007d6a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d6c:	4b21      	ldr	r3, [pc, #132]	@ (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d118      	bne.n	8007daa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007d78:	4b1e      	ldr	r3, [pc, #120]	@ (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007d7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007d82:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007d84:	f7fd f8d6 	bl	8004f34 <HAL_GetTick>
 8007d88:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d8a:	e008      	b.n	8007d9e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007d8c:	f7fd f8d2 	bl	8004f34 <HAL_GetTick>
 8007d90:	4602      	mov	r2, r0
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	1ad3      	subs	r3, r2, r3
 8007d96:	2b02      	cmp	r3, #2
 8007d98:	d901      	bls.n	8007d9e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007d9a:	2303      	movs	r3, #3
 8007d9c:	e1b2      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007d9e:	4b15      	ldr	r3, [pc, #84]	@ (8007df4 <HAL_RCC_OscConfig+0x508>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d0f0      	beq.n	8007d8c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	689b      	ldr	r3, [r3, #8]
 8007dae:	2b01      	cmp	r3, #1
 8007db0:	d108      	bne.n	8007dc4 <HAL_RCC_OscConfig+0x4d8>
 8007db2:	4b0f      	ldr	r3, [pc, #60]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007db4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007db8:	4a0d      	ldr	r2, [pc, #52]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dba:	f043 0301 	orr.w	r3, r3, #1
 8007dbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007dc2:	e029      	b.n	8007e18 <HAL_RCC_OscConfig+0x52c>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	2b05      	cmp	r3, #5
 8007dca:	d115      	bne.n	8007df8 <HAL_RCC_OscConfig+0x50c>
 8007dcc:	4b08      	ldr	r3, [pc, #32]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dd2:	4a07      	ldr	r2, [pc, #28]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dd4:	f043 0304 	orr.w	r3, r3, #4
 8007dd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007ddc:	4b04      	ldr	r3, [pc, #16]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007de2:	4a03      	ldr	r2, [pc, #12]	@ (8007df0 <HAL_RCC_OscConfig+0x504>)
 8007de4:	f043 0301 	orr.w	r3, r3, #1
 8007de8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007dec:	e014      	b.n	8007e18 <HAL_RCC_OscConfig+0x52c>
 8007dee:	bf00      	nop
 8007df0:	40021000 	.word	0x40021000
 8007df4:	40007000 	.word	0x40007000
 8007df8:	4b9a      	ldr	r3, [pc, #616]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dfe:	4a99      	ldr	r2, [pc, #612]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e00:	f023 0301 	bic.w	r3, r3, #1
 8007e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8007e08:	4b96      	ldr	r3, [pc, #600]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e0e:	4a95      	ldr	r2, [pc, #596]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e10:	f023 0304 	bic.w	r3, r3, #4
 8007e14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d016      	beq.n	8007e4e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e20:	f7fd f888 	bl	8004f34 <HAL_GetTick>
 8007e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e26:	e00a      	b.n	8007e3e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e28:	f7fd f884 	bl	8004f34 <HAL_GetTick>
 8007e2c:	4602      	mov	r2, r0
 8007e2e:	693b      	ldr	r3, [r7, #16]
 8007e30:	1ad3      	subs	r3, r2, r3
 8007e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d901      	bls.n	8007e3e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8007e3a:	2303      	movs	r3, #3
 8007e3c:	e162      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007e3e:	4b89      	ldr	r3, [pc, #548]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e44:	f003 0302 	and.w	r3, r3, #2
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d0ed      	beq.n	8007e28 <HAL_RCC_OscConfig+0x53c>
 8007e4c:	e015      	b.n	8007e7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e4e:	f7fd f871 	bl	8004f34 <HAL_GetTick>
 8007e52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e54:	e00a      	b.n	8007e6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e56:	f7fd f86d 	bl	8004f34 <HAL_GetTick>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	693b      	ldr	r3, [r7, #16]
 8007e5e:	1ad3      	subs	r3, r2, r3
 8007e60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d901      	bls.n	8007e6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e14b      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007e6c:	4b7d      	ldr	r3, [pc, #500]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e72:	f003 0302 	and.w	r3, r3, #2
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1ed      	bne.n	8007e56 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007e7a:	7ffb      	ldrb	r3, [r7, #31]
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d105      	bne.n	8007e8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007e80:	4b78      	ldr	r3, [pc, #480]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e84:	4a77      	ldr	r2, [pc, #476]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007e86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007e8a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f003 0320 	and.w	r3, r3, #32
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d03c      	beq.n	8007f12 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d01c      	beq.n	8007eda <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007ea0:	4b70      	ldr	r3, [pc, #448]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ea2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ea6:	4a6f      	ldr	r2, [pc, #444]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ea8:	f043 0301 	orr.w	r3, r3, #1
 8007eac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eb0:	f7fd f840 	bl	8004f34 <HAL_GetTick>
 8007eb4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007eb6:	e008      	b.n	8007eca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007eb8:	f7fd f83c 	bl	8004f34 <HAL_GetTick>
 8007ebc:	4602      	mov	r2, r0
 8007ebe:	693b      	ldr	r3, [r7, #16]
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	2b02      	cmp	r3, #2
 8007ec4:	d901      	bls.n	8007eca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e11c      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8007eca:	4b66      	ldr	r3, [pc, #408]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ecc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d0ef      	beq.n	8007eb8 <HAL_RCC_OscConfig+0x5cc>
 8007ed8:	e01b      	b.n	8007f12 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007eda:	4b62      	ldr	r3, [pc, #392]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007edc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007ee0:	4a60      	ldr	r2, [pc, #384]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007ee2:	f023 0301 	bic.w	r3, r3, #1
 8007ee6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eea:	f7fd f823 	bl	8004f34 <HAL_GetTick>
 8007eee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007ef0:	e008      	b.n	8007f04 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007ef2:	f7fd f81f 	bl	8004f34 <HAL_GetTick>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	693b      	ldr	r3, [r7, #16]
 8007efa:	1ad3      	subs	r3, r2, r3
 8007efc:	2b02      	cmp	r3, #2
 8007efe:	d901      	bls.n	8007f04 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8007f00:	2303      	movs	r3, #3
 8007f02:	e0ff      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8007f04:	4b57      	ldr	r3, [pc, #348]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007f06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007f0a:	f003 0302 	and.w	r3, r3, #2
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d1ef      	bne.n	8007ef2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	f000 80f3 	beq.w	8008102 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f20:	2b02      	cmp	r3, #2
 8007f22:	f040 80c9 	bne.w	80080b8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8007f26:	4b4f      	ldr	r3, [pc, #316]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007f28:	68db      	ldr	r3, [r3, #12]
 8007f2a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f003 0203 	and.w	r2, r3, #3
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d12c      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f44:	3b01      	subs	r3, #1
 8007f46:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007f48:	429a      	cmp	r2, r3
 8007f4a:	d123      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f56:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007f58:	429a      	cmp	r2, r3
 8007f5a:	d11b      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f66:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d113      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f76:	085b      	lsrs	r3, r3, #1
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007f7c:	429a      	cmp	r2, r3
 8007f7e:	d109      	bne.n	8007f94 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f8a:	085b      	lsrs	r3, r3, #1
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d06b      	beq.n	800806c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	2b0c      	cmp	r3, #12
 8007f98:	d062      	beq.n	8008060 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007f9a:	4b32      	ldr	r3, [pc, #200]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d001      	beq.n	8007faa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e0ac      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8007faa:	4b2e      	ldr	r3, [pc, #184]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a2d      	ldr	r2, [pc, #180]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fb0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007fb4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007fb6:	f7fc ffbd 	bl	8004f34 <HAL_GetTick>
 8007fba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fbc:	e008      	b.n	8007fd0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007fbe:	f7fc ffb9 	bl	8004f34 <HAL_GetTick>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	693b      	ldr	r3, [r7, #16]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	2b02      	cmp	r3, #2
 8007fca:	d901      	bls.n	8007fd0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e099      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007fd0:	4b24      	ldr	r3, [pc, #144]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1f0      	bne.n	8007fbe <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007fdc:	4b21      	ldr	r3, [pc, #132]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8007fde:	68da      	ldr	r2, [r3, #12]
 8007fe0:	4b21      	ldr	r3, [pc, #132]	@ (8008068 <HAL_RCC_OscConfig+0x77c>)
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	687a      	ldr	r2, [r7, #4]
 8007fe6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8007fe8:	687a      	ldr	r2, [r7, #4]
 8007fea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007fec:	3a01      	subs	r2, #1
 8007fee:	0112      	lsls	r2, r2, #4
 8007ff0:	4311      	orrs	r1, r2
 8007ff2:	687a      	ldr	r2, [r7, #4]
 8007ff4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007ff6:	0212      	lsls	r2, r2, #8
 8007ff8:	4311      	orrs	r1, r2
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007ffe:	0852      	lsrs	r2, r2, #1
 8008000:	3a01      	subs	r2, #1
 8008002:	0552      	lsls	r2, r2, #21
 8008004:	4311      	orrs	r1, r2
 8008006:	687a      	ldr	r2, [r7, #4]
 8008008:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800800a:	0852      	lsrs	r2, r2, #1
 800800c:	3a01      	subs	r2, #1
 800800e:	0652      	lsls	r2, r2, #25
 8008010:	4311      	orrs	r1, r2
 8008012:	687a      	ldr	r2, [r7, #4]
 8008014:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008016:	06d2      	lsls	r2, r2, #27
 8008018:	430a      	orrs	r2, r1
 800801a:	4912      	ldr	r1, [pc, #72]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 800801c:	4313      	orrs	r3, r2
 800801e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008020:	4b10      	ldr	r3, [pc, #64]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a0f      	ldr	r2, [pc, #60]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8008026:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800802a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800802c:	4b0d      	ldr	r3, [pc, #52]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 800802e:	68db      	ldr	r3, [r3, #12]
 8008030:	4a0c      	ldr	r2, [pc, #48]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8008032:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008036:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008038:	f7fc ff7c 	bl	8004f34 <HAL_GetTick>
 800803c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800803e:	e008      	b.n	8008052 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008040:	f7fc ff78 	bl	8004f34 <HAL_GetTick>
 8008044:	4602      	mov	r2, r0
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	1ad3      	subs	r3, r2, r3
 800804a:	2b02      	cmp	r3, #2
 800804c:	d901      	bls.n	8008052 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800804e:	2303      	movs	r3, #3
 8008050:	e058      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008052:	4b04      	ldr	r3, [pc, #16]	@ (8008064 <HAL_RCC_OscConfig+0x778>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800805a:	2b00      	cmp	r3, #0
 800805c:	d0f0      	beq.n	8008040 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800805e:	e050      	b.n	8008102 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	e04f      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
 8008064:	40021000 	.word	0x40021000
 8008068:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800806c:	4b27      	ldr	r3, [pc, #156]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008074:	2b00      	cmp	r3, #0
 8008076:	d144      	bne.n	8008102 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008078:	4b24      	ldr	r3, [pc, #144]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a23      	ldr	r2, [pc, #140]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 800807e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008082:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008084:	4b21      	ldr	r3, [pc, #132]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	4a20      	ldr	r2, [pc, #128]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 800808a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800808e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008090:	f7fc ff50 	bl	8004f34 <HAL_GetTick>
 8008094:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008096:	e008      	b.n	80080aa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008098:	f7fc ff4c 	bl	8004f34 <HAL_GetTick>
 800809c:	4602      	mov	r2, r0
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	1ad3      	subs	r3, r2, r3
 80080a2:	2b02      	cmp	r3, #2
 80080a4:	d901      	bls.n	80080aa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80080a6:	2303      	movs	r3, #3
 80080a8:	e02c      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80080aa:	4b18      	ldr	r3, [pc, #96]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d0f0      	beq.n	8008098 <HAL_RCC_OscConfig+0x7ac>
 80080b6:	e024      	b.n	8008102 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	2b0c      	cmp	r3, #12
 80080bc:	d01f      	beq.n	80080fe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080be:	4b13      	ldr	r3, [pc, #76]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a12      	ldr	r2, [pc, #72]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 80080c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080ca:	f7fc ff33 	bl	8004f34 <HAL_GetTick>
 80080ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080d0:	e008      	b.n	80080e4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80080d2:	f7fc ff2f 	bl	8004f34 <HAL_GetTick>
 80080d6:	4602      	mov	r2, r0
 80080d8:	693b      	ldr	r3, [r7, #16]
 80080da:	1ad3      	subs	r3, r2, r3
 80080dc:	2b02      	cmp	r3, #2
 80080de:	d901      	bls.n	80080e4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80080e0:	2303      	movs	r3, #3
 80080e2:	e00f      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80080e4:	4b09      	ldr	r3, [pc, #36]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d1f0      	bne.n	80080d2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80080f0:	4b06      	ldr	r3, [pc, #24]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 80080f2:	68da      	ldr	r2, [r3, #12]
 80080f4:	4905      	ldr	r1, [pc, #20]	@ (800810c <HAL_RCC_OscConfig+0x820>)
 80080f6:	4b06      	ldr	r3, [pc, #24]	@ (8008110 <HAL_RCC_OscConfig+0x824>)
 80080f8:	4013      	ands	r3, r2
 80080fa:	60cb      	str	r3, [r1, #12]
 80080fc:	e001      	b.n	8008102 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e000      	b.n	8008104 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3720      	adds	r7, #32
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}
 800810c:	40021000 	.word	0x40021000
 8008110:	feeefffc 	.word	0xfeeefffc

08008114 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b084      	sub	sp, #16
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]
 800811c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d101      	bne.n	8008128 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008124:	2301      	movs	r3, #1
 8008126:	e0e7      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008128:	4b75      	ldr	r3, [pc, #468]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 0307 	and.w	r3, r3, #7
 8008130:	683a      	ldr	r2, [r7, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d910      	bls.n	8008158 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008136:	4b72      	ldr	r3, [pc, #456]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f023 0207 	bic.w	r2, r3, #7
 800813e:	4970      	ldr	r1, [pc, #448]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	4313      	orrs	r3, r2
 8008144:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008146:	4b6e      	ldr	r3, [pc, #440]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f003 0307 	and.w	r3, r3, #7
 800814e:	683a      	ldr	r2, [r7, #0]
 8008150:	429a      	cmp	r2, r3
 8008152:	d001      	beq.n	8008158 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008154:	2301      	movs	r3, #1
 8008156:	e0cf      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f003 0302 	and.w	r3, r3, #2
 8008160:	2b00      	cmp	r3, #0
 8008162:	d010      	beq.n	8008186 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	689a      	ldr	r2, [r3, #8]
 8008168:	4b66      	ldr	r3, [pc, #408]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800816a:	689b      	ldr	r3, [r3, #8]
 800816c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008170:	429a      	cmp	r2, r3
 8008172:	d908      	bls.n	8008186 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008174:	4b63      	ldr	r3, [pc, #396]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	4960      	ldr	r1, [pc, #384]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008182:	4313      	orrs	r3, r2
 8008184:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d04c      	beq.n	800822c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	2b03      	cmp	r3, #3
 8008198:	d107      	bne.n	80081aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800819a:	4b5a      	ldr	r3, [pc, #360]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d121      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	e0a6      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	2b02      	cmp	r3, #2
 80081b0:	d107      	bne.n	80081c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081b2:	4b54      	ldr	r3, [pc, #336]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d115      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081be:	2301      	movs	r3, #1
 80081c0:	e09a      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	685b      	ldr	r3, [r3, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d107      	bne.n	80081da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80081ca:	4b4e      	ldr	r3, [pc, #312]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 0302 	and.w	r3, r3, #2
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d109      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e08e      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80081da:	4b4a      	ldr	r3, [pc, #296]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d101      	bne.n	80081ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e086      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80081ea:	4b46      	ldr	r3, [pc, #280]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f023 0203 	bic.w	r2, r3, #3
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	4943      	ldr	r1, [pc, #268]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80081f8:	4313      	orrs	r3, r2
 80081fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081fc:	f7fc fe9a 	bl	8004f34 <HAL_GetTick>
 8008200:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008202:	e00a      	b.n	800821a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008204:	f7fc fe96 	bl	8004f34 <HAL_GetTick>
 8008208:	4602      	mov	r2, r0
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	1ad3      	subs	r3, r2, r3
 800820e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008212:	4293      	cmp	r3, r2
 8008214:	d901      	bls.n	800821a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	e06e      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800821a:	4b3a      	ldr	r3, [pc, #232]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	f003 020c 	and.w	r2, r3, #12
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	685b      	ldr	r3, [r3, #4]
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	429a      	cmp	r2, r3
 800822a:	d1eb      	bne.n	8008204 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f003 0302 	and.w	r3, r3, #2
 8008234:	2b00      	cmp	r3, #0
 8008236:	d010      	beq.n	800825a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689a      	ldr	r2, [r3, #8]
 800823c:	4b31      	ldr	r3, [pc, #196]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008244:	429a      	cmp	r2, r3
 8008246:	d208      	bcs.n	800825a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008248:	4b2e      	ldr	r3, [pc, #184]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 800824a:	689b      	ldr	r3, [r3, #8]
 800824c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	492b      	ldr	r1, [pc, #172]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008256:	4313      	orrs	r3, r2
 8008258:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800825a:	4b29      	ldr	r3, [pc, #164]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f003 0307 	and.w	r3, r3, #7
 8008262:	683a      	ldr	r2, [r7, #0]
 8008264:	429a      	cmp	r2, r3
 8008266:	d210      	bcs.n	800828a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008268:	4b25      	ldr	r3, [pc, #148]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f023 0207 	bic.w	r2, r3, #7
 8008270:	4923      	ldr	r1, [pc, #140]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	4313      	orrs	r3, r2
 8008276:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008278:	4b21      	ldr	r3, [pc, #132]	@ (8008300 <HAL_RCC_ClockConfig+0x1ec>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f003 0307 	and.w	r3, r3, #7
 8008280:	683a      	ldr	r2, [r7, #0]
 8008282:	429a      	cmp	r2, r3
 8008284:	d001      	beq.n	800828a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008286:	2301      	movs	r3, #1
 8008288:	e036      	b.n	80082f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f003 0304 	and.w	r3, r3, #4
 8008292:	2b00      	cmp	r3, #0
 8008294:	d008      	beq.n	80082a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008296:	4b1b      	ldr	r3, [pc, #108]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	68db      	ldr	r3, [r3, #12]
 80082a2:	4918      	ldr	r1, [pc, #96]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082a4:	4313      	orrs	r3, r2
 80082a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f003 0308 	and.w	r3, r3, #8
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d009      	beq.n	80082c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80082b4:	4b13      	ldr	r3, [pc, #76]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	00db      	lsls	r3, r3, #3
 80082c2:	4910      	ldr	r1, [pc, #64]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082c4:	4313      	orrs	r3, r2
 80082c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80082c8:	f000 f824 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 80082cc:	4602      	mov	r2, r0
 80082ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008304 <HAL_RCC_ClockConfig+0x1f0>)
 80082d0:	689b      	ldr	r3, [r3, #8]
 80082d2:	091b      	lsrs	r3, r3, #4
 80082d4:	f003 030f 	and.w	r3, r3, #15
 80082d8:	490b      	ldr	r1, [pc, #44]	@ (8008308 <HAL_RCC_ClockConfig+0x1f4>)
 80082da:	5ccb      	ldrb	r3, [r1, r3]
 80082dc:	f003 031f 	and.w	r3, r3, #31
 80082e0:	fa22 f303 	lsr.w	r3, r2, r3
 80082e4:	4a09      	ldr	r2, [pc, #36]	@ (800830c <HAL_RCC_ClockConfig+0x1f8>)
 80082e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80082e8:	4b09      	ldr	r3, [pc, #36]	@ (8008310 <HAL_RCC_ClockConfig+0x1fc>)
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4618      	mov	r0, r3
 80082ee:	f7fc fdd1 	bl	8004e94 <HAL_InitTick>
 80082f2:	4603      	mov	r3, r0
 80082f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80082f6:	7afb      	ldrb	r3, [r7, #11]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}
 8008300:	40022000 	.word	0x40022000
 8008304:	40021000 	.word	0x40021000
 8008308:	0800ac38 	.word	0x0800ac38
 800830c:	20000000 	.word	0x20000000
 8008310:	20000004 	.word	0x20000004

08008314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008314:	b480      	push	{r7}
 8008316:	b089      	sub	sp, #36	@ 0x24
 8008318:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800831a:	2300      	movs	r3, #0
 800831c:	61fb      	str	r3, [r7, #28]
 800831e:	2300      	movs	r3, #0
 8008320:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008322:	4b3e      	ldr	r3, [pc, #248]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f003 030c 	and.w	r3, r3, #12
 800832a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800832c:	4b3b      	ldr	r3, [pc, #236]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 800832e:	68db      	ldr	r3, [r3, #12]
 8008330:	f003 0303 	and.w	r3, r3, #3
 8008334:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008336:	693b      	ldr	r3, [r7, #16]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d005      	beq.n	8008348 <HAL_RCC_GetSysClockFreq+0x34>
 800833c:	693b      	ldr	r3, [r7, #16]
 800833e:	2b0c      	cmp	r3, #12
 8008340:	d121      	bne.n	8008386 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2b01      	cmp	r3, #1
 8008346:	d11e      	bne.n	8008386 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008348:	4b34      	ldr	r3, [pc, #208]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0308 	and.w	r3, r3, #8
 8008350:	2b00      	cmp	r3, #0
 8008352:	d107      	bne.n	8008364 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008354:	4b31      	ldr	r3, [pc, #196]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 8008356:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800835a:	0a1b      	lsrs	r3, r3, #8
 800835c:	f003 030f 	and.w	r3, r3, #15
 8008360:	61fb      	str	r3, [r7, #28]
 8008362:	e005      	b.n	8008370 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008364:	4b2d      	ldr	r3, [pc, #180]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	091b      	lsrs	r3, r3, #4
 800836a:	f003 030f 	and.w	r3, r3, #15
 800836e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008370:	4a2b      	ldr	r2, [pc, #172]	@ (8008420 <HAL_RCC_GetSysClockFreq+0x10c>)
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008378:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d10d      	bne.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008384:	e00a      	b.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008386:	693b      	ldr	r3, [r7, #16]
 8008388:	2b04      	cmp	r3, #4
 800838a:	d102      	bne.n	8008392 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800838c:	4b25      	ldr	r3, [pc, #148]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x110>)
 800838e:	61bb      	str	r3, [r7, #24]
 8008390:	e004      	b.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008392:	693b      	ldr	r3, [r7, #16]
 8008394:	2b08      	cmp	r3, #8
 8008396:	d101      	bne.n	800839c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008398:	4b23      	ldr	r3, [pc, #140]	@ (8008428 <HAL_RCC_GetSysClockFreq+0x114>)
 800839a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	2b0c      	cmp	r3, #12
 80083a0:	d134      	bne.n	800840c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80083a2:	4b1e      	ldr	r3, [pc, #120]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	f003 0303 	and.w	r3, r3, #3
 80083aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d003      	beq.n	80083ba <HAL_RCC_GetSysClockFreq+0xa6>
 80083b2:	68bb      	ldr	r3, [r7, #8]
 80083b4:	2b03      	cmp	r3, #3
 80083b6:	d003      	beq.n	80083c0 <HAL_RCC_GetSysClockFreq+0xac>
 80083b8:	e005      	b.n	80083c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80083ba:	4b1a      	ldr	r3, [pc, #104]	@ (8008424 <HAL_RCC_GetSysClockFreq+0x110>)
 80083bc:	617b      	str	r3, [r7, #20]
      break;
 80083be:	e005      	b.n	80083cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80083c0:	4b19      	ldr	r3, [pc, #100]	@ (8008428 <HAL_RCC_GetSysClockFreq+0x114>)
 80083c2:	617b      	str	r3, [r7, #20]
      break;
 80083c4:	e002      	b.n	80083cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	617b      	str	r3, [r7, #20]
      break;
 80083ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80083cc:	4b13      	ldr	r3, [pc, #76]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	091b      	lsrs	r3, r3, #4
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	3301      	adds	r3, #1
 80083d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80083da:	4b10      	ldr	r3, [pc, #64]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	0a1b      	lsrs	r3, r3, #8
 80083e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083e4:	697a      	ldr	r2, [r7, #20]
 80083e6:	fb03 f202 	mul.w	r2, r3, r2
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80083f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80083f2:	4b0a      	ldr	r3, [pc, #40]	@ (800841c <HAL_RCC_GetSysClockFreq+0x108>)
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	0e5b      	lsrs	r3, r3, #25
 80083f8:	f003 0303 	and.w	r3, r3, #3
 80083fc:	3301      	adds	r3, #1
 80083fe:	005b      	lsls	r3, r3, #1
 8008400:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008402:	697a      	ldr	r2, [r7, #20]
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	fbb2 f3f3 	udiv	r3, r2, r3
 800840a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800840c:	69bb      	ldr	r3, [r7, #24]
}
 800840e:	4618      	mov	r0, r3
 8008410:	3724      	adds	r7, #36	@ 0x24
 8008412:	46bd      	mov	sp, r7
 8008414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	40021000 	.word	0x40021000
 8008420:	0800ac50 	.word	0x0800ac50
 8008424:	00f42400 	.word	0x00f42400
 8008428:	007a1200 	.word	0x007a1200

0800842c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800842c:	b480      	push	{r7}
 800842e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008430:	4b03      	ldr	r3, [pc, #12]	@ (8008440 <HAL_RCC_GetHCLKFreq+0x14>)
 8008432:	681b      	ldr	r3, [r3, #0]
}
 8008434:	4618      	mov	r0, r3
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr
 800843e:	bf00      	nop
 8008440:	20000000 	.word	0x20000000

08008444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008444:	b580      	push	{r7, lr}
 8008446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008448:	f7ff fff0 	bl	800842c <HAL_RCC_GetHCLKFreq>
 800844c:	4602      	mov	r2, r0
 800844e:	4b06      	ldr	r3, [pc, #24]	@ (8008468 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008450:	689b      	ldr	r3, [r3, #8]
 8008452:	0a1b      	lsrs	r3, r3, #8
 8008454:	f003 0307 	and.w	r3, r3, #7
 8008458:	4904      	ldr	r1, [pc, #16]	@ (800846c <HAL_RCC_GetPCLK1Freq+0x28>)
 800845a:	5ccb      	ldrb	r3, [r1, r3]
 800845c:	f003 031f 	and.w	r3, r3, #31
 8008460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008464:	4618      	mov	r0, r3
 8008466:	bd80      	pop	{r7, pc}
 8008468:	40021000 	.word	0x40021000
 800846c:	0800ac48 	.word	0x0800ac48

08008470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008474:	f7ff ffda 	bl	800842c <HAL_RCC_GetHCLKFreq>
 8008478:	4602      	mov	r2, r0
 800847a:	4b06      	ldr	r3, [pc, #24]	@ (8008494 <HAL_RCC_GetPCLK2Freq+0x24>)
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	0adb      	lsrs	r3, r3, #11
 8008480:	f003 0307 	and.w	r3, r3, #7
 8008484:	4904      	ldr	r1, [pc, #16]	@ (8008498 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008486:	5ccb      	ldrb	r3, [r1, r3]
 8008488:	f003 031f 	and.w	r3, r3, #31
 800848c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008490:	4618      	mov	r0, r3
 8008492:	bd80      	pop	{r7, pc}
 8008494:	40021000 	.word	0x40021000
 8008498:	0800ac48 	.word	0x0800ac48

0800849c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b086      	sub	sp, #24
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80084a4:	2300      	movs	r3, #0
 80084a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80084a8:	4b2a      	ldr	r3, [pc, #168]	@ (8008554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d003      	beq.n	80084bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80084b4:	f7ff f9b6 	bl	8007824 <HAL_PWREx_GetVoltageRange>
 80084b8:	6178      	str	r0, [r7, #20]
 80084ba:	e014      	b.n	80084e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80084bc:	4b25      	ldr	r3, [pc, #148]	@ (8008554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084c0:	4a24      	ldr	r2, [pc, #144]	@ (8008554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80084c8:	4b22      	ldr	r3, [pc, #136]	@ (8008554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084d0:	60fb      	str	r3, [r7, #12]
 80084d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80084d4:	f7ff f9a6 	bl	8007824 <HAL_PWREx_GetVoltageRange>
 80084d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80084da:	4b1e      	ldr	r3, [pc, #120]	@ (8008554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084de:	4a1d      	ldr	r2, [pc, #116]	@ (8008554 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80084e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80084ec:	d10b      	bne.n	8008506 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2b80      	cmp	r3, #128	@ 0x80
 80084f2:	d919      	bls.n	8008528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80084f8:	d902      	bls.n	8008500 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80084fa:	2302      	movs	r3, #2
 80084fc:	613b      	str	r3, [r7, #16]
 80084fe:	e013      	b.n	8008528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008500:	2301      	movs	r3, #1
 8008502:	613b      	str	r3, [r7, #16]
 8008504:	e010      	b.n	8008528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2b80      	cmp	r3, #128	@ 0x80
 800850a:	d902      	bls.n	8008512 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800850c:	2303      	movs	r3, #3
 800850e:	613b      	str	r3, [r7, #16]
 8008510:	e00a      	b.n	8008528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2b80      	cmp	r3, #128	@ 0x80
 8008516:	d102      	bne.n	800851e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008518:	2302      	movs	r3, #2
 800851a:	613b      	str	r3, [r7, #16]
 800851c:	e004      	b.n	8008528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2b70      	cmp	r3, #112	@ 0x70
 8008522:	d101      	bne.n	8008528 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008524:	2301      	movs	r3, #1
 8008526:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008528:	4b0b      	ldr	r3, [pc, #44]	@ (8008558 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f023 0207 	bic.w	r2, r3, #7
 8008530:	4909      	ldr	r1, [pc, #36]	@ (8008558 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	4313      	orrs	r3, r2
 8008536:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008538:	4b07      	ldr	r3, [pc, #28]	@ (8008558 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0307 	and.w	r3, r3, #7
 8008540:	693a      	ldr	r2, [r7, #16]
 8008542:	429a      	cmp	r2, r3
 8008544:	d001      	beq.n	800854a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e000      	b.n	800854c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800854a:	2300      	movs	r3, #0
}
 800854c:	4618      	mov	r0, r3
 800854e:	3718      	adds	r7, #24
 8008550:	46bd      	mov	sp, r7
 8008552:	bd80      	pop	{r7, pc}
 8008554:	40021000 	.word	0x40021000
 8008558:	40022000 	.word	0x40022000

0800855c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b086      	sub	sp, #24
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008564:	2300      	movs	r3, #0
 8008566:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008568:	2300      	movs	r3, #0
 800856a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008574:	2b00      	cmp	r3, #0
 8008576:	d031      	beq.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800857c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008580:	d01a      	beq.n	80085b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8008582:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8008586:	d814      	bhi.n	80085b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008588:	2b00      	cmp	r3, #0
 800858a:	d009      	beq.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800858c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008590:	d10f      	bne.n	80085b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8008592:	4b5d      	ldr	r3, [pc, #372]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008594:	68db      	ldr	r3, [r3, #12]
 8008596:	4a5c      	ldr	r2, [pc, #368]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800859c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800859e:	e00c      	b.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	3304      	adds	r3, #4
 80085a4:	2100      	movs	r1, #0
 80085a6:	4618      	mov	r0, r3
 80085a8:	f000 f9ce 	bl	8008948 <RCCEx_PLLSAI1_Config>
 80085ac:	4603      	mov	r3, r0
 80085ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80085b0:	e003      	b.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	74fb      	strb	r3, [r7, #19]
      break;
 80085b6:	e000      	b.n	80085ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80085b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085ba:	7cfb      	ldrb	r3, [r7, #19]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d10b      	bne.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80085c0:	4b51      	ldr	r3, [pc, #324]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085c6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085ce:	494e      	ldr	r1, [pc, #312]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085d0:	4313      	orrs	r3, r2
 80085d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80085d6:	e001      	b.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085d8:	7cfb      	ldrb	r3, [r7, #19]
 80085da:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	f000 809e 	beq.w	8008726 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80085ea:	2300      	movs	r3, #0
 80085ec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80085ee:	4b46      	ldr	r3, [pc, #280]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80085f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d101      	bne.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80085fa:	2301      	movs	r3, #1
 80085fc:	e000      	b.n	8008600 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80085fe:	2300      	movs	r3, #0
 8008600:	2b00      	cmp	r3, #0
 8008602:	d00d      	beq.n	8008620 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008604:	4b40      	ldr	r3, [pc, #256]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008606:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008608:	4a3f      	ldr	r2, [pc, #252]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800860a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800860e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008610:	4b3d      	ldr	r3, [pc, #244]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008614:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008618:	60bb      	str	r3, [r7, #8]
 800861a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800861c:	2301      	movs	r3, #1
 800861e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008620:	4b3a      	ldr	r3, [pc, #232]	@ (800870c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a39      	ldr	r2, [pc, #228]	@ (800870c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8008626:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800862a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800862c:	f7fc fc82 	bl	8004f34 <HAL_GetTick>
 8008630:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008632:	e009      	b.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008634:	f7fc fc7e 	bl	8004f34 <HAL_GetTick>
 8008638:	4602      	mov	r2, r0
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	2b02      	cmp	r3, #2
 8008640:	d902      	bls.n	8008648 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	74fb      	strb	r3, [r7, #19]
        break;
 8008646:	e005      	b.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8008648:	4b30      	ldr	r3, [pc, #192]	@ (800870c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008650:	2b00      	cmp	r3, #0
 8008652:	d0ef      	beq.n	8008634 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8008654:	7cfb      	ldrb	r3, [r7, #19]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d15a      	bne.n	8008710 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800865a:	4b2b      	ldr	r3, [pc, #172]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800865c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008660:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008664:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d01e      	beq.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008670:	697a      	ldr	r2, [r7, #20]
 8008672:	429a      	cmp	r2, r3
 8008674:	d019      	beq.n	80086aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008676:	4b24      	ldr	r3, [pc, #144]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800867c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008680:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008682:	4b21      	ldr	r3, [pc, #132]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008688:	4a1f      	ldr	r2, [pc, #124]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800868a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800868e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008692:	4b1d      	ldr	r3, [pc, #116]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8008694:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008698:	4a1b      	ldr	r2, [pc, #108]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800869a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800869e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80086a2:	4a19      	ldr	r2, [pc, #100]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d016      	beq.n	80086e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086b4:	f7fc fc3e 	bl	8004f34 <HAL_GetTick>
 80086b8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80086ba:	e00b      	b.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086bc:	f7fc fc3a 	bl	8004f34 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d902      	bls.n	80086d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	74fb      	strb	r3, [r7, #19]
            break;
 80086d2:	e006      	b.n	80086e2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80086d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086da:	f003 0302 	and.w	r3, r3, #2
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d0ec      	beq.n	80086bc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80086e2:	7cfb      	ldrb	r3, [r7, #19]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d10b      	bne.n	8008700 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80086e8:	4b07      	ldr	r3, [pc, #28]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80086ee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086f6:	4904      	ldr	r1, [pc, #16]	@ (8008708 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80086f8:	4313      	orrs	r3, r2
 80086fa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80086fe:	e009      	b.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008700:	7cfb      	ldrb	r3, [r7, #19]
 8008702:	74bb      	strb	r3, [r7, #18]
 8008704:	e006      	b.n	8008714 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8008706:	bf00      	nop
 8008708:	40021000 	.word	0x40021000
 800870c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008710:	7cfb      	ldrb	r3, [r7, #19]
 8008712:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008714:	7c7b      	ldrb	r3, [r7, #17]
 8008716:	2b01      	cmp	r3, #1
 8008718:	d105      	bne.n	8008726 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800871a:	4b8a      	ldr	r3, [pc, #552]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800871c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800871e:	4a89      	ldr	r2, [pc, #548]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008720:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008724:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f003 0301 	and.w	r3, r3, #1
 800872e:	2b00      	cmp	r3, #0
 8008730:	d00a      	beq.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008732:	4b84      	ldr	r3, [pc, #528]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008734:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008738:	f023 0203 	bic.w	r2, r3, #3
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6a1b      	ldr	r3, [r3, #32]
 8008740:	4980      	ldr	r1, [pc, #512]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008742:	4313      	orrs	r3, r2
 8008744:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f003 0302 	and.w	r3, r3, #2
 8008750:	2b00      	cmp	r3, #0
 8008752:	d00a      	beq.n	800876a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008754:	4b7b      	ldr	r3, [pc, #492]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800875a:	f023 020c 	bic.w	r2, r3, #12
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008762:	4978      	ldr	r1, [pc, #480]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008764:	4313      	orrs	r3, r2
 8008766:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f003 0320 	and.w	r3, r3, #32
 8008772:	2b00      	cmp	r3, #0
 8008774:	d00a      	beq.n	800878c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008776:	4b73      	ldr	r3, [pc, #460]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800877c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008784:	496f      	ldr	r1, [pc, #444]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008786:	4313      	orrs	r3, r2
 8008788:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00a      	beq.n	80087ae <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008798:	4b6a      	ldr	r3, [pc, #424]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800879a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800879e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087a6:	4967      	ldr	r1, [pc, #412]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087a8:	4313      	orrs	r3, r2
 80087aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00a      	beq.n	80087d0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80087ba:	4b62      	ldr	r3, [pc, #392]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087c0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087c8:	495e      	ldr	r1, [pc, #376]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087ca:	4313      	orrs	r3, r2
 80087cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00a      	beq.n	80087f2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80087dc:	4b59      	ldr	r3, [pc, #356]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80087e2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087ea:	4956      	ldr	r1, [pc, #344]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80087ec:	4313      	orrs	r3, r2
 80087ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d00a      	beq.n	8008814 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80087fe:	4b51      	ldr	r3, [pc, #324]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008804:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800880c:	494d      	ldr	r1, [pc, #308]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800880e:	4313      	orrs	r3, r2
 8008810:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800881c:	2b00      	cmp	r3, #0
 800881e:	d028      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008820:	4b48      	ldr	r3, [pc, #288]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008826:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800882e:	4945      	ldr	r1, [pc, #276]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008830:	4313      	orrs	r3, r2
 8008832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800883a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800883e:	d106      	bne.n	800884e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008840:	4b40      	ldr	r3, [pc, #256]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	4a3f      	ldr	r2, [pc, #252]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008846:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800884a:	60d3      	str	r3, [r2, #12]
 800884c:	e011      	b.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008852:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008856:	d10c      	bne.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	3304      	adds	r3, #4
 800885c:	2101      	movs	r1, #1
 800885e:	4618      	mov	r0, r3
 8008860:	f000 f872 	bl	8008948 <RCCEx_PLLSAI1_Config>
 8008864:	4603      	mov	r3, r0
 8008866:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008868:	7cfb      	ldrb	r3, [r7, #19]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d001      	beq.n	8008872 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800886e:	7cfb      	ldrb	r3, [r7, #19]
 8008870:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800887a:	2b00      	cmp	r3, #0
 800887c:	d028      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800887e:	4b31      	ldr	r3, [pc, #196]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008884:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800888c:	492d      	ldr	r1, [pc, #180]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800888e:	4313      	orrs	r3, r2
 8008890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008898:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800889c:	d106      	bne.n	80088ac <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800889e:	4b29      	ldr	r3, [pc, #164]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088a0:	68db      	ldr	r3, [r3, #12]
 80088a2:	4a28      	ldr	r2, [pc, #160]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088a8:	60d3      	str	r3, [r2, #12]
 80088aa:	e011      	b.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80088b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80088b4:	d10c      	bne.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	3304      	adds	r3, #4
 80088ba:	2101      	movs	r1, #1
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 f843 	bl	8008948 <RCCEx_PLLSAI1_Config>
 80088c2:	4603      	mov	r3, r0
 80088c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80088c6:	7cfb      	ldrb	r3, [r7, #19]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d001      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80088cc:	7cfb      	ldrb	r3, [r7, #19]
 80088ce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d01c      	beq.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80088dc:	4b19      	ldr	r3, [pc, #100]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80088e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088ea:	4916      	ldr	r1, [pc, #88]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80088ec:	4313      	orrs	r3, r2
 80088ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80088f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088fa:	d10c      	bne.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	3304      	adds	r3, #4
 8008900:	2102      	movs	r1, #2
 8008902:	4618      	mov	r0, r3
 8008904:	f000 f820 	bl	8008948 <RCCEx_PLLSAI1_Config>
 8008908:	4603      	mov	r3, r0
 800890a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800890c:	7cfb      	ldrb	r3, [r7, #19]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d001      	beq.n	8008916 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8008912:	7cfb      	ldrb	r3, [r7, #19]
 8008914:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00a      	beq.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008922:	4b08      	ldr	r3, [pc, #32]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008924:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008928:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008930:	4904      	ldr	r1, [pc, #16]	@ (8008944 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8008932:	4313      	orrs	r3, r2
 8008934:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008938:	7cbb      	ldrb	r3, [r7, #18]
}
 800893a:	4618      	mov	r0, r3
 800893c:	3718      	adds	r7, #24
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}
 8008942:	bf00      	nop
 8008944:	40021000 	.word	0x40021000

08008948 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b084      	sub	sp, #16
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008952:	2300      	movs	r3, #0
 8008954:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008956:	4b74      	ldr	r3, [pc, #464]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008958:	68db      	ldr	r3, [r3, #12]
 800895a:	f003 0303 	and.w	r3, r3, #3
 800895e:	2b00      	cmp	r3, #0
 8008960:	d018      	beq.n	8008994 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008962:	4b71      	ldr	r3, [pc, #452]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	f003 0203 	and.w	r2, r3, #3
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	429a      	cmp	r2, r3
 8008970:	d10d      	bne.n	800898e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
       ||
 8008976:	2b00      	cmp	r3, #0
 8008978:	d009      	beq.n	800898e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800897a:	4b6b      	ldr	r3, [pc, #428]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 800897c:	68db      	ldr	r3, [r3, #12]
 800897e:	091b      	lsrs	r3, r3, #4
 8008980:	f003 0307 	and.w	r3, r3, #7
 8008984:	1c5a      	adds	r2, r3, #1
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	685b      	ldr	r3, [r3, #4]
       ||
 800898a:	429a      	cmp	r2, r3
 800898c:	d047      	beq.n	8008a1e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	73fb      	strb	r3, [r7, #15]
 8008992:	e044      	b.n	8008a1e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	2b03      	cmp	r3, #3
 800899a:	d018      	beq.n	80089ce <RCCEx_PLLSAI1_Config+0x86>
 800899c:	2b03      	cmp	r3, #3
 800899e:	d825      	bhi.n	80089ec <RCCEx_PLLSAI1_Config+0xa4>
 80089a0:	2b01      	cmp	r3, #1
 80089a2:	d002      	beq.n	80089aa <RCCEx_PLLSAI1_Config+0x62>
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	d009      	beq.n	80089bc <RCCEx_PLLSAI1_Config+0x74>
 80089a8:	e020      	b.n	80089ec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80089aa:	4b5f      	ldr	r3, [pc, #380]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f003 0302 	and.w	r3, r3, #2
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d11d      	bne.n	80089f2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089ba:	e01a      	b.n	80089f2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80089bc:	4b5a      	ldr	r3, [pc, #360]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d116      	bne.n	80089f6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80089cc:	e013      	b.n	80089f6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80089ce:	4b56      	ldr	r3, [pc, #344]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d10f      	bne.n	80089fa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80089da:	4b53      	ldr	r3, [pc, #332]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d109      	bne.n	80089fa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80089ea:	e006      	b.n	80089fa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	73fb      	strb	r3, [r7, #15]
      break;
 80089f0:	e004      	b.n	80089fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80089f2:	bf00      	nop
 80089f4:	e002      	b.n	80089fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80089f6:	bf00      	nop
 80089f8:	e000      	b.n	80089fc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80089fa:	bf00      	nop
    }

    if(status == HAL_OK)
 80089fc:	7bfb      	ldrb	r3, [r7, #15]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10d      	bne.n	8008a1e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008a02:	4b49      	ldr	r3, [pc, #292]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a04:	68db      	ldr	r3, [r3, #12]
 8008a06:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6819      	ldr	r1, [r3, #0]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	3b01      	subs	r3, #1
 8008a14:	011b      	lsls	r3, r3, #4
 8008a16:	430b      	orrs	r3, r1
 8008a18:	4943      	ldr	r1, [pc, #268]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008a1e:	7bfb      	ldrb	r3, [r7, #15]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d17c      	bne.n	8008b1e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008a24:	4b40      	ldr	r3, [pc, #256]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a3f      	ldr	r2, [pc, #252]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008a2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a30:	f7fc fa80 	bl	8004f34 <HAL_GetTick>
 8008a34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008a36:	e009      	b.n	8008a4c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008a38:	f7fc fa7c 	bl	8004f34 <HAL_GetTick>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	68bb      	ldr	r3, [r7, #8]
 8008a40:	1ad3      	subs	r3, r2, r3
 8008a42:	2b02      	cmp	r3, #2
 8008a44:	d902      	bls.n	8008a4c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008a46:	2303      	movs	r3, #3
 8008a48:	73fb      	strb	r3, [r7, #15]
        break;
 8008a4a:	e005      	b.n	8008a58 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008a4c:	4b36      	ldr	r3, [pc, #216]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d1ef      	bne.n	8008a38 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008a58:	7bfb      	ldrb	r3, [r7, #15]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d15f      	bne.n	8008b1e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d110      	bne.n	8008a86 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008a64:	4b30      	ldr	r3, [pc, #192]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a66:	691b      	ldr	r3, [r3, #16]
 8008a68:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8008a6c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008a70:	687a      	ldr	r2, [r7, #4]
 8008a72:	6892      	ldr	r2, [r2, #8]
 8008a74:	0211      	lsls	r1, r2, #8
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	68d2      	ldr	r2, [r2, #12]
 8008a7a:	06d2      	lsls	r2, r2, #27
 8008a7c:	430a      	orrs	r2, r1
 8008a7e:	492a      	ldr	r1, [pc, #168]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a80:	4313      	orrs	r3, r2
 8008a82:	610b      	str	r3, [r1, #16]
 8008a84:	e027      	b.n	8008ad6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d112      	bne.n	8008ab2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008a8c:	4b26      	ldr	r3, [pc, #152]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008a8e:	691b      	ldr	r3, [r3, #16]
 8008a90:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8008a94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	6892      	ldr	r2, [r2, #8]
 8008a9c:	0211      	lsls	r1, r2, #8
 8008a9e:	687a      	ldr	r2, [r7, #4]
 8008aa0:	6912      	ldr	r2, [r2, #16]
 8008aa2:	0852      	lsrs	r2, r2, #1
 8008aa4:	3a01      	subs	r2, #1
 8008aa6:	0552      	lsls	r2, r2, #21
 8008aa8:	430a      	orrs	r2, r1
 8008aaa:	491f      	ldr	r1, [pc, #124]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008aac:	4313      	orrs	r3, r2
 8008aae:	610b      	str	r3, [r1, #16]
 8008ab0:	e011      	b.n	8008ad6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8008aba:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	6892      	ldr	r2, [r2, #8]
 8008ac2:	0211      	lsls	r1, r2, #8
 8008ac4:	687a      	ldr	r2, [r7, #4]
 8008ac6:	6952      	ldr	r2, [r2, #20]
 8008ac8:	0852      	lsrs	r2, r2, #1
 8008aca:	3a01      	subs	r2, #1
 8008acc:	0652      	lsls	r2, r2, #25
 8008ace:	430a      	orrs	r2, r1
 8008ad0:	4915      	ldr	r1, [pc, #84]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ad2:	4313      	orrs	r3, r2
 8008ad4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008ad6:	4b14      	ldr	r3, [pc, #80]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a13      	ldr	r2, [pc, #76]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008adc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008ae0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ae2:	f7fc fa27 	bl	8004f34 <HAL_GetTick>
 8008ae6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008ae8:	e009      	b.n	8008afe <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008aea:	f7fc fa23 	bl	8004f34 <HAL_GetTick>
 8008aee:	4602      	mov	r2, r0
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	1ad3      	subs	r3, r2, r3
 8008af4:	2b02      	cmp	r3, #2
 8008af6:	d902      	bls.n	8008afe <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8008af8:	2303      	movs	r3, #3
 8008afa:	73fb      	strb	r3, [r7, #15]
          break;
 8008afc:	e005      	b.n	8008b0a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008afe:	4b0a      	ldr	r3, [pc, #40]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d0ef      	beq.n	8008aea <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8008b0a:	7bfb      	ldrb	r3, [r7, #15]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d106      	bne.n	8008b1e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008b10:	4b05      	ldr	r3, [pc, #20]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b12:	691a      	ldr	r2, [r3, #16]
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	699b      	ldr	r3, [r3, #24]
 8008b18:	4903      	ldr	r1, [pc, #12]	@ (8008b28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8008b1a:	4313      	orrs	r3, r2
 8008b1c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b20:	4618      	mov	r0, r3
 8008b22:	3710      	adds	r7, #16
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}
 8008b28:	40021000 	.word	0x40021000

08008b2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d101      	bne.n	8008b3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e095      	b.n	8008c6a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d108      	bne.n	8008b58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b4e:	d009      	beq.n	8008b64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2200      	movs	r2, #0
 8008b54:	61da      	str	r2, [r3, #28]
 8008b56:	e005      	b.n	8008b64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	2200      	movs	r2, #0
 8008b62:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d106      	bne.n	8008b84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f7fb ff84 	bl	8004a8c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2202      	movs	r2, #2
 8008b88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b9a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	68db      	ldr	r3, [r3, #12]
 8008ba0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008ba4:	d902      	bls.n	8008bac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	60fb      	str	r3, [r7, #12]
 8008baa:	e002      	b.n	8008bb2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008bac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008bb0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008bba:	d007      	beq.n	8008bcc <HAL_SPI_Init+0xa0>
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	68db      	ldr	r3, [r3, #12]
 8008bc0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008bc4:	d002      	beq.n	8008bcc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2200      	movs	r2, #0
 8008bca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	685b      	ldr	r3, [r3, #4]
 8008bd0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	689b      	ldr	r3, [r3, #8]
 8008bd8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008bdc:	431a      	orrs	r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	f003 0302 	and.w	r3, r3, #2
 8008be6:	431a      	orrs	r2, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	695b      	ldr	r3, [r3, #20]
 8008bec:	f003 0301 	and.w	r3, r3, #1
 8008bf0:	431a      	orrs	r2, r3
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	699b      	ldr	r3, [r3, #24]
 8008bf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008bfa:	431a      	orrs	r2, r3
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	69db      	ldr	r3, [r3, #28]
 8008c00:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c04:	431a      	orrs	r2, r3
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6a1b      	ldr	r3, [r3, #32]
 8008c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c0e:	ea42 0103 	orr.w	r1, r2, r3
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c16:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	430a      	orrs	r2, r1
 8008c20:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	699b      	ldr	r3, [r3, #24]
 8008c26:	0c1b      	lsrs	r3, r3, #16
 8008c28:	f003 0204 	and.w	r2, r3, #4
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c30:	f003 0310 	and.w	r3, r3, #16
 8008c34:	431a      	orrs	r2, r3
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c3a:	f003 0308 	and.w	r3, r3, #8
 8008c3e:	431a      	orrs	r2, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	68db      	ldr	r3, [r3, #12]
 8008c44:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8008c48:	ea42 0103 	orr.w	r1, r2, r3
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	430a      	orrs	r2, r1
 8008c58:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	3710      	adds	r7, #16
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b08a      	sub	sp, #40	@ 0x28
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	60f8      	str	r0, [r7, #12]
 8008c7a:	60b9      	str	r1, [r7, #8]
 8008c7c:	607a      	str	r2, [r7, #4]
 8008c7e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008c80:	2301      	movs	r3, #1
 8008c82:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008c84:	f7fc f956 	bl	8004f34 <HAL_GetTick>
 8008c88:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008c90:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008c98:	887b      	ldrh	r3, [r7, #2]
 8008c9a:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8008c9c:	887b      	ldrh	r3, [r7, #2]
 8008c9e:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008ca0:	7ffb      	ldrb	r3, [r7, #31]
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d00c      	beq.n	8008cc0 <HAL_SPI_TransmitReceive+0x4e>
 8008ca6:	69bb      	ldr	r3, [r7, #24]
 8008ca8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cac:	d106      	bne.n	8008cbc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d102      	bne.n	8008cbc <HAL_SPI_TransmitReceive+0x4a>
 8008cb6:	7ffb      	ldrb	r3, [r7, #31]
 8008cb8:	2b04      	cmp	r3, #4
 8008cba:	d001      	beq.n	8008cc0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008cbc:	2302      	movs	r3, #2
 8008cbe:	e1f3      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d005      	beq.n	8008cd2 <HAL_SPI_TransmitReceive+0x60>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d002      	beq.n	8008cd2 <HAL_SPI_TransmitReceive+0x60>
 8008ccc:	887b      	ldrh	r3, [r7, #2]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d101      	bne.n	8008cd6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e1e8      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d101      	bne.n	8008ce4 <HAL_SPI_TransmitReceive+0x72>
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	e1e1      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x436>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	2b04      	cmp	r3, #4
 8008cf6:	d003      	beq.n	8008d00 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2205      	movs	r2, #5
 8008cfc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2200      	movs	r2, #0
 8008d04:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	887a      	ldrh	r2, [r7, #2]
 8008d10:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	887a      	ldrh	r2, [r7, #2]
 8008d18:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	68ba      	ldr	r2, [r7, #8]
 8008d20:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	887a      	ldrh	r2, [r7, #2]
 8008d26:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	887a      	ldrh	r2, [r7, #2]
 8008d2c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2200      	movs	r2, #0
 8008d32:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2200      	movs	r2, #0
 8008d38:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	68db      	ldr	r3, [r3, #12]
 8008d3e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008d42:	d802      	bhi.n	8008d4a <HAL_SPI_TransmitReceive+0xd8>
 8008d44:	8abb      	ldrh	r3, [r7, #20]
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d908      	bls.n	8008d5c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	685a      	ldr	r2, [r3, #4]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008d58:	605a      	str	r2, [r3, #4]
 8008d5a:	e007      	b.n	8008d6c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	685a      	ldr	r2, [r3, #4]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008d6a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d76:	2b40      	cmp	r3, #64	@ 0x40
 8008d78:	d007      	beq.n	8008d8a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	681a      	ldr	r2, [r3, #0]
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008d92:	f240 8083 	bls.w	8008e9c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d002      	beq.n	8008da4 <HAL_SPI_TransmitReceive+0x132>
 8008d9e:	8afb      	ldrh	r3, [r7, #22]
 8008da0:	2b01      	cmp	r3, #1
 8008da2:	d16f      	bne.n	8008e84 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008da8:	881a      	ldrh	r2, [r3, #0]
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008db4:	1c9a      	adds	r2, r3, #2
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	b29a      	uxth	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dc8:	e05c      	b.n	8008e84 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	689b      	ldr	r3, [r3, #8]
 8008dd0:	f003 0302 	and.w	r3, r3, #2
 8008dd4:	2b02      	cmp	r3, #2
 8008dd6:	d11b      	bne.n	8008e10 <HAL_SPI_TransmitReceive+0x19e>
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d016      	beq.n	8008e10 <HAL_SPI_TransmitReceive+0x19e>
 8008de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de4:	2b01      	cmp	r3, #1
 8008de6:	d113      	bne.n	8008e10 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008dec:	881a      	ldrh	r2, [r3, #0]
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df8:	1c9a      	adds	r2, r3, #2
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e02:	b29b      	uxth	r3, r3
 8008e04:	3b01      	subs	r3, #1
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	689b      	ldr	r3, [r3, #8]
 8008e16:	f003 0301 	and.w	r3, r3, #1
 8008e1a:	2b01      	cmp	r3, #1
 8008e1c:	d11c      	bne.n	8008e58 <HAL_SPI_TransmitReceive+0x1e6>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d016      	beq.n	8008e58 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68da      	ldr	r2, [r3, #12]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e34:	b292      	uxth	r2, r2
 8008e36:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e3c:	1c9a      	adds	r2, r3, #2
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e48:	b29b      	uxth	r3, r3
 8008e4a:	3b01      	subs	r3, #1
 8008e4c:	b29a      	uxth	r2, r3
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008e54:	2301      	movs	r3, #1
 8008e56:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008e58:	f7fc f86c 	bl	8004f34 <HAL_GetTick>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	6a3b      	ldr	r3, [r7, #32]
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d80d      	bhi.n	8008e84 <HAL_SPI_TransmitReceive+0x212>
 8008e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e6a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008e6e:	d009      	beq.n	8008e84 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8008e80:	2303      	movs	r3, #3
 8008e82:	e111      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d19d      	bne.n	8008dca <HAL_SPI_TransmitReceive+0x158>
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008e94:	b29b      	uxth	r3, r3
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d197      	bne.n	8008dca <HAL_SPI_TransmitReceive+0x158>
 8008e9a:	e0e5      	b.n	8009068 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	685b      	ldr	r3, [r3, #4]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d003      	beq.n	8008eac <HAL_SPI_TransmitReceive+0x23a>
 8008ea4:	8afb      	ldrh	r3, [r7, #22]
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	f040 80d1 	bne.w	800904e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d912      	bls.n	8008edc <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eba:	881a      	ldrh	r2, [r3, #0]
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ec6:	1c9a      	adds	r2, r3, #2
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ed0:	b29b      	uxth	r3, r3
 8008ed2:	3b02      	subs	r3, #2
 8008ed4:	b29a      	uxth	r2, r3
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008eda:	e0b8      	b.n	800904e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	330c      	adds	r3, #12
 8008ee6:	7812      	ldrb	r2, [r2, #0]
 8008ee8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eee:	1c5a      	adds	r2, r3, #1
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	3b01      	subs	r3, #1
 8008efc:	b29a      	uxth	r2, r3
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f02:	e0a4      	b.n	800904e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	689b      	ldr	r3, [r3, #8]
 8008f0a:	f003 0302 	and.w	r3, r3, #2
 8008f0e:	2b02      	cmp	r3, #2
 8008f10:	d134      	bne.n	8008f7c <HAL_SPI_TransmitReceive+0x30a>
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d02f      	beq.n	8008f7c <HAL_SPI_TransmitReceive+0x30a>
 8008f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	d12c      	bne.n	8008f7c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f26:	b29b      	uxth	r3, r3
 8008f28:	2b01      	cmp	r3, #1
 8008f2a:	d912      	bls.n	8008f52 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f30:	881a      	ldrh	r2, [r3, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f3c:	1c9a      	adds	r2, r3, #2
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	3b02      	subs	r3, #2
 8008f4a:	b29a      	uxth	r2, r3
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008f50:	e012      	b.n	8008f78 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	330c      	adds	r3, #12
 8008f5c:	7812      	ldrb	r2, [r2, #0]
 8008f5e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f64:	1c5a      	adds	r2, r3, #1
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008f6e:	b29b      	uxth	r3, r3
 8008f70:	3b01      	subs	r3, #1
 8008f72:	b29a      	uxth	r2, r3
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	689b      	ldr	r3, [r3, #8]
 8008f82:	f003 0301 	and.w	r3, r3, #1
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d148      	bne.n	800901c <HAL_SPI_TransmitReceive+0x3aa>
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d042      	beq.n	800901c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008f9c:	b29b      	uxth	r3, r3
 8008f9e:	2b01      	cmp	r3, #1
 8008fa0:	d923      	bls.n	8008fea <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	68da      	ldr	r2, [r3, #12]
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fac:	b292      	uxth	r2, r2
 8008fae:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fb4:	1c9a      	adds	r2, r3, #2
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008fc0:	b29b      	uxth	r3, r3
 8008fc2:	3b02      	subs	r3, #2
 8008fc4:	b29a      	uxth	r2, r3
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008fd2:	b29b      	uxth	r3, r3
 8008fd4:	2b01      	cmp	r3, #1
 8008fd6:	d81f      	bhi.n	8009018 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	685a      	ldr	r2, [r3, #4]
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008fe6:	605a      	str	r2, [r3, #4]
 8008fe8:	e016      	b.n	8009018 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f103 020c 	add.w	r2, r3, #12
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ff6:	7812      	ldrb	r2, [r2, #0]
 8008ff8:	b2d2      	uxtb	r2, r2
 8008ffa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009000:	1c5a      	adds	r2, r3, #1
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800900c:	b29b      	uxth	r3, r3
 800900e:	3b01      	subs	r3, #1
 8009010:	b29a      	uxth	r2, r3
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009018:	2301      	movs	r3, #1
 800901a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800901c:	f7fb ff8a 	bl	8004f34 <HAL_GetTick>
 8009020:	4602      	mov	r2, r0
 8009022:	6a3b      	ldr	r3, [r7, #32]
 8009024:	1ad3      	subs	r3, r2, r3
 8009026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009028:	429a      	cmp	r2, r3
 800902a:	d803      	bhi.n	8009034 <HAL_SPI_TransmitReceive+0x3c2>
 800902c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009032:	d102      	bne.n	800903a <HAL_SPI_TransmitReceive+0x3c8>
 8009034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009036:	2b00      	cmp	r3, #0
 8009038:	d109      	bne.n	800904e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2201      	movs	r2, #1
 800903e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	2200      	movs	r2, #0
 8009046:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800904a:	2303      	movs	r3, #3
 800904c:	e02c      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009052:	b29b      	uxth	r3, r3
 8009054:	2b00      	cmp	r3, #0
 8009056:	f47f af55 	bne.w	8008f04 <HAL_SPI_TransmitReceive+0x292>
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009060:	b29b      	uxth	r3, r3
 8009062:	2b00      	cmp	r3, #0
 8009064:	f47f af4e 	bne.w	8008f04 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009068:	6a3a      	ldr	r2, [r7, #32]
 800906a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	f000 f93d 	bl	80092ec <SPI_EndRxTxTransaction>
 8009072:	4603      	mov	r3, r0
 8009074:	2b00      	cmp	r3, #0
 8009076:	d008      	beq.n	800908a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2220      	movs	r2, #32
 800907c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009086:	2301      	movs	r3, #1
 8009088:	e00e      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2201      	movs	r2, #1
 800908e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d001      	beq.n	80090a6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80090a2:	2301      	movs	r3, #1
 80090a4:	e000      	b.n	80090a8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80090a6:	2300      	movs	r3, #0
  }
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	3728      	adds	r7, #40	@ 0x28
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bd80      	pop	{r7, pc}

080090b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b088      	sub	sp, #32
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	60f8      	str	r0, [r7, #12]
 80090b8:	60b9      	str	r1, [r7, #8]
 80090ba:	603b      	str	r3, [r7, #0]
 80090bc:	4613      	mov	r3, r2
 80090be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80090c0:	f7fb ff38 	bl	8004f34 <HAL_GetTick>
 80090c4:	4602      	mov	r2, r0
 80090c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c8:	1a9b      	subs	r3, r3, r2
 80090ca:	683a      	ldr	r2, [r7, #0]
 80090cc:	4413      	add	r3, r2
 80090ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80090d0:	f7fb ff30 	bl	8004f34 <HAL_GetTick>
 80090d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80090d6:	4b39      	ldr	r3, [pc, #228]	@ (80091bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	015b      	lsls	r3, r3, #5
 80090dc:	0d1b      	lsrs	r3, r3, #20
 80090de:	69fa      	ldr	r2, [r7, #28]
 80090e0:	fb02 f303 	mul.w	r3, r2, r3
 80090e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090e6:	e054      	b.n	8009192 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80090ee:	d050      	beq.n	8009192 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80090f0:	f7fb ff20 	bl	8004f34 <HAL_GetTick>
 80090f4:	4602      	mov	r2, r0
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	1ad3      	subs	r3, r2, r3
 80090fa:	69fa      	ldr	r2, [r7, #28]
 80090fc:	429a      	cmp	r2, r3
 80090fe:	d902      	bls.n	8009106 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d13d      	bne.n	8009182 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	685a      	ldr	r2, [r3, #4]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009114:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800911e:	d111      	bne.n	8009144 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	689b      	ldr	r3, [r3, #8]
 8009124:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009128:	d004      	beq.n	8009134 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	689b      	ldr	r3, [r3, #8]
 800912e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009132:	d107      	bne.n	8009144 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009142:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009148:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800914c:	d10f      	bne.n	800916e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	681a      	ldr	r2, [r3, #0]
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800915c:	601a      	str	r2, [r3, #0]
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681a      	ldr	r2, [r3, #0]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800916c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2201      	movs	r2, #1
 8009172:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800917e:	2303      	movs	r3, #3
 8009180:	e017      	b.n	80091b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009182:	697b      	ldr	r3, [r7, #20]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d101      	bne.n	800918c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009188:	2300      	movs	r3, #0
 800918a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800918c:	697b      	ldr	r3, [r7, #20]
 800918e:	3b01      	subs	r3, #1
 8009190:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	689a      	ldr	r2, [r3, #8]
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	4013      	ands	r3, r2
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	429a      	cmp	r2, r3
 80091a0:	bf0c      	ite	eq
 80091a2:	2301      	moveq	r3, #1
 80091a4:	2300      	movne	r3, #0
 80091a6:	b2db      	uxtb	r3, r3
 80091a8:	461a      	mov	r2, r3
 80091aa:	79fb      	ldrb	r3, [r7, #7]
 80091ac:	429a      	cmp	r2, r3
 80091ae:	d19b      	bne.n	80090e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80091b0:	2300      	movs	r3, #0
}
 80091b2:	4618      	mov	r0, r3
 80091b4:	3720      	adds	r7, #32
 80091b6:	46bd      	mov	sp, r7
 80091b8:	bd80      	pop	{r7, pc}
 80091ba:	bf00      	nop
 80091bc:	20000000 	.word	0x20000000

080091c0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b08a      	sub	sp, #40	@ 0x28
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	60f8      	str	r0, [r7, #12]
 80091c8:	60b9      	str	r1, [r7, #8]
 80091ca:	607a      	str	r2, [r7, #4]
 80091cc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80091ce:	2300      	movs	r3, #0
 80091d0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80091d2:	f7fb feaf 	bl	8004f34 <HAL_GetTick>
 80091d6:	4602      	mov	r2, r0
 80091d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091da:	1a9b      	subs	r3, r3, r2
 80091dc:	683a      	ldr	r2, [r7, #0]
 80091de:	4413      	add	r3, r2
 80091e0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80091e2:	f7fb fea7 	bl	8004f34 <HAL_GetTick>
 80091e6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	330c      	adds	r3, #12
 80091ee:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80091f0:	4b3d      	ldr	r3, [pc, #244]	@ (80092e8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80091f2:	681a      	ldr	r2, [r3, #0]
 80091f4:	4613      	mov	r3, r2
 80091f6:	009b      	lsls	r3, r3, #2
 80091f8:	4413      	add	r3, r2
 80091fa:	00da      	lsls	r2, r3, #3
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	0d1b      	lsrs	r3, r3, #20
 8009200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009202:	fb02 f303 	mul.w	r3, r2, r3
 8009206:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8009208:	e060      	b.n	80092cc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009210:	d107      	bne.n	8009222 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d104      	bne.n	8009222 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8009218:	69fb      	ldr	r3, [r7, #28]
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	b2db      	uxtb	r3, r3
 800921e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009220:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009228:	d050      	beq.n	80092cc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800922a:	f7fb fe83 	bl	8004f34 <HAL_GetTick>
 800922e:	4602      	mov	r2, r0
 8009230:	6a3b      	ldr	r3, [r7, #32]
 8009232:	1ad3      	subs	r3, r2, r3
 8009234:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009236:	429a      	cmp	r2, r3
 8009238:	d902      	bls.n	8009240 <SPI_WaitFifoStateUntilTimeout+0x80>
 800923a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923c:	2b00      	cmp	r3, #0
 800923e:	d13d      	bne.n	80092bc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	685a      	ldr	r2, [r3, #4]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800924e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009258:	d111      	bne.n	800927e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009262:	d004      	beq.n	800926e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800926c:	d107      	bne.n	800927e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800927c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009282:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009286:	d10f      	bne.n	80092a8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681a      	ldr	r2, [r3, #0]
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009296:	601a      	str	r2, [r3, #0]
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	681a      	ldr	r2, [r3, #0]
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80092a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2201      	movs	r2, #1
 80092ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2200      	movs	r2, #0
 80092b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80092b8:	2303      	movs	r3, #3
 80092ba:	e010      	b.n	80092de <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80092bc:	69bb      	ldr	r3, [r7, #24]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80092c2:	2300      	movs	r3, #0
 80092c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	3b01      	subs	r3, #1
 80092ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	689a      	ldr	r2, [r3, #8]
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	4013      	ands	r3, r2
 80092d6:	687a      	ldr	r2, [r7, #4]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d196      	bne.n	800920a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3728      	adds	r7, #40	@ 0x28
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
 80092e6:	bf00      	nop
 80092e8:	20000000 	.word	0x20000000

080092ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b086      	sub	sp, #24
 80092f0:	af02      	add	r7, sp, #8
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	9300      	str	r3, [sp, #0]
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	2200      	movs	r2, #0
 8009300:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009304:	68f8      	ldr	r0, [r7, #12]
 8009306:	f7ff ff5b 	bl	80091c0 <SPI_WaitFifoStateUntilTimeout>
 800930a:	4603      	mov	r3, r0
 800930c:	2b00      	cmp	r3, #0
 800930e:	d007      	beq.n	8009320 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009314:	f043 0220 	orr.w	r2, r3, #32
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800931c:	2303      	movs	r3, #3
 800931e:	e027      	b.n	8009370 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	9300      	str	r3, [sp, #0]
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	2200      	movs	r2, #0
 8009328:	2180      	movs	r1, #128	@ 0x80
 800932a:	68f8      	ldr	r0, [r7, #12]
 800932c:	f7ff fec0 	bl	80090b0 <SPI_WaitFlagStateUntilTimeout>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d007      	beq.n	8009346 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800933a:	f043 0220 	orr.w	r2, r3, #32
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009342:	2303      	movs	r3, #3
 8009344:	e014      	b.n	8009370 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	9300      	str	r3, [sp, #0]
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	2200      	movs	r2, #0
 800934e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f7ff ff34 	bl	80091c0 <SPI_WaitFifoStateUntilTimeout>
 8009358:	4603      	mov	r3, r0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d007      	beq.n	800936e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009362:	f043 0220 	orr.w	r2, r3, #32
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800936a:	2303      	movs	r3, #3
 800936c:	e000      	b.n	8009370 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800936e:	2300      	movs	r3, #0
}
 8009370:	4618      	mov	r0, r3
 8009372:	3710      	adds	r7, #16
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d101      	bne.n	800938a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009386:	2301      	movs	r3, #1
 8009388:	e040      	b.n	800940c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800938e:	2b00      	cmp	r3, #0
 8009390:	d106      	bne.n	80093a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2200      	movs	r2, #0
 8009396:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f7fb fc8e 	bl	8004cbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2224      	movs	r2, #36	@ 0x24
 80093a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681a      	ldr	r2, [r3, #0]
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	f022 0201 	bic.w	r2, r2, #1
 80093b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d002      	beq.n	80093c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 fa54 	bl	800986c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 f825 	bl	8009414 <UART_SetConfig>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d101      	bne.n	80093d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	e01b      	b.n	800940c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	685a      	ldr	r2, [r3, #4]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	689a      	ldr	r2, [r3, #8]
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f042 0201 	orr.w	r2, r2, #1
 8009402:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f000 fad3 	bl	80099b0 <UART_CheckIdleState>
 800940a:	4603      	mov	r3, r0
}
 800940c:	4618      	mov	r0, r3
 800940e:	3708      	adds	r7, #8
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009418:	b08a      	sub	sp, #40	@ 0x28
 800941a:	af00      	add	r7, sp, #0
 800941c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800941e:	2300      	movs	r3, #0
 8009420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	689a      	ldr	r2, [r3, #8]
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	691b      	ldr	r3, [r3, #16]
 800942c:	431a      	orrs	r2, r3
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	695b      	ldr	r3, [r3, #20]
 8009432:	431a      	orrs	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	69db      	ldr	r3, [r3, #28]
 8009438:	4313      	orrs	r3, r2
 800943a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	4bb4      	ldr	r3, [pc, #720]	@ (8009714 <UART_SetConfig+0x300>)
 8009444:	4013      	ands	r3, r2
 8009446:	68fa      	ldr	r2, [r7, #12]
 8009448:	6812      	ldr	r2, [r2, #0]
 800944a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800944c:	430b      	orrs	r3, r1
 800944e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	685b      	ldr	r3, [r3, #4]
 8009456:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	68da      	ldr	r2, [r3, #12]
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	430a      	orrs	r2, r1
 8009464:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	699b      	ldr	r3, [r3, #24]
 800946a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4aa9      	ldr	r2, [pc, #676]	@ (8009718 <UART_SetConfig+0x304>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d004      	beq.n	8009480 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	6a1b      	ldr	r3, [r3, #32]
 800947a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800947c:	4313      	orrs	r3, r2
 800947e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009490:	430a      	orrs	r2, r1
 8009492:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4aa0      	ldr	r2, [pc, #640]	@ (800971c <UART_SetConfig+0x308>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d126      	bne.n	80094ec <UART_SetConfig+0xd8>
 800949e:	4ba0      	ldr	r3, [pc, #640]	@ (8009720 <UART_SetConfig+0x30c>)
 80094a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094a4:	f003 0303 	and.w	r3, r3, #3
 80094a8:	2b03      	cmp	r3, #3
 80094aa:	d81b      	bhi.n	80094e4 <UART_SetConfig+0xd0>
 80094ac:	a201      	add	r2, pc, #4	@ (adr r2, 80094b4 <UART_SetConfig+0xa0>)
 80094ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b2:	bf00      	nop
 80094b4:	080094c5 	.word	0x080094c5
 80094b8:	080094d5 	.word	0x080094d5
 80094bc:	080094cd 	.word	0x080094cd
 80094c0:	080094dd 	.word	0x080094dd
 80094c4:	2301      	movs	r3, #1
 80094c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80094ca:	e080      	b.n	80095ce <UART_SetConfig+0x1ba>
 80094cc:	2302      	movs	r3, #2
 80094ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80094d2:	e07c      	b.n	80095ce <UART_SetConfig+0x1ba>
 80094d4:	2304      	movs	r3, #4
 80094d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80094da:	e078      	b.n	80095ce <UART_SetConfig+0x1ba>
 80094dc:	2308      	movs	r3, #8
 80094de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80094e2:	e074      	b.n	80095ce <UART_SetConfig+0x1ba>
 80094e4:	2310      	movs	r3, #16
 80094e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80094ea:	e070      	b.n	80095ce <UART_SetConfig+0x1ba>
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a8c      	ldr	r2, [pc, #560]	@ (8009724 <UART_SetConfig+0x310>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d138      	bne.n	8009568 <UART_SetConfig+0x154>
 80094f6:	4b8a      	ldr	r3, [pc, #552]	@ (8009720 <UART_SetConfig+0x30c>)
 80094f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094fc:	f003 030c 	and.w	r3, r3, #12
 8009500:	2b0c      	cmp	r3, #12
 8009502:	d82d      	bhi.n	8009560 <UART_SetConfig+0x14c>
 8009504:	a201      	add	r2, pc, #4	@ (adr r2, 800950c <UART_SetConfig+0xf8>)
 8009506:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950a:	bf00      	nop
 800950c:	08009541 	.word	0x08009541
 8009510:	08009561 	.word	0x08009561
 8009514:	08009561 	.word	0x08009561
 8009518:	08009561 	.word	0x08009561
 800951c:	08009551 	.word	0x08009551
 8009520:	08009561 	.word	0x08009561
 8009524:	08009561 	.word	0x08009561
 8009528:	08009561 	.word	0x08009561
 800952c:	08009549 	.word	0x08009549
 8009530:	08009561 	.word	0x08009561
 8009534:	08009561 	.word	0x08009561
 8009538:	08009561 	.word	0x08009561
 800953c:	08009559 	.word	0x08009559
 8009540:	2300      	movs	r3, #0
 8009542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009546:	e042      	b.n	80095ce <UART_SetConfig+0x1ba>
 8009548:	2302      	movs	r3, #2
 800954a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800954e:	e03e      	b.n	80095ce <UART_SetConfig+0x1ba>
 8009550:	2304      	movs	r3, #4
 8009552:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009556:	e03a      	b.n	80095ce <UART_SetConfig+0x1ba>
 8009558:	2308      	movs	r3, #8
 800955a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800955e:	e036      	b.n	80095ce <UART_SetConfig+0x1ba>
 8009560:	2310      	movs	r3, #16
 8009562:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8009566:	e032      	b.n	80095ce <UART_SetConfig+0x1ba>
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	4a6a      	ldr	r2, [pc, #424]	@ (8009718 <UART_SetConfig+0x304>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d12a      	bne.n	80095c8 <UART_SetConfig+0x1b4>
 8009572:	4b6b      	ldr	r3, [pc, #428]	@ (8009720 <UART_SetConfig+0x30c>)
 8009574:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009578:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800957c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009580:	d01a      	beq.n	80095b8 <UART_SetConfig+0x1a4>
 8009582:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009586:	d81b      	bhi.n	80095c0 <UART_SetConfig+0x1ac>
 8009588:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800958c:	d00c      	beq.n	80095a8 <UART_SetConfig+0x194>
 800958e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009592:	d815      	bhi.n	80095c0 <UART_SetConfig+0x1ac>
 8009594:	2b00      	cmp	r3, #0
 8009596:	d003      	beq.n	80095a0 <UART_SetConfig+0x18c>
 8009598:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800959c:	d008      	beq.n	80095b0 <UART_SetConfig+0x19c>
 800959e:	e00f      	b.n	80095c0 <UART_SetConfig+0x1ac>
 80095a0:	2300      	movs	r3, #0
 80095a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095a6:	e012      	b.n	80095ce <UART_SetConfig+0x1ba>
 80095a8:	2302      	movs	r3, #2
 80095aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095ae:	e00e      	b.n	80095ce <UART_SetConfig+0x1ba>
 80095b0:	2304      	movs	r3, #4
 80095b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095b6:	e00a      	b.n	80095ce <UART_SetConfig+0x1ba>
 80095b8:	2308      	movs	r3, #8
 80095ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095be:	e006      	b.n	80095ce <UART_SetConfig+0x1ba>
 80095c0:	2310      	movs	r3, #16
 80095c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80095c6:	e002      	b.n	80095ce <UART_SetConfig+0x1ba>
 80095c8:	2310      	movs	r3, #16
 80095ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4a51      	ldr	r2, [pc, #324]	@ (8009718 <UART_SetConfig+0x304>)
 80095d4:	4293      	cmp	r3, r2
 80095d6:	d17a      	bne.n	80096ce <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80095d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80095dc:	2b08      	cmp	r3, #8
 80095de:	d824      	bhi.n	800962a <UART_SetConfig+0x216>
 80095e0:	a201      	add	r2, pc, #4	@ (adr r2, 80095e8 <UART_SetConfig+0x1d4>)
 80095e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095e6:	bf00      	nop
 80095e8:	0800960d 	.word	0x0800960d
 80095ec:	0800962b 	.word	0x0800962b
 80095f0:	08009615 	.word	0x08009615
 80095f4:	0800962b 	.word	0x0800962b
 80095f8:	0800961b 	.word	0x0800961b
 80095fc:	0800962b 	.word	0x0800962b
 8009600:	0800962b 	.word	0x0800962b
 8009604:	0800962b 	.word	0x0800962b
 8009608:	08009623 	.word	0x08009623
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800960c:	f7fe ff1a 	bl	8008444 <HAL_RCC_GetPCLK1Freq>
 8009610:	61f8      	str	r0, [r7, #28]
        break;
 8009612:	e010      	b.n	8009636 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009614:	4b44      	ldr	r3, [pc, #272]	@ (8009728 <UART_SetConfig+0x314>)
 8009616:	61fb      	str	r3, [r7, #28]
        break;
 8009618:	e00d      	b.n	8009636 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800961a:	f7fe fe7b 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 800961e:	61f8      	str	r0, [r7, #28]
        break;
 8009620:	e009      	b.n	8009636 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009622:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009626:	61fb      	str	r3, [r7, #28]
        break;
 8009628:	e005      	b.n	8009636 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800962a:	2300      	movs	r3, #0
 800962c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800962e:	2301      	movs	r3, #1
 8009630:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009634:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009636:	69fb      	ldr	r3, [r7, #28]
 8009638:	2b00      	cmp	r3, #0
 800963a:	f000 8107 	beq.w	800984c <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	4613      	mov	r3, r2
 8009644:	005b      	lsls	r3, r3, #1
 8009646:	4413      	add	r3, r2
 8009648:	69fa      	ldr	r2, [r7, #28]
 800964a:	429a      	cmp	r2, r3
 800964c:	d305      	bcc.n	800965a <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009654:	69fa      	ldr	r2, [r7, #28]
 8009656:	429a      	cmp	r2, r3
 8009658:	d903      	bls.n	8009662 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800965a:	2301      	movs	r3, #1
 800965c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8009660:	e0f4      	b.n	800984c <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8009662:	69fb      	ldr	r3, [r7, #28]
 8009664:	2200      	movs	r2, #0
 8009666:	461c      	mov	r4, r3
 8009668:	4615      	mov	r5, r2
 800966a:	f04f 0200 	mov.w	r2, #0
 800966e:	f04f 0300 	mov.w	r3, #0
 8009672:	022b      	lsls	r3, r5, #8
 8009674:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8009678:	0222      	lsls	r2, r4, #8
 800967a:	68f9      	ldr	r1, [r7, #12]
 800967c:	6849      	ldr	r1, [r1, #4]
 800967e:	0849      	lsrs	r1, r1, #1
 8009680:	2000      	movs	r0, #0
 8009682:	4688      	mov	r8, r1
 8009684:	4681      	mov	r9, r0
 8009686:	eb12 0a08 	adds.w	sl, r2, r8
 800968a:	eb43 0b09 	adc.w	fp, r3, r9
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	685b      	ldr	r3, [r3, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	603b      	str	r3, [r7, #0]
 8009696:	607a      	str	r2, [r7, #4]
 8009698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800969c:	4650      	mov	r0, sl
 800969e:	4659      	mov	r1, fp
 80096a0:	f7f7 fa9a 	bl	8000bd8 <__aeabi_uldivmod>
 80096a4:	4602      	mov	r2, r0
 80096a6:	460b      	mov	r3, r1
 80096a8:	4613      	mov	r3, r2
 80096aa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80096ac:	69bb      	ldr	r3, [r7, #24]
 80096ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80096b2:	d308      	bcc.n	80096c6 <UART_SetConfig+0x2b2>
 80096b4:	69bb      	ldr	r3, [r7, #24]
 80096b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80096ba:	d204      	bcs.n	80096c6 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	69ba      	ldr	r2, [r7, #24]
 80096c2:	60da      	str	r2, [r3, #12]
 80096c4:	e0c2      	b.n	800984c <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80096c6:	2301      	movs	r3, #1
 80096c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80096cc:	e0be      	b.n	800984c <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	69db      	ldr	r3, [r3, #28]
 80096d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096d6:	d16a      	bne.n	80097ae <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80096d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80096dc:	2b08      	cmp	r3, #8
 80096de:	d834      	bhi.n	800974a <UART_SetConfig+0x336>
 80096e0:	a201      	add	r2, pc, #4	@ (adr r2, 80096e8 <UART_SetConfig+0x2d4>)
 80096e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e6:	bf00      	nop
 80096e8:	0800970d 	.word	0x0800970d
 80096ec:	0800972d 	.word	0x0800972d
 80096f0:	08009735 	.word	0x08009735
 80096f4:	0800974b 	.word	0x0800974b
 80096f8:	0800973b 	.word	0x0800973b
 80096fc:	0800974b 	.word	0x0800974b
 8009700:	0800974b 	.word	0x0800974b
 8009704:	0800974b 	.word	0x0800974b
 8009708:	08009743 	.word	0x08009743
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800970c:	f7fe fe9a 	bl	8008444 <HAL_RCC_GetPCLK1Freq>
 8009710:	61f8      	str	r0, [r7, #28]
        break;
 8009712:	e020      	b.n	8009756 <UART_SetConfig+0x342>
 8009714:	efff69f3 	.word	0xefff69f3
 8009718:	40008000 	.word	0x40008000
 800971c:	40013800 	.word	0x40013800
 8009720:	40021000 	.word	0x40021000
 8009724:	40004400 	.word	0x40004400
 8009728:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800972c:	f7fe fea0 	bl	8008470 <HAL_RCC_GetPCLK2Freq>
 8009730:	61f8      	str	r0, [r7, #28]
        break;
 8009732:	e010      	b.n	8009756 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009734:	4b4c      	ldr	r3, [pc, #304]	@ (8009868 <UART_SetConfig+0x454>)
 8009736:	61fb      	str	r3, [r7, #28]
        break;
 8009738:	e00d      	b.n	8009756 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800973a:	f7fe fdeb 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 800973e:	61f8      	str	r0, [r7, #28]
        break;
 8009740:	e009      	b.n	8009756 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009742:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009746:	61fb      	str	r3, [r7, #28]
        break;
 8009748:	e005      	b.n	8009756 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800974a:	2300      	movs	r3, #0
 800974c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800974e:	2301      	movs	r3, #1
 8009750:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009754:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009756:	69fb      	ldr	r3, [r7, #28]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d077      	beq.n	800984c <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800975c:	69fb      	ldr	r3, [r7, #28]
 800975e:	005a      	lsls	r2, r3, #1
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	685b      	ldr	r3, [r3, #4]
 8009764:	085b      	lsrs	r3, r3, #1
 8009766:	441a      	add	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009770:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009772:	69bb      	ldr	r3, [r7, #24]
 8009774:	2b0f      	cmp	r3, #15
 8009776:	d916      	bls.n	80097a6 <UART_SetConfig+0x392>
 8009778:	69bb      	ldr	r3, [r7, #24]
 800977a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800977e:	d212      	bcs.n	80097a6 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009780:	69bb      	ldr	r3, [r7, #24]
 8009782:	b29b      	uxth	r3, r3
 8009784:	f023 030f 	bic.w	r3, r3, #15
 8009788:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800978a:	69bb      	ldr	r3, [r7, #24]
 800978c:	085b      	lsrs	r3, r3, #1
 800978e:	b29b      	uxth	r3, r3
 8009790:	f003 0307 	and.w	r3, r3, #7
 8009794:	b29a      	uxth	r2, r3
 8009796:	8afb      	ldrh	r3, [r7, #22]
 8009798:	4313      	orrs	r3, r2
 800979a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	8afa      	ldrh	r2, [r7, #22]
 80097a2:	60da      	str	r2, [r3, #12]
 80097a4:	e052      	b.n	800984c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80097ac:	e04e      	b.n	800984c <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80097ae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80097b2:	2b08      	cmp	r3, #8
 80097b4:	d827      	bhi.n	8009806 <UART_SetConfig+0x3f2>
 80097b6:	a201      	add	r2, pc, #4	@ (adr r2, 80097bc <UART_SetConfig+0x3a8>)
 80097b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097bc:	080097e1 	.word	0x080097e1
 80097c0:	080097e9 	.word	0x080097e9
 80097c4:	080097f1 	.word	0x080097f1
 80097c8:	08009807 	.word	0x08009807
 80097cc:	080097f7 	.word	0x080097f7
 80097d0:	08009807 	.word	0x08009807
 80097d4:	08009807 	.word	0x08009807
 80097d8:	08009807 	.word	0x08009807
 80097dc:	080097ff 	.word	0x080097ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80097e0:	f7fe fe30 	bl	8008444 <HAL_RCC_GetPCLK1Freq>
 80097e4:	61f8      	str	r0, [r7, #28]
        break;
 80097e6:	e014      	b.n	8009812 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80097e8:	f7fe fe42 	bl	8008470 <HAL_RCC_GetPCLK2Freq>
 80097ec:	61f8      	str	r0, [r7, #28]
        break;
 80097ee:	e010      	b.n	8009812 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80097f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009868 <UART_SetConfig+0x454>)
 80097f2:	61fb      	str	r3, [r7, #28]
        break;
 80097f4:	e00d      	b.n	8009812 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80097f6:	f7fe fd8d 	bl	8008314 <HAL_RCC_GetSysClockFreq>
 80097fa:	61f8      	str	r0, [r7, #28]
        break;
 80097fc:	e009      	b.n	8009812 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80097fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009802:	61fb      	str	r3, [r7, #28]
        break;
 8009804:	e005      	b.n	8009812 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8009806:	2300      	movs	r3, #0
 8009808:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800980a:	2301      	movs	r3, #1
 800980c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8009810:	bf00      	nop
    }

    if (pclk != 0U)
 8009812:	69fb      	ldr	r3, [r7, #28]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d019      	beq.n	800984c <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	685b      	ldr	r3, [r3, #4]
 800981c:	085a      	lsrs	r2, r3, #1
 800981e:	69fb      	ldr	r3, [r7, #28]
 8009820:	441a      	add	r2, r3
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	fbb2 f3f3 	udiv	r3, r2, r3
 800982a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800982c:	69bb      	ldr	r3, [r7, #24]
 800982e:	2b0f      	cmp	r3, #15
 8009830:	d909      	bls.n	8009846 <UART_SetConfig+0x432>
 8009832:	69bb      	ldr	r3, [r7, #24]
 8009834:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009838:	d205      	bcs.n	8009846 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800983a:	69bb      	ldr	r3, [r7, #24]
 800983c:	b29a      	uxth	r2, r3
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	60da      	str	r2, [r3, #12]
 8009844:	e002      	b.n	800984c <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8009846:	2301      	movs	r3, #1
 8009848:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	2200      	movs	r2, #0
 8009850:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2200      	movs	r2, #0
 8009856:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009858:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800985c:	4618      	mov	r0, r3
 800985e:	3728      	adds	r7, #40	@ 0x28
 8009860:	46bd      	mov	sp, r7
 8009862:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009866:	bf00      	nop
 8009868:	00f42400 	.word	0x00f42400

0800986c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009878:	f003 0308 	and.w	r3, r3, #8
 800987c:	2b00      	cmp	r3, #0
 800987e:	d00a      	beq.n	8009896 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	685b      	ldr	r3, [r3, #4]
 8009886:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	430a      	orrs	r2, r1
 8009894:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800989a:	f003 0301 	and.w	r3, r3, #1
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d00a      	beq.n	80098b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	685b      	ldr	r3, [r3, #4]
 80098a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	430a      	orrs	r2, r1
 80098b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098bc:	f003 0302 	and.w	r3, r3, #2
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d00a      	beq.n	80098da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	685b      	ldr	r3, [r3, #4]
 80098ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	430a      	orrs	r2, r1
 80098d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098de:	f003 0304 	and.w	r3, r3, #4
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00a      	beq.n	80098fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	430a      	orrs	r2, r1
 80098fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009900:	f003 0310 	and.w	r3, r3, #16
 8009904:	2b00      	cmp	r3, #0
 8009906:	d00a      	beq.n	800991e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	430a      	orrs	r2, r1
 800991c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009922:	f003 0320 	and.w	r3, r3, #32
 8009926:	2b00      	cmp	r3, #0
 8009928:	d00a      	beq.n	8009940 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	689b      	ldr	r3, [r3, #8]
 8009930:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	430a      	orrs	r2, r1
 800993e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009948:	2b00      	cmp	r3, #0
 800994a:	d01a      	beq.n	8009982 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	685b      	ldr	r3, [r3, #4]
 8009952:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	430a      	orrs	r2, r1
 8009960:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009966:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800996a:	d10a      	bne.n	8009982 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	685b      	ldr	r3, [r3, #4]
 8009972:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	430a      	orrs	r2, r1
 8009980:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800998a:	2b00      	cmp	r3, #0
 800998c:	d00a      	beq.n	80099a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	685b      	ldr	r3, [r3, #4]
 8009994:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	430a      	orrs	r2, r1
 80099a2:	605a      	str	r2, [r3, #4]
  }
}
 80099a4:	bf00      	nop
 80099a6:	370c      	adds	r7, #12
 80099a8:	46bd      	mov	sp, r7
 80099aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ae:	4770      	bx	lr

080099b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b098      	sub	sp, #96	@ 0x60
 80099b4:	af02      	add	r7, sp, #8
 80099b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80099c0:	f7fb fab8 	bl	8004f34 <HAL_GetTick>
 80099c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	f003 0308 	and.w	r3, r3, #8
 80099d0:	2b08      	cmp	r3, #8
 80099d2:	d12e      	bne.n	8009a32 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099d8:	9300      	str	r3, [sp, #0]
 80099da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099dc:	2200      	movs	r2, #0
 80099de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80099e2:	6878      	ldr	r0, [r7, #4]
 80099e4:	f000 f88c 	bl	8009b00 <UART_WaitOnFlagUntilTimeout>
 80099e8:	4603      	mov	r3, r0
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d021      	beq.n	8009a32 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099f6:	e853 3f00 	ldrex	r3, [r3]
 80099fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80099fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a02:	653b      	str	r3, [r7, #80]	@ 0x50
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	461a      	mov	r2, r3
 8009a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009a0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8009a0e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009a12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a14:	e841 2300 	strex	r3, r2, [r1]
 8009a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009a1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d1e6      	bne.n	80099ee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2220      	movs	r2, #32
 8009a24:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a2e:	2303      	movs	r3, #3
 8009a30:	e062      	b.n	8009af8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 0304 	and.w	r3, r3, #4
 8009a3c:	2b04      	cmp	r3, #4
 8009a3e:	d149      	bne.n	8009ad4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009a44:	9300      	str	r3, [sp, #0]
 8009a46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 f856 	bl	8009b00 <UART_WaitOnFlagUntilTimeout>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d03c      	beq.n	8009ad4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a62:	e853 3f00 	ldrex	r3, [r3]
 8009a66:	623b      	str	r3, [r7, #32]
   return(result);
 8009a68:	6a3b      	ldr	r3, [r7, #32]
 8009a6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	461a      	mov	r2, r3
 8009a76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a78:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009a80:	e841 2300 	strex	r3, r2, [r1]
 8009a84:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1e6      	bne.n	8009a5a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	3308      	adds	r3, #8
 8009a92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	e853 3f00 	ldrex	r3, [r3]
 8009a9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f023 0301 	bic.w	r3, r3, #1
 8009aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	3308      	adds	r3, #8
 8009aaa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009aac:	61fa      	str	r2, [r7, #28]
 8009aae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab0:	69b9      	ldr	r1, [r7, #24]
 8009ab2:	69fa      	ldr	r2, [r7, #28]
 8009ab4:	e841 2300 	strex	r3, r2, [r1]
 8009ab8:	617b      	str	r3, [r7, #20]
   return(result);
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d1e5      	bne.n	8009a8c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2220      	movs	r2, #32
 8009ac4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2200      	movs	r2, #0
 8009acc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009ad0:	2303      	movs	r3, #3
 8009ad2:	e011      	b.n	8009af8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2220      	movs	r2, #32
 8009ad8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2220      	movs	r2, #32
 8009ade:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2200      	movs	r2, #0
 8009aec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009af6:	2300      	movs	r3, #0
}
 8009af8:	4618      	mov	r0, r3
 8009afa:	3758      	adds	r7, #88	@ 0x58
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	b084      	sub	sp, #16
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	60f8      	str	r0, [r7, #12]
 8009b08:	60b9      	str	r1, [r7, #8]
 8009b0a:	603b      	str	r3, [r7, #0]
 8009b0c:	4613      	mov	r3, r2
 8009b0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b10:	e04f      	b.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b12:	69bb      	ldr	r3, [r7, #24]
 8009b14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009b18:	d04b      	beq.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b1a:	f7fb fa0b 	bl	8004f34 <HAL_GetTick>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	69ba      	ldr	r2, [r7, #24]
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d302      	bcc.n	8009b30 <UART_WaitOnFlagUntilTimeout+0x30>
 8009b2a:	69bb      	ldr	r3, [r7, #24]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d101      	bne.n	8009b34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	e04e      	b.n	8009bd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	f003 0304 	and.w	r3, r3, #4
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d037      	beq.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2b80      	cmp	r3, #128	@ 0x80
 8009b46:	d034      	beq.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	2b40      	cmp	r3, #64	@ 0x40
 8009b4c:	d031      	beq.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	69db      	ldr	r3, [r3, #28]
 8009b54:	f003 0308 	and.w	r3, r3, #8
 8009b58:	2b08      	cmp	r3, #8
 8009b5a:	d110      	bne.n	8009b7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	2208      	movs	r2, #8
 8009b62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f000 f838 	bl	8009bda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2208      	movs	r2, #8
 8009b6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2200      	movs	r2, #0
 8009b76:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e029      	b.n	8009bd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	69db      	ldr	r3, [r3, #28]
 8009b84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009b88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b8c:	d111      	bne.n	8009bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009b96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b98:	68f8      	ldr	r0, [r7, #12]
 8009b9a:	f000 f81e 	bl	8009bda <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2220      	movs	r2, #32
 8009ba2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e00f      	b.n	8009bd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	69da      	ldr	r2, [r3, #28]
 8009bb8:	68bb      	ldr	r3, [r7, #8]
 8009bba:	4013      	ands	r3, r2
 8009bbc:	68ba      	ldr	r2, [r7, #8]
 8009bbe:	429a      	cmp	r2, r3
 8009bc0:	bf0c      	ite	eq
 8009bc2:	2301      	moveq	r3, #1
 8009bc4:	2300      	movne	r3, #0
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	461a      	mov	r2, r3
 8009bca:	79fb      	ldrb	r3, [r7, #7]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d0a0      	beq.n	8009b12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009bd0:	2300      	movs	r3, #0
}
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	3710      	adds	r7, #16
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bd80      	pop	{r7, pc}

08009bda <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009bda:	b480      	push	{r7}
 8009bdc:	b095      	sub	sp, #84	@ 0x54
 8009bde:	af00      	add	r7, sp, #0
 8009be0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bea:	e853 3f00 	ldrex	r3, [r3]
 8009bee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	461a      	mov	r2, r3
 8009bfe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c00:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c02:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c04:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c06:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c08:	e841 2300 	strex	r3, r2, [r1]
 8009c0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d1e6      	bne.n	8009be2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	3308      	adds	r3, #8
 8009c1a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c1c:	6a3b      	ldr	r3, [r7, #32]
 8009c1e:	e853 3f00 	ldrex	r3, [r3]
 8009c22:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	f023 0301 	bic.w	r3, r3, #1
 8009c2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	3308      	adds	r3, #8
 8009c32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009c36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c3c:	e841 2300 	strex	r3, r2, [r1]
 8009c40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d1e5      	bne.n	8009c14 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c4c:	2b01      	cmp	r3, #1
 8009c4e:	d118      	bne.n	8009c82 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	e853 3f00 	ldrex	r3, [r3]
 8009c5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c5e:	68bb      	ldr	r3, [r7, #8]
 8009c60:	f023 0310 	bic.w	r3, r3, #16
 8009c64:	647b      	str	r3, [r7, #68]	@ 0x44
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c6e:	61bb      	str	r3, [r7, #24]
 8009c70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c72:	6979      	ldr	r1, [r7, #20]
 8009c74:	69ba      	ldr	r2, [r7, #24]
 8009c76:	e841 2300 	strex	r3, r2, [r1]
 8009c7a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c7c:	693b      	ldr	r3, [r7, #16]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1e6      	bne.n	8009c50 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2220      	movs	r2, #32
 8009c86:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2200      	movs	r2, #0
 8009c8e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009c96:	bf00      	nop
 8009c98:	3754      	adds	r7, #84	@ 0x54
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca0:	4770      	bx	lr

08009ca2 <memset>:
 8009ca2:	4402      	add	r2, r0
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d100      	bne.n	8009cac <memset+0xa>
 8009caa:	4770      	bx	lr
 8009cac:	f803 1b01 	strb.w	r1, [r3], #1
 8009cb0:	e7f9      	b.n	8009ca6 <memset+0x4>
	...

08009cb4 <__errno>:
 8009cb4:	4b01      	ldr	r3, [pc, #4]	@ (8009cbc <__errno+0x8>)
 8009cb6:	6818      	ldr	r0, [r3, #0]
 8009cb8:	4770      	bx	lr
 8009cba:	bf00      	nop
 8009cbc:	2000000c 	.word	0x2000000c

08009cc0 <__libc_init_array>:
 8009cc0:	b570      	push	{r4, r5, r6, lr}
 8009cc2:	4d0d      	ldr	r5, [pc, #52]	@ (8009cf8 <__libc_init_array+0x38>)
 8009cc4:	4c0d      	ldr	r4, [pc, #52]	@ (8009cfc <__libc_init_array+0x3c>)
 8009cc6:	1b64      	subs	r4, r4, r5
 8009cc8:	10a4      	asrs	r4, r4, #2
 8009cca:	2600      	movs	r6, #0
 8009ccc:	42a6      	cmp	r6, r4
 8009cce:	d109      	bne.n	8009ce4 <__libc_init_array+0x24>
 8009cd0:	4d0b      	ldr	r5, [pc, #44]	@ (8009d00 <__libc_init_array+0x40>)
 8009cd2:	4c0c      	ldr	r4, [pc, #48]	@ (8009d04 <__libc_init_array+0x44>)
 8009cd4:	f000 ffa2 	bl	800ac1c <_init>
 8009cd8:	1b64      	subs	r4, r4, r5
 8009cda:	10a4      	asrs	r4, r4, #2
 8009cdc:	2600      	movs	r6, #0
 8009cde:	42a6      	cmp	r6, r4
 8009ce0:	d105      	bne.n	8009cee <__libc_init_array+0x2e>
 8009ce2:	bd70      	pop	{r4, r5, r6, pc}
 8009ce4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ce8:	4798      	blx	r3
 8009cea:	3601      	adds	r6, #1
 8009cec:	e7ee      	b.n	8009ccc <__libc_init_array+0xc>
 8009cee:	f855 3b04 	ldr.w	r3, [r5], #4
 8009cf2:	4798      	blx	r3
 8009cf4:	3601      	adds	r6, #1
 8009cf6:	e7f2      	b.n	8009cde <__libc_init_array+0x1e>
 8009cf8:	0800acc8 	.word	0x0800acc8
 8009cfc:	0800acc8 	.word	0x0800acc8
 8009d00:	0800acc8 	.word	0x0800acc8
 8009d04:	0800accc 	.word	0x0800accc

08009d08 <pow>:
 8009d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d0a:	ed2d 8b02 	vpush	{d8}
 8009d0e:	eeb0 8a40 	vmov.f32	s16, s0
 8009d12:	eef0 8a60 	vmov.f32	s17, s1
 8009d16:	ec55 4b11 	vmov	r4, r5, d1
 8009d1a:	f000 f975 	bl	800a008 <__ieee754_pow>
 8009d1e:	4622      	mov	r2, r4
 8009d20:	462b      	mov	r3, r5
 8009d22:	4620      	mov	r0, r4
 8009d24:	4629      	mov	r1, r5
 8009d26:	ec57 6b10 	vmov	r6, r7, d0
 8009d2a:	f7f6 fea7 	bl	8000a7c <__aeabi_dcmpun>
 8009d2e:	2800      	cmp	r0, #0
 8009d30:	d13b      	bne.n	8009daa <pow+0xa2>
 8009d32:	ec51 0b18 	vmov	r0, r1, d8
 8009d36:	2200      	movs	r2, #0
 8009d38:	2300      	movs	r3, #0
 8009d3a:	f7f6 fe6d 	bl	8000a18 <__aeabi_dcmpeq>
 8009d3e:	b1b8      	cbz	r0, 8009d70 <pow+0x68>
 8009d40:	2200      	movs	r2, #0
 8009d42:	2300      	movs	r3, #0
 8009d44:	4620      	mov	r0, r4
 8009d46:	4629      	mov	r1, r5
 8009d48:	f7f6 fe66 	bl	8000a18 <__aeabi_dcmpeq>
 8009d4c:	2800      	cmp	r0, #0
 8009d4e:	d146      	bne.n	8009dde <pow+0xd6>
 8009d50:	ec45 4b10 	vmov	d0, r4, r5
 8009d54:	f000 f874 	bl	8009e40 <finite>
 8009d58:	b338      	cbz	r0, 8009daa <pow+0xa2>
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	4620      	mov	r0, r4
 8009d60:	4629      	mov	r1, r5
 8009d62:	f7f6 fe63 	bl	8000a2c <__aeabi_dcmplt>
 8009d66:	b300      	cbz	r0, 8009daa <pow+0xa2>
 8009d68:	f7ff ffa4 	bl	8009cb4 <__errno>
 8009d6c:	2322      	movs	r3, #34	@ 0x22
 8009d6e:	e01b      	b.n	8009da8 <pow+0xa0>
 8009d70:	ec47 6b10 	vmov	d0, r6, r7
 8009d74:	f000 f864 	bl	8009e40 <finite>
 8009d78:	b9e0      	cbnz	r0, 8009db4 <pow+0xac>
 8009d7a:	eeb0 0a48 	vmov.f32	s0, s16
 8009d7e:	eef0 0a68 	vmov.f32	s1, s17
 8009d82:	f000 f85d 	bl	8009e40 <finite>
 8009d86:	b1a8      	cbz	r0, 8009db4 <pow+0xac>
 8009d88:	ec45 4b10 	vmov	d0, r4, r5
 8009d8c:	f000 f858 	bl	8009e40 <finite>
 8009d90:	b180      	cbz	r0, 8009db4 <pow+0xac>
 8009d92:	4632      	mov	r2, r6
 8009d94:	463b      	mov	r3, r7
 8009d96:	4630      	mov	r0, r6
 8009d98:	4639      	mov	r1, r7
 8009d9a:	f7f6 fe6f 	bl	8000a7c <__aeabi_dcmpun>
 8009d9e:	2800      	cmp	r0, #0
 8009da0:	d0e2      	beq.n	8009d68 <pow+0x60>
 8009da2:	f7ff ff87 	bl	8009cb4 <__errno>
 8009da6:	2321      	movs	r3, #33	@ 0x21
 8009da8:	6003      	str	r3, [r0, #0]
 8009daa:	ecbd 8b02 	vpop	{d8}
 8009dae:	ec47 6b10 	vmov	d0, r6, r7
 8009db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009db4:	2200      	movs	r2, #0
 8009db6:	2300      	movs	r3, #0
 8009db8:	4630      	mov	r0, r6
 8009dba:	4639      	mov	r1, r7
 8009dbc:	f7f6 fe2c 	bl	8000a18 <__aeabi_dcmpeq>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d0f2      	beq.n	8009daa <pow+0xa2>
 8009dc4:	eeb0 0a48 	vmov.f32	s0, s16
 8009dc8:	eef0 0a68 	vmov.f32	s1, s17
 8009dcc:	f000 f838 	bl	8009e40 <finite>
 8009dd0:	2800      	cmp	r0, #0
 8009dd2:	d0ea      	beq.n	8009daa <pow+0xa2>
 8009dd4:	ec45 4b10 	vmov	d0, r4, r5
 8009dd8:	f000 f832 	bl	8009e40 <finite>
 8009ddc:	e7c3      	b.n	8009d66 <pow+0x5e>
 8009dde:	4f01      	ldr	r7, [pc, #4]	@ (8009de4 <pow+0xdc>)
 8009de0:	2600      	movs	r6, #0
 8009de2:	e7e2      	b.n	8009daa <pow+0xa2>
 8009de4:	3ff00000 	.word	0x3ff00000

08009de8 <sqrt>:
 8009de8:	b538      	push	{r3, r4, r5, lr}
 8009dea:	ed2d 8b02 	vpush	{d8}
 8009dee:	ec55 4b10 	vmov	r4, r5, d0
 8009df2:	f000 f831 	bl	8009e58 <__ieee754_sqrt>
 8009df6:	4622      	mov	r2, r4
 8009df8:	462b      	mov	r3, r5
 8009dfa:	4620      	mov	r0, r4
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	eeb0 8a40 	vmov.f32	s16, s0
 8009e02:	eef0 8a60 	vmov.f32	s17, s1
 8009e06:	f7f6 fe39 	bl	8000a7c <__aeabi_dcmpun>
 8009e0a:	b990      	cbnz	r0, 8009e32 <sqrt+0x4a>
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	2300      	movs	r3, #0
 8009e10:	4620      	mov	r0, r4
 8009e12:	4629      	mov	r1, r5
 8009e14:	f7f6 fe0a 	bl	8000a2c <__aeabi_dcmplt>
 8009e18:	b158      	cbz	r0, 8009e32 <sqrt+0x4a>
 8009e1a:	f7ff ff4b 	bl	8009cb4 <__errno>
 8009e1e:	2321      	movs	r3, #33	@ 0x21
 8009e20:	6003      	str	r3, [r0, #0]
 8009e22:	2200      	movs	r2, #0
 8009e24:	2300      	movs	r3, #0
 8009e26:	4610      	mov	r0, r2
 8009e28:	4619      	mov	r1, r3
 8009e2a:	f7f6 fcb7 	bl	800079c <__aeabi_ddiv>
 8009e2e:	ec41 0b18 	vmov	d8, r0, r1
 8009e32:	eeb0 0a48 	vmov.f32	s0, s16
 8009e36:	eef0 0a68 	vmov.f32	s1, s17
 8009e3a:	ecbd 8b02 	vpop	{d8}
 8009e3e:	bd38      	pop	{r3, r4, r5, pc}

08009e40 <finite>:
 8009e40:	b082      	sub	sp, #8
 8009e42:	ed8d 0b00 	vstr	d0, [sp]
 8009e46:	9801      	ldr	r0, [sp, #4]
 8009e48:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8009e4c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009e50:	0fc0      	lsrs	r0, r0, #31
 8009e52:	b002      	add	sp, #8
 8009e54:	4770      	bx	lr
	...

08009e58 <__ieee754_sqrt>:
 8009e58:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e5c:	4a66      	ldr	r2, [pc, #408]	@ (8009ff8 <__ieee754_sqrt+0x1a0>)
 8009e5e:	ec55 4b10 	vmov	r4, r5, d0
 8009e62:	43aa      	bics	r2, r5
 8009e64:	462b      	mov	r3, r5
 8009e66:	4621      	mov	r1, r4
 8009e68:	d110      	bne.n	8009e8c <__ieee754_sqrt+0x34>
 8009e6a:	4622      	mov	r2, r4
 8009e6c:	4620      	mov	r0, r4
 8009e6e:	4629      	mov	r1, r5
 8009e70:	f7f6 fb6a 	bl	8000548 <__aeabi_dmul>
 8009e74:	4602      	mov	r2, r0
 8009e76:	460b      	mov	r3, r1
 8009e78:	4620      	mov	r0, r4
 8009e7a:	4629      	mov	r1, r5
 8009e7c:	f7f6 f9ae 	bl	80001dc <__adddf3>
 8009e80:	4604      	mov	r4, r0
 8009e82:	460d      	mov	r5, r1
 8009e84:	ec45 4b10 	vmov	d0, r4, r5
 8009e88:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e8c:	2d00      	cmp	r5, #0
 8009e8e:	dc0e      	bgt.n	8009eae <__ieee754_sqrt+0x56>
 8009e90:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8009e94:	4322      	orrs	r2, r4
 8009e96:	d0f5      	beq.n	8009e84 <__ieee754_sqrt+0x2c>
 8009e98:	b19d      	cbz	r5, 8009ec2 <__ieee754_sqrt+0x6a>
 8009e9a:	4622      	mov	r2, r4
 8009e9c:	4620      	mov	r0, r4
 8009e9e:	4629      	mov	r1, r5
 8009ea0:	f7f6 f99a 	bl	80001d8 <__aeabi_dsub>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	f7f6 fc78 	bl	800079c <__aeabi_ddiv>
 8009eac:	e7e8      	b.n	8009e80 <__ieee754_sqrt+0x28>
 8009eae:	152a      	asrs	r2, r5, #20
 8009eb0:	d115      	bne.n	8009ede <__ieee754_sqrt+0x86>
 8009eb2:	2000      	movs	r0, #0
 8009eb4:	e009      	b.n	8009eca <__ieee754_sqrt+0x72>
 8009eb6:	0acb      	lsrs	r3, r1, #11
 8009eb8:	3a15      	subs	r2, #21
 8009eba:	0549      	lsls	r1, r1, #21
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d0fa      	beq.n	8009eb6 <__ieee754_sqrt+0x5e>
 8009ec0:	e7f7      	b.n	8009eb2 <__ieee754_sqrt+0x5a>
 8009ec2:	462a      	mov	r2, r5
 8009ec4:	e7fa      	b.n	8009ebc <__ieee754_sqrt+0x64>
 8009ec6:	005b      	lsls	r3, r3, #1
 8009ec8:	3001      	adds	r0, #1
 8009eca:	02dc      	lsls	r4, r3, #11
 8009ecc:	d5fb      	bpl.n	8009ec6 <__ieee754_sqrt+0x6e>
 8009ece:	1e44      	subs	r4, r0, #1
 8009ed0:	1b12      	subs	r2, r2, r4
 8009ed2:	f1c0 0420 	rsb	r4, r0, #32
 8009ed6:	fa21 f404 	lsr.w	r4, r1, r4
 8009eda:	4323      	orrs	r3, r4
 8009edc:	4081      	lsls	r1, r0
 8009ede:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ee2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8009ee6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009eea:	07d2      	lsls	r2, r2, #31
 8009eec:	bf5c      	itt	pl
 8009eee:	005b      	lslpl	r3, r3, #1
 8009ef0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8009ef4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009ef8:	bf58      	it	pl
 8009efa:	0049      	lslpl	r1, r1, #1
 8009efc:	2600      	movs	r6, #0
 8009efe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8009f02:	107f      	asrs	r7, r7, #1
 8009f04:	0049      	lsls	r1, r1, #1
 8009f06:	2016      	movs	r0, #22
 8009f08:	4632      	mov	r2, r6
 8009f0a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009f0e:	1915      	adds	r5, r2, r4
 8009f10:	429d      	cmp	r5, r3
 8009f12:	bfde      	ittt	le
 8009f14:	192a      	addle	r2, r5, r4
 8009f16:	1b5b      	suble	r3, r3, r5
 8009f18:	1936      	addle	r6, r6, r4
 8009f1a:	0fcd      	lsrs	r5, r1, #31
 8009f1c:	3801      	subs	r0, #1
 8009f1e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8009f22:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009f26:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009f2a:	d1f0      	bne.n	8009f0e <__ieee754_sqrt+0xb6>
 8009f2c:	4605      	mov	r5, r0
 8009f2e:	2420      	movs	r4, #32
 8009f30:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8009f34:	4293      	cmp	r3, r2
 8009f36:	eb0c 0e00 	add.w	lr, ip, r0
 8009f3a:	dc02      	bgt.n	8009f42 <__ieee754_sqrt+0xea>
 8009f3c:	d113      	bne.n	8009f66 <__ieee754_sqrt+0x10e>
 8009f3e:	458e      	cmp	lr, r1
 8009f40:	d811      	bhi.n	8009f66 <__ieee754_sqrt+0x10e>
 8009f42:	f1be 0f00 	cmp.w	lr, #0
 8009f46:	eb0e 000c 	add.w	r0, lr, ip
 8009f4a:	da3f      	bge.n	8009fcc <__ieee754_sqrt+0x174>
 8009f4c:	2800      	cmp	r0, #0
 8009f4e:	db3d      	blt.n	8009fcc <__ieee754_sqrt+0x174>
 8009f50:	f102 0801 	add.w	r8, r2, #1
 8009f54:	1a9b      	subs	r3, r3, r2
 8009f56:	458e      	cmp	lr, r1
 8009f58:	bf88      	it	hi
 8009f5a:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 8009f5e:	eba1 010e 	sub.w	r1, r1, lr
 8009f62:	4465      	add	r5, ip
 8009f64:	4642      	mov	r2, r8
 8009f66:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009f6a:	3c01      	subs	r4, #1
 8009f6c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009f70:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009f74:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8009f78:	d1dc      	bne.n	8009f34 <__ieee754_sqrt+0xdc>
 8009f7a:	4319      	orrs	r1, r3
 8009f7c:	d01b      	beq.n	8009fb6 <__ieee754_sqrt+0x15e>
 8009f7e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009ffc <__ieee754_sqrt+0x1a4>
 8009f82:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800a000 <__ieee754_sqrt+0x1a8>
 8009f86:	e9da 0100 	ldrd	r0, r1, [sl]
 8009f8a:	e9db 2300 	ldrd	r2, r3, [fp]
 8009f8e:	f7f6 f923 	bl	80001d8 <__aeabi_dsub>
 8009f92:	e9da 8900 	ldrd	r8, r9, [sl]
 8009f96:	4602      	mov	r2, r0
 8009f98:	460b      	mov	r3, r1
 8009f9a:	4640      	mov	r0, r8
 8009f9c:	4649      	mov	r1, r9
 8009f9e:	f7f6 fd4f 	bl	8000a40 <__aeabi_dcmple>
 8009fa2:	b140      	cbz	r0, 8009fb6 <__ieee754_sqrt+0x15e>
 8009fa4:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 8009fa8:	e9da 0100 	ldrd	r0, r1, [sl]
 8009fac:	e9db 2300 	ldrd	r2, r3, [fp]
 8009fb0:	d10e      	bne.n	8009fd0 <__ieee754_sqrt+0x178>
 8009fb2:	3601      	adds	r6, #1
 8009fb4:	4625      	mov	r5, r4
 8009fb6:	1073      	asrs	r3, r6, #1
 8009fb8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8009fbc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8009fc0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8009fc4:	086b      	lsrs	r3, r5, #1
 8009fc6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8009fca:	e759      	b.n	8009e80 <__ieee754_sqrt+0x28>
 8009fcc:	4690      	mov	r8, r2
 8009fce:	e7c1      	b.n	8009f54 <__ieee754_sqrt+0xfc>
 8009fd0:	f7f6 f904 	bl	80001dc <__adddf3>
 8009fd4:	e9da 8900 	ldrd	r8, r9, [sl]
 8009fd8:	4602      	mov	r2, r0
 8009fda:	460b      	mov	r3, r1
 8009fdc:	4640      	mov	r0, r8
 8009fde:	4649      	mov	r1, r9
 8009fe0:	f7f6 fd24 	bl	8000a2c <__aeabi_dcmplt>
 8009fe4:	b120      	cbz	r0, 8009ff0 <__ieee754_sqrt+0x198>
 8009fe6:	1cab      	adds	r3, r5, #2
 8009fe8:	bf08      	it	eq
 8009fea:	3601      	addeq	r6, #1
 8009fec:	3502      	adds	r5, #2
 8009fee:	e7e2      	b.n	8009fb6 <__ieee754_sqrt+0x15e>
 8009ff0:	1c6b      	adds	r3, r5, #1
 8009ff2:	f023 0501 	bic.w	r5, r3, #1
 8009ff6:	e7de      	b.n	8009fb6 <__ieee754_sqrt+0x15e>
 8009ff8:	7ff00000 	.word	0x7ff00000
 8009ffc:	0800ac88 	.word	0x0800ac88
 800a000:	0800ac80 	.word	0x0800ac80
 800a004:	00000000 	.word	0x00000000

0800a008 <__ieee754_pow>:
 800a008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a00c:	b091      	sub	sp, #68	@ 0x44
 800a00e:	ed8d 1b00 	vstr	d1, [sp]
 800a012:	e9dd 1900 	ldrd	r1, r9, [sp]
 800a016:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800a01a:	ea5a 0001 	orrs.w	r0, sl, r1
 800a01e:	ec57 6b10 	vmov	r6, r7, d0
 800a022:	d113      	bne.n	800a04c <__ieee754_pow+0x44>
 800a024:	19b3      	adds	r3, r6, r6
 800a026:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800a02a:	4152      	adcs	r2, r2
 800a02c:	4298      	cmp	r0, r3
 800a02e:	4b9a      	ldr	r3, [pc, #616]	@ (800a298 <__ieee754_pow+0x290>)
 800a030:	4193      	sbcs	r3, r2
 800a032:	f080 84ee 	bcs.w	800aa12 <__ieee754_pow+0xa0a>
 800a036:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a03a:	4630      	mov	r0, r6
 800a03c:	4639      	mov	r1, r7
 800a03e:	f7f6 f8cd 	bl	80001dc <__adddf3>
 800a042:	ec41 0b10 	vmov	d0, r0, r1
 800a046:	b011      	add	sp, #68	@ 0x44
 800a048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a04c:	4a93      	ldr	r2, [pc, #588]	@ (800a29c <__ieee754_pow+0x294>)
 800a04e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800a052:	4295      	cmp	r5, r2
 800a054:	46b8      	mov	r8, r7
 800a056:	4633      	mov	r3, r6
 800a058:	d80a      	bhi.n	800a070 <__ieee754_pow+0x68>
 800a05a:	d104      	bne.n	800a066 <__ieee754_pow+0x5e>
 800a05c:	2e00      	cmp	r6, #0
 800a05e:	d1ea      	bne.n	800a036 <__ieee754_pow+0x2e>
 800a060:	45aa      	cmp	sl, r5
 800a062:	d8e8      	bhi.n	800a036 <__ieee754_pow+0x2e>
 800a064:	e001      	b.n	800a06a <__ieee754_pow+0x62>
 800a066:	4592      	cmp	sl, r2
 800a068:	d802      	bhi.n	800a070 <__ieee754_pow+0x68>
 800a06a:	4592      	cmp	sl, r2
 800a06c:	d10f      	bne.n	800a08e <__ieee754_pow+0x86>
 800a06e:	b171      	cbz	r1, 800a08e <__ieee754_pow+0x86>
 800a070:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800a074:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800a078:	ea58 0803 	orrs.w	r8, r8, r3
 800a07c:	d1db      	bne.n	800a036 <__ieee754_pow+0x2e>
 800a07e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a082:	18db      	adds	r3, r3, r3
 800a084:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800a088:	4152      	adcs	r2, r2
 800a08a:	4598      	cmp	r8, r3
 800a08c:	e7cf      	b.n	800a02e <__ieee754_pow+0x26>
 800a08e:	f1b8 0f00 	cmp.w	r8, #0
 800a092:	46ab      	mov	fp, r5
 800a094:	da43      	bge.n	800a11e <__ieee754_pow+0x116>
 800a096:	4a82      	ldr	r2, [pc, #520]	@ (800a2a0 <__ieee754_pow+0x298>)
 800a098:	4592      	cmp	sl, r2
 800a09a:	d856      	bhi.n	800a14a <__ieee754_pow+0x142>
 800a09c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800a0a0:	4592      	cmp	sl, r2
 800a0a2:	f240 84c5 	bls.w	800aa30 <__ieee754_pow+0xa28>
 800a0a6:	ea4f 522a 	mov.w	r2, sl, asr #20
 800a0aa:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a0ae:	2a14      	cmp	r2, #20
 800a0b0:	dd18      	ble.n	800a0e4 <__ieee754_pow+0xdc>
 800a0b2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800a0b6:	fa21 f402 	lsr.w	r4, r1, r2
 800a0ba:	fa04 f202 	lsl.w	r2, r4, r2
 800a0be:	428a      	cmp	r2, r1
 800a0c0:	f040 84b6 	bne.w	800aa30 <__ieee754_pow+0xa28>
 800a0c4:	f004 0401 	and.w	r4, r4, #1
 800a0c8:	f1c4 0402 	rsb	r4, r4, #2
 800a0cc:	2900      	cmp	r1, #0
 800a0ce:	d159      	bne.n	800a184 <__ieee754_pow+0x17c>
 800a0d0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800a0d4:	d148      	bne.n	800a168 <__ieee754_pow+0x160>
 800a0d6:	4632      	mov	r2, r6
 800a0d8:	463b      	mov	r3, r7
 800a0da:	4630      	mov	r0, r6
 800a0dc:	4639      	mov	r1, r7
 800a0de:	f7f6 fa33 	bl	8000548 <__aeabi_dmul>
 800a0e2:	e7ae      	b.n	800a042 <__ieee754_pow+0x3a>
 800a0e4:	2900      	cmp	r1, #0
 800a0e6:	d14c      	bne.n	800a182 <__ieee754_pow+0x17a>
 800a0e8:	f1c2 0214 	rsb	r2, r2, #20
 800a0ec:	fa4a f402 	asr.w	r4, sl, r2
 800a0f0:	fa04 f202 	lsl.w	r2, r4, r2
 800a0f4:	4552      	cmp	r2, sl
 800a0f6:	f040 8498 	bne.w	800aa2a <__ieee754_pow+0xa22>
 800a0fa:	f004 0401 	and.w	r4, r4, #1
 800a0fe:	f1c4 0402 	rsb	r4, r4, #2
 800a102:	4a68      	ldr	r2, [pc, #416]	@ (800a2a4 <__ieee754_pow+0x29c>)
 800a104:	4592      	cmp	sl, r2
 800a106:	d1e3      	bne.n	800a0d0 <__ieee754_pow+0xc8>
 800a108:	f1b9 0f00 	cmp.w	r9, #0
 800a10c:	f280 8489 	bge.w	800aa22 <__ieee754_pow+0xa1a>
 800a110:	4964      	ldr	r1, [pc, #400]	@ (800a2a4 <__ieee754_pow+0x29c>)
 800a112:	4632      	mov	r2, r6
 800a114:	463b      	mov	r3, r7
 800a116:	2000      	movs	r0, #0
 800a118:	f7f6 fb40 	bl	800079c <__aeabi_ddiv>
 800a11c:	e791      	b.n	800a042 <__ieee754_pow+0x3a>
 800a11e:	2400      	movs	r4, #0
 800a120:	bb81      	cbnz	r1, 800a184 <__ieee754_pow+0x17c>
 800a122:	4a5e      	ldr	r2, [pc, #376]	@ (800a29c <__ieee754_pow+0x294>)
 800a124:	4592      	cmp	sl, r2
 800a126:	d1ec      	bne.n	800a102 <__ieee754_pow+0xfa>
 800a128:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800a12c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800a130:	431a      	orrs	r2, r3
 800a132:	f000 846e 	beq.w	800aa12 <__ieee754_pow+0xa0a>
 800a136:	4b5c      	ldr	r3, [pc, #368]	@ (800a2a8 <__ieee754_pow+0x2a0>)
 800a138:	429d      	cmp	r5, r3
 800a13a:	d908      	bls.n	800a14e <__ieee754_pow+0x146>
 800a13c:	f1b9 0f00 	cmp.w	r9, #0
 800a140:	f280 846b 	bge.w	800aa1a <__ieee754_pow+0xa12>
 800a144:	2000      	movs	r0, #0
 800a146:	2100      	movs	r1, #0
 800a148:	e77b      	b.n	800a042 <__ieee754_pow+0x3a>
 800a14a:	2402      	movs	r4, #2
 800a14c:	e7e8      	b.n	800a120 <__ieee754_pow+0x118>
 800a14e:	f1b9 0f00 	cmp.w	r9, #0
 800a152:	f04f 0000 	mov.w	r0, #0
 800a156:	f04f 0100 	mov.w	r1, #0
 800a15a:	f6bf af72 	bge.w	800a042 <__ieee754_pow+0x3a>
 800a15e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a162:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800a166:	e76c      	b.n	800a042 <__ieee754_pow+0x3a>
 800a168:	4a50      	ldr	r2, [pc, #320]	@ (800a2ac <__ieee754_pow+0x2a4>)
 800a16a:	4591      	cmp	r9, r2
 800a16c:	d10a      	bne.n	800a184 <__ieee754_pow+0x17c>
 800a16e:	f1b8 0f00 	cmp.w	r8, #0
 800a172:	db07      	blt.n	800a184 <__ieee754_pow+0x17c>
 800a174:	ec47 6b10 	vmov	d0, r6, r7
 800a178:	b011      	add	sp, #68	@ 0x44
 800a17a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17e:	f7ff be6b 	b.w	8009e58 <__ieee754_sqrt>
 800a182:	2400      	movs	r4, #0
 800a184:	ec47 6b10 	vmov	d0, r6, r7
 800a188:	9302      	str	r3, [sp, #8]
 800a18a:	f000 fcc5 	bl	800ab18 <fabs>
 800a18e:	9b02      	ldr	r3, [sp, #8]
 800a190:	ec51 0b10 	vmov	r0, r1, d0
 800a194:	bb43      	cbnz	r3, 800a1e8 <__ieee754_pow+0x1e0>
 800a196:	4b43      	ldr	r3, [pc, #268]	@ (800a2a4 <__ieee754_pow+0x29c>)
 800a198:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d000      	beq.n	800a1a2 <__ieee754_pow+0x19a>
 800a1a0:	bb15      	cbnz	r5, 800a1e8 <__ieee754_pow+0x1e0>
 800a1a2:	f1b9 0f00 	cmp.w	r9, #0
 800a1a6:	da05      	bge.n	800a1b4 <__ieee754_pow+0x1ac>
 800a1a8:	4602      	mov	r2, r0
 800a1aa:	460b      	mov	r3, r1
 800a1ac:	2000      	movs	r0, #0
 800a1ae:	493d      	ldr	r1, [pc, #244]	@ (800a2a4 <__ieee754_pow+0x29c>)
 800a1b0:	f7f6 faf4 	bl	800079c <__aeabi_ddiv>
 800a1b4:	f1b8 0f00 	cmp.w	r8, #0
 800a1b8:	f6bf af43 	bge.w	800a042 <__ieee754_pow+0x3a>
 800a1bc:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800a1c0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800a1c4:	4325      	orrs	r5, r4
 800a1c6:	d108      	bne.n	800a1da <__ieee754_pow+0x1d2>
 800a1c8:	4602      	mov	r2, r0
 800a1ca:	460b      	mov	r3, r1
 800a1cc:	4610      	mov	r0, r2
 800a1ce:	4619      	mov	r1, r3
 800a1d0:	f7f6 f802 	bl	80001d8 <__aeabi_dsub>
 800a1d4:	4602      	mov	r2, r0
 800a1d6:	460b      	mov	r3, r1
 800a1d8:	e79e      	b.n	800a118 <__ieee754_pow+0x110>
 800a1da:	2c01      	cmp	r4, #1
 800a1dc:	f47f af31 	bne.w	800a042 <__ieee754_pow+0x3a>
 800a1e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1e4:	4619      	mov	r1, r3
 800a1e6:	e72c      	b.n	800a042 <__ieee754_pow+0x3a>
 800a1e8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800a1ec:	3b01      	subs	r3, #1
 800a1ee:	ea53 0204 	orrs.w	r2, r3, r4
 800a1f2:	d102      	bne.n	800a1fa <__ieee754_pow+0x1f2>
 800a1f4:	4632      	mov	r2, r6
 800a1f6:	463b      	mov	r3, r7
 800a1f8:	e7e8      	b.n	800a1cc <__ieee754_pow+0x1c4>
 800a1fa:	3c01      	subs	r4, #1
 800a1fc:	431c      	orrs	r4, r3
 800a1fe:	d016      	beq.n	800a22e <__ieee754_pow+0x226>
 800a200:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a288 <__ieee754_pow+0x280>
 800a204:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800a208:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a20c:	f240 8110 	bls.w	800a430 <__ieee754_pow+0x428>
 800a210:	4b27      	ldr	r3, [pc, #156]	@ (800a2b0 <__ieee754_pow+0x2a8>)
 800a212:	459a      	cmp	sl, r3
 800a214:	4b24      	ldr	r3, [pc, #144]	@ (800a2a8 <__ieee754_pow+0x2a0>)
 800a216:	d916      	bls.n	800a246 <__ieee754_pow+0x23e>
 800a218:	429d      	cmp	r5, r3
 800a21a:	d80b      	bhi.n	800a234 <__ieee754_pow+0x22c>
 800a21c:	f1b9 0f00 	cmp.w	r9, #0
 800a220:	da0b      	bge.n	800a23a <__ieee754_pow+0x232>
 800a222:	2000      	movs	r0, #0
 800a224:	b011      	add	sp, #68	@ 0x44
 800a226:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a22a:	f000 bc6d 	b.w	800ab08 <__math_oflow>
 800a22e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800a290 <__ieee754_pow+0x288>
 800a232:	e7e7      	b.n	800a204 <__ieee754_pow+0x1fc>
 800a234:	f1b9 0f00 	cmp.w	r9, #0
 800a238:	dcf3      	bgt.n	800a222 <__ieee754_pow+0x21a>
 800a23a:	2000      	movs	r0, #0
 800a23c:	b011      	add	sp, #68	@ 0x44
 800a23e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a242:	f000 bc59 	b.w	800aaf8 <__math_uflow>
 800a246:	429d      	cmp	r5, r3
 800a248:	d20c      	bcs.n	800a264 <__ieee754_pow+0x25c>
 800a24a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a24e:	2200      	movs	r2, #0
 800a250:	2300      	movs	r3, #0
 800a252:	f7f6 fbeb 	bl	8000a2c <__aeabi_dcmplt>
 800a256:	3800      	subs	r0, #0
 800a258:	bf18      	it	ne
 800a25a:	2001      	movne	r0, #1
 800a25c:	f1b9 0f00 	cmp.w	r9, #0
 800a260:	daec      	bge.n	800a23c <__ieee754_pow+0x234>
 800a262:	e7df      	b.n	800a224 <__ieee754_pow+0x21c>
 800a264:	4b0f      	ldr	r3, [pc, #60]	@ (800a2a4 <__ieee754_pow+0x29c>)
 800a266:	429d      	cmp	r5, r3
 800a268:	f04f 0200 	mov.w	r2, #0
 800a26c:	d922      	bls.n	800a2b4 <__ieee754_pow+0x2ac>
 800a26e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a272:	2300      	movs	r3, #0
 800a274:	f7f6 fbda 	bl	8000a2c <__aeabi_dcmplt>
 800a278:	3800      	subs	r0, #0
 800a27a:	bf18      	it	ne
 800a27c:	2001      	movne	r0, #1
 800a27e:	f1b9 0f00 	cmp.w	r9, #0
 800a282:	dccf      	bgt.n	800a224 <__ieee754_pow+0x21c>
 800a284:	e7da      	b.n	800a23c <__ieee754_pow+0x234>
 800a286:	bf00      	nop
 800a288:	00000000 	.word	0x00000000
 800a28c:	3ff00000 	.word	0x3ff00000
 800a290:	00000000 	.word	0x00000000
 800a294:	bff00000 	.word	0xbff00000
 800a298:	fff00000 	.word	0xfff00000
 800a29c:	7ff00000 	.word	0x7ff00000
 800a2a0:	433fffff 	.word	0x433fffff
 800a2a4:	3ff00000 	.word	0x3ff00000
 800a2a8:	3fefffff 	.word	0x3fefffff
 800a2ac:	3fe00000 	.word	0x3fe00000
 800a2b0:	43f00000 	.word	0x43f00000
 800a2b4:	4b5a      	ldr	r3, [pc, #360]	@ (800a420 <__ieee754_pow+0x418>)
 800a2b6:	f7f5 ff8f 	bl	80001d8 <__aeabi_dsub>
 800a2ba:	a351      	add	r3, pc, #324	@ (adr r3, 800a400 <__ieee754_pow+0x3f8>)
 800a2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c0:	4604      	mov	r4, r0
 800a2c2:	460d      	mov	r5, r1
 800a2c4:	f7f6 f940 	bl	8000548 <__aeabi_dmul>
 800a2c8:	a34f      	add	r3, pc, #316	@ (adr r3, 800a408 <__ieee754_pow+0x400>)
 800a2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ce:	4606      	mov	r6, r0
 800a2d0:	460f      	mov	r7, r1
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	4629      	mov	r1, r5
 800a2d6:	f7f6 f937 	bl	8000548 <__aeabi_dmul>
 800a2da:	4b52      	ldr	r3, [pc, #328]	@ (800a424 <__ieee754_pow+0x41c>)
 800a2dc:	4682      	mov	sl, r0
 800a2de:	468b      	mov	fp, r1
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	4629      	mov	r1, r5
 800a2e6:	f7f6 f92f 	bl	8000548 <__aeabi_dmul>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	460b      	mov	r3, r1
 800a2ee:	a148      	add	r1, pc, #288	@ (adr r1, 800a410 <__ieee754_pow+0x408>)
 800a2f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2f4:	f7f5 ff70 	bl	80001d8 <__aeabi_dsub>
 800a2f8:	4622      	mov	r2, r4
 800a2fa:	462b      	mov	r3, r5
 800a2fc:	f7f6 f924 	bl	8000548 <__aeabi_dmul>
 800a300:	4602      	mov	r2, r0
 800a302:	460b      	mov	r3, r1
 800a304:	2000      	movs	r0, #0
 800a306:	4948      	ldr	r1, [pc, #288]	@ (800a428 <__ieee754_pow+0x420>)
 800a308:	f7f5 ff66 	bl	80001d8 <__aeabi_dsub>
 800a30c:	4622      	mov	r2, r4
 800a30e:	4680      	mov	r8, r0
 800a310:	4689      	mov	r9, r1
 800a312:	462b      	mov	r3, r5
 800a314:	4620      	mov	r0, r4
 800a316:	4629      	mov	r1, r5
 800a318:	f7f6 f916 	bl	8000548 <__aeabi_dmul>
 800a31c:	4602      	mov	r2, r0
 800a31e:	460b      	mov	r3, r1
 800a320:	4640      	mov	r0, r8
 800a322:	4649      	mov	r1, r9
 800a324:	f7f6 f910 	bl	8000548 <__aeabi_dmul>
 800a328:	a33b      	add	r3, pc, #236	@ (adr r3, 800a418 <__ieee754_pow+0x410>)
 800a32a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a32e:	f7f6 f90b 	bl	8000548 <__aeabi_dmul>
 800a332:	4602      	mov	r2, r0
 800a334:	460b      	mov	r3, r1
 800a336:	4650      	mov	r0, sl
 800a338:	4659      	mov	r1, fp
 800a33a:	f7f5 ff4d 	bl	80001d8 <__aeabi_dsub>
 800a33e:	4602      	mov	r2, r0
 800a340:	460b      	mov	r3, r1
 800a342:	4680      	mov	r8, r0
 800a344:	4689      	mov	r9, r1
 800a346:	4630      	mov	r0, r6
 800a348:	4639      	mov	r1, r7
 800a34a:	f7f5 ff47 	bl	80001dc <__adddf3>
 800a34e:	2400      	movs	r4, #0
 800a350:	4632      	mov	r2, r6
 800a352:	463b      	mov	r3, r7
 800a354:	4620      	mov	r0, r4
 800a356:	460d      	mov	r5, r1
 800a358:	f7f5 ff3e 	bl	80001d8 <__aeabi_dsub>
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4640      	mov	r0, r8
 800a362:	4649      	mov	r1, r9
 800a364:	f7f5 ff38 	bl	80001d8 <__aeabi_dsub>
 800a368:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a36c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a370:	2300      	movs	r3, #0
 800a372:	9304      	str	r3, [sp, #16]
 800a374:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800a378:	4606      	mov	r6, r0
 800a37a:	460f      	mov	r7, r1
 800a37c:	465b      	mov	r3, fp
 800a37e:	4652      	mov	r2, sl
 800a380:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a384:	f7f5 ff28 	bl	80001d8 <__aeabi_dsub>
 800a388:	4622      	mov	r2, r4
 800a38a:	462b      	mov	r3, r5
 800a38c:	f7f6 f8dc 	bl	8000548 <__aeabi_dmul>
 800a390:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a394:	4680      	mov	r8, r0
 800a396:	4689      	mov	r9, r1
 800a398:	4630      	mov	r0, r6
 800a39a:	4639      	mov	r1, r7
 800a39c:	f7f6 f8d4 	bl	8000548 <__aeabi_dmul>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	4640      	mov	r0, r8
 800a3a6:	4649      	mov	r1, r9
 800a3a8:	f7f5 ff18 	bl	80001dc <__adddf3>
 800a3ac:	465b      	mov	r3, fp
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	460f      	mov	r7, r1
 800a3b2:	4652      	mov	r2, sl
 800a3b4:	4620      	mov	r0, r4
 800a3b6:	4629      	mov	r1, r5
 800a3b8:	f7f6 f8c6 	bl	8000548 <__aeabi_dmul>
 800a3bc:	460b      	mov	r3, r1
 800a3be:	4602      	mov	r2, r0
 800a3c0:	4680      	mov	r8, r0
 800a3c2:	4689      	mov	r9, r1
 800a3c4:	4630      	mov	r0, r6
 800a3c6:	4639      	mov	r1, r7
 800a3c8:	f7f5 ff08 	bl	80001dc <__adddf3>
 800a3cc:	4b17      	ldr	r3, [pc, #92]	@ (800a42c <__ieee754_pow+0x424>)
 800a3ce:	4299      	cmp	r1, r3
 800a3d0:	4604      	mov	r4, r0
 800a3d2:	460d      	mov	r5, r1
 800a3d4:	468b      	mov	fp, r1
 800a3d6:	f340 820b 	ble.w	800a7f0 <__ieee754_pow+0x7e8>
 800a3da:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800a3de:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800a3e2:	4303      	orrs	r3, r0
 800a3e4:	f000 81ea 	beq.w	800a7bc <__ieee754_pow+0x7b4>
 800a3e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	f7f6 fb1c 	bl	8000a2c <__aeabi_dcmplt>
 800a3f4:	3800      	subs	r0, #0
 800a3f6:	bf18      	it	ne
 800a3f8:	2001      	movne	r0, #1
 800a3fa:	e713      	b.n	800a224 <__ieee754_pow+0x21c>
 800a3fc:	f3af 8000 	nop.w
 800a400:	60000000 	.word	0x60000000
 800a404:	3ff71547 	.word	0x3ff71547
 800a408:	f85ddf44 	.word	0xf85ddf44
 800a40c:	3e54ae0b 	.word	0x3e54ae0b
 800a410:	55555555 	.word	0x55555555
 800a414:	3fd55555 	.word	0x3fd55555
 800a418:	652b82fe 	.word	0x652b82fe
 800a41c:	3ff71547 	.word	0x3ff71547
 800a420:	3ff00000 	.word	0x3ff00000
 800a424:	3fd00000 	.word	0x3fd00000
 800a428:	3fe00000 	.word	0x3fe00000
 800a42c:	408fffff 	.word	0x408fffff
 800a430:	4bd5      	ldr	r3, [pc, #852]	@ (800a788 <__ieee754_pow+0x780>)
 800a432:	ea08 0303 	and.w	r3, r8, r3
 800a436:	2200      	movs	r2, #0
 800a438:	b92b      	cbnz	r3, 800a446 <__ieee754_pow+0x43e>
 800a43a:	4bd4      	ldr	r3, [pc, #848]	@ (800a78c <__ieee754_pow+0x784>)
 800a43c:	f7f6 f884 	bl	8000548 <__aeabi_dmul>
 800a440:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800a444:	468b      	mov	fp, r1
 800a446:	ea4f 532b 	mov.w	r3, fp, asr #20
 800a44a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a44e:	4413      	add	r3, r2
 800a450:	930a      	str	r3, [sp, #40]	@ 0x28
 800a452:	4bcf      	ldr	r3, [pc, #828]	@ (800a790 <__ieee754_pow+0x788>)
 800a454:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800a458:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800a45c:	459b      	cmp	fp, r3
 800a45e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800a462:	dd08      	ble.n	800a476 <__ieee754_pow+0x46e>
 800a464:	4bcb      	ldr	r3, [pc, #812]	@ (800a794 <__ieee754_pow+0x78c>)
 800a466:	459b      	cmp	fp, r3
 800a468:	f340 81a5 	ble.w	800a7b6 <__ieee754_pow+0x7ae>
 800a46c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a46e:	3301      	adds	r3, #1
 800a470:	930a      	str	r3, [sp, #40]	@ 0x28
 800a472:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800a476:	f04f 0a00 	mov.w	sl, #0
 800a47a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800a47e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a480:	4bc5      	ldr	r3, [pc, #788]	@ (800a798 <__ieee754_pow+0x790>)
 800a482:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a486:	ed93 7b00 	vldr	d7, [r3]
 800a48a:	4629      	mov	r1, r5
 800a48c:	ec53 2b17 	vmov	r2, r3, d7
 800a490:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a494:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a498:	f7f5 fe9e 	bl	80001d8 <__aeabi_dsub>
 800a49c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a4a0:	4606      	mov	r6, r0
 800a4a2:	460f      	mov	r7, r1
 800a4a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4a8:	f7f5 fe98 	bl	80001dc <__adddf3>
 800a4ac:	4602      	mov	r2, r0
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	49ba      	ldr	r1, [pc, #744]	@ (800a79c <__ieee754_pow+0x794>)
 800a4b4:	f7f6 f972 	bl	800079c <__aeabi_ddiv>
 800a4b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800a4bc:	4602      	mov	r2, r0
 800a4be:	460b      	mov	r3, r1
 800a4c0:	4630      	mov	r0, r6
 800a4c2:	4639      	mov	r1, r7
 800a4c4:	f7f6 f840 	bl	8000548 <__aeabi_dmul>
 800a4c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a4cc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800a4d0:	106d      	asrs	r5, r5, #1
 800a4d2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800a4d6:	f04f 0b00 	mov.w	fp, #0
 800a4da:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800a4de:	4661      	mov	r1, ip
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800a4e6:	4658      	mov	r0, fp
 800a4e8:	46e1      	mov	r9, ip
 800a4ea:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800a4ee:	4614      	mov	r4, r2
 800a4f0:	461d      	mov	r5, r3
 800a4f2:	f7f6 f829 	bl	8000548 <__aeabi_dmul>
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	4639      	mov	r1, r7
 800a4fe:	f7f5 fe6b 	bl	80001d8 <__aeabi_dsub>
 800a502:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a506:	4606      	mov	r6, r0
 800a508:	460f      	mov	r7, r1
 800a50a:	4620      	mov	r0, r4
 800a50c:	4629      	mov	r1, r5
 800a50e:	f7f5 fe63 	bl	80001d8 <__aeabi_dsub>
 800a512:	4602      	mov	r2, r0
 800a514:	460b      	mov	r3, r1
 800a516:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a51a:	f7f5 fe5d 	bl	80001d8 <__aeabi_dsub>
 800a51e:	465a      	mov	r2, fp
 800a520:	464b      	mov	r3, r9
 800a522:	f7f6 f811 	bl	8000548 <__aeabi_dmul>
 800a526:	4602      	mov	r2, r0
 800a528:	460b      	mov	r3, r1
 800a52a:	4630      	mov	r0, r6
 800a52c:	4639      	mov	r1, r7
 800a52e:	f7f5 fe53 	bl	80001d8 <__aeabi_dsub>
 800a532:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a536:	f7f6 f807 	bl	8000548 <__aeabi_dmul>
 800a53a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a53e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a542:	4610      	mov	r0, r2
 800a544:	4619      	mov	r1, r3
 800a546:	f7f5 ffff 	bl	8000548 <__aeabi_dmul>
 800a54a:	a37d      	add	r3, pc, #500	@ (adr r3, 800a740 <__ieee754_pow+0x738>)
 800a54c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a550:	4604      	mov	r4, r0
 800a552:	460d      	mov	r5, r1
 800a554:	f7f5 fff8 	bl	8000548 <__aeabi_dmul>
 800a558:	a37b      	add	r3, pc, #492	@ (adr r3, 800a748 <__ieee754_pow+0x740>)
 800a55a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a55e:	f7f5 fe3d 	bl	80001dc <__adddf3>
 800a562:	4622      	mov	r2, r4
 800a564:	462b      	mov	r3, r5
 800a566:	f7f5 ffef 	bl	8000548 <__aeabi_dmul>
 800a56a:	a379      	add	r3, pc, #484	@ (adr r3, 800a750 <__ieee754_pow+0x748>)
 800a56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a570:	f7f5 fe34 	bl	80001dc <__adddf3>
 800a574:	4622      	mov	r2, r4
 800a576:	462b      	mov	r3, r5
 800a578:	f7f5 ffe6 	bl	8000548 <__aeabi_dmul>
 800a57c:	a376      	add	r3, pc, #472	@ (adr r3, 800a758 <__ieee754_pow+0x750>)
 800a57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a582:	f7f5 fe2b 	bl	80001dc <__adddf3>
 800a586:	4622      	mov	r2, r4
 800a588:	462b      	mov	r3, r5
 800a58a:	f7f5 ffdd 	bl	8000548 <__aeabi_dmul>
 800a58e:	a374      	add	r3, pc, #464	@ (adr r3, 800a760 <__ieee754_pow+0x758>)
 800a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a594:	f7f5 fe22 	bl	80001dc <__adddf3>
 800a598:	4622      	mov	r2, r4
 800a59a:	462b      	mov	r3, r5
 800a59c:	f7f5 ffd4 	bl	8000548 <__aeabi_dmul>
 800a5a0:	a371      	add	r3, pc, #452	@ (adr r3, 800a768 <__ieee754_pow+0x760>)
 800a5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a6:	f7f5 fe19 	bl	80001dc <__adddf3>
 800a5aa:	4622      	mov	r2, r4
 800a5ac:	4606      	mov	r6, r0
 800a5ae:	460f      	mov	r7, r1
 800a5b0:	462b      	mov	r3, r5
 800a5b2:	4620      	mov	r0, r4
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	f7f5 ffc7 	bl	8000548 <__aeabi_dmul>
 800a5ba:	4602      	mov	r2, r0
 800a5bc:	460b      	mov	r3, r1
 800a5be:	4630      	mov	r0, r6
 800a5c0:	4639      	mov	r1, r7
 800a5c2:	f7f5 ffc1 	bl	8000548 <__aeabi_dmul>
 800a5c6:	465a      	mov	r2, fp
 800a5c8:	4604      	mov	r4, r0
 800a5ca:	460d      	mov	r5, r1
 800a5cc:	464b      	mov	r3, r9
 800a5ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a5d2:	f7f5 fe03 	bl	80001dc <__adddf3>
 800a5d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5da:	f7f5 ffb5 	bl	8000548 <__aeabi_dmul>
 800a5de:	4622      	mov	r2, r4
 800a5e0:	462b      	mov	r3, r5
 800a5e2:	f7f5 fdfb 	bl	80001dc <__adddf3>
 800a5e6:	465a      	mov	r2, fp
 800a5e8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a5ec:	464b      	mov	r3, r9
 800a5ee:	4658      	mov	r0, fp
 800a5f0:	4649      	mov	r1, r9
 800a5f2:	f7f5 ffa9 	bl	8000548 <__aeabi_dmul>
 800a5f6:	4b6a      	ldr	r3, [pc, #424]	@ (800a7a0 <__ieee754_pow+0x798>)
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	4606      	mov	r6, r0
 800a5fc:	460f      	mov	r7, r1
 800a5fe:	f7f5 fded 	bl	80001dc <__adddf3>
 800a602:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a606:	f7f5 fde9 	bl	80001dc <__adddf3>
 800a60a:	46d8      	mov	r8, fp
 800a60c:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800a610:	460d      	mov	r5, r1
 800a612:	465a      	mov	r2, fp
 800a614:	460b      	mov	r3, r1
 800a616:	4640      	mov	r0, r8
 800a618:	4649      	mov	r1, r9
 800a61a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800a61e:	f7f5 ff93 	bl	8000548 <__aeabi_dmul>
 800a622:	465c      	mov	r4, fp
 800a624:	4680      	mov	r8, r0
 800a626:	4689      	mov	r9, r1
 800a628:	4b5d      	ldr	r3, [pc, #372]	@ (800a7a0 <__ieee754_pow+0x798>)
 800a62a:	2200      	movs	r2, #0
 800a62c:	4620      	mov	r0, r4
 800a62e:	4629      	mov	r1, r5
 800a630:	f7f5 fdd2 	bl	80001d8 <__aeabi_dsub>
 800a634:	4632      	mov	r2, r6
 800a636:	463b      	mov	r3, r7
 800a638:	f7f5 fdce 	bl	80001d8 <__aeabi_dsub>
 800a63c:	4602      	mov	r2, r0
 800a63e:	460b      	mov	r3, r1
 800a640:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a644:	f7f5 fdc8 	bl	80001d8 <__aeabi_dsub>
 800a648:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a64c:	f7f5 ff7c 	bl	8000548 <__aeabi_dmul>
 800a650:	4622      	mov	r2, r4
 800a652:	4606      	mov	r6, r0
 800a654:	460f      	mov	r7, r1
 800a656:	462b      	mov	r3, r5
 800a658:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a65c:	f7f5 ff74 	bl	8000548 <__aeabi_dmul>
 800a660:	4602      	mov	r2, r0
 800a662:	460b      	mov	r3, r1
 800a664:	4630      	mov	r0, r6
 800a666:	4639      	mov	r1, r7
 800a668:	f7f5 fdb8 	bl	80001dc <__adddf3>
 800a66c:	4606      	mov	r6, r0
 800a66e:	460f      	mov	r7, r1
 800a670:	4602      	mov	r2, r0
 800a672:	460b      	mov	r3, r1
 800a674:	4640      	mov	r0, r8
 800a676:	4649      	mov	r1, r9
 800a678:	f7f5 fdb0 	bl	80001dc <__adddf3>
 800a67c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800a680:	a33b      	add	r3, pc, #236	@ (adr r3, 800a770 <__ieee754_pow+0x768>)
 800a682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a686:	4658      	mov	r0, fp
 800a688:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800a68c:	460d      	mov	r5, r1
 800a68e:	f7f5 ff5b 	bl	8000548 <__aeabi_dmul>
 800a692:	465c      	mov	r4, fp
 800a694:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a698:	4642      	mov	r2, r8
 800a69a:	464b      	mov	r3, r9
 800a69c:	4620      	mov	r0, r4
 800a69e:	4629      	mov	r1, r5
 800a6a0:	f7f5 fd9a 	bl	80001d8 <__aeabi_dsub>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	4630      	mov	r0, r6
 800a6aa:	4639      	mov	r1, r7
 800a6ac:	f7f5 fd94 	bl	80001d8 <__aeabi_dsub>
 800a6b0:	a331      	add	r3, pc, #196	@ (adr r3, 800a778 <__ieee754_pow+0x770>)
 800a6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b6:	f7f5 ff47 	bl	8000548 <__aeabi_dmul>
 800a6ba:	a331      	add	r3, pc, #196	@ (adr r3, 800a780 <__ieee754_pow+0x778>)
 800a6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6c0:	4606      	mov	r6, r0
 800a6c2:	460f      	mov	r7, r1
 800a6c4:	4620      	mov	r0, r4
 800a6c6:	4629      	mov	r1, r5
 800a6c8:	f7f5 ff3e 	bl	8000548 <__aeabi_dmul>
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	460b      	mov	r3, r1
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	4639      	mov	r1, r7
 800a6d4:	f7f5 fd82 	bl	80001dc <__adddf3>
 800a6d8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a6da:	4b32      	ldr	r3, [pc, #200]	@ (800a7a4 <__ieee754_pow+0x79c>)
 800a6dc:	4413      	add	r3, r2
 800a6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e2:	f7f5 fd7b 	bl	80001dc <__adddf3>
 800a6e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a6ea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a6ec:	f7f5 fec2 	bl	8000474 <__aeabi_i2d>
 800a6f0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a6f2:	4b2d      	ldr	r3, [pc, #180]	@ (800a7a8 <__ieee754_pow+0x7a0>)
 800a6f4:	4413      	add	r3, r2
 800a6f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a700:	460f      	mov	r7, r1
 800a702:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a706:	f7f5 fd69 	bl	80001dc <__adddf3>
 800a70a:	4642      	mov	r2, r8
 800a70c:	464b      	mov	r3, r9
 800a70e:	f7f5 fd65 	bl	80001dc <__adddf3>
 800a712:	4632      	mov	r2, r6
 800a714:	463b      	mov	r3, r7
 800a716:	f7f5 fd61 	bl	80001dc <__adddf3>
 800a71a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800a71e:	4632      	mov	r2, r6
 800a720:	463b      	mov	r3, r7
 800a722:	4658      	mov	r0, fp
 800a724:	460d      	mov	r5, r1
 800a726:	f7f5 fd57 	bl	80001d8 <__aeabi_dsub>
 800a72a:	4642      	mov	r2, r8
 800a72c:	464b      	mov	r3, r9
 800a72e:	f7f5 fd53 	bl	80001d8 <__aeabi_dsub>
 800a732:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a736:	f7f5 fd4f 	bl	80001d8 <__aeabi_dsub>
 800a73a:	465c      	mov	r4, fp
 800a73c:	e036      	b.n	800a7ac <__ieee754_pow+0x7a4>
 800a73e:	bf00      	nop
 800a740:	4a454eef 	.word	0x4a454eef
 800a744:	3fca7e28 	.word	0x3fca7e28
 800a748:	93c9db65 	.word	0x93c9db65
 800a74c:	3fcd864a 	.word	0x3fcd864a
 800a750:	a91d4101 	.word	0xa91d4101
 800a754:	3fd17460 	.word	0x3fd17460
 800a758:	518f264d 	.word	0x518f264d
 800a75c:	3fd55555 	.word	0x3fd55555
 800a760:	db6fabff 	.word	0xdb6fabff
 800a764:	3fdb6db6 	.word	0x3fdb6db6
 800a768:	33333303 	.word	0x33333303
 800a76c:	3fe33333 	.word	0x3fe33333
 800a770:	e0000000 	.word	0xe0000000
 800a774:	3feec709 	.word	0x3feec709
 800a778:	dc3a03fd 	.word	0xdc3a03fd
 800a77c:	3feec709 	.word	0x3feec709
 800a780:	145b01f5 	.word	0x145b01f5
 800a784:	be3e2fe0 	.word	0xbe3e2fe0
 800a788:	7ff00000 	.word	0x7ff00000
 800a78c:	43400000 	.word	0x43400000
 800a790:	0003988e 	.word	0x0003988e
 800a794:	000bb679 	.word	0x000bb679
 800a798:	0800acb0 	.word	0x0800acb0
 800a79c:	3ff00000 	.word	0x3ff00000
 800a7a0:	40080000 	.word	0x40080000
 800a7a4:	0800ac90 	.word	0x0800ac90
 800a7a8:	0800aca0 	.word	0x0800aca0
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a7b4:	e5d6      	b.n	800a364 <__ieee754_pow+0x35c>
 800a7b6:	f04f 0a01 	mov.w	sl, #1
 800a7ba:	e65e      	b.n	800a47a <__ieee754_pow+0x472>
 800a7bc:	a3b5      	add	r3, pc, #724	@ (adr r3, 800aa94 <__ieee754_pow+0xa8c>)
 800a7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c2:	4630      	mov	r0, r6
 800a7c4:	4639      	mov	r1, r7
 800a7c6:	f7f5 fd09 	bl	80001dc <__adddf3>
 800a7ca:	4642      	mov	r2, r8
 800a7cc:	e9cd 0100 	strd	r0, r1, [sp]
 800a7d0:	464b      	mov	r3, r9
 800a7d2:	4620      	mov	r0, r4
 800a7d4:	4629      	mov	r1, r5
 800a7d6:	f7f5 fcff 	bl	80001d8 <__aeabi_dsub>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	460b      	mov	r3, r1
 800a7de:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a7e2:	f7f6 f941 	bl	8000a68 <__aeabi_dcmpgt>
 800a7e6:	2800      	cmp	r0, #0
 800a7e8:	f47f adfe 	bne.w	800a3e8 <__ieee754_pow+0x3e0>
 800a7ec:	4ba2      	ldr	r3, [pc, #648]	@ (800aa78 <__ieee754_pow+0xa70>)
 800a7ee:	e022      	b.n	800a836 <__ieee754_pow+0x82e>
 800a7f0:	4ca2      	ldr	r4, [pc, #648]	@ (800aa7c <__ieee754_pow+0xa74>)
 800a7f2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a7f6:	42a3      	cmp	r3, r4
 800a7f8:	d919      	bls.n	800a82e <__ieee754_pow+0x826>
 800a7fa:	4ba1      	ldr	r3, [pc, #644]	@ (800aa80 <__ieee754_pow+0xa78>)
 800a7fc:	440b      	add	r3, r1
 800a7fe:	4303      	orrs	r3, r0
 800a800:	d009      	beq.n	800a816 <__ieee754_pow+0x80e>
 800a802:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a806:	2200      	movs	r2, #0
 800a808:	2300      	movs	r3, #0
 800a80a:	f7f6 f90f 	bl	8000a2c <__aeabi_dcmplt>
 800a80e:	3800      	subs	r0, #0
 800a810:	bf18      	it	ne
 800a812:	2001      	movne	r0, #1
 800a814:	e512      	b.n	800a23c <__ieee754_pow+0x234>
 800a816:	4642      	mov	r2, r8
 800a818:	464b      	mov	r3, r9
 800a81a:	f7f5 fcdd 	bl	80001d8 <__aeabi_dsub>
 800a81e:	4632      	mov	r2, r6
 800a820:	463b      	mov	r3, r7
 800a822:	f7f6 f917 	bl	8000a54 <__aeabi_dcmpge>
 800a826:	2800      	cmp	r0, #0
 800a828:	d1eb      	bne.n	800a802 <__ieee754_pow+0x7fa>
 800a82a:	4b96      	ldr	r3, [pc, #600]	@ (800aa84 <__ieee754_pow+0xa7c>)
 800a82c:	e003      	b.n	800a836 <__ieee754_pow+0x82e>
 800a82e:	4a96      	ldr	r2, [pc, #600]	@ (800aa88 <__ieee754_pow+0xa80>)
 800a830:	4293      	cmp	r3, r2
 800a832:	f240 80e7 	bls.w	800aa04 <__ieee754_pow+0x9fc>
 800a836:	151b      	asrs	r3, r3, #20
 800a838:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800a83c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800a840:	fa4a fa03 	asr.w	sl, sl, r3
 800a844:	44da      	add	sl, fp
 800a846:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a84a:	4890      	ldr	r0, [pc, #576]	@ (800aa8c <__ieee754_pow+0xa84>)
 800a84c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800a850:	4108      	asrs	r0, r1
 800a852:	ea00 030a 	and.w	r3, r0, sl
 800a856:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a85a:	f1c1 0114 	rsb	r1, r1, #20
 800a85e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800a862:	fa4a fa01 	asr.w	sl, sl, r1
 800a866:	f1bb 0f00 	cmp.w	fp, #0
 800a86a:	4640      	mov	r0, r8
 800a86c:	4649      	mov	r1, r9
 800a86e:	f04f 0200 	mov.w	r2, #0
 800a872:	bfb8      	it	lt
 800a874:	f1ca 0a00 	rsblt	sl, sl, #0
 800a878:	f7f5 fcae 	bl	80001d8 <__aeabi_dsub>
 800a87c:	4680      	mov	r8, r0
 800a87e:	4689      	mov	r9, r1
 800a880:	4632      	mov	r2, r6
 800a882:	463b      	mov	r3, r7
 800a884:	4640      	mov	r0, r8
 800a886:	4649      	mov	r1, r9
 800a888:	f7f5 fca8 	bl	80001dc <__adddf3>
 800a88c:	2400      	movs	r4, #0
 800a88e:	a36a      	add	r3, pc, #424	@ (adr r3, 800aa38 <__ieee754_pow+0xa30>)
 800a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a894:	4620      	mov	r0, r4
 800a896:	460d      	mov	r5, r1
 800a898:	f7f5 fe56 	bl	8000548 <__aeabi_dmul>
 800a89c:	4642      	mov	r2, r8
 800a89e:	e9cd 0100 	strd	r0, r1, [sp]
 800a8a2:	464b      	mov	r3, r9
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	4629      	mov	r1, r5
 800a8a8:	f7f5 fc96 	bl	80001d8 <__aeabi_dsub>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4630      	mov	r0, r6
 800a8b2:	4639      	mov	r1, r7
 800a8b4:	f7f5 fc90 	bl	80001d8 <__aeabi_dsub>
 800a8b8:	a361      	add	r3, pc, #388	@ (adr r3, 800aa40 <__ieee754_pow+0xa38>)
 800a8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8be:	f7f5 fe43 	bl	8000548 <__aeabi_dmul>
 800a8c2:	a361      	add	r3, pc, #388	@ (adr r3, 800aa48 <__ieee754_pow+0xa40>)
 800a8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c8:	4680      	mov	r8, r0
 800a8ca:	4689      	mov	r9, r1
 800a8cc:	4620      	mov	r0, r4
 800a8ce:	4629      	mov	r1, r5
 800a8d0:	f7f5 fe3a 	bl	8000548 <__aeabi_dmul>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4640      	mov	r0, r8
 800a8da:	4649      	mov	r1, r9
 800a8dc:	f7f5 fc7e 	bl	80001dc <__adddf3>
 800a8e0:	4604      	mov	r4, r0
 800a8e2:	460d      	mov	r5, r1
 800a8e4:	4602      	mov	r2, r0
 800a8e6:	460b      	mov	r3, r1
 800a8e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8ec:	f7f5 fc76 	bl	80001dc <__adddf3>
 800a8f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8f4:	4680      	mov	r8, r0
 800a8f6:	4689      	mov	r9, r1
 800a8f8:	f7f5 fc6e 	bl	80001d8 <__aeabi_dsub>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	460b      	mov	r3, r1
 800a900:	4620      	mov	r0, r4
 800a902:	4629      	mov	r1, r5
 800a904:	f7f5 fc68 	bl	80001d8 <__aeabi_dsub>
 800a908:	4642      	mov	r2, r8
 800a90a:	4606      	mov	r6, r0
 800a90c:	460f      	mov	r7, r1
 800a90e:	464b      	mov	r3, r9
 800a910:	4640      	mov	r0, r8
 800a912:	4649      	mov	r1, r9
 800a914:	f7f5 fe18 	bl	8000548 <__aeabi_dmul>
 800a918:	a34d      	add	r3, pc, #308	@ (adr r3, 800aa50 <__ieee754_pow+0xa48>)
 800a91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a91e:	4604      	mov	r4, r0
 800a920:	460d      	mov	r5, r1
 800a922:	f7f5 fe11 	bl	8000548 <__aeabi_dmul>
 800a926:	a34c      	add	r3, pc, #304	@ (adr r3, 800aa58 <__ieee754_pow+0xa50>)
 800a928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92c:	f7f5 fc54 	bl	80001d8 <__aeabi_dsub>
 800a930:	4622      	mov	r2, r4
 800a932:	462b      	mov	r3, r5
 800a934:	f7f5 fe08 	bl	8000548 <__aeabi_dmul>
 800a938:	a349      	add	r3, pc, #292	@ (adr r3, 800aa60 <__ieee754_pow+0xa58>)
 800a93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93e:	f7f5 fc4d 	bl	80001dc <__adddf3>
 800a942:	4622      	mov	r2, r4
 800a944:	462b      	mov	r3, r5
 800a946:	f7f5 fdff 	bl	8000548 <__aeabi_dmul>
 800a94a:	a347      	add	r3, pc, #284	@ (adr r3, 800aa68 <__ieee754_pow+0xa60>)
 800a94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a950:	f7f5 fc42 	bl	80001d8 <__aeabi_dsub>
 800a954:	4622      	mov	r2, r4
 800a956:	462b      	mov	r3, r5
 800a958:	f7f5 fdf6 	bl	8000548 <__aeabi_dmul>
 800a95c:	a344      	add	r3, pc, #272	@ (adr r3, 800aa70 <__ieee754_pow+0xa68>)
 800a95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a962:	f7f5 fc3b 	bl	80001dc <__adddf3>
 800a966:	4622      	mov	r2, r4
 800a968:	462b      	mov	r3, r5
 800a96a:	f7f5 fded 	bl	8000548 <__aeabi_dmul>
 800a96e:	4602      	mov	r2, r0
 800a970:	460b      	mov	r3, r1
 800a972:	4640      	mov	r0, r8
 800a974:	4649      	mov	r1, r9
 800a976:	f7f5 fc2f 	bl	80001d8 <__aeabi_dsub>
 800a97a:	4604      	mov	r4, r0
 800a97c:	460d      	mov	r5, r1
 800a97e:	4602      	mov	r2, r0
 800a980:	460b      	mov	r3, r1
 800a982:	4640      	mov	r0, r8
 800a984:	4649      	mov	r1, r9
 800a986:	f7f5 fddf 	bl	8000548 <__aeabi_dmul>
 800a98a:	2200      	movs	r2, #0
 800a98c:	e9cd 0100 	strd	r0, r1, [sp]
 800a990:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a994:	4620      	mov	r0, r4
 800a996:	4629      	mov	r1, r5
 800a998:	f7f5 fc1e 	bl	80001d8 <__aeabi_dsub>
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9a4:	f7f5 fefa 	bl	800079c <__aeabi_ddiv>
 800a9a8:	4632      	mov	r2, r6
 800a9aa:	4604      	mov	r4, r0
 800a9ac:	460d      	mov	r5, r1
 800a9ae:	463b      	mov	r3, r7
 800a9b0:	4640      	mov	r0, r8
 800a9b2:	4649      	mov	r1, r9
 800a9b4:	f7f5 fdc8 	bl	8000548 <__aeabi_dmul>
 800a9b8:	4632      	mov	r2, r6
 800a9ba:	463b      	mov	r3, r7
 800a9bc:	f7f5 fc0e 	bl	80001dc <__adddf3>
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	460b      	mov	r3, r1
 800a9c4:	4620      	mov	r0, r4
 800a9c6:	4629      	mov	r1, r5
 800a9c8:	f7f5 fc06 	bl	80001d8 <__aeabi_dsub>
 800a9cc:	4642      	mov	r2, r8
 800a9ce:	464b      	mov	r3, r9
 800a9d0:	f7f5 fc02 	bl	80001d8 <__aeabi_dsub>
 800a9d4:	460b      	mov	r3, r1
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	492d      	ldr	r1, [pc, #180]	@ (800aa90 <__ieee754_pow+0xa88>)
 800a9da:	2000      	movs	r0, #0
 800a9dc:	f7f5 fbfc 	bl	80001d8 <__aeabi_dsub>
 800a9e0:	ec41 0b10 	vmov	d0, r0, r1
 800a9e4:	ee10 3a90 	vmov	r3, s1
 800a9e8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a9ec:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a9f0:	da0b      	bge.n	800aa0a <__ieee754_pow+0xa02>
 800a9f2:	4650      	mov	r0, sl
 800a9f4:	f000 f898 	bl	800ab28 <scalbn>
 800a9f8:	ec51 0b10 	vmov	r0, r1, d0
 800a9fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aa00:	f7ff bb6d 	b.w	800a0de <__ieee754_pow+0xd6>
 800aa04:	f8dd a010 	ldr.w	sl, [sp, #16]
 800aa08:	e73a      	b.n	800a880 <__ieee754_pow+0x878>
 800aa0a:	ec51 0b10 	vmov	r0, r1, d0
 800aa0e:	4619      	mov	r1, r3
 800aa10:	e7f4      	b.n	800a9fc <__ieee754_pow+0x9f4>
 800aa12:	491f      	ldr	r1, [pc, #124]	@ (800aa90 <__ieee754_pow+0xa88>)
 800aa14:	2000      	movs	r0, #0
 800aa16:	f7ff bb14 	b.w	800a042 <__ieee754_pow+0x3a>
 800aa1a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa1e:	f7ff bb10 	b.w	800a042 <__ieee754_pow+0x3a>
 800aa22:	4630      	mov	r0, r6
 800aa24:	4639      	mov	r1, r7
 800aa26:	f7ff bb0c 	b.w	800a042 <__ieee754_pow+0x3a>
 800aa2a:	460c      	mov	r4, r1
 800aa2c:	f7ff bb69 	b.w	800a102 <__ieee754_pow+0xfa>
 800aa30:	2400      	movs	r4, #0
 800aa32:	f7ff bb4b 	b.w	800a0cc <__ieee754_pow+0xc4>
 800aa36:	bf00      	nop
 800aa38:	00000000 	.word	0x00000000
 800aa3c:	3fe62e43 	.word	0x3fe62e43
 800aa40:	fefa39ef 	.word	0xfefa39ef
 800aa44:	3fe62e42 	.word	0x3fe62e42
 800aa48:	0ca86c39 	.word	0x0ca86c39
 800aa4c:	be205c61 	.word	0xbe205c61
 800aa50:	72bea4d0 	.word	0x72bea4d0
 800aa54:	3e663769 	.word	0x3e663769
 800aa58:	c5d26bf1 	.word	0xc5d26bf1
 800aa5c:	3ebbbd41 	.word	0x3ebbbd41
 800aa60:	af25de2c 	.word	0xaf25de2c
 800aa64:	3f11566a 	.word	0x3f11566a
 800aa68:	16bebd93 	.word	0x16bebd93
 800aa6c:	3f66c16c 	.word	0x3f66c16c
 800aa70:	5555553e 	.word	0x5555553e
 800aa74:	3fc55555 	.word	0x3fc55555
 800aa78:	40900000 	.word	0x40900000
 800aa7c:	4090cbff 	.word	0x4090cbff
 800aa80:	3f6f3400 	.word	0x3f6f3400
 800aa84:	4090cc00 	.word	0x4090cc00
 800aa88:	3fe00000 	.word	0x3fe00000
 800aa8c:	fff00000 	.word	0xfff00000
 800aa90:	3ff00000 	.word	0x3ff00000
 800aa94:	652b82fe 	.word	0x652b82fe
 800aa98:	3c971547 	.word	0x3c971547

0800aa9c <with_errno>:
 800aa9c:	b510      	push	{r4, lr}
 800aa9e:	ed2d 8b02 	vpush	{d8}
 800aaa2:	eeb0 8a40 	vmov.f32	s16, s0
 800aaa6:	eef0 8a60 	vmov.f32	s17, s1
 800aaaa:	4604      	mov	r4, r0
 800aaac:	f7ff f902 	bl	8009cb4 <__errno>
 800aab0:	eeb0 0a48 	vmov.f32	s0, s16
 800aab4:	eef0 0a68 	vmov.f32	s1, s17
 800aab8:	ecbd 8b02 	vpop	{d8}
 800aabc:	6004      	str	r4, [r0, #0]
 800aabe:	bd10      	pop	{r4, pc}

0800aac0 <xflow>:
 800aac0:	4603      	mov	r3, r0
 800aac2:	b507      	push	{r0, r1, r2, lr}
 800aac4:	ec51 0b10 	vmov	r0, r1, d0
 800aac8:	b183      	cbz	r3, 800aaec <xflow+0x2c>
 800aaca:	4602      	mov	r2, r0
 800aacc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aad0:	e9cd 2300 	strd	r2, r3, [sp]
 800aad4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aad8:	f7f5 fd36 	bl	8000548 <__aeabi_dmul>
 800aadc:	ec41 0b10 	vmov	d0, r0, r1
 800aae0:	2022      	movs	r0, #34	@ 0x22
 800aae2:	b003      	add	sp, #12
 800aae4:	f85d eb04 	ldr.w	lr, [sp], #4
 800aae8:	f7ff bfd8 	b.w	800aa9c <with_errno>
 800aaec:	4602      	mov	r2, r0
 800aaee:	460b      	mov	r3, r1
 800aaf0:	e7ee      	b.n	800aad0 <xflow+0x10>
 800aaf2:	0000      	movs	r0, r0
 800aaf4:	0000      	movs	r0, r0
	...

0800aaf8 <__math_uflow>:
 800aaf8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ab00 <__math_uflow+0x8>
 800aafc:	f7ff bfe0 	b.w	800aac0 <xflow>
 800ab00:	00000000 	.word	0x00000000
 800ab04:	10000000 	.word	0x10000000

0800ab08 <__math_oflow>:
 800ab08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ab10 <__math_oflow+0x8>
 800ab0c:	f7ff bfd8 	b.w	800aac0 <xflow>
 800ab10:	00000000 	.word	0x00000000
 800ab14:	70000000 	.word	0x70000000

0800ab18 <fabs>:
 800ab18:	ec51 0b10 	vmov	r0, r1, d0
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ab22:	ec43 2b10 	vmov	d0, r2, r3
 800ab26:	4770      	bx	lr

0800ab28 <scalbn>:
 800ab28:	b570      	push	{r4, r5, r6, lr}
 800ab2a:	ec55 4b10 	vmov	r4, r5, d0
 800ab2e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ab32:	4606      	mov	r6, r0
 800ab34:	462b      	mov	r3, r5
 800ab36:	b991      	cbnz	r1, 800ab5e <scalbn+0x36>
 800ab38:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ab3c:	4323      	orrs	r3, r4
 800ab3e:	d03b      	beq.n	800abb8 <scalbn+0x90>
 800ab40:	4b33      	ldr	r3, [pc, #204]	@ (800ac10 <scalbn+0xe8>)
 800ab42:	4620      	mov	r0, r4
 800ab44:	4629      	mov	r1, r5
 800ab46:	2200      	movs	r2, #0
 800ab48:	f7f5 fcfe 	bl	8000548 <__aeabi_dmul>
 800ab4c:	4b31      	ldr	r3, [pc, #196]	@ (800ac14 <scalbn+0xec>)
 800ab4e:	429e      	cmp	r6, r3
 800ab50:	4604      	mov	r4, r0
 800ab52:	460d      	mov	r5, r1
 800ab54:	da0f      	bge.n	800ab76 <scalbn+0x4e>
 800ab56:	a326      	add	r3, pc, #152	@ (adr r3, 800abf0 <scalbn+0xc8>)
 800ab58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab5c:	e01e      	b.n	800ab9c <scalbn+0x74>
 800ab5e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ab62:	4291      	cmp	r1, r2
 800ab64:	d10b      	bne.n	800ab7e <scalbn+0x56>
 800ab66:	4622      	mov	r2, r4
 800ab68:	4620      	mov	r0, r4
 800ab6a:	4629      	mov	r1, r5
 800ab6c:	f7f5 fb36 	bl	80001dc <__adddf3>
 800ab70:	4604      	mov	r4, r0
 800ab72:	460d      	mov	r5, r1
 800ab74:	e020      	b.n	800abb8 <scalbn+0x90>
 800ab76:	460b      	mov	r3, r1
 800ab78:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ab7c:	3936      	subs	r1, #54	@ 0x36
 800ab7e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ab82:	4296      	cmp	r6, r2
 800ab84:	dd0d      	ble.n	800aba2 <scalbn+0x7a>
 800ab86:	2d00      	cmp	r5, #0
 800ab88:	a11b      	add	r1, pc, #108	@ (adr r1, 800abf8 <scalbn+0xd0>)
 800ab8a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab8e:	da02      	bge.n	800ab96 <scalbn+0x6e>
 800ab90:	a11b      	add	r1, pc, #108	@ (adr r1, 800ac00 <scalbn+0xd8>)
 800ab92:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab96:	a318      	add	r3, pc, #96	@ (adr r3, 800abf8 <scalbn+0xd0>)
 800ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9c:	f7f5 fcd4 	bl	8000548 <__aeabi_dmul>
 800aba0:	e7e6      	b.n	800ab70 <scalbn+0x48>
 800aba2:	1872      	adds	r2, r6, r1
 800aba4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800aba8:	428a      	cmp	r2, r1
 800abaa:	dcec      	bgt.n	800ab86 <scalbn+0x5e>
 800abac:	2a00      	cmp	r2, #0
 800abae:	dd06      	ble.n	800abbe <scalbn+0x96>
 800abb0:	f36f 531e 	bfc	r3, #20, #11
 800abb4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abb8:	ec45 4b10 	vmov	d0, r4, r5
 800abbc:	bd70      	pop	{r4, r5, r6, pc}
 800abbe:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800abc2:	da08      	bge.n	800abd6 <scalbn+0xae>
 800abc4:	2d00      	cmp	r5, #0
 800abc6:	a10a      	add	r1, pc, #40	@ (adr r1, 800abf0 <scalbn+0xc8>)
 800abc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abcc:	dac3      	bge.n	800ab56 <scalbn+0x2e>
 800abce:	a10e      	add	r1, pc, #56	@ (adr r1, 800ac08 <scalbn+0xe0>)
 800abd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abd4:	e7bf      	b.n	800ab56 <scalbn+0x2e>
 800abd6:	3236      	adds	r2, #54	@ 0x36
 800abd8:	f36f 531e 	bfc	r3, #20, #11
 800abdc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800abe0:	4620      	mov	r0, r4
 800abe2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac18 <scalbn+0xf0>)
 800abe4:	4629      	mov	r1, r5
 800abe6:	2200      	movs	r2, #0
 800abe8:	e7d8      	b.n	800ab9c <scalbn+0x74>
 800abea:	bf00      	nop
 800abec:	f3af 8000 	nop.w
 800abf0:	c2f8f359 	.word	0xc2f8f359
 800abf4:	01a56e1f 	.word	0x01a56e1f
 800abf8:	8800759c 	.word	0x8800759c
 800abfc:	7e37e43c 	.word	0x7e37e43c
 800ac00:	8800759c 	.word	0x8800759c
 800ac04:	fe37e43c 	.word	0xfe37e43c
 800ac08:	c2f8f359 	.word	0xc2f8f359
 800ac0c:	81a56e1f 	.word	0x81a56e1f
 800ac10:	43500000 	.word	0x43500000
 800ac14:	ffff3cb0 	.word	0xffff3cb0
 800ac18:	3c900000 	.word	0x3c900000

0800ac1c <_init>:
 800ac1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac1e:	bf00      	nop
 800ac20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac22:	bc08      	pop	{r3}
 800ac24:	469e      	mov	lr, r3
 800ac26:	4770      	bx	lr

0800ac28 <_fini>:
 800ac28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac2a:	bf00      	nop
 800ac2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac2e:	bc08      	pop	{r3}
 800ac30:	469e      	mov	lr, r3
 800ac32:	4770      	bx	lr
