#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x56468c30ed10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x56468c0aec60 .enum4 (4)
   "ALU_AND" 4'b0001,
   "ALU_OR" 4'b0010,
   "ALU_XOR" 4'b0011,
   "ALU_SLL" 4'b0101,
   "ALU_SRL" 4'b0110,
   "ALU_SRA" 4'b0111,
   "ALU_ADD" 4'b1000,
   "ALU_SUB" 4'b1100,
   "ALU_SLT" 4'b1101,
   "ALU_SLTU" 4'b1111,
   "ALU_INVALID" 4'b0000
 ;
enum0x56468c0af5c0 .enum4 (4)
   "MMU_BANK_INST" 4'b0000,
   "MMU_BANK_MMRS" 4'b0001,
   "MMU_BANK_VRAM" 4'b0010,
   "MMU_BANK_DATA" 4'b0011,
   "MMU_BANK_DECODER_SIZE" 4'b0100
 ;
enum0x56468c0d46b0 .enum4 (4)
   "MMR_INDEX_LEDS" 4'b0000,
   "MMR_INDEX_GPIO_MODE" 4'b0001,
   "MMR_INDEX_GPIO_STATE" 4'b0010,
   "MMR_INDEX_TIMER_1kHZ" 4'b0011,
   "MMR_INDEX_TIMER_10kHz" 4'b0100,
   "MMR_MAX_INDEX" 4'b0101
 ;
enum0x56468c0d50c0 .enum4 (8)
   "NOP" 8'b00000000,
   "SWRESET" 8'b00000001,
   "RDDID" 8'b00000100,
   "RDDST" 8'b00001001,
   "SLPIN" 8'b00010000,
   "SLPOUT" 8'b00010001,
   "PLTON" 8'b00010010,
   "NORON" 8'b00010011,
   "RDMODE" 8'b00001010,
   "RDMADCTL" 8'b00001011,
   "RDPIXFMT" 8'b00001100,
   "RDIMGFMT" 8'b00001101,
   "RDSELFDIAG" 8'b00001111,
   "INVOFF" 8'b00100000,
   "INVON" 8'b00100001,
   "GAMMASET" 8'b00100110,
   "DISPOFF" 8'b00101000,
   "DISPON" 8'b00101001,
   "CASET" 8'b00101010,
   "PASET" 8'b00101011,
   "RAMWR" 8'b00101100,
   "RAMRD" 8'b00101110,
   "PTLAR" 8'b00110000,
   "VSCRDEF" 8'b00110011,
   "MADCTL" 8'b00110110,
   "VSCRSADD" 8'b00110111,
   "PIXFMT" 8'b00111010,
   "FRMCTR1" 8'b10110001,
   "FRMCTR2" 8'b10110010,
   "FRMCTR3" 8'b10110011,
   "INVCTR" 8'b10110100,
   "DFUNCTR" 8'b10110110,
   "PWCTR1" 8'b11000000,
   "PWCTR2" 8'b11000001,
   "PWCTR3" 8'b11000010,
   "PWCTR4" 8'b11000011,
   "PWCTR5" 8'b11000100,
   "VMCTR1" 8'b11000101,
   "VMCTR2" 8'b11000111,
   "RDID1" 8'b11011010,
   "RDID2" 8'b11011011,
   "RDID3" 8'b11011100,
   "RDID4" 8'b11011101,
   "GMCTRP1" 8'b11100000,
   "GMCTRN1" 8'b11100001,
   "PWCTR6" 8'b11111100
 ;
enum0x56468c1d9d60 .enum4 (16)
   "BLACK" 16'b0000000000000000,
   "NAVY" 16'b0000000000001111,
   "DARKGREEN" 16'b0000001111100000,
   "DARKCYAN" 16'b0000001111101111,
   "MAROON" 16'b0111100000000000,
   "PURPLE" 16'b0111100000001111,
   "OLIVE" 16'b0111101111100000,
   "LIGHTGREY" 16'b1100011000011000,
   "DARKGREY" 16'b0111101111101111,
   "BLUE" 16'b0000000000011111,
   "GREEN" 16'b0000011111100000,
   "CYAN" 16'b0000011111111111,
   "RED" 16'b1111100000000000,
   "MAGENTA" 16'b1111100000011111,
   "YELLOW" 16'b1111111111100000,
   "WHITE" 16'b1111111111111111,
   "ORANGE" 16'b1111110100100000,
   "GREENYELLOW" 16'b1010111111100101,
   "PINK" 16'b1111110000011000
 ;
enum0x56468c1dc940 .enum4 (3)
   "WRITE_8" 3'b000,
   "WRITE_16" 3'b001,
   "WRITE_8_READ_8" 3'b010,
   "WRITE_8_READ_16" 3'b011,
   "WRITE_8_READ_24" 3'b100
 ;
enum0x56468c1dcff0 .enum4 (7)
   "OP_LTYPE" 7'b0000011,
   "OP_ITYPE" 7'b0010011,
   "OP_AUIPC" 7'b0010111,
   "OP_STYPE" 7'b0100011,
   "OP_RTYPE" 7'b0110011,
   "OP_LUI" 7'b0110111,
   "OP_BTYPE" 7'b1100011,
   "OP_JALR" 7'b1100111,
   "OP_JAL" 7'b1101111
 ;
enum0x56468c1de390 .enum4 (3)
   "FUNCT3_LOAD_LB" 3'b000,
   "FUNCT3_LOAD_LH" 3'b001,
   "FUNCT3_LOAD_LW" 3'b010,
   "FUNCT3_LOAD_LBU" 3'b100,
   "FUNCT3_LOAD_LHU" 3'b101
 ;
enum0x56468c1debc0 .enum4 (3)
   "FUNCT3_ADD" 3'b000,
   "FUNCT3_SLL" 3'b001,
   "FUNCT3_SLT" 3'b010,
   "FUNCT3_SLTU" 3'b011,
   "FUNCT3_XOR" 3'b100,
   "FUNCT3_SHIFT_RIGHT" 3'b101,
   "FUNCT3_OR" 3'b110,
   "FUNCT3_AND" 3'b111
 ;
enum0x56468c1df9f0 .enum4 (3)
   "FUNCT3_BEQ" 3'b000,
   "FUNCT3_BNE" 3'b001,
   "FUNCT3_BLT" 3'b100,
   "FUNCT3_BGE" 3'b101,
   "FUNCT3_BLTU" 3'b110,
   "FUNCT3_BGEU" 3'b111
 ;
S_0x56468c27ac20 .scope function.str, "alu_control_name" "alu_control_name" 3 19, 3 19 0, S_0x56468c30ed10;
 .timescale 0 0;
; Variable alu_control_name is string return value of scope S_0x56468c27ac20
v0x56468c307a70_0 .var "control", 3 0;
TD_$unit.alu_control_name ;
    %load/vec4 v0x56468c307a70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/str "UNDEF";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.0 ;
    %pushi/str " AND ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.1 ;
    %pushi/str " OR  ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.2 ;
    %pushi/str " XOR ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.3 ;
    %pushi/str " SLL ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.4 ;
    %pushi/str " SRA ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.5 ;
    %pushi/str " SRL ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.6 ;
    %pushi/str " ADD ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.7 ;
    %pushi/str " SUB ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.8 ;
    %pushi/str " SLT ";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.9 ;
    %pushi/str " SLTU";
    %ret/str 0; Assign to alu_control_name
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %end;
S_0x56468c30b5d0 .scope function.vec4.s32, "mmr_address_from_index" "mmr_address_from_index" 4 31, 4 31 0, S_0x56468c30ed10;
 .timescale 0 0;
v0x56468c306860_0 .var "index", 3 0;
; Variable mmr_address_from_index is vec4 return value of scope S_0x56468c30b5d0
TD_$unit.mmr_address_from_index ;
    %pushi/vec4 1, 0, 4;
    %concati/vec4 0, 0, 22;
    %load/vec4 v0x56468c306860_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %ret/vec4 0, 0, 32;  Assign to mmr_address_from_index (store_vec4_to_lval)
    %end;
S_0x56468c330b60 .scope function.str, "op_name" "op_name" 5 47, 5 47 0, S_0x56468c30ed10;
 .timescale 0 0;
v0x56468c304440_0 .var "op", 6 0;
; Variable op_name is string return value of scope S_0x56468c330b60
TD_$unit.op_name ;
    %load/vec4 v0x56468c304440_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %pushi/str " UNDEF  ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.12 ;
    %pushi/str " I-type ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.13 ;
    %pushi/str " L-type ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.14 ;
    %pushi/str " AUIPC  ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.15 ;
    %pushi/str " S-type ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.16 ;
    %pushi/str " R-type ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.17 ;
    %pushi/str " LUI    ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.18 ;
    %pushi/str " B-type ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.19 ;
    %pushi/str " JALR   ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.20 ;
    %pushi/str " JAL    ";
    %ret/str 0; Assign to op_name
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %end;
S_0x56468c333e80 .scope module, "test_rv32i_system" "test_rv32i_system" 6 6;
 .timescale -9 -12;
P_0x56468c19b3f0 .param/l "INFINITE_LOOP_LENGTH" 0 6 60, +C4<00000000000000000000000000001010>;
v0x56468c379080_0 .var/queue "PC_buffer", 32;
v0x56468c379140_0 .var "all_equal", 0 0;
L_0x7fd18eed2b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c379200_0 .net "backlight", 0 0, L_0x7fd18eed2b10;  1 drivers
v0x56468c3792f0_0 .var "buttons", 1 0;
v0x56468c379390_0 .net "data_commandb", 0 0, v0x56468c368680_0;  1 drivers
v0x56468c379480_0 .net "display_csb", 0 0, v0x56468c366e40_0;  1 drivers
v0x56468c379520_0 .net "display_rstb", 0 0, v0x56468c368740_0;  1 drivers
o0x7fd18ef26358 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
I0x56468c120e90 .island tran;
p0x7fd18ef26358 .port I0x56468c120e90, o0x7fd18ef26358;
v0x56468c3795c0_0 .net8 "gpio", 31 0, p0x7fd18ef26358;  0 drivers, strength-aware
v0x56468c379680_0 .net "interface_mode", 3 0, v0x56468c368ca0_0;  1 drivers
v0x56468c3797d0_0 .net "leds", 1 0, L_0x56468c395190;  1 drivers
v0x56468c379890_0 .net "rgb", 2 0, L_0x56468c3953b0;  1 drivers
v0x56468c379950_0 .net "spi_clk", 0 0, v0x56468c367700_0;  1 drivers
v0x56468c379a80_0 .var "spi_miso", 0 0;
v0x56468c379bb0_0 .net "spi_mosi", 0 0, v0x56468c367260_0;  1 drivers
v0x56468c379ce0_0 .var "sysclk", 0 0;
E_0x56468c33d420 .event posedge, v0x56468c378e40_0;
E_0x56468c33f000 .event negedge, v0x56468c378e40_0;
p0x7fd18ef25b78 .port I0x56468c120e90, L_0x56468c383750;
 .tranvp 32 8 0, I0x56468c120e90, p0x7fd18ef26358 p0x7fd18ef25b78;
S_0x56468c27a900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 69, 6 69 0, S_0x56468c333e80;
 .timescale -9 -12;
v0x56468c302140_0 .var/2s "i", 31 0;
S_0x56468c2b0ac0 .scope module, "UUT" "rv32i_system" 6 26, 7 4 0, S_0x56468c333e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sysclk";
    .port_info 1 /INPUT 2 "buttons";
    .port_info 2 /OUTPUT 2 "leds";
    .port_info 3 /OUTPUT 3 "rgb";
    .port_info 4 /OUTPUT 4 "interface_mode";
    .port_info 5 /OUTPUT 1 "backlight";
    .port_info 6 /OUTPUT 1 "display_rstb";
    .port_info 7 /OUTPUT 1 "data_commandb";
    .port_info 8 /OUTPUT 1 "display_csb";
    .port_info 9 /OUTPUT 1 "spi_mosi";
    .port_info 10 /INPUT 1 "spi_miso";
    .port_info 11 /OUTPUT 1 "spi_clk";
    .port_info 12 /INOUT 8 "gpio";
P_0x56468c216580 .param/real "CLK_HZ" 0 7 20, Cr<m7270e00000000000gfdc>; value=1.20000e+08
P_0x56468c2165c0 .param/real "CLK_PERIOD_NS" 0 7 21, Cr<m42aaaaaaaaaaac00gfc5>; value=8.33333
P_0x56468c216600 .param/l "GPIO_PINS" 0 7 22, +C4<00000000000000000000000000100000>;
P_0x56468c216640 .param/real "SYS_CLK_HZ" 0 7 18, Cr<m5b8d800000000000gfd9>; value=1.20000e+07
P_0x56468c216680 .param/real "SYS_CLK_PERIOD_NS" 0 7 19, Cr<m5355555555555400gfc8>; value=83.3333
L_0x56468c2dceb0 .functor BUFZ 1, v0x56468c379ce0_0, C4<0>, C4<0>, C4<0>;
v0x56468c377fb0_0 .net "backlight", 0 0, L_0x7fd18eed2b10;  alias, 1 drivers
v0x56468c378070_0 .net "buttons", 1 0, v0x56468c3792f0_0;  1 drivers
v0x56468c378130_0 .net "clk", 0 0, L_0x56468c2dceb0;  1 drivers
v0x56468c3781d0_0 .net "core_mem_addr", 31 0, v0x56468c35def0_0;  1 drivers
v0x56468c3782c0_0 .net "core_mem_rd_data", 31 0, v0x56468c375f40_0;  1 drivers
v0x56468c3783d0_0 .net "core_mem_wr_data", 31 0, v0x56468c35e340_0;  1 drivers
v0x56468c378490_0 .net "core_mem_wr_ena", 0 0, v0x56468c35e420_0;  1 drivers
v0x56468c378530_0 .net "core_pc", 31 0, v0x56468c2ceee0_0;  1 drivers
v0x56468c3785f0_0 .net "data_commandb", 0 0, v0x56468c368680_0;  alias, 1 drivers
v0x56468c378720_0 .net "display_csb", 0 0, v0x56468c366e40_0;  alias, 1 drivers
v0x56468c3787c0_0 .net "display_rstb", 0 0, v0x56468c368740_0;  alias, 1 drivers
v0x56468c3788b0_0 .net8 "gpio", 7 0, p0x7fd18ef25b78;  1 drivers, strength-aware
v0x56468c378970_0 .net "interface_mode", 3 0, v0x56468c368ca0_0;  alias, 1 drivers
v0x56468c378a60_0 .net "leds", 1 0, L_0x56468c395190;  alias, 1 drivers
v0x56468c378b20_0 .net "rgb", 2 0, L_0x56468c3953b0;  alias, 1 drivers
v0x56468c378bc0_0 .net "rst", 0 0, L_0x56468c379d80;  1 drivers
v0x56468c378c60_0 .net "spi_clk", 0 0, v0x56468c367700_0;  alias, 1 drivers
v0x56468c378d00_0 .net "spi_miso", 0 0, v0x56468c379a80_0;  1 drivers
v0x56468c378da0_0 .net "spi_mosi", 0 0, v0x56468c367260_0;  alias, 1 drivers
v0x56468c378e40_0 .net "sysclk", 0 0, v0x56468c379ce0_0;  1 drivers
L_0x56468c379d80 .part v0x56468c3792f0_0, 0, 1;
S_0x56468c2ac8d0 .scope module, "CORE" "rv32i_multicycle_core" 7 67, 8 9 0, S_0x56468c2b0ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 32 "mem_addr";
    .port_info 4 /INPUT 32 "mem_rd_data";
    .port_info 5 /OUTPUT 32 "mem_wr_data";
    .port_info 6 /OUTPUT 1 "mem_wr_ena";
    .port_info 7 /OUTPUT 32 "PC";
    .port_info 8 /OUTPUT 32 "instructions_completed";
P_0x56468c149540 .param/l "PC_START_ADDRESS" 0 8 15, C4<00000000000000000000000000000000>;
enum0x56468c1e1aa0 .enum4 (3)
   "IMM_SRC_ITYPE" 3'b000,
   "IMM_SRC_STYPE" 3'b001,
   "IMM_SRC_BTYPE" 3'b010,
   "IMM_SRC_JTYPE" 3'b011
 ;
enum0x56468c1e2300 .enum4 (2)
   "ALU_SRC_A_PC" 2'b00,
   "ALU_SRC_A_RF" 2'b01,
   "ALU_SRC_A_OLD_PC" 2'b10,
   "ALU_SRC_A_ZERO" 2'b11
 ;
enum0x56468c1e29e0 .enum4 (2)
   "ALU_SRC_B_RF" 2'b00,
   "ALU_SRC_B_IMM" 2'b01,
   "ALU_SRC_B_4" 2'b10,
   "ALU_SRC_B_ZERO" 2'b11
 ;
enum0x56468c1e3150 .enum4 (1)
   "MEM_SRC_PC" 1'b0,
   "MEM_SRC_RESULT" 1'b1
 ;
enum0x56468c1e3680 .enum4 (2)
   "RESULT_SRC_ALU" 2'b00,
   "RESULT_SRC_MEM_DATA" 2'b01,
   "RESULT_SRC_ALU_LAST" 2'b10
 ;
enum0x56468c1e3cd0 .enum4 (4)
   "S_FETCH" 4'b0000,
   "S_DECODE" 4'b0001,
   "S_MEM_ADDR" 4'b0010,
   "S_EXECUTE_R" 4'b0011,
   "S_EXECUTE_I" 4'b0100,
   "S_JAL" 4'b0101,
   "S_JALR" 4'b0110,
   "S_BRANCH" 4'b0111,
   "S_ALU_WRITEBACK" 4'b1000,
   "S_MEM_READ" 4'b1001,
   "S_MEM_WRITE" 4'b1010,
   "S_JUMP_WRITEBACK" 4'b1011,
   "S_MEM_WRITEBACK" 4'b1100,
   "S_ERROR" 4'b1111
 ;
v0x56468c35ce10_0 .var "ALU_ena", 0 0;
v0x56468c35cef0_0 .net "IR", 31 0, v0x56468c2c1180_0;  1 drivers
v0x56468c35cfe0_0 .var "IR_write", 0 0;
v0x56468c35d100_0 .net "PC", 31 0, v0x56468c2ceee0_0;  alias, 1 drivers
v0x56468c35d1f0_0 .var "PC_ena", 0 0;
v0x56468c35d2e0_0 .var "PC_next", 31 0;
v0x56468c35d380_0 .net "PC_old", 31 0, v0x56468c2b7360_0;  1 drivers
v0x56468c35d420_0 .var "alu_control", 3 0;
v0x56468c35d4f0_0 .net "alu_last", 31 0, v0x56468c2c6130_0;  1 drivers
v0x56468c35d590_0 .net "alu_result", 31 0, v0x56468c333ad0_0;  1 drivers
v0x56468c35d630_0 .var "alu_src_a", 1 0;
v0x56468c35d710_0 .var "alu_src_b", 1 0;
v0x56468c35d7f0_0 .var "branch_taken", 0 0;
v0x56468c35d8b0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
L_0x7fd18eed29a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c35d950_0 .net "ena", 0 0, L_0x7fd18eed29a8;  1 drivers
v0x56468c35da10_0 .net "equal", 0 0, v0x56468c332450_0;  1 drivers
v0x56468c35dab0_0 .var "extended_immediate", 31 0;
v0x56468c35db70_0 .var "funct3", 2 0;
v0x56468c35dc50_0 .var "funct7", 6 0;
v0x56468c35dd30_0 .var "immediate_src", 2 0;
v0x56468c35de10_0 .var "instructions_completed", 31 0;
v0x56468c35def0_0 .var "mem_addr", 31 0;
v0x56468c35dfd0_0 .net "mem_data", 31 0, v0x56468c2bd240_0;  1 drivers
v0x56468c35e0c0_0 .var "mem_data_ena", 0 0;
v0x56468c35e190_0 .net "mem_rd_data", 31 0, v0x56468c375f40_0;  alias, 1 drivers
v0x56468c35e280_0 .var "mem_src", 0 0;
v0x56468c35e340_0 .var "mem_wr_data", 31 0;
v0x56468c35e420_0 .var "mem_wr_ena", 0 0;
v0x56468c35e4e0_0 .var "op", 6 0;
v0x56468c35e5c0_0 .net "overflow", 0 0, v0x56468c332510_0;  1 drivers
v0x56468c35e660_0 .var "rd", 4 0;
v0x56468c35e770_0 .net "reg_A", 31 0, v0x56468c29da10_0;  1 drivers
v0x56468c35e830_0 .net "reg_B", 31 0, v0x56468c2ab3a0_0;  1 drivers
v0x56468c35e8d0_0 .net "reg_data1", 31 0, v0x56468c358c00_0;  1 drivers
v0x56468c35e9c0_0 .net "reg_data2", 31 0, v0x56468c358cc0_0;  1 drivers
v0x56468c35ead0_0 .var "reg_write", 0 0;
v0x56468c35eb70_0 .var "result", 31 0;
v0x56468c35ec50_0 .var "result_src", 1 0;
v0x56468c35ed30_0 .var "rfile_wr_data", 31 0;
v0x56468c35f200_0 .var "ri_alu_control", 3 0;
v0x56468c35f2e0_0 .var "rs1", 4 0;
v0x56468c35f3a0_0 .var "rs2", 4 0;
v0x56468c35f440_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
v0x56468c35f4e0_0 .var "src_a", 31 0;
v0x56468c35f5b0_0 .var "src_b", 31 0;
v0x56468c35f680_0 .var "state", 3 0;
v0x56468c35f740_0 .net "zero", 0 0, v0x56468c2c8030_0;  1 drivers
E_0x56468c33efc0 .event edge, v0x56468c35f680_0, v0x56468c35f200_0, v0x56468c35db70_0;
E_0x56468c33ef80 .event edge, v0x56468c35f680_0;
E_0x56468c33ef40 .event edge, v0x56468c35f680_0, v0x56468c35db70_0, v0x56468c332450_0;
E_0x56468c313cd0/0 .event edge, v0x56468c2c1180_0, v0x56468c2c1180_0, v0x56468c2c1180_0, v0x56468c2c1180_0;
E_0x56468c313cd0/1 .event edge, v0x56468c2c1180_0, v0x56468c2c1180_0, v0x56468c2c1180_0, v0x56468c2c1180_0;
E_0x56468c313cd0/2 .event edge, v0x56468c2c1180_0, v0x56468c2c1180_0, v0x56468c2c1180_0, v0x56468c2c1180_0;
E_0x56468c313cd0/3 .event edge, v0x56468c2c1180_0, v0x56468c2c1180_0;
E_0x56468c313cd0 .event/or E_0x56468c313cd0/0, E_0x56468c313cd0/1, E_0x56468c313cd0/2, E_0x56468c313cd0/3;
E_0x56468c313e20 .event edge, v0x56468c35eb70_0;
E_0x56468c313e80 .event edge, v0x56468c35ec50_0, v0x56468c333ad0_0, v0x56468c2bd240_0, v0x56468c2c6130_0;
E_0x56468c313f00 .event edge, v0x56468c35e280_0, v0x56468c2b93c0_0, v0x56468c35eb70_0;
E_0x56468c328c80 .event edge, v0x56468c35db70_0, v0x56468c35e4e0_0, v0x56468c2c1180_0, v0x56468c2c1180_0;
E_0x56468c313ec0 .event edge, v0x56468c35d710_0, v0x56468c2ab3a0_0, v0x56468c35dab0_0;
E_0x56468c328d40 .event edge, v0x56468c35d630_0, v0x56468c2b93c0_0, v0x56468c29da10_0, v0x56468c2b7360_0;
E_0x56468c3289b0 .event edge, v0x56468c2ab3a0_0;
S_0x56468c2a6f50 .scope module, "ALU" "alu_behavioural" 8 89, 9 6 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "overflow";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "equal";
P_0x56468c328a60 .param/l "N" 0 9 7, +C4<00000000000000000000000000100000>;
v0x56468c32cac0_0 .net/s "a", 31 0, v0x56468c35f4e0_0;  1 drivers
v0x56468c32eda0_0 .net/s "b", 31 0, v0x56468c35f5b0_0;  1 drivers
v0x56468c3307e0_0 .var "carry_out", 0 0;
v0x56468c330880_0 .net "control", 3 0, v0x56468c35d420_0;  1 drivers
v0x56468c332070_0 .var "difference", 31 0;
v0x56468c332450_0 .var "equal", 0 0;
v0x56468c332510_0 .var "overflow", 0 0;
v0x56468c333ad0_0 .var/s "result", 31 0;
v0x56468c2c9fd0_0 .var "sum", 31 0;
v0x56468c2b53c0_0 .var "unsigned_a", 31 0;
v0x56468c2c9000_0 .var "unsigned_b", 31 0;
v0x56468c2c8030_0 .var "zero", 0 0;
E_0x56468c32d890/0 .event edge, v0x56468c32cac0_0, v0x56468c32eda0_0, v0x56468c330880_0, v0x56468c32cac0_0;
E_0x56468c32d890/1 .event edge, v0x56468c32eda0_0, v0x56468c332070_0, v0x56468c2c9fd0_0;
E_0x56468c32d890 .event/or E_0x56468c32d890/0, E_0x56468c32d890/1;
S_0x56468c2a2d60 .scope begin, "behavioural_alu_logic" "behavioural_alu_logic" 9 22, 9 22 0, S_0x56468c2a6f50;
 .timescale -9 -12;
S_0x56468c29bc50 .scope begin, "ALU_CONTROL_DECODING" "ALU_CONTROL_DECODING" 8 114, 8 114 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c297a60 .scope begin, "ALU_MUX_A" "ALU_MUX_A" 8 96, 8 96 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c2920e0 .scope begin, "ALU_MUX_B" "ALU_MUX_B" 8 104, 8 104 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c29d5a0 .scope module, "ALU_REGISTER" "register" 8 151, 10 8 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2ff520 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2ff560 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c2c7060_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c2c7100_0 .net "d", 31 0, v0x56468c333ad0_0;  alias, 1 drivers
L_0x7fd18eed2960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c2c6090_0 .net "ena", 0 0, L_0x7fd18eed2960;  1 drivers
v0x56468c2c6130_0 .var "q", 31 0;
v0x56468c2c50c0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
E_0x56468c32ac70 .event posedge, v0x56468c2c7060_0;
S_0x56468c2b2410 .scope module, "IR_REGISTER" "register" 8 139, 10 8 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2fea20 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2fea60 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c2c3120_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c2c2150_0 .net "d", 31 0, v0x56468c375f40_0;  alias, 1 drivers
v0x56468c2c2210_0 .net "ena", 0 0, v0x56468c35cfe0_0;  1 drivers
v0x56468c2c1180_0 .var "q", 31 0;
v0x56468c2c01b0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c2a7f60 .scope begin, "MEM_ADDR_MUX" "MEM_ADDR_MUX" 8 162, 8 162 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c2b1ad0 .scope module, "MEM_DATA_REGISTER" "register" 8 157, 10 8 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c12bd10 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c12bd50 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c2bf1e0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c2be210_0 .net "d", 31 0, v0x56468c375f40_0;  alias, 1 drivers
v0x56468c2be2d0_0 .net "ena", 0 0, v0x56468c35e0c0_0;  1 drivers
v0x56468c2bd240_0 .var "q", 31 0;
v0x56468c2bd300_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c2acfa0 .scope begin, "MULTICYCLE_FSM" "MULTICYCLE_FSM" 8 247, 8 247 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c2b1190 .scope begin, "MULTICYCLE_FSM_COMB_OUTPUTS" "MULTICYCLE_FSM_COMB_OUTPUTS" 8 353, 8 353 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c2a3430 .scope module, "PC_OLD_REGISTER" "register" 8 145, 10 8 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2bb2f0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2bb330 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c2b9300_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c2b93c0_0 .net "d", 31 0, v0x56468c2ceee0_0;  alias, 1 drivers
v0x56468c2b8330_0 .net "ena", 0 0, v0x56468c35cfe0_0;  alias, 1 drivers
v0x56468c2b7360_0 .var "q", 31 0;
v0x56468c2b7400_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c2a7620 .scope module, "PC_REGISTER" "register" 8 70, 10 8 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2ba2d0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2ba310 .param/l "RESET" 0 10 10, C4<00000000000000000000000000000000>;
v0x56468c2d0f00_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c2cfeb0_0 .net "d", 31 0, v0x56468c35d2e0_0;  1 drivers
v0x56468c2cff70_0 .net "ena", 0 0, v0x56468c35d1f0_0;  1 drivers
v0x56468c2ceee0_0 .var "q", 31 0;
v0x56468c2cdf10_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c2930f0 .scope begin, "PC_and_IR_control_unit" "PC_and_IR_control_unit" 8 314, 8 314 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c29cc60 .scope module, "REGISTER_A" "register" 8 83, 10 8 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2ccf40 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2ccf80 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c2b34f0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c2b3590_0 .net "d", 31 0, v0x56468c358c00_0;  alias, 1 drivers
L_0x7fd18eed28d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c29d970_0 .net "ena", 0 0, L_0x7fd18eed28d0;  1 drivers
v0x56468c29da10_0 .var "q", 31 0;
v0x56468c2b2800_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c298130 .scope module, "REGISTER_B" "register" 8 84, 10 8 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2cbf70 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2cbfb0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c2ad3f0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c2b1560_0 .net "d", 31 0, v0x56468c358cc0_0;  alias, 1 drivers
L_0x7fd18eed2918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c2af590_0 .net "ena", 0 0, L_0x7fd18eed2918;  1 drivers
v0x56468c2ab3a0_0 .var "q", 31 0;
v0x56468c2a3800_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c29c320 .scope module, "REGISTER_FILE" "register_file" 8 75, 11 4 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_ena";
    .port_info 3 /INPUT 5 "wr_addr";
    .port_info 4 /INPUT 32 "wr_data";
    .port_info 5 /INPUT 5 "rd_addr0";
    .port_info 6 /OUTPUT 32 "rd_data0";
    .port_info 7 /INPUT 5 "rd_addr1";
    .port_info 8 /OUTPUT 32 "rd_data1";
v0x56468c357fb0_0 .var "a0", 31 0;
v0x56468c3580b0_0 .var "a1", 31 0;
v0x56468c358190_0 .var "a2", 31 0;
v0x56468c358250_0 .var "a3", 31 0;
v0x56468c358330_0 .var "a4", 31 0;
v0x56468c358460_0 .var "a5", 31 0;
v0x56468c358540_0 .var "a6", 31 0;
v0x56468c358620_0 .var "a7", 31 0;
v0x56468c358700_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c3587a0_0 .var "fp", 31 0;
v0x56468c358880_0 .var "gp", 31 0;
v0x56468c358960_0 .var "ra", 31 0;
v0x56468c358a40_0 .net "rd_addr0", 4 0, v0x56468c35f2e0_0;  1 drivers
v0x56468c358b20_0 .net "rd_addr1", 4 0, v0x56468c35f3a0_0;  1 drivers
v0x56468c358c00_0 .var "rd_data0", 31 0;
v0x56468c358cc0_0 .var "rd_data1", 31 0;
o0x7fd18ef22128 .functor BUFZ 1, C4<z>; HiZ drive
v0x56468c358d90_0 .net "rst", 0 0, o0x7fd18ef22128;  0 drivers
v0x56468c358e30_0 .var "s0", 31 0;
v0x56468c358f10_0 .var "s1", 31 0;
v0x56468c358ff0_0 .var "s10", 31 0;
v0x56468c3590d0_0 .var "s11", 31 0;
v0x56468c3591b0_0 .var "s2", 31 0;
v0x56468c359290_0 .var "s3", 31 0;
v0x56468c359370_0 .var "s4", 31 0;
v0x56468c359450_0 .var "s5", 31 0;
v0x56468c359530_0 .var "s6", 31 0;
v0x56468c359610_0 .var "s7", 31 0;
v0x56468c3596f0_0 .var "s8", 31 0;
v0x56468c3597d0_0 .var "s9", 31 0;
v0x56468c3598b0_0 .var "sp", 31 0;
v0x56468c359990_0 .var "t0", 31 0;
v0x56468c359a70_0 .var "t1", 31 0;
v0x56468c359b50_0 .var "t2", 31 0;
v0x56468c359e40_0 .var "t3", 31 0;
v0x56468c359f20_0 .var "t4", 31 0;
v0x56468c35a000_0 .var "t5", 31 0;
v0x56468c35a0e0_0 .var "t6", 31 0;
v0x56468c35a1c0_0 .var "tp", 31 0;
v0x56468c35a2a0_0 .net "wr_addr", 4 0, v0x56468c35e660_0;  1 drivers
v0x56468c35a390_0 .net "wr_data", 31 0, v0x56468c35ed30_0;  1 drivers
v0x56468c35a430_0 .net "wr_ena", 0 0, v0x56468c35ead0_0;  1 drivers
v0x56468c35a4d0_0 .net "wr_enas", 31 0, L_0x56468c37f530;  1 drivers
v0x56468c35a590_0 .var "x00", 31 0;
v0x56468c35a650_0 .net/s "x01", 31 0, v0x56468c346fd0_0;  1 drivers
v0x56468c35a740_0 .net/s "x02", 31 0, v0x56468c3478f0_0;  1 drivers
v0x56468c35a810_0 .net/s "x03", 31 0, v0x56468c348130_0;  1 drivers
v0x56468c35a8e0_0 .net/s "x04", 31 0, v0x56468c348a00_0;  1 drivers
v0x56468c35a9b0_0 .net/s "x05", 31 0, v0x56468c3492d0_0;  1 drivers
v0x56468c35aa80_0 .net/s "x06", 31 0, v0x56468c349c70_0;  1 drivers
v0x56468c35ab50_0 .net/s "x07", 31 0, v0x56468c34a4f0_0;  1 drivers
v0x56468c35ac20_0 .net/s "x08", 31 0, v0x56468c34adc0_0;  1 drivers
v0x56468c35acf0_0 .net/s "x09", 31 0, v0x56468c34b690_0;  1 drivers
v0x56468c35adc0_0 .net/s "x10", 31 0, v0x56468c34bed0_0;  1 drivers
v0x56468c35ae90_0 .net/s "x11", 31 0, v0x56468c34c7a0_0;  1 drivers
v0x56468c35af60_0 .net/s "x12", 31 0, v0x56468c34d070_0;  1 drivers
v0x56468c35b030_0 .net/s "x13", 31 0, v0x56468c34d940_0;  1 drivers
v0x56468c35b100_0 .net/s "x14", 31 0, v0x56468c34e180_0;  1 drivers
v0x56468c35b1d0_0 .net/s "x15", 31 0, v0x56468c34ea50_0;  1 drivers
v0x56468c35b2a0_0 .net/s "x16", 31 0, v0x56468c34f320_0;  1 drivers
v0x56468c35b370_0 .net/s "x17", 31 0, v0x56468c34fe00_0;  1 drivers
v0x56468c35b440_0 .net/s "x18", 31 0, v0x56468c3506d0_0;  1 drivers
v0x56468c35b510_0 .net/s "x19", 31 0, v0x56468c350fa0_0;  1 drivers
v0x56468c35b5e0_0 .net/s "x20", 31 0, v0x56468c351870_0;  1 drivers
v0x56468c35b6b0_0 .net/s "x21", 31 0, v0x56468c352140_0;  1 drivers
v0x56468c35b780_0 .net/s "x22", 31 0, v0x56468c352a10_0;  1 drivers
v0x56468c35bc60_0 .net/s "x23", 31 0, v0x56468c3532e0_0;  1 drivers
v0x56468c35bd30_0 .net/s "x24", 31 0, v0x56468c353bb0_0;  1 drivers
v0x56468c35be00_0 .net/s "x25", 31 0, v0x56468c354480_0;  1 drivers
v0x56468c35bed0_0 .net/s "x26", 31 0, v0x56468c354d50_0;  1 drivers
v0x56468c35bfa0_0 .net/s "x27", 31 0, v0x56468c355620_0;  1 drivers
v0x56468c35c070_0 .net/s "x28", 31 0, v0x56468c355ef0_0;  1 drivers
v0x56468c35c140_0 .net/s "x29", 31 0, v0x56468c3567c0_0;  1 drivers
v0x56468c35c210_0 .net/s "x30", 31 0, v0x56468c357090_0;  1 drivers
v0x56468c35c2e0_0 .net/s "x31", 31 0, v0x56468c357960_0;  1 drivers
E_0x56468c29cdf0/0 .event edge, v0x56468c346fd0_0, v0x56468c3478f0_0, v0x56468c348130_0, v0x56468c348a00_0;
E_0x56468c29cdf0/1 .event edge, v0x56468c34adc0_0, v0x56468c34b690_0, v0x56468c3506d0_0, v0x56468c350fa0_0;
E_0x56468c29cdf0/2 .event edge, v0x56468c351870_0, v0x56468c352140_0, v0x56468c352a10_0, v0x56468c3532e0_0;
E_0x56468c29cdf0/3 .event edge, v0x56468c353bb0_0, v0x56468c354480_0, v0x56468c354d50_0, v0x56468c355620_0;
E_0x56468c29cdf0/4 .event edge, v0x56468c3492d0_0, v0x56468c349c70_0, v0x56468c34a4f0_0, v0x56468c355ef0_0;
E_0x56468c29cdf0/5 .event edge, v0x56468c3567c0_0, v0x56468c357090_0, v0x56468c357960_0, v0x56468c34bed0_0;
E_0x56468c29cdf0/6 .event edge, v0x56468c34c7a0_0, v0x56468c34d070_0, v0x56468c34d940_0, v0x56468c34e180_0;
E_0x56468c29cdf0/7 .event edge, v0x56468c34ea50_0, v0x56468c34f320_0, v0x56468c34fe00_0;
E_0x56468c29cdf0 .event/or E_0x56468c29cdf0/0, E_0x56468c29cdf0/1, E_0x56468c29cdf0/2, E_0x56468c29cdf0/3, E_0x56468c29cdf0/4, E_0x56468c29cdf0/5, E_0x56468c29cdf0/6, E_0x56468c29cdf0/7;
E_0x56468c2bc390/0 .event edge, v0x56468c358b20_0, v0x56468c35a590_0, v0x56468c346fd0_0, v0x56468c3478f0_0;
E_0x56468c2bc390/1 .event edge, v0x56468c348130_0, v0x56468c348a00_0, v0x56468c3492d0_0, v0x56468c349c70_0;
E_0x56468c2bc390/2 .event edge, v0x56468c34a4f0_0, v0x56468c34adc0_0, v0x56468c34b690_0, v0x56468c34bed0_0;
E_0x56468c2bc390/3 .event edge, v0x56468c34c7a0_0, v0x56468c34d070_0, v0x56468c34d940_0, v0x56468c34e180_0;
E_0x56468c2bc390/4 .event edge, v0x56468c34ea50_0, v0x56468c34f320_0, v0x56468c34fe00_0, v0x56468c3506d0_0;
E_0x56468c2bc390/5 .event edge, v0x56468c350fa0_0, v0x56468c351870_0, v0x56468c352140_0, v0x56468c352a10_0;
E_0x56468c2bc390/6 .event edge, v0x56468c3532e0_0, v0x56468c353bb0_0, v0x56468c354480_0, v0x56468c354d50_0;
E_0x56468c2bc390/7 .event edge, v0x56468c355620_0, v0x56468c355ef0_0, v0x56468c3567c0_0, v0x56468c357090_0;
E_0x56468c2bc390/8 .event edge, v0x56468c357960_0;
E_0x56468c2bc390 .event/or E_0x56468c2bc390/0, E_0x56468c2bc390/1, E_0x56468c2bc390/2, E_0x56468c2bc390/3, E_0x56468c2bc390/4, E_0x56468c2bc390/5, E_0x56468c2bc390/6, E_0x56468c2bc390/7, E_0x56468c2bc390/8;
E_0x56468c2a35c0/0 .event edge, v0x56468c358a40_0, v0x56468c35a590_0, v0x56468c346fd0_0, v0x56468c3478f0_0;
E_0x56468c2a35c0/1 .event edge, v0x56468c348130_0, v0x56468c348a00_0, v0x56468c3492d0_0, v0x56468c349c70_0;
E_0x56468c2a35c0/2 .event edge, v0x56468c34a4f0_0, v0x56468c34adc0_0, v0x56468c34b690_0, v0x56468c34bed0_0;
E_0x56468c2a35c0/3 .event edge, v0x56468c34c7a0_0, v0x56468c34d070_0, v0x56468c34d940_0, v0x56468c34e180_0;
E_0x56468c2a35c0/4 .event edge, v0x56468c34ea50_0, v0x56468c34f320_0, v0x56468c34fe00_0, v0x56468c3506d0_0;
E_0x56468c2a35c0/5 .event edge, v0x56468c350fa0_0, v0x56468c351870_0, v0x56468c352140_0, v0x56468c352a10_0;
E_0x56468c2a35c0/6 .event edge, v0x56468c3532e0_0, v0x56468c353bb0_0, v0x56468c354480_0, v0x56468c354d50_0;
E_0x56468c2a35c0/7 .event edge, v0x56468c355620_0, v0x56468c355ef0_0, v0x56468c3567c0_0, v0x56468c357090_0;
E_0x56468c2a35c0/8 .event edge, v0x56468c357960_0;
E_0x56468c2a35c0 .event/or E_0x56468c2a35c0/0, E_0x56468c2a35c0/1, E_0x56468c2a35c0/2, E_0x56468c2a35c0/3, E_0x56468c2a35c0/4, E_0x56468c2a35c0/5, E_0x56468c2a35c0/6, E_0x56468c2a35c0/7, E_0x56468c2a35c0/8;
L_0x56468c37f6b0 .part L_0x56468c37f530, 1, 1;
L_0x56468c37f750 .part L_0x56468c37f530, 2, 1;
L_0x56468c37f880 .part L_0x56468c37f530, 3, 1;
L_0x56468c37f920 .part L_0x56468c37f530, 4, 1;
L_0x56468c37f9c0 .part L_0x56468c37f530, 5, 1;
L_0x56468c37fa60 .part L_0x56468c37f530, 6, 1;
L_0x56468c37fb00 .part L_0x56468c37f530, 7, 1;
L_0x56468c37fba0 .part L_0x56468c37f530, 8, 1;
L_0x56468c37fc90 .part L_0x56468c37f530, 9, 1;
L_0x56468c37fd90 .part L_0x56468c37f530, 10, 1;
L_0x56468c37fef0 .part L_0x56468c37f530, 11, 1;
L_0x56468c37fff0 .part L_0x56468c37f530, 12, 1;
L_0x56468c380160 .part L_0x56468c37f530, 13, 1;
L_0x56468c380260 .part L_0x56468c37f530, 14, 1;
L_0x56468c3805f0 .part L_0x56468c37f530, 15, 1;
L_0x56468c3806f0 .part L_0x56468c37f530, 16, 1;
L_0x56468c380880 .part L_0x56468c37f530, 17, 1;
L_0x56468c380980 .part L_0x56468c37f530, 18, 1;
L_0x56468c380b20 .part L_0x56468c37f530, 19, 1;
L_0x56468c380c20 .part L_0x56468c37f530, 20, 1;
L_0x56468c380a50 .part L_0x56468c37f530, 21, 1;
L_0x56468c380e30 .part L_0x56468c37f530, 22, 1;
L_0x56468c380ff0 .part L_0x56468c37f530, 23, 1;
L_0x56468c3810f0 .part L_0x56468c37f530, 24, 1;
L_0x56468c3812c0 .part L_0x56468c37f530, 25, 1;
L_0x56468c3813c0 .part L_0x56468c37f530, 26, 1;
L_0x56468c3815a0 .part L_0x56468c37f530, 27, 1;
L_0x56468c3816a0 .part L_0x56468c37f530, 28, 1;
L_0x56468c381890 .part L_0x56468c37f530, 29, 1;
L_0x56468c381990 .part L_0x56468c37f530, 30, 1;
L_0x56468c381fa0 .part L_0x56468c37f530, 31, 1;
S_0x56468c28e5c0 .scope begin, "REGISTER_ALIASES" "REGISTER_ALIASES" 11 222, 11 222 0, S_0x56468c29c320;
 .timescale -9 -12;
S_0x56468c2927b0 .scope module, "WR_ENA_DECODER" "decoder_5_to_32" 11 178, 12 4 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 5 "in";
    .port_info 2 /OUTPUT 32 "out";
v0x56468c3463a0_0 .net "ena", 0 0, v0x56468c35ead0_0;  alias, 1 drivers
v0x56468c346470_0 .net "enas", 1 0, v0x56468c346230_0;  1 drivers
v0x56468c346540_0 .net "in", 4 0, v0x56468c35e660_0;  alias, 1 drivers
v0x56468c346610_0 .net "out", 31 0, L_0x56468c37f530;  alias, 1 drivers
L_0x56468c379e60 .part v0x56468c35e660_0, 4, 1;
L_0x56468c37c7e0 .part v0x56468c346230_0, 0, 1;
L_0x56468c37c920 .part v0x56468c35e660_0, 0, 4;
L_0x56468c37f310 .part v0x56468c346230_0, 1, 1;
L_0x56468c37f400 .part v0x56468c35e660_0, 0, 4;
L_0x56468c37f530 .concat8 [ 16 16 0 0], L_0x56468c37c6b0, L_0x56468c37f1e0;
S_0x56468c2b2970 .scope module, "DECODER_0" "decoder_4_to_16" 12 14, 13 4 0, S_0x56468c2927b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 16 "out";
v0x56468c2bb430_0 .net "ena", 0 0, L_0x56468c37c7e0;  1 drivers
v0x56468c2bb500_0 .net "enas", 1 0, v0x56468c2bc440_0;  1 drivers
v0x56468c2ba490_0 .net "in", 3 0, L_0x56468c37c920;  1 drivers
v0x56468c2b9490_0 .net "out", 15 0, L_0x56468c37c6b0;  1 drivers
L_0x56468c379f00 .part L_0x56468c37c920, 3, 1;
L_0x56468c37b0d0 .part v0x56468c2bc440_0, 0, 1;
L_0x56468c37b210 .part L_0x56468c37c920, 0, 3;
L_0x56468c37c460 .part v0x56468c2bc440_0, 1, 1;
L_0x56468c37c580 .part L_0x56468c37c920, 0, 3;
L_0x56468c37c6b0 .concat8 [ 8 8 0 0], L_0x56468c37afa0, L_0x56468c37c330;
S_0x56468c32f150 .scope module, "DECODER_0" "decoder_3_to_8" 13 14, 14 4 0, S_0x56468c2b2970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x56468c2274a0_0 .net "ena", 0 0, L_0x56468c37b0d0;  1 drivers
v0x56468c227570_0 .net "enas", 1 0, v0x56468c2288b0_0;  1 drivers
v0x56468c2ca160_0 .net "in", 2 0, L_0x56468c37b210;  1 drivers
v0x56468c2ca200_0 .net "out", 7 0, L_0x56468c37afa0;  1 drivers
L_0x56468c379fa0 .part L_0x56468c37b210, 2, 1;
L_0x56468c37a5b0 .part v0x56468c2288b0_0, 0, 1;
L_0x56468c37a6f0 .part L_0x56468c37b210, 0, 2;
L_0x56468c37ad50 .part v0x56468c2288b0_0, 1, 1;
L_0x56468c37ae70 .part L_0x56468c37b210, 0, 2;
L_0x56468c37afa0 .concat8 [ 4 4 0 0], L_0x56468c37a440, L_0x56468c37ac10;
S_0x56468c3358b0 .scope module, "DECODER_0" "decoder_2_to_4" 14 15, 15 4 0, S_0x56468c32f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c29c6f0_0 .net "ena", 0 0, L_0x56468c37a5b0;  1 drivers
v0x56468c29a720_0 .net "enas", 1 0, v0x56468c112960_0;  1 drivers
v0x56468c296530_0 .net "in", 1 0, L_0x56468c37a6f0;  1 drivers
v0x56468c28e990_0 .net "out", 3 0, L_0x56468c37a440;  1 drivers
L_0x56468c37a040 .part L_0x56468c37a6f0, 1, 1;
L_0x56468c37a0e0 .part v0x56468c112960_0, 0, 1;
L_0x56468c37a1b0 .part L_0x56468c37a6f0, 0, 1;
L_0x56468c37a2a0 .part v0x56468c112960_0, 1, 1;
L_0x56468c37a370 .part L_0x56468c37a6f0, 0, 1;
L_0x56468c37a440 .concat8 [ 2 2 0 0], v0x56468c29d030_0, v0x56468c14d4f0_0;
S_0x56468c148bf0 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c3358b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c148ea0_0 .net "ena", 0 0, L_0x56468c37a0e0;  1 drivers
v0x56468c148f80_0 .net "in", 0 0, L_0x56468c37a1b0;  1 drivers
v0x56468c29d030_0 .var "out", 1 0;
E_0x56468c2a80f0 .event edge, v0x56468c148ea0_0, v0x56468c148f80_0;
S_0x56468c14d0e0 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c3358b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c14d350_0 .net "ena", 0 0, L_0x56468c37a2a0;  1 drivers
v0x56468c14d430_0 .net "in", 0 0, L_0x56468c37a370;  1 drivers
v0x56468c14d4f0_0 .var "out", 1 0;
E_0x56468c2af6b0 .event edge, v0x56468c14d350_0, v0x56468c14d430_0;
S_0x56468c112540 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c3358b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c1127c0_0 .net "ena", 0 0, L_0x56468c37a5b0;  alias, 1 drivers
v0x56468c1128a0_0 .net "in", 0 0, L_0x56468c37a040;  1 drivers
v0x56468c112960_0 .var "out", 1 0;
E_0x56468c29d150 .event edge, v0x56468c1127c0_0, v0x56468c1128a0_0;
S_0x56468c113f40 .scope module, "DECODER_1" "decoder_2_to_4" 14 16, 15 4 0, S_0x56468c32f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c22bb80_0 .net "ena", 0 0, L_0x56468c37ad50;  1 drivers
v0x56468c22bc50_0 .net "enas", 1 0, v0x56468c226840_0;  1 drivers
v0x56468c22b450_0 .net "in", 1 0, L_0x56468c37ae70;  1 drivers
v0x56468c22b520_0 .net "out", 3 0, L_0x56468c37ac10;  1 drivers
L_0x56468c37a820 .part L_0x56468c37ae70, 1, 1;
L_0x56468c37a8c0 .part v0x56468c226840_0, 0, 1;
L_0x56468c37a9b0 .part L_0x56468c37ae70, 0, 1;
L_0x56468c37aaa0 .part v0x56468c226840_0, 1, 1;
L_0x56468c37ab70 .part L_0x56468c37ae70, 0, 1;
L_0x56468c37ac10 .concat8 [ 2 2 0 0], v0x56468c290c70_0, v0x56468c228570_0;
S_0x56468c114170 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c113f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c292b80_0 .net "ena", 0 0, L_0x56468c37a8c0;  1 drivers
v0x56468c290bb0_0 .net "in", 0 0, L_0x56468c37a9b0;  1 drivers
v0x56468c290c70_0 .var "out", 1 0;
E_0x56468c114390 .event edge, v0x56468c292b80_0, v0x56468c290bb0_0;
S_0x56468c1164d0 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c113f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c116780_0 .net "ena", 0 0, L_0x56468c37aaa0;  1 drivers
v0x56468c116860_0 .net "in", 0 0, L_0x56468c37ab70;  1 drivers
v0x56468c228570_0 .var "out", 1 0;
E_0x56468c116700 .event edge, v0x56468c116780_0, v0x56468c116860_0;
S_0x56468c118a40 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c113f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c118ce0_0 .net "ena", 0 0, L_0x56468c37ad50;  alias, 1 drivers
v0x56468c118dc0_0 .net "in", 0 0, L_0x56468c37a820;  1 drivers
v0x56468c226840_0 .var "out", 1 0;
E_0x56468c118ca0 .event edge, v0x56468c118ce0_0, v0x56468c118dc0_0;
S_0x56468c11afb0 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 14, 16 4 0, S_0x56468c32f150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c11b270_0 .net "ena", 0 0, L_0x56468c37b0d0;  alias, 1 drivers
v0x56468c11b350_0 .net "in", 0 0, L_0x56468c379fa0;  1 drivers
v0x56468c2288b0_0 .var "out", 1 0;
E_0x56468c11b210 .event edge, v0x56468c11b270_0, v0x56468c11b350_0;
S_0x56468c150730 .scope module, "DECODER_1" "decoder_3_to_8" 13 15, 14 4 0, S_0x56468c2b2970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x56468c2bf440_0 .net "ena", 0 0, L_0x56468c37c460;  1 drivers
v0x56468c2be3d0_0 .net "enas", 1 0, v0x56468c10fb50_0;  1 drivers
v0x56468c2bd3d0_0 .net "in", 2 0, L_0x56468c37c580;  1 drivers
v0x56468c2bd4a0_0 .net "out", 7 0, L_0x56468c37c330;  1 drivers
L_0x56468c37b340 .part L_0x56468c37c580, 2, 1;
L_0x56468c37b910 .part v0x56468c10fb50_0, 0, 1;
L_0x56468c37ba50 .part L_0x56468c37c580, 0, 2;
L_0x56468c37c0e0 .part v0x56468c10fb50_0, 1, 1;
L_0x56468c37c200 .part L_0x56468c37c580, 0, 2;
L_0x56468c37c330 .concat8 [ 4 4 0 0], L_0x56468c37b7d0, L_0x56468c37bf70;
S_0x56468c150960 .scope module, "DECODER_0" "decoder_2_to_4" 14 15, 15 4 0, S_0x56468c150730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c2c71f0_0 .net "ena", 0 0, L_0x56468c37b910;  1 drivers
v0x56468c2c72c0_0 .net "enas", 1 0, v0x56468c2c8200_0;  1 drivers
v0x56468c2c6250_0 .net "in", 1 0, L_0x56468c37ba50;  1 drivers
v0x56468c2c5250_0 .net "out", 3 0, L_0x56468c37b7d0;  1 drivers
L_0x56468c37b3e0 .part L_0x56468c37ba50, 1, 1;
L_0x56468c37b480 .part v0x56468c2c8200_0, 0, 1;
L_0x56468c37b570 .part L_0x56468c37ba50, 0, 1;
L_0x56468c37b660 .part v0x56468c2c8200_0, 1, 1;
L_0x56468c37b730 .part L_0x56468c37ba50, 0, 1;
L_0x56468c37b7d0 .concat8 [ 2 2 0 0], v0x56468c2c9190_0, v0x56468c219570_0;
S_0x56468c154c10 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c150960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c154ee0_0 .net "ena", 0 0, L_0x56468c37b480;  1 drivers
v0x56468c154fc0_0 .net "in", 0 0, L_0x56468c37b570;  1 drivers
v0x56468c2c9190_0 .var "out", 1 0;
E_0x56468c154e60 .event edge, v0x56468c154ee0_0, v0x56468c154fc0_0;
S_0x56468c219170 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c150960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c2193d0_0 .net "ena", 0 0, L_0x56468c37b660;  1 drivers
v0x56468c2194b0_0 .net "in", 0 0, L_0x56468c37b730;  1 drivers
v0x56468c219570_0 .var "out", 1 0;
E_0x56468c219350 .event edge, v0x56468c2193d0_0, v0x56468c2194b0_0;
S_0x56468c15ef80 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c150960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c15f240_0 .net "ena", 0 0, L_0x56468c37b910;  alias, 1 drivers
v0x56468c15f320_0 .net "in", 0 0, L_0x56468c37b3e0;  1 drivers
v0x56468c2c8200_0 .var "out", 1 0;
E_0x56468c15f1e0 .event edge, v0x56468c15f240_0, v0x56468c15f320_0;
S_0x56468c12b0a0 .scope module, "DECODER_1" "decoder_2_to_4" 14 16, 15 4 0, S_0x56468c150730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c2b4680_0 .net "ena", 0 0, L_0x56468c37c0e0;  1 drivers
v0x56468c2c1310_0 .net "enas", 1 0, v0x56468c2c23b0_0;  1 drivers
v0x56468c2c13b0_0 .net "in", 1 0, L_0x56468c37c200;  1 drivers
v0x56468c2c0340_0 .net "out", 3 0, L_0x56468c37bf70;  1 drivers
L_0x56468c37bb80 .part L_0x56468c37c200, 1, 1;
L_0x56468c37bc20 .part v0x56468c2c23b0_0, 0, 1;
L_0x56468c37bd10 .part L_0x56468c37c200, 0, 1;
L_0x56468c37be00 .part v0x56468c2c23b0_0, 1, 1;
L_0x56468c37bed0 .part L_0x56468c37c200, 0, 1;
L_0x56468c37bf70 .concat8 [ 2 2 0 0], v0x56468c2c32b0_0, v0x56468c192dc0_0;
S_0x56468c12b2d0 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c12b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c2c4280_0 .net "ena", 0 0, L_0x56468c37bc20;  1 drivers
v0x56468c2c4360_0 .net "in", 0 0, L_0x56468c37bd10;  1 drivers
v0x56468c2c32b0_0 .var "out", 1 0;
E_0x56468c2c5390 .event edge, v0x56468c2c4280_0, v0x56468c2c4360_0;
S_0x56468c1929b0 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c12b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c192c20_0 .net "ena", 0 0, L_0x56468c37be00;  1 drivers
v0x56468c192d00_0 .net "in", 0 0, L_0x56468c37bed0;  1 drivers
v0x56468c192dc0_0 .var "out", 1 0;
E_0x56468c2c6360 .event edge, v0x56468c192c20_0, v0x56468c192d00_0;
S_0x56468c18eee0 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c12b0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c18f1a0_0 .net "ena", 0 0, L_0x56468c37c0e0;  alias, 1 drivers
v0x56468c18f280_0 .net "in", 0 0, L_0x56468c37bb80;  1 drivers
v0x56468c2c23b0_0 .var "out", 1 0;
E_0x56468c18f140 .event edge, v0x56468c18f1a0_0, v0x56468c18f280_0;
S_0x56468c10f730 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 14, 16 4 0, S_0x56468c150730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c10f9b0_0 .net "ena", 0 0, L_0x56468c37c460;  alias, 1 drivers
v0x56468c10fa90_0 .net "in", 0 0, L_0x56468c37b340;  1 drivers
v0x56468c10fb50_0 .var "out", 1 0;
E_0x56468c2c0480 .event edge, v0x56468c10f9b0_0, v0x56468c10fa90_0;
S_0x56468c0e0110 .scope module, "DECODER_ENA" "decoder_1_to_2" 13 13, 16 4 0, S_0x56468c2b2970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c0e03d0_0 .net "ena", 0 0, L_0x56468c37c7e0;  alias, 1 drivers
v0x56468c0e04b0_0 .net "in", 0 0, L_0x56468c379f00;  1 drivers
v0x56468c2bc440_0 .var "out", 1 0;
E_0x56468c0e0370 .event edge, v0x56468c0e03d0_0, v0x56468c0e04b0_0;
S_0x56468c19b7b0 .scope module, "DECODER_1" "decoder_4_to_16" 12 15, 13 4 0, S_0x56468c2927b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 4 "in";
    .port_info 2 /OUTPUT 16 "out";
v0x56468c345a00_0 .net "ena", 0 0, L_0x56468c37f310;  1 drivers
v0x56468c345ad0_0 .net "enas", 1 0, v0x56468c345890_0;  1 drivers
v0x56468c345ba0_0 .net "in", 3 0, L_0x56468c37f400;  1 drivers
v0x56468c345c70_0 .net "out", 15 0, L_0x56468c37f1e0;  1 drivers
L_0x56468c37cae0 .part L_0x56468c37f400, 3, 1;
L_0x56468c37dc00 .part v0x56468c345890_0, 0, 1;
L_0x56468c37dd40 .part L_0x56468c37f400, 0, 3;
L_0x56468c37ef90 .part v0x56468c345890_0, 1, 1;
L_0x56468c37f0b0 .part L_0x56468c37f400, 0, 3;
L_0x56468c37f1e0 .concat8 [ 8 8 0 0], L_0x56468c37dad0, L_0x56468c37ee60;
S_0x56468c19b9e0 .scope module, "DECODER_0" "decoder_3_to_8" 13 14, 14 4 0, S_0x56468c19b7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x56468c341530_0 .net "ena", 0 0, L_0x56468c37dc00;  1 drivers
v0x56468c341600_0 .net "enas", 1 0, v0x56468c3413c0_0;  1 drivers
v0x56468c3416d0_0 .net "in", 2 0, L_0x56468c37dd40;  1 drivers
v0x56468c3417a0_0 .net "out", 7 0, L_0x56468c37dad0;  1 drivers
L_0x56468c37cb80 .part L_0x56468c37dd40, 2, 1;
L_0x56468c37d0b0 .part v0x56468c3413c0_0, 0, 1;
L_0x56468c37d1f0 .part L_0x56468c37dd40, 0, 2;
L_0x56468c37d880 .part v0x56468c3413c0_0, 1, 1;
L_0x56468c37d9a0 .part L_0x56468c37dd40, 0, 2;
L_0x56468c37dad0 .concat8 [ 4 4 0 0], L_0x56468c37cf40, L_0x56468c37d710;
S_0x56468c1cf1b0 .scope module, "DECODER_0" "decoder_2_to_4" 14 15, 15 4 0, S_0x56468c19b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c2b6580_0 .net "ena", 0 0, L_0x56468c37d0b0;  1 drivers
v0x56468c2d1010_0 .net "enas", 1 0, v0x56468c0d7410_0;  1 drivers
v0x56468c2d10e0_0 .net "in", 1 0, L_0x56468c37d1f0;  1 drivers
v0x56468c2d0040_0 .net "out", 3 0, L_0x56468c37cf40;  1 drivers
L_0x56468c37cc20 .part L_0x56468c37d1f0, 1, 1;
L_0x56468c37ccc0 .part v0x56468c0d7410_0, 0, 1;
L_0x56468c37cd60 .part L_0x56468c37d1f0, 0, 1;
L_0x56468c37ce00 .part v0x56468c0d7410_0, 1, 1;
L_0x56468c37cea0 .part L_0x56468c37d1f0, 0, 1;
L_0x56468c37cf40 .concat8 [ 2 2 0 0], v0x56468c2b3680_0, v0x56468c2b74f0_0;
S_0x56468c1cf400 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c1cf1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c2b84c0_0 .net "ena", 0 0, L_0x56468c37ccc0;  1 drivers
v0x56468c2b85a0_0 .net "in", 0 0, L_0x56468c37cd60;  1 drivers
v0x56468c2b3680_0 .var "out", 1 0;
E_0x56468c2b95d0 .event edge, v0x56468c2b84c0_0, v0x56468c2b85a0_0;
S_0x56468c17f5f0 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c1cf1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c17f8a0_0 .net "ena", 0 0, L_0x56468c37ce00;  1 drivers
v0x56468c17f980_0 .net "in", 0 0, L_0x56468c37cea0;  1 drivers
v0x56468c2b74f0_0 .var "out", 1 0;
E_0x56468c17f820 .event edge, v0x56468c17f8a0_0, v0x56468c17f980_0;
S_0x56468c0d6ff0 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c1cf1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c0d7270_0 .net "ena", 0 0, L_0x56468c37d0b0;  alias, 1 drivers
v0x56468c0d7350_0 .net "in", 0 0, L_0x56468c37cc20;  1 drivers
v0x56468c0d7410_0 .var "out", 1 0;
E_0x56468c2b7630 .event edge, v0x56468c0d7270_0, v0x56468c0d7350_0;
S_0x56468c120320 .scope module, "DECODER_1" "decoder_2_to_4" 14 16, 15 4 0, S_0x56468c19b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c340b90_0 .net "ena", 0 0, L_0x56468c37d880;  1 drivers
v0x56468c340c60_0 .net "enas", 1 0, v0x56468c340a20_0;  1 drivers
v0x56468c340d30_0 .net "in", 1 0, L_0x56468c37d9a0;  1 drivers
v0x56468c340e00_0 .net "out", 3 0, L_0x56468c37d710;  1 drivers
L_0x56468c37d320 .part L_0x56468c37d9a0, 1, 1;
L_0x56468c37d3c0 .part v0x56468c340a20_0, 0, 1;
L_0x56468c37d4b0 .part L_0x56468c37d9a0, 0, 1;
L_0x56468c37d5a0 .part v0x56468c340a20_0, 1, 1;
L_0x56468c37d670 .part L_0x56468c37d9a0, 0, 1;
L_0x56468c37d710 .concat8 [ 2 2 0 0], v0x56468c2ce160_0, v0x56468c2b5550_0;
S_0x56468c120550 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c120320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c2cf090_0 .net "ena", 0 0, L_0x56468c37d3c0;  1 drivers
v0x56468c2ce0a0_0 .net "in", 0 0, L_0x56468c37d4b0;  1 drivers
v0x56468c2ce160_0 .var "out", 1 0;
E_0x56468c2d0180 .event edge, v0x56468c2cf090_0, v0x56468c2ce0a0_0;
S_0x56468c340430 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c120320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c2cc100_0 .net "ena", 0 0, L_0x56468c37d5a0;  1 drivers
v0x56468c2cc1c0_0 .net "in", 0 0, L_0x56468c37d670;  1 drivers
v0x56468c2b5550_0 .var "out", 1 0;
E_0x56468c2cd1b0 .event edge, v0x56468c2cc100_0, v0x56468c2cc1c0_0;
S_0x56468c3405c0 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c120320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c340880_0 .net "ena", 0 0, L_0x56468c37d880;  alias, 1 drivers
v0x56468c340960_0 .net "in", 0 0, L_0x56468c37d320;  1 drivers
v0x56468c340a20_0 .var "out", 1 0;
E_0x56468c340820 .event edge, v0x56468c340880_0, v0x56468c340960_0;
S_0x56468c340f60 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 14, 16 4 0, S_0x56468c19b9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c341220_0 .net "ena", 0 0, L_0x56468c37dc00;  alias, 1 drivers
v0x56468c341300_0 .net "in", 0 0, L_0x56468c37cb80;  1 drivers
v0x56468c3413c0_0 .var "out", 1 0;
E_0x56468c3411c0 .event edge, v0x56468c341220_0, v0x56468c341300_0;
S_0x56468c341900 .scope module, "DECODER_1" "decoder_3_to_8" 13 15, 14 4 0, S_0x56468c19b7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 3 "in";
    .port_info 2 /OUTPUT 8 "out";
v0x56468c345060_0 .net "ena", 0 0, L_0x56468c37ef90;  1 drivers
v0x56468c345130_0 .net "enas", 1 0, v0x56468c344ef0_0;  1 drivers
v0x56468c345200_0 .net "in", 2 0, L_0x56468c37f0b0;  1 drivers
v0x56468c3452d0_0 .net "out", 7 0, L_0x56468c37ee60;  1 drivers
L_0x56468c37de70 .part L_0x56468c37f0b0, 2, 1;
L_0x56468c37e440 .part v0x56468c344ef0_0, 0, 1;
L_0x56468c37e580 .part L_0x56468c37f0b0, 0, 2;
L_0x56468c37ec10 .part v0x56468c344ef0_0, 1, 1;
L_0x56468c37ed30 .part L_0x56468c37f0b0, 0, 2;
L_0x56468c37ee60 .concat8 [ 4 4 0 0], L_0x56468c37e300, L_0x56468c37eaa0;
S_0x56468c341b30 .scope module, "DECODER_0" "decoder_2_to_4" 14 15, 15 4 0, S_0x56468c341900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c342f30_0 .net "ena", 0 0, L_0x56468c37e440;  1 drivers
v0x56468c343000_0 .net "enas", 1 0, v0x56468c342dc0_0;  1 drivers
v0x56468c3430d0_0 .net "in", 1 0, L_0x56468c37e580;  1 drivers
v0x56468c3431a0_0 .net "out", 3 0, L_0x56468c37e300;  1 drivers
L_0x56468c37df10 .part L_0x56468c37e580, 1, 1;
L_0x56468c37dfb0 .part v0x56468c342dc0_0, 0, 1;
L_0x56468c37e0a0 .part L_0x56468c37e580, 0, 1;
L_0x56468c37e190 .part v0x56468c342dc0_0, 1, 1;
L_0x56468c37e260 .part L_0x56468c37e580, 0, 1;
L_0x56468c37e300 .concat8 [ 2 2 0 0], v0x56468c342230_0, v0x56468c3427f0_0;
S_0x56468c341da0 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c341b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c342090_0 .net "ena", 0 0, L_0x56468c37dfb0;  1 drivers
v0x56468c342170_0 .net "in", 0 0, L_0x56468c37e0a0;  1 drivers
v0x56468c342230_0 .var "out", 1 0;
E_0x56468c342010 .event edge, v0x56468c342090_0, v0x56468c342170_0;
S_0x56468c3423a0 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c341b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c342650_0 .net "ena", 0 0, L_0x56468c37e190;  1 drivers
v0x56468c342730_0 .net "in", 0 0, L_0x56468c37e260;  1 drivers
v0x56468c3427f0_0 .var "out", 1 0;
E_0x56468c3425d0 .event edge, v0x56468c342650_0, v0x56468c342730_0;
S_0x56468c342960 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c341b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c342c20_0 .net "ena", 0 0, L_0x56468c37e440;  alias, 1 drivers
v0x56468c342d00_0 .net "in", 0 0, L_0x56468c37df10;  1 drivers
v0x56468c342dc0_0 .var "out", 1 0;
E_0x56468c342bc0 .event edge, v0x56468c342c20_0, v0x56468c342d00_0;
S_0x56468c343300 .scope module, "DECODER_1" "decoder_2_to_4" 14 16, 15 4 0, S_0x56468c341900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 2 "in";
    .port_info 2 /OUTPUT 4 "out";
v0x56468c3446c0_0 .net "ena", 0 0, L_0x56468c37ec10;  1 drivers
v0x56468c344790_0 .net "enas", 1 0, v0x56468c344550_0;  1 drivers
v0x56468c344860_0 .net "in", 1 0, L_0x56468c37ed30;  1 drivers
v0x56468c344930_0 .net "out", 3 0, L_0x56468c37eaa0;  1 drivers
L_0x56468c37e6b0 .part L_0x56468c37ed30, 1, 1;
L_0x56468c37e750 .part v0x56468c344550_0, 0, 1;
L_0x56468c37e840 .part L_0x56468c37ed30, 0, 1;
L_0x56468c37e930 .part v0x56468c344550_0, 1, 1;
L_0x56468c37ea00 .part L_0x56468c37ed30, 0, 1;
L_0x56468c37eaa0 .concat8 [ 2 2 0 0], v0x56468c3439c0_0, v0x56468c343f80_0;
S_0x56468c343530 .scope module, "DECODER_0" "decoder_1_to_2" 15 17, 16 4 0, S_0x56468c343300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c343820_0 .net "ena", 0 0, L_0x56468c37e750;  1 drivers
v0x56468c343900_0 .net "in", 0 0, L_0x56468c37e840;  1 drivers
v0x56468c3439c0_0 .var "out", 1 0;
E_0x56468c3437a0 .event edge, v0x56468c343820_0, v0x56468c343900_0;
S_0x56468c343b30 .scope module, "DECODER_1" "decoder_1_to_2" 15 18, 16 4 0, S_0x56468c343300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c343de0_0 .net "ena", 0 0, L_0x56468c37e930;  1 drivers
v0x56468c343ec0_0 .net "in", 0 0, L_0x56468c37ea00;  1 drivers
v0x56468c343f80_0 .var "out", 1 0;
E_0x56468c343d60 .event edge, v0x56468c343de0_0, v0x56468c343ec0_0;
S_0x56468c3440f0 .scope module, "DECODER_ENA" "decoder_1_to_2" 15 16, 16 4 0, S_0x56468c343300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c3443b0_0 .net "ena", 0 0, L_0x56468c37ec10;  alias, 1 drivers
v0x56468c344490_0 .net "in", 0 0, L_0x56468c37e6b0;  1 drivers
v0x56468c344550_0 .var "out", 1 0;
E_0x56468c344350 .event edge, v0x56468c3443b0_0, v0x56468c344490_0;
S_0x56468c344a90 .scope module, "DECODER_ENA" "decoder_1_to_2" 14 14, 16 4 0, S_0x56468c341900;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c344d50_0 .net "ena", 0 0, L_0x56468c37ef90;  alias, 1 drivers
v0x56468c344e30_0 .net "in", 0 0, L_0x56468c37de70;  1 drivers
v0x56468c344ef0_0 .var "out", 1 0;
E_0x56468c344cf0 .event edge, v0x56468c344d50_0, v0x56468c344e30_0;
S_0x56468c345430 .scope module, "DECODER_ENA" "decoder_1_to_2" 13 13, 16 4 0, S_0x56468c19b7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c3456f0_0 .net "ena", 0 0, L_0x56468c37f310;  alias, 1 drivers
v0x56468c3457d0_0 .net "in", 0 0, L_0x56468c37cae0;  1 drivers
v0x56468c345890_0 .var "out", 1 0;
E_0x56468c345690 .event edge, v0x56468c3456f0_0, v0x56468c3457d0_0;
S_0x56468c345dd0 .scope module, "DECODER_ENA" "decoder_1_to_2" 12 13, 16 4 0, S_0x56468c2927b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ena";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 2 "out";
v0x56468c346090_0 .net "ena", 0 0, v0x56468c35ead0_0;  alias, 1 drivers
v0x56468c346170_0 .net "in", 0 0, L_0x56468c379e60;  1 drivers
v0x56468c346230_0 .var "out", 1 0;
E_0x56468c346030 .event edge, v0x56468c346090_0, v0x56468c346170_0;
S_0x56468c346770 .scope task, "print_state" "print_state" 11 257, 11 257 0, S_0x56468c29c320;
 .timescale -9 -12;
TD_test_rv32i_system.UUT.CORE.REGISTER_FILE.print_state ;
    %vpi_call/w 11 258 "$display", "|---------------------------------------|" {0 0 0};
    %vpi_call/w 11 259 "$display", "| Register File State                   |" {0 0 0};
    %vpi_call/w 11 260 "$display", "|---------------------------------------|" {0 0 0};
    %vpi_call/w 11 261 "$display", "| %12s = 0x%8h (%10d)|", "x00, zero", v0x56468c35a590_0, v0x56468c35a590_0 {0 0 0};
    %vpi_call/w 11 262 "$display", "| %12s = 0x%8h (%10d)|", "x01, ra", v0x56468c35a650_0, v0x56468c35a650_0 {0 0 0};
    %vpi_call/w 11 263 "$display", "| %12s = 0x%8h (%10d)|", "x02, sp", v0x56468c35a740_0, v0x56468c35a740_0 {0 0 0};
    %vpi_call/w 11 264 "$display", "| %12s = 0x%8h (%10d)|", "x03, gp", v0x56468c35a810_0, v0x56468c35a810_0 {0 0 0};
    %vpi_call/w 11 265 "$display", "| %12s = 0x%8h (%10d)|", "x04, tp", v0x56468c35a8e0_0, v0x56468c35a8e0_0 {0 0 0};
    %vpi_call/w 11 266 "$display", "| %12s = 0x%8h (%10d)|", "x05, t0", v0x56468c35a9b0_0, v0x56468c35a9b0_0 {0 0 0};
    %vpi_call/w 11 267 "$display", "| %12s = 0x%8h (%10d)|", "x06, t1", v0x56468c35aa80_0, v0x56468c35aa80_0 {0 0 0};
    %vpi_call/w 11 268 "$display", "| %12s = 0x%8h (%10d)|", "x07, t2", v0x56468c35ab50_0, v0x56468c35ab50_0 {0 0 0};
    %vpi_call/w 11 269 "$display", "| %12s = 0x%8h (%10d)|", "x08, s0", v0x56468c35ac20_0, v0x56468c35ac20_0 {0 0 0};
    %vpi_call/w 11 270 "$display", "| %12s = 0x%8h (%10d)|", "x09, s1", v0x56468c35acf0_0, v0x56468c35acf0_0 {0 0 0};
    %vpi_call/w 11 271 "$display", "| %12s = 0x%8h (%10d)|", "x10, a0", v0x56468c35adc0_0, v0x56468c35adc0_0 {0 0 0};
    %vpi_call/w 11 272 "$display", "| %12s = 0x%8h (%10d)|", "x11, a1", v0x56468c35ae90_0, v0x56468c35ae90_0 {0 0 0};
    %vpi_call/w 11 273 "$display", "| %12s = 0x%8h (%10d)|", "x12, a2", v0x56468c35af60_0, v0x56468c35af60_0 {0 0 0};
    %vpi_call/w 11 274 "$display", "| %12s = 0x%8h (%10d)|", "x13, a3", v0x56468c35b030_0, v0x56468c35b030_0 {0 0 0};
    %vpi_call/w 11 275 "$display", "| %12s = 0x%8h (%10d)|", "x14, a4", v0x56468c35b100_0, v0x56468c35b100_0 {0 0 0};
    %vpi_call/w 11 276 "$display", "| %12s = 0x%8h (%10d)|", "x15, a5", v0x56468c35b1d0_0, v0x56468c35b1d0_0 {0 0 0};
    %vpi_call/w 11 277 "$display", "| %12s = 0x%8h (%10d)|", "x16, a6", v0x56468c35b2a0_0, v0x56468c35b2a0_0 {0 0 0};
    %vpi_call/w 11 278 "$display", "| %12s = 0x%8h (%10d)|", "x17, a7", v0x56468c35b370_0, v0x56468c35b370_0 {0 0 0};
    %vpi_call/w 11 279 "$display", "| %12s = 0x%8h (%10d)|", "x18, s2", v0x56468c35b440_0, v0x56468c35b440_0 {0 0 0};
    %vpi_call/w 11 280 "$display", "| %12s = 0x%8h (%10d)|", "x19, s3", v0x56468c35b510_0, v0x56468c35b510_0 {0 0 0};
    %vpi_call/w 11 281 "$display", "| %12s = 0x%8h (%10d)|", "x20, s4", v0x56468c35b5e0_0, v0x56468c35b5e0_0 {0 0 0};
    %vpi_call/w 11 282 "$display", "| %12s = 0x%8h (%10d)|", "x21, s5", v0x56468c35b6b0_0, v0x56468c35b6b0_0 {0 0 0};
    %vpi_call/w 11 283 "$display", "| %12s = 0x%8h (%10d)|", "x22, s6", v0x56468c35b780_0, v0x56468c35b780_0 {0 0 0};
    %vpi_call/w 11 284 "$display", "| %12s = 0x%8h (%10d)|", "x23, s7", v0x56468c35bc60_0, v0x56468c35bc60_0 {0 0 0};
    %vpi_call/w 11 285 "$display", "| %12s = 0x%8h (%10d)|", "x24, s8", v0x56468c35bd30_0, v0x56468c35bd30_0 {0 0 0};
    %vpi_call/w 11 286 "$display", "| %12s = 0x%8h (%10d)|", "x25, s9", v0x56468c35be00_0, v0x56468c35be00_0 {0 0 0};
    %vpi_call/w 11 287 "$display", "| %12s = 0x%8h (%10d)|", "x26, s10", v0x56468c35bed0_0, v0x56468c35bed0_0 {0 0 0};
    %vpi_call/w 11 288 "$display", "| %12s = 0x%8h (%10d)|", "x27, s11", v0x56468c35bfa0_0, v0x56468c35bfa0_0 {0 0 0};
    %vpi_call/w 11 289 "$display", "| %12s = 0x%8h (%10d)|", "x28, t3", v0x56468c35c070_0, v0x56468c35c070_0 {0 0 0};
    %vpi_call/w 11 290 "$display", "| %12s = 0x%8h (%10d)|", "x29, t4", v0x56468c35c140_0, v0x56468c35c140_0 {0 0 0};
    %vpi_call/w 11 291 "$display", "| %12s = 0x%8h (%10d)|", "x30, t5", v0x56468c35c210_0, v0x56468c35c210_0 {0 0 0};
    %vpi_call/w 11 292 "$display", "| %12s = 0x%8h (%10d)|", "x31, t6", v0x56468c35c2e0_0, v0x56468c35c2e0_0 {0 0 0};
    %vpi_call/w 11 293 "$display", "|---------------------------------------|" {0 0 0};
    %end;
S_0x56468c346980 .scope module, "r_x01" "register" 11 186, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2b1ea0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2b1ee0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c346da0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c346e40_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c346f00_0 .net "ena", 0 0, L_0x56468c37f6b0;  1 drivers
v0x56468c346fd0_0 .var "q", 31 0;
L_0x7fd18eed2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c3470b0_0 .net "rst", 0 0, L_0x7fd18eed2018;  1 drivers
S_0x56468c347260 .scope module, "r_x02" "register" 11 187, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c346bb0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c346bf0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c347670_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c347730_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c347820_0 .net "ena", 0 0, L_0x56468c37f750;  1 drivers
v0x56468c3478f0_0 .var "q", 31 0;
L_0x7fd18eed2060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c3479b0_0 .net "rst", 0 0, L_0x7fd18eed2060;  1 drivers
S_0x56468c347b60 .scope module, "r_x03" "register" 11 188, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c2b63e0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c2b6420 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c347ec0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c347f80_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c348090_0 .net "ena", 0 0, L_0x56468c37f880;  1 drivers
v0x56468c348130_0 .var "q", 31 0;
L_0x7fd18eed20a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c348210_0 .net "rst", 0 0, L_0x7fd18eed20a8;  1 drivers
S_0x56468c3483c0 .scope module, "r_x04" "register" 11 189, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c3474e0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c347520 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c3487b0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c348870_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c348930_0 .net "ena", 0 0, L_0x56468c37f920;  1 drivers
v0x56468c348a00_0 .var "q", 31 0;
L_0x7fd18eed20f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c348ae0_0 .net "rst", 0 0, L_0x7fd18eed20f0;  1 drivers
S_0x56468c348c90 .scope module, "r_x05" "register" 11 190, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c3485f0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c348630 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c349080_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c349140_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c349200_0 .net "ena", 0 0, L_0x56468c37f9c0;  1 drivers
v0x56468c3492d0_0 .var "q", 31 0;
L_0x7fd18eed2138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c3493b0_0 .net "rst", 0 0, L_0x7fd18eed2138;  1 drivers
S_0x56468c349510 .scope module, "r_x06" "register" 11 191, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c349780 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c3497c0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c349a20_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c349ae0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c349ba0_0 .net "ena", 0 0, L_0x56468c37fa60;  1 drivers
v0x56468c349c70_0 .var "q", 31 0;
L_0x7fd18eed2180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c349d50_0 .net "rst", 0 0, L_0x7fd18eed2180;  1 drivers
S_0x56468c349eb0 .scope module, "r_x07" "register" 11 192, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c349860 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c3498a0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34a2a0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34a360_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34a420_0 .net "ena", 0 0, L_0x56468c37fb00;  1 drivers
v0x56468c34a4f0_0 .var "q", 31 0;
L_0x7fd18eed21c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34a5d0_0 .net "rst", 0 0, L_0x7fd18eed21c8;  1 drivers
S_0x56468c34a780 .scope module, "r_x08" "register" 11 193, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34a0e0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34a120 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34ab70_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34ac30_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34acf0_0 .net "ena", 0 0, L_0x56468c37fba0;  1 drivers
v0x56468c34adc0_0 .var "q", 31 0;
L_0x7fd18eed2210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34aea0_0 .net "rst", 0 0, L_0x7fd18eed2210;  1 drivers
S_0x56468c34b050 .scope module, "r_x09" "register" 11 194, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34a9b0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34a9f0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34b440_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34b500_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34b5c0_0 .net "ena", 0 0, L_0x56468c37fc90;  1 drivers
v0x56468c34b690_0 .var "q", 31 0;
L_0x7fd18eed2258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34b770_0 .net "rst", 0 0, L_0x7fd18eed2258;  1 drivers
S_0x56468c34b920 .scope module, "r_x10" "register" 11 195, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c348ec0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c348f00 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34bc80_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34bd40_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34be00_0 .net "ena", 0 0, L_0x56468c37fd90;  1 drivers
v0x56468c34bed0_0 .var "q", 31 0;
L_0x7fd18eed22a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34bfb0_0 .net "rst", 0 0, L_0x7fd18eed22a0;  1 drivers
S_0x56468c34c160 .scope module, "r_x11" "register" 11 196, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34b280 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34b2c0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34c550_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34c610_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34c6d0_0 .net "ena", 0 0, L_0x56468c37fef0;  1 drivers
v0x56468c34c7a0_0 .var "q", 31 0;
L_0x7fd18eed22e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34c880_0 .net "rst", 0 0, L_0x7fd18eed22e8;  1 drivers
S_0x56468c34ca30 .scope module, "r_x12" "register" 11 197, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34c390 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34c3d0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34ce20_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34cee0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34cfa0_0 .net "ena", 0 0, L_0x56468c37fff0;  1 drivers
v0x56468c34d070_0 .var "q", 31 0;
L_0x7fd18eed2330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34d150_0 .net "rst", 0 0, L_0x7fd18eed2330;  1 drivers
S_0x56468c34d300 .scope module, "r_x13" "register" 11 198, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34cc60 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34cca0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34d6f0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34d7b0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34d870_0 .net "ena", 0 0, L_0x56468c380160;  1 drivers
v0x56468c34d940_0 .var "q", 31 0;
L_0x7fd18eed2378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34da20_0 .net "rst", 0 0, L_0x7fd18eed2378;  1 drivers
S_0x56468c34dbd0 .scope module, "r_x14" "register" 11 199, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c3496f0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c349730 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34df30_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34dff0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34e0b0_0 .net "ena", 0 0, L_0x56468c380260;  1 drivers
v0x56468c34e180_0 .var "q", 31 0;
L_0x7fd18eed23c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34e260_0 .net "rst", 0 0, L_0x7fd18eed23c0;  1 drivers
S_0x56468c34e410 .scope module, "r_x15" "register" 11 200, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34d530 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34d570 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34e800_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34e8c0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34e980_0 .net "ena", 0 0, L_0x56468c3805f0;  1 drivers
v0x56468c34ea50_0 .var "q", 31 0;
L_0x7fd18eed2408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34eb30_0 .net "rst", 0 0, L_0x7fd18eed2408;  1 drivers
S_0x56468c34ece0 .scope module, "r_x16" "register" 11 201, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34e640 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34e680 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34f0d0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34f190_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34f250_0 .net "ena", 0 0, L_0x56468c3806f0;  1 drivers
v0x56468c34f320_0 .var "q", 31 0;
L_0x7fd18eed2450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34f400_0 .net "rst", 0 0, L_0x7fd18eed2450;  1 drivers
S_0x56468c34f5b0 .scope module, "r_x17" "register" 11 202, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34ef10 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34ef50 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c34f9a0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c34fa60_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c34fd30_0 .net "ena", 0 0, L_0x56468c380880;  1 drivers
v0x56468c34fe00_0 .var "q", 31 0;
L_0x7fd18eed2498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c34fee0_0 .net "rst", 0 0, L_0x7fd18eed2498;  1 drivers
S_0x56468c350090 .scope module, "r_x18" "register" 11 203, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c34f7e0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c34f820 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c350480_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c350540_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c350600_0 .net "ena", 0 0, L_0x56468c380980;  1 drivers
v0x56468c3506d0_0 .var "q", 31 0;
L_0x7fd18eed24e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c3507b0_0 .net "rst", 0 0, L_0x7fd18eed24e0;  1 drivers
S_0x56468c350960 .scope module, "r_x19" "register" 11 204, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c3502c0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c350300 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c350d50_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c350e10_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c350ed0_0 .net "ena", 0 0, L_0x56468c380b20;  1 drivers
v0x56468c350fa0_0 .var "q", 31 0;
L_0x7fd18eed2528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c351080_0 .net "rst", 0 0, L_0x7fd18eed2528;  1 drivers
S_0x56468c351230 .scope module, "r_x20" "register" 11 205, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c350b90 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c350bd0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c351620_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c3516e0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c3517a0_0 .net "ena", 0 0, L_0x56468c380c20;  1 drivers
v0x56468c351870_0 .var "q", 31 0;
L_0x7fd18eed2570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c351950_0 .net "rst", 0 0, L_0x7fd18eed2570;  1 drivers
S_0x56468c351b00 .scope module, "r_x21" "register" 11 206, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c351460 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c3514a0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c351ef0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c351fb0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c352070_0 .net "ena", 0 0, L_0x56468c380a50;  1 drivers
v0x56468c352140_0 .var "q", 31 0;
L_0x7fd18eed25b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c352220_0 .net "rst", 0 0, L_0x7fd18eed25b8;  1 drivers
S_0x56468c3523d0 .scope module, "r_x22" "register" 11 207, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c351d30 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c351d70 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c3527c0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c352880_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c352940_0 .net "ena", 0 0, L_0x56468c380e30;  1 drivers
v0x56468c352a10_0 .var "q", 31 0;
L_0x7fd18eed2600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c352af0_0 .net "rst", 0 0, L_0x7fd18eed2600;  1 drivers
S_0x56468c352ca0 .scope module, "r_x23" "register" 11 208, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c352600 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c352640 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c353090_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c353150_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c353210_0 .net "ena", 0 0, L_0x56468c380ff0;  1 drivers
v0x56468c3532e0_0 .var "q", 31 0;
L_0x7fd18eed2648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c3533c0_0 .net "rst", 0 0, L_0x7fd18eed2648;  1 drivers
S_0x56468c353570 .scope module, "r_x24" "register" 11 209, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c352ed0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c352f10 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c353960_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c353a20_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c353ae0_0 .net "ena", 0 0, L_0x56468c3810f0;  1 drivers
v0x56468c353bb0_0 .var "q", 31 0;
L_0x7fd18eed2690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c353c90_0 .net "rst", 0 0, L_0x7fd18eed2690;  1 drivers
S_0x56468c353e40 .scope module, "r_x25" "register" 11 210, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c3537a0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c3537e0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c354230_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c3542f0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c3543b0_0 .net "ena", 0 0, L_0x56468c3812c0;  1 drivers
v0x56468c354480_0 .var "q", 31 0;
L_0x7fd18eed26d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c354560_0 .net "rst", 0 0, L_0x7fd18eed26d8;  1 drivers
S_0x56468c354710 .scope module, "r_x26" "register" 11 211, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c354070 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c3540b0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c354b00_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c354bc0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c354c80_0 .net "ena", 0 0, L_0x56468c3813c0;  1 drivers
v0x56468c354d50_0 .var "q", 31 0;
L_0x7fd18eed2720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c354e30_0 .net "rst", 0 0, L_0x7fd18eed2720;  1 drivers
S_0x56468c354fe0 .scope module, "r_x27" "register" 11 212, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c354940 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c354980 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c3553d0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c355490_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c355550_0 .net "ena", 0 0, L_0x56468c3815a0;  1 drivers
v0x56468c355620_0 .var "q", 31 0;
L_0x7fd18eed2768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c355700_0 .net "rst", 0 0, L_0x7fd18eed2768;  1 drivers
S_0x56468c3558b0 .scope module, "r_x28" "register" 11 213, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c355210 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c355250 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c355ca0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c355d60_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c355e20_0 .net "ena", 0 0, L_0x56468c3816a0;  1 drivers
v0x56468c355ef0_0 .var "q", 31 0;
L_0x7fd18eed27b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c355fd0_0 .net "rst", 0 0, L_0x7fd18eed27b0;  1 drivers
S_0x56468c356180 .scope module, "r_x29" "register" 11 214, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c355ae0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c355b20 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c356570_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c356630_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c3566f0_0 .net "ena", 0 0, L_0x56468c381890;  1 drivers
v0x56468c3567c0_0 .var "q", 31 0;
L_0x7fd18eed27f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c3568a0_0 .net "rst", 0 0, L_0x7fd18eed27f8;  1 drivers
S_0x56468c356a50 .scope module, "r_x30" "register" 11 215, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c3563b0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c3563f0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c356e40_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c356f00_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c356fc0_0 .net "ena", 0 0, L_0x56468c381990;  1 drivers
v0x56468c357090_0 .var "q", 31 0;
L_0x7fd18eed2840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c357170_0 .net "rst", 0 0, L_0x7fd18eed2840;  1 drivers
S_0x56468c357320 .scope module, "r_x31" "register" 11 216, 10 8 0, S_0x56468c29c320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c356c80 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c356cc0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c357710_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c3577d0_0 .net "d", 31 0, v0x56468c35ed30_0;  alias, 1 drivers
v0x56468c357890_0 .net "ena", 0 0, L_0x56468c381fa0;  1 drivers
v0x56468c357960_0 .var "q", 31 0;
L_0x7fd18eed2888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c357a40_0 .net "rst", 0 0, L_0x7fd18eed2888;  1 drivers
S_0x56468c357bf0 .scope begin, "read_mux0" "read_mux0" 11 43, 11 43 0, S_0x56468c29c320;
 .timescale -9 -12;
S_0x56468c357dd0 .scope begin, "read_mux1" "read_mux1" 11 81, 11 81 0, S_0x56468c29c320;
 .timescale -9 -12;
S_0x56468c35c500 .scope begin, "RESULT_ALIASES" "RESULT_ALIASES" 8 178, 8 178 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c35c690 .scope begin, "RESULT_MUX" "RESULT_MUX" 8 170, 8 170 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c35c870 .scope begin, "instruction_decoder" "instruction_decoder" 8 185, 8 185 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c35ca50 .scope begin, "memory_control_unit" "memory_control_unit" 8 330, 8 330 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c35cc30 .scope begin, "register_file_control_unit" "register_file_control_unit" 8 339, 8 339 0, S_0x56468c2ac8d0;
 .timescale -9 -12;
S_0x56468c35f960 .scope module, "MMU" "mmu" 7 86, 17 6 0, S_0x56468c2b0ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "core_addr";
    .port_info 3 /OUTPUT 32 "core_rd_data";
    .port_info 4 /INPUT 1 "core_wr_ena";
    .port_info 5 /INPUT 32 "core_wr_data";
    .port_info 6 /OUTPUT 2 "leds";
    .port_info 7 /OUTPUT 3 "rgb";
    .port_info 8 /OUTPUT 4 "interface_mode";
    .port_info 9 /OUTPUT 1 "backlight";
    .port_info 10 /OUTPUT 1 "display_rstb";
    .port_info 11 /OUTPUT 1 "data_commandb";
    .port_info 12 /OUTPUT 1 "display_csb";
    .port_info 13 /OUTPUT 1 "spi_mosi";
    .port_info 14 /INPUT 1 "spi_miso";
    .port_info 15 /OUTPUT 1 "spi_clk";
    .port_info 16 /INOUT 8 "gpio_pins";
P_0x56468c216980 .param/l "CLK_HZ" 0 17 29, +C4<00000000101101110001101100000000>;
P_0x56468c2169c0 .param/l "DATA_L" 0 17 16, +C4<00000000000000000000010000000000>;
P_0x56468c216a00 .param/l "GPIO_PINS" 0 17 23, +C4<00000000000000000000000000001000>;
P_0x56468c216a40 .param/str "INIT_DATA" 0 17 21, "mem/zeros.memh";
P_0x56468c216a80 .param/str "INIT_INST" 0 17 20, "asm/functions.memh";
P_0x56468c216ac0 .param/str "INIT_VRAM" 0 17 22, "mem/zeros.memh";
P_0x56468c216b00 .param/l "INST_L" 0 17 15, +C4<00000000000000000000010000000000>;
P_0x56468c216b40 .param/l "VRAM_L" 1 17 18, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
P_0x56468c216b80 .param/l "VRAM_UPSCALE" 0 17 17, +C4<00000000000000000000000000000001>;
L_0x7fd18eed2c30 .functor BUFT 1, C4<00000000000000000000010010110000>, C4<0>, C4<0>, C4<0>;
v0x56468c375920_0 .net/2s *"_ivl_61", 31 0, L_0x7fd18eed2c30;  1 drivers
L_0x7fd18eed2cc0 .functor BUFT 1, C4<00000000000000000010111011100000>, C4<0>, C4<0>, C4<0>;
v0x56468c375a20_0 .net/2s *"_ivl_67", 31 0, L_0x7fd18eed2cc0;  1 drivers
v0x56468c375b00_0 .net "backlight", 0 0, L_0x7fd18eed2b10;  alias, 1 drivers
v0x56468c375bd0_0 .var "bank_access", 3 0;
v0x56468c375cb0_0 .var "bank_wr_decoder", 3 0;
v0x56468c375de0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c375e80_0 .net "core_addr", 31 0, v0x56468c35def0_0;  alias, 1 drivers
v0x56468c375f40_0 .var "core_rd_data", 31 0;
v0x56468c375fe0_0 .net "core_vram_rd_data", 15 0, v0x56468c374ab0_0;  1 drivers
v0x56468c3760d0_0 .net "core_wr_data", 31 0, v0x56468c35e340_0;  alias, 1 drivers
v0x56468c376200_0 .net "core_wr_ena", 0 0, v0x56468c35e420_0;  alias, 1 drivers
v0x56468c3762d0_0 .net "data_commandb", 0 0, v0x56468c368680_0;  alias, 1 drivers
v0x56468c3763a0_0 .net "data_rd_data", 31 0, L_0x56468c3800c0;  1 drivers
v0x56468c376470_0 .net "display_csb", 0 0, v0x56468c366e40_0;  alias, 1 drivers
v0x56468c376510_0 .net "display_rstb", 0 0, v0x56468c368740_0;  alias, 1 drivers
v0x56468c3765b0_0 .net8 "gpio_pins", 7 0, p0x7fd18ef25b78;  alias, 1 drivers, strength-aware
v0x56468c376650_0 .net "inst_rd_data", 31 0, L_0x56468c383100;  1 drivers
v0x56468c376720_0 .net "interface_mode", 3 0, v0x56468c368ca0_0;  alias, 1 drivers
v0x56468c3767f0_0 .var "led_b_pwm", 8 0;
v0x56468c3768c0_0 .var "led_g_pwm", 8 0;
v0x56468c376990_0 .var "led_pwm0", 3 0;
v0x56468c376a60_0 .var "led_pwm1", 3 0;
v0x56468c376b30_0 .var "led_r_pwm", 8 0;
v0x56468c376c00_0 .net "leds", 1 0, L_0x56468c395190;  alias, 1 drivers
v0x56468c376cc0_0 .var "mmr_access", 4 0;
v0x56468c376da0_0 .net "mmr_gpio_mode", 7 0, v0x56468c36b530_0;  1 drivers
v0x56468c376e90_0 .net "mmr_gpio_state", 7 0, v0x56468c36be00_0;  1 drivers
v0x56468c376f60_0 .var "mmr_index", 3 0;
v0x56468c377020_0 .net "mmr_led", 31 0, v0x56468c36c6b0_0;  1 drivers
v0x56468c377110_0 .var "mmr_wr_decoder", 4 0;
v0x56468c3771d0_0 .var "mmrs_rd_data", 31 0;
v0x56468c3772b0_0 .net "periph_vram_addr", 31 0, v0x56468c369b80_0;  1 drivers
v0x56468c3773a0_0 .net "periph_vram_rd_data", 15 0, v0x56468c374be0_0;  1 drivers
v0x56468c377650_0 .net "pulse_10kHz", 0 0, v0x56468c36f1e0_0;  1 drivers
v0x56468c3776f0_0 .net "pulse_1kHz", 0 0, v0x56468c370220_0;  1 drivers
v0x56468c3777c0_0 .net "rgb", 2 0, L_0x56468c3953b0;  alias, 1 drivers
v0x56468c377860_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
v0x56468c377900_0 .net "spi_clk", 0 0, v0x56468c367700_0;  alias, 1 drivers
v0x56468c3779f0_0 .net "spi_miso", 0 0, v0x56468c379a80_0;  alias, 1 drivers
v0x56468c377ae0_0 .net "spi_mosi", 0 0, v0x56468c367260_0;  alias, 1 drivers
v0x56468c377bd0_0 .var "timer_10kHz", 31 0;
v0x56468c377cb0_0 .var "timer_1kHz", 31 0;
E_0x56468c360100/0 .event edge, v0x56468c36c6b0_0, v0x56468c36c6b0_0, v0x56468c36c6b0_0, v0x56468c36c6b0_0;
E_0x56468c360100/1 .event edge, v0x56468c36c6b0_0;
E_0x56468c360100 .event/or E_0x56468c360100/0, E_0x56468c360100/1;
E_0x56468c360190/0 .event edge, v0x56468c376f60_0, v0x56468c36c6b0_0, v0x56468c36b530_0, v0x56468c3765b0_0;
E_0x56468c360190/1 .event edge, v0x56468c377cb0_0, v0x56468c377bd0_0;
E_0x56468c360190 .event/or E_0x56468c360190/0, E_0x56468c360190/1;
E_0x56468c360210 .event edge, v0x56468c35def0_0;
E_0x56468c360270/0 .event edge, v0x56468c35def0_0, v0x56468c36ac00_0, v0x56468c3771d0_0, v0x56468c374ab0_0;
E_0x56468c360270/1 .event edge, v0x56468c360f50_0;
E_0x56468c360270 .event/or E_0x56468c360270/0, E_0x56468c360270/1;
L_0x56468c382160 .part v0x56468c36b530_0, 0, 1;
L_0x56468c382230 .part v0x56468c36be00_0, 0, 1;
L_0x56468c382410 .part v0x56468c36b530_0, 1, 1;
L_0x56468c3824b0 .part v0x56468c36be00_0, 1, 1;
L_0x56468c382720 .part v0x56468c36b530_0, 2, 1;
L_0x56468c3827c0 .part v0x56468c36be00_0, 2, 1;
L_0x56468c382970 .part v0x56468c36b530_0, 3, 1;
L_0x56468c382a10 .part v0x56468c36be00_0, 3, 1;
L_0x56468c382ca0 .part v0x56468c36b530_0, 4, 1;
L_0x56468c382d40 .part v0x56468c36be00_0, 4, 1;
L_0x56468c382f90 .part v0x56468c36b530_0, 5, 1;
L_0x56468c383030 .part v0x56468c36be00_0, 5, 1;
L_0x56468c3832e0 .part v0x56468c36b530_0, 6, 1;
L_0x56468c383380 .part v0x56468c36be00_0, 6, 1;
LS_0x56468c383750_0_0 .concat8 [ 1 1 1 1], L_0x56468c3822d0, L_0x56468c3825b0, L_0x56468c3828d0, L_0x56468c382b30;
LS_0x56468c383750_0_4 .concat8 [ 1 1 1 1], L_0x56468c382e70, L_0x56468c383170, L_0x56468c3835e0, L_0x56468c383c90;
L_0x56468c383750 .concat8 [ 4 4 0 0], LS_0x56468c383750_0_0, LS_0x56468c383750_0_4;
L_0x56468c383ac0 .part v0x56468c36b530_0, 7, 1;
L_0x56468c383bf0 .part v0x56468c36be00_0, 7, 1;
L_0x56468c3840a0 .part v0x56468c375cb0_0, 0, 1;
L_0x56468c3841e0 .part v0x56468c35def0_0, 2, 10;
L_0x56468c384550 .part v0x56468c375cb0_0, 3, 1;
L_0x56468c384140 .part v0x56468c35def0_0, 2, 10;
L_0x56468c384740 .part v0x56468c375cb0_0, 2, 1;
L_0x56468c3848a0 .part v0x56468c35def0_0, 0, 17;
L_0x56468c384940 .part v0x56468c35e340_0, 0, 16;
L_0x56468c384ab0 .part v0x56468c369b80_0, 0, 17;
L_0x56468c394bc0 .part L_0x7fd18eed2c30, 0, 11;
L_0x56468c394df0 .part L_0x7fd18eed2cc0, 0, 14;
L_0x56468c394f10 .part v0x56468c377110_0, 0, 1;
L_0x56468c395190 .concat8 [ 1 1 0 0], v0x56468c370d90_0, v0x56468c3718b0_0;
L_0x56468c3953b0 .concat8 [ 1 1 1 0], v0x56468c373c20_0, v0x56468c373100_0, v0x56468c3725e0_0;
L_0x56468c395610 .part v0x56468c377110_0, 2, 1;
L_0x56468c395730 .part v0x56468c35e340_0, 0, 8;
L_0x56468c3958e0 .part v0x56468c377110_0, 1, 1;
L_0x56468c3959b0 .part v0x56468c35e340_0, 0, 8;
S_0x56468c360310 .scope module, "DATA_RAM" "distributed_ram" 17 83, 18 16 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_ena";
    .port_info 2 /INPUT 10 "addr";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data";
P_0x56468c0eacc0 .param/str "INIT" 0 18 20, "mem/zeros.memh";
P_0x56468c0ead00 .param/l "L" 0 18 19, +C4<00000000000000000000010000000000>;
P_0x56468c0ead40 .param/l "W" 0 18 18, +C4<00000000000000000000000000100000>;
L_0x56468c3800c0 .functor BUFZ 32, L_0x56468c3842d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56468c3609f0_0 .net *"_ivl_0", 31 0, L_0x56468c3842d0;  1 drivers
v0x56468c360af0_0 .net *"_ivl_2", 11 0, L_0x56468c384370;  1 drivers
L_0x7fd18eed2a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56468c360bd0_0 .net *"_ivl_5", 1 0, L_0x7fd18eed2a38;  1 drivers
v0x56468c360cc0_0 .net "addr", 9 0, L_0x56468c384140;  1 drivers
v0x56468c360da0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c360e90 .array "ram", 1023 0, 31 0;
v0x56468c360f50_0 .net "rd_data", 31 0, L_0x56468c3800c0;  alias, 1 drivers
v0x56468c361030_0 .net "wr_data", 31 0, v0x56468c35e340_0;  alias, 1 drivers
v0x56468c3610f0_0 .net "wr_ena", 0 0, L_0x56468c384550;  1 drivers
L_0x56468c3842d0 .array/port v0x56468c360e90, L_0x56468c384370;
L_0x56468c384370 .concat [ 10 2 0 0], L_0x56468c384140, L_0x7fd18eed2a38;
S_0x56468c360710 .scope task, "dump_memory" "dump_memory" 18 44, 18 44 0, S_0x56468c360310;
 .timescale -9 -12;
v0x56468c360910_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.DATA_RAM.dump_memory ;
    %vpi_call/w 18 45 "$writememh", v0x56468c360910_0, v0x56468c360e90 {0 0 0};
    %end;
S_0x56468c361260 .scope generate, "GPIO_TRISTATES[0]" "GPIO_TRISTATES[0]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c361430 .param/l "i" 0 17 195, +C4<00>;
v0x56468c3614f0_0 .net *"_ivl_0", 0 0, L_0x56468c382160;  1 drivers
v0x56468c3615d0_0 .net *"_ivl_1", 0 0, L_0x56468c382230;  1 drivers
o0x7fd18ef22f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c3616b0_0 name=_ivl_2
v0x56468c361770_0 .net *"_ivl_4", 0 0, L_0x56468c3822d0;  1 drivers
L_0x56468c3822d0 .functor MUXZ 1, o0x7fd18ef22f08, L_0x56468c382230, L_0x56468c382160, C4<>;
S_0x56468c361850 .scope generate, "GPIO_TRISTATES[1]" "GPIO_TRISTATES[1]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c361a80 .param/l "i" 0 17 195, +C4<01>;
v0x56468c361b40_0 .net *"_ivl_0", 0 0, L_0x56468c382410;  1 drivers
v0x56468c361c20_0 .net *"_ivl_1", 0 0, L_0x56468c3824b0;  1 drivers
o0x7fd18ef22fc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c361d00_0 name=_ivl_2
v0x56468c361df0_0 .net *"_ivl_4", 0 0, L_0x56468c3825b0;  1 drivers
L_0x56468c3825b0 .functor MUXZ 1, o0x7fd18ef22fc8, L_0x56468c3824b0, L_0x56468c382410, C4<>;
S_0x56468c361ed0 .scope generate, "GPIO_TRISTATES[2]" "GPIO_TRISTATES[2]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c3620d0 .param/l "i" 0 17 195, +C4<010>;
v0x56468c3621b0_0 .net *"_ivl_0", 0 0, L_0x56468c382720;  1 drivers
v0x56468c362290_0 .net *"_ivl_1", 0 0, L_0x56468c3827c0;  1 drivers
o0x7fd18ef23088 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c362370_0 name=_ivl_2
v0x56468c362460_0 .net *"_ivl_4", 0 0, L_0x56468c3828d0;  1 drivers
L_0x56468c3828d0 .functor MUXZ 1, o0x7fd18ef23088, L_0x56468c3827c0, L_0x56468c382720, C4<>;
S_0x56468c362540 .scope generate, "GPIO_TRISTATES[3]" "GPIO_TRISTATES[3]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c362790 .param/l "i" 0 17 195, +C4<011>;
v0x56468c362870_0 .net *"_ivl_0", 0 0, L_0x56468c382970;  1 drivers
v0x56468c362950_0 .net *"_ivl_1", 0 0, L_0x56468c382a10;  1 drivers
o0x7fd18ef23148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c362a30_0 name=_ivl_2
v0x56468c362af0_0 .net *"_ivl_4", 0 0, L_0x56468c382b30;  1 drivers
L_0x56468c382b30 .functor MUXZ 1, o0x7fd18ef23148, L_0x56468c382a10, L_0x56468c382970, C4<>;
S_0x56468c362bd0 .scope generate, "GPIO_TRISTATES[4]" "GPIO_TRISTATES[4]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c362dd0 .param/l "i" 0 17 195, +C4<0100>;
v0x56468c362eb0_0 .net *"_ivl_0", 0 0, L_0x56468c382ca0;  1 drivers
v0x56468c362f90_0 .net *"_ivl_1", 0 0, L_0x56468c382d40;  1 drivers
o0x7fd18ef23208 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c363070_0 name=_ivl_2
v0x56468c363160_0 .net *"_ivl_4", 0 0, L_0x56468c382e70;  1 drivers
L_0x56468c382e70 .functor MUXZ 1, o0x7fd18ef23208, L_0x56468c382d40, L_0x56468c382ca0, C4<>;
S_0x56468c363240 .scope generate, "GPIO_TRISTATES[5]" "GPIO_TRISTATES[5]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c363440 .param/l "i" 0 17 195, +C4<0101>;
v0x56468c363520_0 .net *"_ivl_0", 0 0, L_0x56468c382f90;  1 drivers
v0x56468c363600_0 .net *"_ivl_1", 0 0, L_0x56468c383030;  1 drivers
o0x7fd18ef232c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c3636e0_0 name=_ivl_2
v0x56468c3637d0_0 .net *"_ivl_4", 0 0, L_0x56468c383170;  1 drivers
L_0x56468c383170 .functor MUXZ 1, o0x7fd18ef232c8, L_0x56468c383030, L_0x56468c382f90, C4<>;
S_0x56468c3638b0 .scope generate, "GPIO_TRISTATES[6]" "GPIO_TRISTATES[6]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c363ab0 .param/l "i" 0 17 195, +C4<0110>;
v0x56468c363b90_0 .net *"_ivl_0", 0 0, L_0x56468c3832e0;  1 drivers
v0x56468c363c70_0 .net *"_ivl_1", 0 0, L_0x56468c383380;  1 drivers
o0x7fd18ef23388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c363d50_0 name=_ivl_2
v0x56468c363e40_0 .net *"_ivl_4", 0 0, L_0x56468c3835e0;  1 drivers
L_0x56468c3835e0 .functor MUXZ 1, o0x7fd18ef23388, L_0x56468c383380, L_0x56468c3832e0, C4<>;
S_0x56468c363f20 .scope generate, "GPIO_TRISTATES[7]" "GPIO_TRISTATES[7]" 17 195, 17 195 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c362740 .param/l "i" 0 17 195, +C4<0111>;
v0x56468c364240_0 .net *"_ivl_0", 0 0, L_0x56468c383ac0;  1 drivers
v0x56468c364320_0 .net *"_ivl_1", 0 0, L_0x56468c383bf0;  1 drivers
o0x7fd18ef23448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x56468c364400_0 name=_ivl_2
v0x56468c3644f0_0 .net *"_ivl_4", 0 0, L_0x56468c383c90;  1 drivers
L_0x56468c383c90 .functor MUXZ 1, o0x7fd18ef23448, L_0x56468c383bf0, L_0x56468c383ac0, C4<>;
S_0x56468c3645d0 .scope module, "ILI9341" "ili9341_display_peripheral" 17 109, 19 15 0, S_0x56468c35f960;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /OUTPUT 1 "display_rstb";
    .port_info 4 /INPUT 1 "enable_test_pattern";
    .port_info 5 /OUTPUT 4 "interface_mode";
    .port_info 6 /OUTPUT 1 "spi_csb";
    .port_info 7 /OUTPUT 1 "spi_clk";
    .port_info 8 /OUTPUT 1 "spi_mosi";
    .port_info 9 /INPUT 1 "spi_miso";
    .port_info 10 /OUTPUT 1 "data_commandb";
    .port_info 11 /OUTPUT 1 "vsync";
    .port_info 12 /OUTPUT 1 "hsync";
    .port_info 13 /OUTPUT 32 "vram_rd_addr";
    .port_info 14 /INPUT 16 "vram_rd_data";
P_0x56468c3647b0 .param/l "CFG_CMD_DELAY" 0 19 31, +C4<0000000000000000000000000000000000000000000110110111011101000000>;
P_0x56468c3647f0 .param/l "CLK_HZ" 0 19 23, +C4<00000000101101110001101100000000>;
P_0x56468c364830 .param/l "DISPLAY_HEIGHT" 0 19 27, +C4<00000000000000000000000101000000>;
P_0x56468c364870 .param/l "DISPLAY_WIDTH" 0 19 24, +C4<00000000000000000000000011110000>;
P_0x56468c3648b0 .param/l "N_X" 1 19 26, +C4<00000000000000000000000000001000>;
P_0x56468c3648f0 .param/l "N_Y" 1 19 28, +C4<00000000000000000000000000001001>;
P_0x56468c364930 .param/l "ROM_LENGTH" 0 19 32, +C4<00000000000000000000000001111101>;
P_0x56468c364970 .param/l "VRAM_L" 1 19 29, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
P_0x56468c3649b0 .param/l "VRAM_START_ADDRESS" 0 19 30, C4<0010>;
P_0x56468c3649f0 .param/l "VRAM_UPSCALE" 0 19 25, +C4<00000000000000000000000000000001>;
enum0x56468c205660 .enum4 (3)
   "S_INIT" 3'b000,
   "S_INCREMENT_PIXEL" 3'b001,
   "S_START_FRAME" 3'b010,
   "S_TX_PIXEL_DATA_START" 3'b011,
   "S_TX_PIXEL_DATA_BUSY" 3'b100,
   "S_WAIT_FOR_SPI" 3'b101,
   "S_ERROR" 3'b110
 ;
enum0x56468c206660 .enum4 (3)
   "S_CFG_GET_DATA_SIZE" 3'b000,
   "S_CFG_GET_CMD" 3'b001,
   "S_CFG_SEND_CMD" 3'b010,
   "S_CFG_GET_DATA" 3'b011,
   "S_CFG_SEND_DATA" 3'b100,
   "S_CFG_SPI_WAIT" 3'b101,
   "S_CFG_MEM_WAIT" 3'b110,
   "S_CFG_DONE" 3'b111
 ;
v0x56468c368120_0 .var "cfg_bytes_remaining", 7 0;
v0x56468c368200_0 .var "cfg_delay_counter", 21 0;
v0x56468c3682e0_0 .var "cfg_state", 2 0;
v0x56468c3683d0_0 .var "cfg_state_after_wait", 2 0;
v0x56468c3684b0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c3685a0_0 .var "current_command", 7 0;
v0x56468c368680_0 .var "data_commandb", 0 0;
v0x56468c368740_0 .var "display_rstb", 0 0;
L_0x7fd18eed2b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c368800_0 .net "ena", 0 0, L_0x7fd18eed2b58;  1 drivers
L_0x7fd18eed2ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c3688c0_0 .net "enable_test_pattern", 0 0, L_0x7fd18eed2ba0;  1 drivers
v0x56468c368980_0 .var "hsync", 0 0;
v0x56468c368a40_0 .var "i_data", 15 0;
v0x56468c368b00_0 .net "i_ready", 0 0, v0x56468c366fd0_0;  1 drivers
v0x56468c368bd0_0 .var "i_valid", 0 0;
v0x56468c368ca0_0 .var "interface_mode", 3 0;
v0x56468c368d40_0 .net "o_data", 23 0, v0x56468c367320_0;  1 drivers
v0x56468c368e10_0 .var "o_ready", 0 0;
v0x56468c368ff0_0 .net "o_valid", 0 0, v0x56468c3674c0_0;  1 drivers
v0x56468c3690c0_0 .var "pixel_color", 15 0;
v0x56468c369160_0 .var "pixel_x", 8 0;
v0x56468c369220_0 .var "pixel_y", 9 0;
v0x56468c369300_0 .var "rom_addr", 6 0;
v0x56468c3693f0_0 .net "rom_data", 7 0, v0x56468c366040_0;  1 drivers
v0x56468c3694c0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
v0x56468c369560_0 .net "spi_bit_counter", 4 0, v0x56468c366cc0_0;  1 drivers
v0x56468c369630_0 .net "spi_clk", 0 0, v0x56468c367700_0;  alias, 1 drivers
v0x56468c369700_0 .net "spi_csb", 0 0, v0x56468c366e40_0;  alias, 1 drivers
v0x56468c3697d0_0 .net "spi_miso", 0 0, v0x56468c379a80_0;  alias, 1 drivers
v0x56468c3698a0_0 .var "spi_mode", 2 0;
v0x56468c369970_0 .net "spi_mosi", 0 0, v0x56468c367260_0;  alias, 1 drivers
v0x56468c369a40_0 .var "state", 2 0;
v0x56468c369ae0_0 .var "state_after_wait", 2 0;
v0x56468c369b80_0 .var "vram_rd_addr", 31 0;
v0x56468c369c40_0 .net "vram_rd_data", 15 0, v0x56468c374be0_0;  alias, 1 drivers
v0x56468c369d20_0 .var "vsync", 0 0;
E_0x56468c365210/0 .event edge, v0x56468c3688c0_0, v0x56468c369160_0, v0x56468c369220_0, v0x56468c369160_0;
E_0x56468c365210/1 .event edge, v0x56468c369220_0, v0x56468c369220_0, v0x56468c369160_0, v0x56468c369c40_0;
E_0x56468c365210 .event/or E_0x56468c365210/0, E_0x56468c365210/1;
E_0x56468c3652a0 .event edge, v0x56468c369160_0, v0x56468c369220_0;
E_0x56468c365300 .event edge, v0x56468c369a40_0;
E_0x56468c365360 .event edge, v0x56468c369a40_0, v0x56468c366040_0, v0x56468c3685a0_0, v0x56468c3690c0_0;
E_0x56468c365400 .event edge, v0x56468c369a40_0, v0x56468c3682e0_0;
E_0x56468c365460 .event edge, v0x56468c2c50c0_0;
S_0x56468c365520 .scope module, "ILI9341_INIT_ROM" "block_rom" 19 74, 20 6 0, S_0x56468c3645d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 7 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_0x56468c365700 .param/str "INIT" 0 20 10, "mem/ili9341_init.memh";
P_0x56468c365740 .param/l "L" 0 20 9, +C4<00000000000000000000000001111101>;
P_0x56468c365780 .param/l "W" 0 20 8, +C4<00000000000000000000000000001000>;
v0x56468c365ea0_0 .net "addr", 6 0, v0x56468c369300_0;  1 drivers
v0x56468c365f80_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c366040_0 .var "data", 7 0;
v0x56468c366110 .array "rom", 124 0, 7 0;
S_0x56468c3659c0 .scope task, "dump_memory" "dump_memory" 20 26, 20 26 0, S_0x56468c365520;
 .timescale -9 -12;
v0x56468c365bc0_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.ILI9341.ILI9341_INIT_ROM.dump_memory ;
    %vpi_call/w 20 27 "$writememh", v0x56468c365bc0_0, v0x56468c366110 {0 0 0};
    %end;
S_0x56468c365ca0 .scope begin, "synthesizable_rom" "synthesizable_rom" 20 22, 20 22 0, S_0x56468c365520;
 .timescale -9 -12;
S_0x56468c366250 .scope module, "SPI0" "spi_controller" 19 63, 21 6 0, S_0x56468c3645d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "csb";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /INPUT 3 "spi_mode";
    .port_info 7 /OUTPUT 1 "i_ready";
    .port_info 8 /INPUT 1 "i_valid";
    .port_info 9 /INPUT 16 "i_data";
    .port_info 10 /INPUT 1 "o_ready";
    .port_info 11 /OUTPUT 1 "o_valid";
    .port_info 12 /OUTPUT 24 "o_data";
    .port_info 13 /OUTPUT 5 "bit_counter";
enum0x56468c207b90 .enum4 (3)
   "S_IDLE" 3'b000,
   "S_TXING" 3'b001,
   "S_TX_DONE" 3'b010,
   "S_RXING" 3'b011,
   "S_RX_DONE" 3'b100,
   "S_ERROR" 3'b101
 ;
v0x56468c366cc0_0 .var "bit_counter", 4 0;
v0x56468c366d80_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c366e40_0 .var "csb", 0 0;
v0x56468c366f10_0 .net "i_data", 15 0, v0x56468c368a40_0;  1 drivers
v0x56468c366fd0_0 .var "i_ready", 0 0;
v0x56468c3670e0_0 .net "i_valid", 0 0, v0x56468c368bd0_0;  1 drivers
v0x56468c3671a0_0 .net "miso", 0 0, v0x56468c379a80_0;  alias, 1 drivers
v0x56468c367260_0 .var "mosi", 0 0;
v0x56468c367320_0 .var "o_data", 23 0;
v0x56468c367400_0 .net "o_ready", 0 0, v0x56468c368e10_0;  1 drivers
v0x56468c3674c0_0 .var "o_valid", 0 0;
v0x56468c367580_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
v0x56468c367620_0 .var "rx_data", 23 0;
v0x56468c367700_0 .var "sclk", 0 0;
v0x56468c3677c0_0 .net "spi_mode", 2 0, v0x56468c3698a0_0;  1 drivers
v0x56468c3678a0_0 .var "state", 2 0;
v0x56468c367980_0 .var "tx_data", 15 0;
E_0x56468c365870 .event edge, v0x56468c366cc0_0, v0x56468c367980_0, v0x56468c3678a0_0;
E_0x56468c366630 .event edge, v0x56468c3678a0_0;
S_0x56468c3666b0 .scope begin, "csb_logic" "csb_logic" 21 39, 21 39 0, S_0x56468c366250;
 .timescale -9 -10;
S_0x56468c3668b0 .scope begin, "mosi_logic" "mosi_logic" 21 47, 21 47 0, S_0x56468c366250;
 .timescale -9 -10;
S_0x56468c366ab0 .scope begin, "spi_controller_fsm" "spi_controller_fsm" 21 64, 21 64 0, S_0x56468c366250;
 .timescale -9 -10;
S_0x56468c367db0 .scope begin, "main_fsm" "main_fsm" 19 168, 19 168 0, S_0x56468c3645d0;
 .timescale -9 -10;
S_0x56468c367f40 .scope begin, "pixel_color_logic" "pixel_color_logic" 19 144, 19 144 0, S_0x56468c3645d0;
 .timescale -9 -10;
S_0x56468c369fc0 .scope module, "INST_RAM" "distributed_ram" 17 77, 18 16 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_ena";
    .port_info 2 /INPUT 10 "addr";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data";
P_0x56468c36a150 .param/str "INIT" 0 18 20, "asm/functions.memh";
P_0x56468c36a190 .param/l "L" 0 18 19, +C4<00000000000000000000010000000000>;
P_0x56468c36a1d0 .param/l "W" 0 18 18, +C4<00000000000000000000000000100000>;
L_0x56468c383100 .functor BUFZ 32, L_0x56468c383e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56468c36a6a0_0 .net *"_ivl_0", 31 0, L_0x56468c383e20;  1 drivers
v0x56468c36a7a0_0 .net *"_ivl_2", 11 0, L_0x56468c383ec0;  1 drivers
L_0x7fd18eed29f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56468c36a880_0 .net *"_ivl_5", 1 0, L_0x7fd18eed29f0;  1 drivers
v0x56468c36a970_0 .net "addr", 9 0, L_0x56468c3841e0;  1 drivers
v0x56468c36aa50_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c36ab40 .array "ram", 1023 0, 31 0;
v0x56468c36ac00_0 .net "rd_data", 31 0, L_0x56468c383100;  alias, 1 drivers
v0x56468c36ace0_0 .net "wr_data", 31 0, v0x56468c35e340_0;  alias, 1 drivers
v0x56468c36adf0_0 .net "wr_ena", 0 0, L_0x56468c3840a0;  1 drivers
L_0x56468c383e20 .array/port v0x56468c36ab40, L_0x56468c383ec0;
L_0x56468c383ec0 .concat [ 10 2 0 0], L_0x56468c3841e0, L_0x7fd18eed29f0;
S_0x56468c36a3c0 .scope task, "dump_memory" "dump_memory" 18 44, 18 44 0, S_0x56468c369fc0;
 .timescale -9 -12;
v0x56468c36a5c0_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.INST_RAM.dump_memory ;
    %vpi_call/w 18 45 "$writememh", v0x56468c36a5c0_0, v0x56468c36ab40 {0 0 0};
    %end;
S_0x56468c36af50 .scope module, "MMR_GPIO_MODE" "register" 17 190, 10 8 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x56468c2cdfb0 .param/l "N" 0 10 9, +C4<00000000000000000000000000001000>;
P_0x56468c2cdff0 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c36b2c0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c36b380_0 .net "d", 7 0, L_0x56468c3959b0;  1 drivers
v0x56468c36b460_0 .net "ena", 0 0, L_0x56468c3958e0;  1 drivers
v0x56468c36b530_0 .var "q", 7 0;
v0x56468c36b610_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c36b7a0 .scope module, "MMR_GPIO_STATE" "register" 17 186, 10 8 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x56468c36b130 .param/l "N" 0 10 9, +C4<00000000000000000000000000001000>;
P_0x56468c36b170 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c36bb90_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c36bc50_0 .net "d", 7 0, L_0x56468c395730;  1 drivers
v0x56468c36bd30_0 .net "ena", 0 0, L_0x56468c395610;  1 drivers
v0x56468c36be00_0 .var "q", 7 0;
v0x56468c36bee0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c36c070 .scope module, "MMR_LED" "register" 17 161, 10 8 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ena";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x56468c36b9d0 .param/l "N" 0 10 9, +C4<00000000000000000000000000100000>;
P_0x56468c36ba10 .param/l "RESET" 0 10 10, +C4<00000000000000000000000000000000>;
v0x56468c36c460_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c36c520_0 .net "d", 31 0, v0x56468c35e340_0;  alias, 1 drivers
v0x56468c36c5e0_0 .net "ena", 0 0, L_0x56468c394f10;  1 drivers
v0x56468c36c6b0_0 .var "q", 31 0;
v0x56468c36c790_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
S_0x56468c36c920 .scope generate, "MMR_bank_wr_decoder[0]" "MMR_bank_wr_decoder[0]" 17 140, 17 140 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36cb20 .param/l "i" 0 17 140, +C4<00>;
E_0x56468c36cc00 .event edge, v0x56468c376f60_0, v0x56468c375bd0_0, v0x56468c376cc0_0, v0x56468c35e420_0;
S_0x56468c36cc70 .scope generate, "MMR_bank_wr_decoder[1]" "MMR_bank_wr_decoder[1]" 17 140, 17 140 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36ce70 .param/l "i" 0 17 140, +C4<01>;
S_0x56468c36cf50 .scope generate, "MMR_bank_wr_decoder[2]" "MMR_bank_wr_decoder[2]" 17 140, 17 140 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36d130 .param/l "i" 0 17 140, +C4<010>;
S_0x56468c36d210 .scope generate, "MMR_bank_wr_decoder[3]" "MMR_bank_wr_decoder[3]" 17 140, 17 140 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36d3f0 .param/l "i" 0 17 140, +C4<011>;
S_0x56468c36d4d0 .scope generate, "MMR_bank_wr_decoder[4]" "MMR_bank_wr_decoder[4]" 17 140, 17 140 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36d6b0 .param/l "i" 0 17 140, +C4<0100>;
S_0x56468c36d790 .scope begin, "MMU_BANK_DATA_MUX" "MMU_BANK_DATA_MUX" 17 66, 17 66 0, S_0x56468c35f960;
 .timescale -9 -12;
S_0x56468c36d970 .scope generate, "MMU_BANK_WR_DECODER[0]" "MMU_BANK_WR_DECODER[0]" 17 57, 17 57 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36db50 .param/l "i" 0 17 57, +C4<00>;
E_0x56468c36dc30 .event edge, v0x56468c35def0_0, v0x56468c375bd0_0, v0x56468c35e420_0;
S_0x56468c36dc90 .scope generate, "MMU_BANK_WR_DECODER[1]" "MMU_BANK_WR_DECODER[1]" 17 57, 17 57 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36de90 .param/l "i" 0 17 57, +C4<01>;
S_0x56468c36df70 .scope generate, "MMU_BANK_WR_DECODER[2]" "MMU_BANK_WR_DECODER[2]" 17 57, 17 57 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36e150 .param/l "i" 0 17 57, +C4<010>;
S_0x56468c36e230 .scope generate, "MMU_BANK_WR_DECODER[3]" "MMU_BANK_WR_DECODER[3]" 17 57, 17 57 0, S_0x56468c35f960;
 .timescale -9 -12;
P_0x56468c36e410 .param/l "i" 0 17 57, +C4<011>;
S_0x56468c36e4f0 .scope module, "PULSE_10KHZ" "pulse_generator" 17 121, 22 4 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 11 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x56468c36e6d0 .param/l "N" 0 22 6, +C4<00000000000000000000000000001011>;
v0x56468c36eef0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c36ef90_0 .var "counter", 10 0;
v0x56468c36f050_0 .var "counter_comparator", 0 0;
L_0x7fd18eed2be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c36f120_0 .net "ena", 0 0, L_0x7fd18eed2be8;  1 drivers
v0x56468c36f1e0_0 .var "out", 0 0;
v0x56468c36f2f0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
v0x56468c36f390_0 .net "ticks", 10 0, L_0x56468c394bc0;  1 drivers
E_0x56468c36e820 .event edge, v0x56468c36f050_0, v0x56468c36f120_0;
E_0x56468c36e880 .event edge, v0x56468c36ef90_0, v0x56468c36f390_0;
S_0x56468c36e8e0 .scope begin, "comparator_logic" "comparator_logic" 22 15, 22 15 0, S_0x56468c36e4f0;
 .timescale -9 -12;
S_0x56468c36eae0 .scope begin, "counter_logic" "counter_logic" 22 19, 22 19 0, S_0x56468c36e4f0;
 .timescale -9 -12;
S_0x56468c36ece0 .scope begin, "output_logic" "output_logic" 22 32, 22 32 0, S_0x56468c36e4f0;
 .timescale -9 -12;
S_0x56468c36f510 .scope module, "PULSE_1KHZ" "pulse_generator" 17 125, 22 4 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 14 "ticks";
    .port_info 4 /OUTPUT 1 "out";
P_0x56468c36f6f0 .param/l "N" 0 22 6, +C4<00000000000000000000000000001110>;
v0x56468c36ff30_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c36ffd0_0 .var "counter", 13 0;
v0x56468c370090_0 .var "counter_comparator", 0 0;
L_0x7fd18eed2c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c370160_0 .net "ena", 0 0, L_0x7fd18eed2c78;  1 drivers
v0x56468c370220_0 .var "out", 0 0;
v0x56468c370330_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
v0x56468c3703d0_0 .net "ticks", 13 0, L_0x56468c394df0;  1 drivers
E_0x56468c36f840 .event edge, v0x56468c370090_0, v0x56468c370160_0;
E_0x56468c36f8c0 .event edge, v0x56468c36ffd0_0, v0x56468c3703d0_0;
S_0x56468c36f920 .scope begin, "comparator_logic" "comparator_logic" 22 15, 22 15 0, S_0x56468c36f510;
 .timescale -9 -12;
S_0x56468c36fb20 .scope begin, "counter_logic" "counter_logic" 22 19, 22 19 0, S_0x56468c36f510;
 .timescale -9 -12;
S_0x56468c36fd20 .scope begin, "output_logic" "output_logic" 22 32, 22 32 0, S_0x56468c36f510;
 .timescale -9 -12;
S_0x56468c370550 .scope module, "PWM_LED0" "pwm" 17 164, 23 4 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 4 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x56468c370730 .param/l "N" 0 23 6, +C4<00000000000000000000000000000100>;
v0x56468c370930_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c3709f0_0 .var "comparator", 0 0;
v0x56468c370ab0_0 .var "counter", 3 0;
v0x56468c370ba0_0 .net "duty", 3 0, v0x56468c376990_0;  1 drivers
L_0x7fd18eed2d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c370c80_0 .net "ena", 0 0, L_0x7fd18eed2d08;  1 drivers
v0x56468c370d90_0 .var "out", 0 0;
v0x56468c370e50_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
L_0x7fd18eed2d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c370ef0_0 .net "step", 0 0, L_0x7fd18eed2d50;  1 drivers
E_0x56468c3708b0 .event edge, v0x56468c370ab0_0, v0x56468c370ba0_0, v0x56468c370c80_0;
S_0x56468c3710b0 .scope module, "PWM_LED1" "pwm" 17 168, 23 4 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 4 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x56468c371290 .param/l "N" 0 23 6, +C4<00000000000000000000000000000100>;
v0x56468c371450_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c371510_0 .var "comparator", 0 0;
v0x56468c3715d0_0 .var "counter", 3 0;
v0x56468c3716c0_0 .net "duty", 3 0, v0x56468c376a60_0;  1 drivers
L_0x7fd18eed2d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c3717a0_0 .net "ena", 0 0, L_0x7fd18eed2d98;  1 drivers
v0x56468c3718b0_0 .var "out", 0 0;
v0x56468c371970_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
L_0x7fd18eed2de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c371c20_0 .net "step", 0 0, L_0x7fd18eed2de0;  1 drivers
E_0x56468c3713d0 .event edge, v0x56468c3715d0_0, v0x56468c3716c0_0, v0x56468c3717a0_0;
S_0x56468c371de0 .scope module, "PWM_LED_B" "pwm" 17 180, 23 4 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 9 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x56468c371fc0 .param/l "N" 0 23 6, +C4<00000000000000000000000000001001>;
v0x56468c372180_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c372240_0 .var "comparator", 0 0;
v0x56468c372300_0 .var "counter", 8 0;
v0x56468c3723f0_0 .net "duty", 8 0, v0x56468c3767f0_0;  1 drivers
L_0x7fd18eed2f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c3724d0_0 .net "ena", 0 0, L_0x7fd18eed2f48;  1 drivers
v0x56468c3725e0_0 .var "out", 0 0;
v0x56468c3726a0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
L_0x7fd18eed2f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c372740_0 .net "step", 0 0, L_0x7fd18eed2f90;  1 drivers
E_0x56468c372100 .event edge, v0x56468c372300_0, v0x56468c3723f0_0, v0x56468c3724d0_0;
S_0x56468c372900 .scope module, "PWM_LED_G" "pwm" 17 176, 23 4 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 9 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x56468c372ae0 .param/l "N" 0 23 6, +C4<00000000000000000000000000001001>;
v0x56468c372ca0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c372d60_0 .var "comparator", 0 0;
v0x56468c372e20_0 .var "counter", 8 0;
v0x56468c372f10_0 .net "duty", 8 0, v0x56468c3768c0_0;  1 drivers
L_0x7fd18eed2eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c372ff0_0 .net "ena", 0 0, L_0x7fd18eed2eb8;  1 drivers
v0x56468c373100_0 .var "out", 0 0;
v0x56468c3731c0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
L_0x7fd18eed2f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c373260_0 .net "step", 0 0, L_0x7fd18eed2f00;  1 drivers
E_0x56468c372c20 .event edge, v0x56468c372e20_0, v0x56468c372f10_0, v0x56468c372ff0_0;
S_0x56468c373420 .scope module, "PWM_LED_R" "pwm" 17 172, 23 4 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "step";
    .port_info 4 /INPUT 9 "duty";
    .port_info 5 /OUTPUT 1 "out";
P_0x56468c373600 .param/l "N" 0 23 6, +C4<00000000000000000000000000001001>;
v0x56468c3737c0_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c373880_0 .var "comparator", 0 0;
v0x56468c373940_0 .var "counter", 8 0;
v0x56468c373a30_0 .net "duty", 8 0, v0x56468c376b30_0;  1 drivers
L_0x7fd18eed2e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c373b10_0 .net "ena", 0 0, L_0x7fd18eed2e28;  1 drivers
v0x56468c373c20_0 .var "out", 0 0;
v0x56468c373ce0_0 .net "rst", 0 0, L_0x56468c379d80;  alias, 1 drivers
L_0x7fd18eed2e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x56468c373d80_0 .net "step", 0 0, L_0x7fd18eed2e70;  1 drivers
E_0x56468c373740 .event edge, v0x56468c373940_0, v0x56468c373a30_0, v0x56468c373b10_0;
S_0x56468c373f40 .scope module, "VRAM" "dual_port_ram" 17 93, 24 8 0, S_0x56468c35f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wr_ena0";
    .port_info 2 /INPUT 17 "addr0";
    .port_info 3 /INPUT 16 "wr_data0";
    .port_info 4 /OUTPUT 16 "rd_data0";
    .port_info 5 /INPUT 1 "wr_ena1";
    .port_info 6 /INPUT 17 "addr1";
    .port_info 7 /INPUT 16 "wr_data1";
    .port_info 8 /OUTPUT 16 "rd_data1";
P_0x56468c374120 .param/str "INIT" 0 24 15, "mem/zeros.memh";
P_0x56468c374160 .param/l "L" 0 24 14, +C4<0000000000000000000000000000000000000000000000010010110000000000>;
P_0x56468c3741a0 .param/l "W" 0 24 13, +C4<00000000000000000000000000010000>;
v0x56468c374760_0 .net "addr0", 16 0, L_0x56468c3848a0;  1 drivers
v0x56468c374860_0 .net "addr1", 16 0, L_0x56468c384ab0;  1 drivers
v0x56468c374940_0 .net "clk", 0 0, L_0x56468c2dceb0;  alias, 1 drivers
v0x56468c374a10 .array "ram", 76799 0, 15 0;
v0x56468c374ab0_0 .var "rd_data0", 15 0;
v0x56468c374be0_0 .var "rd_data1", 15 0;
v0x56468c374ca0_0 .net "wr_data0", 15 0, L_0x56468c384940;  1 drivers
L_0x7fd18eed2ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56468c374d60_0 .net "wr_data1", 15 0, L_0x7fd18eed2ac8;  1 drivers
v0x56468c374e40_0 .net "wr_ena0", 0 0, L_0x56468c384740;  1 drivers
L_0x7fd18eed2a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56468c374f00_0 .net "wr_ena1", 0 0, L_0x7fd18eed2a80;  1 drivers
S_0x56468c374480 .scope task, "dump_memory" "dump_memory" 24 36, 24 36 0, S_0x56468c373f40;
 .timescale -9 -12;
v0x56468c374680_0 .var/str "file";
TD_test_rv32i_system.UUT.MMU.VRAM.dump_memory ;
    %vpi_call/w 24 37 "$writememh", v0x56468c374680_0, v0x56468c374a10 {0 0 0};
    %end;
S_0x56468c3750e0 .scope task, "dump_memory" "dump_memory" 17 226, 17 226 0, S_0x56468c35f960;
 .timescale -9 -12;
v0x56468c375480_0 .var/str "prefix";
TD_test_rv32i_system.UUT.MMU.dump_memory ;
    %load/str v0x56468c375480_0;
    %concati/str "_inst.out";
    %store/str v0x56468c36a5c0_0;
    %fork TD_test_rv32i_system.UUT.MMU.INST_RAM.dump_memory, S_0x56468c36a3c0;
    %join;
    %load/str v0x56468c375480_0;
    %concati/str "_data.out";
    %store/str v0x56468c360910_0;
    %fork TD_test_rv32i_system.UUT.MMU.DATA_RAM.dump_memory, S_0x56468c360710;
    %join;
    %load/str v0x56468c375480_0;
    %concati/str "_vram.out";
    %store/str v0x56468c374680_0;
    %fork TD_test_rv32i_system.UUT.MMU.VRAM.dump_memory, S_0x56468c374480;
    %join;
    %end;
S_0x56468c375560 .scope begin, "led_mmr_decode" "led_mmr_decode" 17 200, 17 200 0, S_0x56468c35f960;
 .timescale -9 -12;
S_0x56468c375740 .scope begin, "mmr_read_data_mux" "mmr_read_data_mux" 17 149, 17 149 0, S_0x56468c35f960;
 .timescale -9 -12;
    .scope S_0x56468c2a7620;
T_9 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c2cdf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c2ceee0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56468c2cff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x56468c2cfeb0_0;
    %assign/vec4 v0x56468c2ceee0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x56468c345dd0;
T_10 ;
Ewait_0 .event/or E_0x56468c346030, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x56468c346090_0;
    %load/vec4 v0x56468c346170_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c346230_0, 4, 1;
    %load/vec4 v0x56468c346090_0;
    %load/vec4 v0x56468c346170_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c346230_0, 4, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56468c0e0110;
T_11 ;
Ewait_1 .event/or E_0x56468c0e0370, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x56468c0e03d0_0;
    %load/vec4 v0x56468c0e04b0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2bc440_0, 4, 1;
    %load/vec4 v0x56468c0e03d0_0;
    %load/vec4 v0x56468c0e04b0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2bc440_0, 4, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56468c11afb0;
T_12 ;
Ewait_2 .event/or E_0x56468c11b210, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x56468c11b270_0;
    %load/vec4 v0x56468c11b350_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2288b0_0, 4, 1;
    %load/vec4 v0x56468c11b270_0;
    %load/vec4 v0x56468c11b350_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2288b0_0, 4, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56468c112540;
T_13 ;
Ewait_3 .event/or E_0x56468c29d150, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x56468c1127c0_0;
    %load/vec4 v0x56468c1128a0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c112960_0, 4, 1;
    %load/vec4 v0x56468c1127c0_0;
    %load/vec4 v0x56468c1128a0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c112960_0, 4, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56468c148bf0;
T_14 ;
Ewait_4 .event/or E_0x56468c2a80f0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x56468c148ea0_0;
    %load/vec4 v0x56468c148f80_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c29d030_0, 4, 1;
    %load/vec4 v0x56468c148ea0_0;
    %load/vec4 v0x56468c148f80_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c29d030_0, 4, 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56468c14d0e0;
T_15 ;
Ewait_5 .event/or E_0x56468c2af6b0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x56468c14d350_0;
    %load/vec4 v0x56468c14d430_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c14d4f0_0, 4, 1;
    %load/vec4 v0x56468c14d350_0;
    %load/vec4 v0x56468c14d430_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c14d4f0_0, 4, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56468c118a40;
T_16 ;
Ewait_6 .event/or E_0x56468c118ca0, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x56468c118ce0_0;
    %load/vec4 v0x56468c118dc0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c226840_0, 4, 1;
    %load/vec4 v0x56468c118ce0_0;
    %load/vec4 v0x56468c118dc0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c226840_0, 4, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56468c114170;
T_17 ;
Ewait_7 .event/or E_0x56468c114390, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x56468c292b80_0;
    %load/vec4 v0x56468c290bb0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c290c70_0, 4, 1;
    %load/vec4 v0x56468c292b80_0;
    %load/vec4 v0x56468c290bb0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c290c70_0, 4, 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56468c1164d0;
T_18 ;
Ewait_8 .event/or E_0x56468c116700, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x56468c116780_0;
    %load/vec4 v0x56468c116860_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c228570_0, 4, 1;
    %load/vec4 v0x56468c116780_0;
    %load/vec4 v0x56468c116860_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c228570_0, 4, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x56468c10f730;
T_19 ;
Ewait_9 .event/or E_0x56468c2c0480, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x56468c10f9b0_0;
    %load/vec4 v0x56468c10fa90_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c10fb50_0, 4, 1;
    %load/vec4 v0x56468c10f9b0_0;
    %load/vec4 v0x56468c10fa90_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c10fb50_0, 4, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x56468c15ef80;
T_20 ;
Ewait_10 .event/or E_0x56468c15f1e0, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x56468c15f240_0;
    %load/vec4 v0x56468c15f320_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c8200_0, 4, 1;
    %load/vec4 v0x56468c15f240_0;
    %load/vec4 v0x56468c15f320_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c8200_0, 4, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56468c154c10;
T_21 ;
Ewait_11 .event/or E_0x56468c154e60, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x56468c154ee0_0;
    %load/vec4 v0x56468c154fc0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c9190_0, 4, 1;
    %load/vec4 v0x56468c154ee0_0;
    %load/vec4 v0x56468c154fc0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c9190_0, 4, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56468c219170;
T_22 ;
Ewait_12 .event/or E_0x56468c219350, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x56468c2193d0_0;
    %load/vec4 v0x56468c2194b0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c219570_0, 4, 1;
    %load/vec4 v0x56468c2193d0_0;
    %load/vec4 v0x56468c2194b0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c219570_0, 4, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x56468c18eee0;
T_23 ;
Ewait_13 .event/or E_0x56468c18f140, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x56468c18f1a0_0;
    %load/vec4 v0x56468c18f280_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c23b0_0, 4, 1;
    %load/vec4 v0x56468c18f1a0_0;
    %load/vec4 v0x56468c18f280_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c23b0_0, 4, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x56468c12b2d0;
T_24 ;
Ewait_14 .event/or E_0x56468c2c5390, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x56468c2c4280_0;
    %load/vec4 v0x56468c2c4360_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c32b0_0, 4, 1;
    %load/vec4 v0x56468c2c4280_0;
    %load/vec4 v0x56468c2c4360_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2c32b0_0, 4, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x56468c1929b0;
T_25 ;
Ewait_15 .event/or E_0x56468c2c6360, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x56468c192c20_0;
    %load/vec4 v0x56468c192d00_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c192dc0_0, 4, 1;
    %load/vec4 v0x56468c192c20_0;
    %load/vec4 v0x56468c192d00_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c192dc0_0, 4, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x56468c345430;
T_26 ;
Ewait_16 .event/or E_0x56468c345690, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x56468c3456f0_0;
    %load/vec4 v0x56468c3457d0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c345890_0, 4, 1;
    %load/vec4 v0x56468c3456f0_0;
    %load/vec4 v0x56468c3457d0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c345890_0, 4, 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x56468c340f60;
T_27 ;
Ewait_17 .event/or E_0x56468c3411c0, E_0x0;
    %wait Ewait_17;
    %load/vec4 v0x56468c341220_0;
    %load/vec4 v0x56468c341300_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c3413c0_0, 4, 1;
    %load/vec4 v0x56468c341220_0;
    %load/vec4 v0x56468c341300_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c3413c0_0, 4, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x56468c0d6ff0;
T_28 ;
Ewait_18 .event/or E_0x56468c2b7630, E_0x0;
    %wait Ewait_18;
    %load/vec4 v0x56468c0d7270_0;
    %load/vec4 v0x56468c0d7350_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c0d7410_0, 4, 1;
    %load/vec4 v0x56468c0d7270_0;
    %load/vec4 v0x56468c0d7350_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c0d7410_0, 4, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x56468c1cf400;
T_29 ;
Ewait_19 .event/or E_0x56468c2b95d0, E_0x0;
    %wait Ewait_19;
    %load/vec4 v0x56468c2b84c0_0;
    %load/vec4 v0x56468c2b85a0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2b3680_0, 4, 1;
    %load/vec4 v0x56468c2b84c0_0;
    %load/vec4 v0x56468c2b85a0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2b3680_0, 4, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x56468c17f5f0;
T_30 ;
Ewait_20 .event/or E_0x56468c17f820, E_0x0;
    %wait Ewait_20;
    %load/vec4 v0x56468c17f8a0_0;
    %load/vec4 v0x56468c17f980_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2b74f0_0, 4, 1;
    %load/vec4 v0x56468c17f8a0_0;
    %load/vec4 v0x56468c17f980_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2b74f0_0, 4, 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x56468c3405c0;
T_31 ;
Ewait_21 .event/or E_0x56468c340820, E_0x0;
    %wait Ewait_21;
    %load/vec4 v0x56468c340880_0;
    %load/vec4 v0x56468c340960_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c340a20_0, 4, 1;
    %load/vec4 v0x56468c340880_0;
    %load/vec4 v0x56468c340960_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c340a20_0, 4, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x56468c120550;
T_32 ;
Ewait_22 .event/or E_0x56468c2d0180, E_0x0;
    %wait Ewait_22;
    %load/vec4 v0x56468c2cf090_0;
    %load/vec4 v0x56468c2ce0a0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2ce160_0, 4, 1;
    %load/vec4 v0x56468c2cf090_0;
    %load/vec4 v0x56468c2ce0a0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2ce160_0, 4, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x56468c340430;
T_33 ;
Ewait_23 .event/or E_0x56468c2cd1b0, E_0x0;
    %wait Ewait_23;
    %load/vec4 v0x56468c2cc100_0;
    %load/vec4 v0x56468c2cc1c0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2b5550_0, 4, 1;
    %load/vec4 v0x56468c2cc100_0;
    %load/vec4 v0x56468c2cc1c0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c2b5550_0, 4, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x56468c344a90;
T_34 ;
Ewait_24 .event/or E_0x56468c344cf0, E_0x0;
    %wait Ewait_24;
    %load/vec4 v0x56468c344d50_0;
    %load/vec4 v0x56468c344e30_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c344ef0_0, 4, 1;
    %load/vec4 v0x56468c344d50_0;
    %load/vec4 v0x56468c344e30_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c344ef0_0, 4, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x56468c342960;
T_35 ;
Ewait_25 .event/or E_0x56468c342bc0, E_0x0;
    %wait Ewait_25;
    %load/vec4 v0x56468c342c20_0;
    %load/vec4 v0x56468c342d00_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c342dc0_0, 4, 1;
    %load/vec4 v0x56468c342c20_0;
    %load/vec4 v0x56468c342d00_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c342dc0_0, 4, 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x56468c341da0;
T_36 ;
Ewait_26 .event/or E_0x56468c342010, E_0x0;
    %wait Ewait_26;
    %load/vec4 v0x56468c342090_0;
    %load/vec4 v0x56468c342170_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c342230_0, 4, 1;
    %load/vec4 v0x56468c342090_0;
    %load/vec4 v0x56468c342170_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c342230_0, 4, 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x56468c3423a0;
T_37 ;
Ewait_27 .event/or E_0x56468c3425d0, E_0x0;
    %wait Ewait_27;
    %load/vec4 v0x56468c342650_0;
    %load/vec4 v0x56468c342730_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c3427f0_0, 4, 1;
    %load/vec4 v0x56468c342650_0;
    %load/vec4 v0x56468c342730_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c3427f0_0, 4, 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x56468c3440f0;
T_38 ;
Ewait_28 .event/or E_0x56468c344350, E_0x0;
    %wait Ewait_28;
    %load/vec4 v0x56468c3443b0_0;
    %load/vec4 v0x56468c344490_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c344550_0, 4, 1;
    %load/vec4 v0x56468c3443b0_0;
    %load/vec4 v0x56468c344490_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c344550_0, 4, 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x56468c343530;
T_39 ;
Ewait_29 .event/or E_0x56468c3437a0, E_0x0;
    %wait Ewait_29;
    %load/vec4 v0x56468c343820_0;
    %load/vec4 v0x56468c343900_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c3439c0_0, 4, 1;
    %load/vec4 v0x56468c343820_0;
    %load/vec4 v0x56468c343900_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c3439c0_0, 4, 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x56468c343b30;
T_40 ;
Ewait_30 .event/or E_0x56468c343d60, E_0x0;
    %wait Ewait_30;
    %load/vec4 v0x56468c343de0_0;
    %load/vec4 v0x56468c343ec0_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c343f80_0, 4, 1;
    %load/vec4 v0x56468c343de0_0;
    %load/vec4 v0x56468c343ec0_0;
    %inv;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c343f80_0, 4, 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x56468c346980;
T_41 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3470b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c346fd0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x56468c346f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x56468c346e40_0;
    %assign/vec4 v0x56468c346fd0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x56468c347260;
T_42 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3479b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c3478f0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x56468c347820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x56468c347730_0;
    %assign/vec4 v0x56468c3478f0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x56468c347b60;
T_43 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c348210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c348130_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x56468c348090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x56468c347f80_0;
    %assign/vec4 v0x56468c348130_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x56468c3483c0;
T_44 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c348ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c348a00_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x56468c348930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x56468c348870_0;
    %assign/vec4 v0x56468c348a00_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x56468c348c90;
T_45 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3493b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c3492d0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x56468c349200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x56468c349140_0;
    %assign/vec4 v0x56468c3492d0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x56468c349510;
T_46 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c349d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c349c70_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x56468c349ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x56468c349ae0_0;
    %assign/vec4 v0x56468c349c70_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x56468c349eb0;
T_47 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34a5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34a4f0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x56468c34a420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x56468c34a360_0;
    %assign/vec4 v0x56468c34a4f0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x56468c34a780;
T_48 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34adc0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x56468c34acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x56468c34ac30_0;
    %assign/vec4 v0x56468c34adc0_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x56468c34b050;
T_49 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34b770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34b690_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x56468c34b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x56468c34b500_0;
    %assign/vec4 v0x56468c34b690_0, 0;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x56468c34b920;
T_50 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34bfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34bed0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x56468c34be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x56468c34bd40_0;
    %assign/vec4 v0x56468c34bed0_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x56468c34c160;
T_51 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34c880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34c7a0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x56468c34c6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x56468c34c610_0;
    %assign/vec4 v0x56468c34c7a0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x56468c34ca30;
T_52 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34d150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34d070_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x56468c34cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x56468c34cee0_0;
    %assign/vec4 v0x56468c34d070_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x56468c34d300;
T_53 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34da20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34d940_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x56468c34d870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x56468c34d7b0_0;
    %assign/vec4 v0x56468c34d940_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x56468c34dbd0;
T_54 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34e260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34e180_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x56468c34e0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x56468c34dff0_0;
    %assign/vec4 v0x56468c34e180_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x56468c34e410;
T_55 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34eb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34ea50_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x56468c34e980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x56468c34e8c0_0;
    %assign/vec4 v0x56468c34ea50_0, 0;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x56468c34ece0;
T_56 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34f320_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x56468c34f250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x56468c34f190_0;
    %assign/vec4 v0x56468c34f320_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x56468c34f5b0;
T_57 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c34fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c34fe00_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x56468c34fd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x56468c34fa60_0;
    %assign/vec4 v0x56468c34fe00_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x56468c350090;
T_58 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3507b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c3506d0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x56468c350600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x56468c350540_0;
    %assign/vec4 v0x56468c3506d0_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x56468c350960;
T_59 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c351080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c350fa0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x56468c350ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x56468c350e10_0;
    %assign/vec4 v0x56468c350fa0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x56468c351230;
T_60 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c351950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c351870_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x56468c3517a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x56468c3516e0_0;
    %assign/vec4 v0x56468c351870_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x56468c351b00;
T_61 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c352220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c352140_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x56468c352070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x56468c351fb0_0;
    %assign/vec4 v0x56468c352140_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x56468c3523d0;
T_62 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c352af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c352a10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x56468c352940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x56468c352880_0;
    %assign/vec4 v0x56468c352a10_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x56468c352ca0;
T_63 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c3532e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x56468c353210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x56468c353150_0;
    %assign/vec4 v0x56468c3532e0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x56468c353570;
T_64 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c353c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c353bb0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x56468c353ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x56468c353a20_0;
    %assign/vec4 v0x56468c353bb0_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x56468c353e40;
T_65 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c354560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c354480_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x56468c3543b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0x56468c3542f0_0;
    %assign/vec4 v0x56468c354480_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x56468c354710;
T_66 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c354e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c354d50_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x56468c354c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x56468c354bc0_0;
    %assign/vec4 v0x56468c354d50_0, 0;
T_66.2 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x56468c354fe0;
T_67 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c355700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c355620_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x56468c355550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x56468c355490_0;
    %assign/vec4 v0x56468c355620_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x56468c3558b0;
T_68 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c355fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c355ef0_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x56468c355e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x56468c355d60_0;
    %assign/vec4 v0x56468c355ef0_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x56468c356180;
T_69 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3568a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c3567c0_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x56468c3566f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x56468c356630_0;
    %assign/vec4 v0x56468c3567c0_0, 0;
T_69.2 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x56468c356a50;
T_70 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c357170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c357090_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x56468c356fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x56468c356f00_0;
    %assign/vec4 v0x56468c357090_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x56468c357320;
T_71 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c357a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c357960_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x56468c357890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x56468c3577d0_0;
    %assign/vec4 v0x56468c357960_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x56468c29c320;
T_72 ;
    %wait E_0x0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c35a590_0, 0, 32;
    %jmp T_72;
    .thread T_72;
    .scope S_0x56468c29c320;
T_73 ;
Ewait_31 .event/or E_0x56468c2a35c0, E_0x0;
    %wait Ewait_31;
    %fork t_1, S_0x56468c357bf0;
    %jmp t_0;
    .scope S_0x56468c357bf0;
t_1 ;
    %load/vec4 v0x56468c358a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_73.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_73.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_73.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_73.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_73.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_73.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_73.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_73.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_73.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_73.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_73.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_73.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_73.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_73.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_73.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_73.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_73.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_73.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_73.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_73.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_73.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_73.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_73.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_73.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_73.31, 6;
    %jmp T_73.32;
T_73.0 ;
    %load/vec4 v0x56468c35a590_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.1 ;
    %load/vec4 v0x56468c35a650_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.2 ;
    %load/vec4 v0x56468c35a740_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.3 ;
    %load/vec4 v0x56468c35a810_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.4 ;
    %load/vec4 v0x56468c35a8e0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.5 ;
    %load/vec4 v0x56468c35a9b0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.6 ;
    %load/vec4 v0x56468c35aa80_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.7 ;
    %load/vec4 v0x56468c35ab50_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.8 ;
    %load/vec4 v0x56468c35ac20_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.9 ;
    %load/vec4 v0x56468c35acf0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.10 ;
    %load/vec4 v0x56468c35adc0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.11 ;
    %load/vec4 v0x56468c35ae90_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.12 ;
    %load/vec4 v0x56468c35af60_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.13 ;
    %load/vec4 v0x56468c35b030_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.14 ;
    %load/vec4 v0x56468c35b100_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.15 ;
    %load/vec4 v0x56468c35b1d0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.16 ;
    %load/vec4 v0x56468c35b2a0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.17 ;
    %load/vec4 v0x56468c35b370_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.18 ;
    %load/vec4 v0x56468c35b440_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.19 ;
    %load/vec4 v0x56468c35b510_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.20 ;
    %load/vec4 v0x56468c35b5e0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.21 ;
    %load/vec4 v0x56468c35b6b0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.22 ;
    %load/vec4 v0x56468c35b780_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.23 ;
    %load/vec4 v0x56468c35bc60_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.24 ;
    %load/vec4 v0x56468c35bd30_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.25 ;
    %load/vec4 v0x56468c35be00_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.26 ;
    %load/vec4 v0x56468c35bed0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.27 ;
    %load/vec4 v0x56468c35bfa0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.28 ;
    %load/vec4 v0x56468c35c070_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.29 ;
    %load/vec4 v0x56468c35c140_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.30 ;
    %load/vec4 v0x56468c35c210_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.31 ;
    %load/vec4 v0x56468c35c2e0_0;
    %store/vec4 v0x56468c358c00_0, 0, 32;
    %jmp T_73.32;
T_73.32 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c29c320;
t_0 %join;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x56468c29c320;
T_74 ;
Ewait_32 .event/or E_0x56468c2bc390, E_0x0;
    %wait Ewait_32;
    %fork t_3, S_0x56468c357dd0;
    %jmp t_2;
    .scope S_0x56468c357dd0;
t_3 ;
    %load/vec4 v0x56468c358b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_74.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_74.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_74.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_74.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_74.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_74.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_74.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_74.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_74.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_74.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_74.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_74.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_74.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_74.21, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_74.22, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_74.23, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_74.24, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_74.25, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_74.26, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_74.27, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_74.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_74.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_74.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_74.31, 6;
    %jmp T_74.32;
T_74.0 ;
    %load/vec4 v0x56468c35a590_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.1 ;
    %load/vec4 v0x56468c35a650_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.2 ;
    %load/vec4 v0x56468c35a740_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.3 ;
    %load/vec4 v0x56468c35a810_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.4 ;
    %load/vec4 v0x56468c35a8e0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.5 ;
    %load/vec4 v0x56468c35a9b0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.6 ;
    %load/vec4 v0x56468c35aa80_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.7 ;
    %load/vec4 v0x56468c35ab50_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.8 ;
    %load/vec4 v0x56468c35ac20_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.9 ;
    %load/vec4 v0x56468c35acf0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.10 ;
    %load/vec4 v0x56468c35adc0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.11 ;
    %load/vec4 v0x56468c35ae90_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.12 ;
    %load/vec4 v0x56468c35af60_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.13 ;
    %load/vec4 v0x56468c35b030_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.14 ;
    %load/vec4 v0x56468c35b100_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.15 ;
    %load/vec4 v0x56468c35b1d0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.16 ;
    %load/vec4 v0x56468c35b2a0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.17 ;
    %load/vec4 v0x56468c35b370_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.18 ;
    %load/vec4 v0x56468c35b440_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.19 ;
    %load/vec4 v0x56468c35b510_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.20 ;
    %load/vec4 v0x56468c35b5e0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.21 ;
    %load/vec4 v0x56468c35b6b0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.22 ;
    %load/vec4 v0x56468c35b780_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.23 ;
    %load/vec4 v0x56468c35bc60_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.24 ;
    %load/vec4 v0x56468c35bd30_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.25 ;
    %load/vec4 v0x56468c35be00_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.26 ;
    %load/vec4 v0x56468c35bed0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.27 ;
    %load/vec4 v0x56468c35bfa0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.28 ;
    %load/vec4 v0x56468c35c070_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.29 ;
    %load/vec4 v0x56468c35c140_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.30 ;
    %load/vec4 v0x56468c35c210_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.31 ;
    %load/vec4 v0x56468c35c2e0_0;
    %store/vec4 v0x56468c358cc0_0, 0, 32;
    %jmp T_74.32;
T_74.32 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c29c320;
t_2 %join;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x56468c29c320;
T_75 ;
Ewait_33 .event/or E_0x56468c29cdf0, E_0x0;
    %wait Ewait_33;
    %fork t_5, S_0x56468c28e5c0;
    %jmp t_4;
    .scope S_0x56468c28e5c0;
t_5 ;
    %load/vec4 v0x56468c35a650_0;
    %store/vec4 v0x56468c358960_0, 0, 32;
    %load/vec4 v0x56468c35a740_0;
    %store/vec4 v0x56468c3598b0_0, 0, 32;
    %load/vec4 v0x56468c35a810_0;
    %store/vec4 v0x56468c358880_0, 0, 32;
    %load/vec4 v0x56468c35a8e0_0;
    %store/vec4 v0x56468c35a1c0_0, 0, 32;
    %load/vec4 v0x56468c35ac20_0;
    %store/vec4 v0x56468c3587a0_0, 0, 32;
    %load/vec4 v0x56468c35ac20_0;
    %store/vec4 v0x56468c358e30_0, 0, 32;
    %load/vec4 v0x56468c35acf0_0;
    %store/vec4 v0x56468c358f10_0, 0, 32;
    %load/vec4 v0x56468c35b440_0;
    %store/vec4 v0x56468c3591b0_0, 0, 32;
    %load/vec4 v0x56468c35b510_0;
    %store/vec4 v0x56468c359290_0, 0, 32;
    %load/vec4 v0x56468c35b5e0_0;
    %store/vec4 v0x56468c359370_0, 0, 32;
    %load/vec4 v0x56468c35b6b0_0;
    %store/vec4 v0x56468c359450_0, 0, 32;
    %load/vec4 v0x56468c35b780_0;
    %store/vec4 v0x56468c359530_0, 0, 32;
    %load/vec4 v0x56468c35bc60_0;
    %store/vec4 v0x56468c359610_0, 0, 32;
    %load/vec4 v0x56468c35bd30_0;
    %store/vec4 v0x56468c3596f0_0, 0, 32;
    %load/vec4 v0x56468c35be00_0;
    %store/vec4 v0x56468c3597d0_0, 0, 32;
    %load/vec4 v0x56468c35bed0_0;
    %store/vec4 v0x56468c358ff0_0, 0, 32;
    %load/vec4 v0x56468c35bfa0_0;
    %store/vec4 v0x56468c3590d0_0, 0, 32;
    %load/vec4 v0x56468c35a9b0_0;
    %store/vec4 v0x56468c359990_0, 0, 32;
    %load/vec4 v0x56468c35aa80_0;
    %store/vec4 v0x56468c359a70_0, 0, 32;
    %load/vec4 v0x56468c35ab50_0;
    %store/vec4 v0x56468c359b50_0, 0, 32;
    %load/vec4 v0x56468c35c070_0;
    %store/vec4 v0x56468c359e40_0, 0, 32;
    %load/vec4 v0x56468c35c140_0;
    %store/vec4 v0x56468c359f20_0, 0, 32;
    %load/vec4 v0x56468c35c210_0;
    %store/vec4 v0x56468c35a000_0, 0, 32;
    %load/vec4 v0x56468c35c2e0_0;
    %store/vec4 v0x56468c35a0e0_0, 0, 32;
    %load/vec4 v0x56468c35adc0_0;
    %store/vec4 v0x56468c357fb0_0, 0, 32;
    %load/vec4 v0x56468c35ae90_0;
    %store/vec4 v0x56468c3580b0_0, 0, 32;
    %load/vec4 v0x56468c35af60_0;
    %store/vec4 v0x56468c358190_0, 0, 32;
    %load/vec4 v0x56468c35b030_0;
    %store/vec4 v0x56468c358250_0, 0, 32;
    %load/vec4 v0x56468c35b100_0;
    %store/vec4 v0x56468c358330_0, 0, 32;
    %load/vec4 v0x56468c35b1d0_0;
    %store/vec4 v0x56468c358460_0, 0, 32;
    %load/vec4 v0x56468c35b2a0_0;
    %store/vec4 v0x56468c358540_0, 0, 32;
    %load/vec4 v0x56468c35b370_0;
    %store/vec4 v0x56468c358620_0, 0, 32;
    %end;
    .scope S_0x56468c29c320;
t_4 %join;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x56468c29cc60;
T_76 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c2b2800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c29da10_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x56468c29d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x56468c2b3590_0;
    %assign/vec4 v0x56468c29da10_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x56468c298130;
T_77 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c2a3800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c2ab3a0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x56468c2af590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x56468c2b1560_0;
    %assign/vec4 v0x56468c2ab3a0_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x56468c2a6f50;
T_78 ;
Ewait_34 .event/or E_0x56468c32d890, E_0x0;
    %wait Ewait_34;
    %fork t_7, S_0x56468c2a2d60;
    %jmp t_6;
    .scope S_0x56468c2a2d60;
t_7 ;
    %load/vec4 v0x56468c32cac0_0;
    %store/vec4 v0x56468c2b53c0_0, 0, 32;
    %load/vec4 v0x56468c32eda0_0;
    %store/vec4 v0x56468c2c9000_0, 0, 32;
    %load/vec4 v0x56468c32cac0_0;
    %pad/s 33;
    %load/vec4 v0x56468c32eda0_0;
    %pad/s 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x56468c2c9fd0_0, 0, 32;
    %store/vec4 v0x56468c3307e0_0, 0, 1;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %sub;
    %store/vec4 v0x56468c332070_0, 0, 32;
    %load/vec4 v0x56468c330880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_78.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_78.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_78.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_78.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_78.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_78.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_78.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_78.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_78.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_78.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.0 ;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %and;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.1 ;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %or;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.2 ;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %xor;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.3 ;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.4 ;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.5 ;
    %load/vec4 v0x56468c2c9000_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_78.12, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_78.13, 8;
T_78.12 ; End of true expr.
    %load/vec4 v0x56468c32cac0_0;
    %ix/getv 4, v0x56468c2c9000_0;
    %shiftr/s 4;
    %jmp/0 T_78.13, 8;
 ; End of false expr.
    %blend;
T_78.13;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.6 ;
    %load/vec4 v0x56468c2c9fd0_0;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.7 ;
    %load/vec4 v0x56468c332070_0;
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x56468c2b53c0_0;
    %load/vec4 v0x56468c2c9000_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c333ad0_0, 0, 32;
    %jmp T_78.11;
T_78.11 ;
    %pop/vec4 1;
    %load/vec4 v0x56468c32cac0_0;
    %load/vec4 v0x56468c32eda0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x56468c332450_0, 0, 1;
    %load/vec4 v0x56468c333ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x56468c2c8030_0, 0, 1;
    %load/vec4 v0x56468c330880_0;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_78.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_78.15, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_78.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_78.17, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c332510_0, 0, 1;
    %jmp T_78.19;
T_78.14 ;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c32eda0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c332070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x56468c332510_0, 0, 1;
    %jmp T_78.19;
T_78.15 ;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c32eda0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c332070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x56468c332510_0, 0, 1;
    %jmp T_78.19;
T_78.16 ;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c32eda0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c332070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x56468c332510_0, 0, 1;
    %jmp T_78.19;
T_78.17 ;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c32eda0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c32cac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56468c2c9fd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x56468c332510_0, 0, 1;
    %jmp T_78.19;
T_78.19 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2a6f50;
t_6 %join;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x56468c2b2410;
T_79 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c2c01b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c2c1180_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x56468c2c2210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x56468c2c2150_0;
    %assign/vec4 v0x56468c2c1180_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x56468c2a3430;
T_80 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c2b7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c2b7360_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x56468c2b8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x56468c2b93c0_0;
    %assign/vec4 v0x56468c2b7360_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x56468c29d5a0;
T_81 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c2c50c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c2c6130_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x56468c2c6090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x56468c2c7100_0;
    %assign/vec4 v0x56468c2c6130_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x56468c2b1ad0;
T_82 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c2bd300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c2bd240_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x56468c2be2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v0x56468c2be210_0;
    %assign/vec4 v0x56468c2bd240_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x56468c2ac8d0;
T_83 ;
Ewait_35 .event/or E_0x56468c3289b0, E_0x0;
    %wait Ewait_35;
    %load/vec4 v0x56468c35e830_0;
    %store/vec4 v0x56468c35e340_0, 0, 32;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x56468c2ac8d0;
T_84 ;
Ewait_36 .event/or E_0x56468c328d40, E_0x0;
    %wait Ewait_36;
    %fork t_9, S_0x56468c297a60;
    %jmp t_8;
    .scope S_0x56468c297a60;
t_9 ;
    %load/vec4 v0x56468c35d630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %jmp T_84.4;
T_84.0 ;
    %load/vec4 v0x56468c35d100_0;
    %store/vec4 v0x56468c35f4e0_0, 0, 32;
    %jmp T_84.4;
T_84.1 ;
    %load/vec4 v0x56468c35e770_0;
    %store/vec4 v0x56468c35f4e0_0, 0, 32;
    %jmp T_84.4;
T_84.2 ;
    %load/vec4 v0x56468c35d380_0;
    %store/vec4 v0x56468c35f4e0_0, 0, 32;
    %jmp T_84.4;
T_84.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c35f4e0_0, 0, 32;
    %jmp T_84.4;
T_84.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_8 %join;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x56468c2ac8d0;
T_85 ;
Ewait_37 .event/or E_0x56468c313ec0, E_0x0;
    %wait Ewait_37;
    %fork t_11, S_0x56468c2920e0;
    %jmp t_10;
    .scope S_0x56468c2920e0;
t_11 ;
    %load/vec4 v0x56468c35d710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %jmp T_85.4;
T_85.0 ;
    %load/vec4 v0x56468c35e830_0;
    %store/vec4 v0x56468c35f5b0_0, 0, 32;
    %jmp T_85.4;
T_85.1 ;
    %load/vec4 v0x56468c35dab0_0;
    %store/vec4 v0x56468c35f5b0_0, 0, 32;
    %jmp T_85.4;
T_85.2 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x56468c35f5b0_0, 0, 32;
    %jmp T_85.4;
T_85.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c35f5b0_0, 0, 32;
    %jmp T_85.4;
T_85.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_10 %join;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x56468c2ac8d0;
T_86 ;
Ewait_38 .event/or E_0x56468c328c80, E_0x0;
    %wait Ewait_38;
    %fork t_13, S_0x56468c29bc50;
    %jmp t_12;
    .scope S_0x56468c29bc50;
t_13 ;
    %load/vec4 v0x56468c35db70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_86.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_86.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_86.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_86.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_86.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.9;
T_86.0 ;
    %load/vec4 v0x56468c35e4e0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 1, 30, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.10, 8;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.11;
T_86.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
T_86.11 ;
    %jmp T_86.9;
T_86.1 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.9;
T_86.2 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.9;
T_86.3 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.9;
T_86.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.9;
T_86.5 ;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 7, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_86.12, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_86.13, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.15;
T_86.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.15;
T_86.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.15;
T_86.15 ;
    %pop/vec4 1;
    %jmp T_86.9;
T_86.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.9;
T_86.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x56468c35f200_0, 0, 4;
    %jmp T_86.9;
T_86.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_12 %join;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x56468c2ac8d0;
T_87 ;
Ewait_39 .event/or E_0x56468c313f00, E_0x0;
    %wait Ewait_39;
    %fork t_15, S_0x56468c2a7f60;
    %jmp t_14;
    .scope S_0x56468c2a7f60;
t_15 ;
    %load/vec4 v0x56468c35e280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_87.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_87.1, 6;
    %jmp T_87.2;
T_87.0 ;
    %load/vec4 v0x56468c35d100_0;
    %store/vec4 v0x56468c35def0_0, 0, 32;
    %jmp T_87.2;
T_87.1 ;
    %load/vec4 v0x56468c35eb70_0;
    %store/vec4 v0x56468c35def0_0, 0, 32;
    %jmp T_87.2;
T_87.2 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_14 %join;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x56468c2ac8d0;
T_88 ;
Ewait_40 .event/or E_0x56468c313e80, E_0x0;
    %wait Ewait_40;
    %fork t_17, S_0x56468c35c690;
    %jmp t_16;
    .scope S_0x56468c35c690;
t_17 ;
    %load/vec4 v0x56468c35ec50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_88.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_88.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_88.2, 6;
    %load/vec4 v0x56468c35d590_0;
    %store/vec4 v0x56468c35eb70_0, 0, 32;
    %jmp T_88.4;
T_88.0 ;
    %load/vec4 v0x56468c35d590_0;
    %store/vec4 v0x56468c35eb70_0, 0, 32;
    %jmp T_88.4;
T_88.1 ;
    %load/vec4 v0x56468c35dfd0_0;
    %store/vec4 v0x56468c35eb70_0, 0, 32;
    %jmp T_88.4;
T_88.2 ;
    %load/vec4 v0x56468c35d4f0_0;
    %store/vec4 v0x56468c35eb70_0, 0, 32;
    %jmp T_88.4;
T_88.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_16 %join;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_0x56468c2ac8d0;
T_89 ;
Ewait_41 .event/or E_0x56468c313e20, E_0x0;
    %wait Ewait_41;
    %fork t_19, S_0x56468c35c500;
    %jmp t_18;
    .scope S_0x56468c35c500;
t_19 ;
    %load/vec4 v0x56468c35eb70_0;
    %store/vec4 v0x56468c35d2e0_0, 0, 32;
    %load/vec4 v0x56468c35eb70_0;
    %store/vec4 v0x56468c35ed30_0, 0, 32;
    %end;
    .scope S_0x56468c2ac8d0;
t_18 %join;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x56468c2ac8d0;
T_90 ;
Ewait_42 .event/or E_0x56468c313cd0, E_0x0;
    %wait Ewait_42;
    %fork t_21, S_0x56468c35c870;
    %jmp t_20;
    .scope S_0x56468c35c870;
t_21 ;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x56468c35e4e0_0, 0, 7;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x56468c35e660_0, 0, 5;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x56468c35f2e0_0, 0, 5;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x56468c35f3a0_0, 0, 5;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x56468c35db70_0, 0, 3;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x56468c35dc50_0, 0, 7;
    %load/vec4 v0x56468c35e4e0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_90.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_90.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_90.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_90.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_90.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56468c35dd30_0, 0, 3;
    %jmp T_90.6;
T_90.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56468c35dd30_0, 0, 3;
    %jmp T_90.6;
T_90.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56468c35dd30_0, 0, 3;
    %jmp T_90.6;
T_90.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56468c35dd30_0, 0, 3;
    %jmp T_90.6;
T_90.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56468c35dd30_0, 0, 3;
    %jmp T_90.6;
T_90.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56468c35dd30_0, 0, 3;
    %jmp T_90.6;
T_90.6 ;
    %pop/vec4 1;
    %load/vec4 v0x56468c35dd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_90.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_90.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_90.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_90.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c35dab0_0, 0, 32;
    %jmp T_90.12;
T_90.7 ;
    %load/vec4 v0x56468c35db70_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c35db70_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.13, 8;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 5, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c35dab0_0, 0, 32;
    %jmp T_90.14;
T_90.13 ;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c35dab0_0, 0, 32;
T_90.14 ;
    %jmp T_90.12;
T_90.8 ;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c35dab0_0, 0, 32;
    %jmp T_90.12;
T_90.9 ;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56468c35dab0_0, 0, 32;
    %jmp T_90.12;
T_90.10 ;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56468c35cef0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x56468c35dab0_0, 0, 32;
    %jmp T_90.12;
T_90.12 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_20 %join;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_0x56468c2ac8d0;
T_91 ;
    %wait E_0x56468c32ac70;
    %fork t_23, S_0x56468c2acfa0;
    %jmp t_22;
    .scope S_0x56468c2acfa0;
t_23 ;
    %load/vec4 v0x56468c35f440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c35de10_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x56468c35d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x56468c35f680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_91.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_91.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_91.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_91.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_91.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_91.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_91.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_91.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_91.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_91.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_91.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_91.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_91.16, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.5 ;
    %load/vec4 v0x56468c35e4e0_0;
    %store/vec4 v0x56468c304440_0, 0, 7;
    %callf/str TD_$unit.op_name, S_0x56468c330b60;
    %vpi_call/w 8 259 "$display", "@%t: PC = 0x%h, IR = 0x%h, decoded op: %s", $time, v0x56468c35d100_0, v0x56468c35cef0_0, S<0,str> {0 0 1};
    %load/vec4 v0x56468c35e4e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_91.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_91.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_91.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_91.22, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_91.23, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_91.24, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_91.25, 6;
    %vpi_call/w 8 269 "$display", "Error: op %b not implemented yet", v0x56468c35e4e0_0 {0 0 0};
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.19 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.20 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.24 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.25 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.27;
T_91.27 ;
    %pop/vec4 1;
    %jmp T_91.18;
T_91.6 ;
    %load/vec4 v0x56468c35e4e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_91.28, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_91.29, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.31;
T_91.28 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.31;
T_91.29 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.31;
T_91.31 ;
    %pop/vec4 1;
    %jmp T_91.18;
T_91.7 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.8 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.9 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.10 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.11 ;
    %load/vec4 v0x56468c35de10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56468c35de10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.12 ;
    %load/vec4 v0x56468c35de10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56468c35de10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.13 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.14 ;
    %load/vec4 v0x56468c35de10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56468c35de10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.15 ;
    %load/vec4 v0x56468c35de10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56468c35de10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.16 ;
    %load/vec4 v0x56468c35de10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56468c35de10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c35f680_0, 0;
    %jmp T_91.18;
T_91.18 ;
    %pop/vec4 1;
T_91.2 ;
T_91.1 ;
    %end;
    .scope S_0x56468c2ac8d0;
t_22 %join;
    %jmp T_91;
    .thread T_91;
    .scope S_0x56468c2ac8d0;
T_92 ;
Ewait_43 .event/or E_0x56468c33ef40, E_0x0;
    %wait Ewait_43;
    %fork t_25, S_0x56468c2930f0;
    %jmp t_24;
    .scope S_0x56468c2930f0;
t_25 ;
    %load/vec4 v0x56468c35f680_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x56468c35cfe0_0, 0, 1;
    %load/vec4 v0x56468c35db70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_92.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_92.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35d7f0_0, 0, 1;
    %jmp T_92.3;
T_92.0 ;
    %load/vec4 v0x56468c35da10_0;
    %store/vec4 v0x56468c35d7f0_0, 0, 1;
    %jmp T_92.3;
T_92.1 ;
    %load/vec4 v0x56468c35da10_0;
    %inv;
    %store/vec4 v0x56468c35d7f0_0, 0, 1;
    %jmp T_92.3;
T_92.3 ;
    %pop/vec4 1;
    %load/vec4 v0x56468c35f680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_92.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_92.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_92.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_92.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35d1f0_0, 0, 1;
    %jmp T_92.9;
T_92.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35d1f0_0, 0, 1;
    %jmp T_92.9;
T_92.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35d1f0_0, 0, 1;
    %jmp T_92.9;
T_92.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35d1f0_0, 0, 1;
    %jmp T_92.9;
T_92.7 ;
    %load/vec4 v0x56468c35d7f0_0;
    %store/vec4 v0x56468c35d1f0_0, 0, 1;
    %jmp T_92.9;
T_92.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_24 %join;
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x56468c2ac8d0;
T_93 ;
Ewait_44 .event/or E_0x56468c33ef80, E_0x0;
    %wait Ewait_44;
    %fork t_27, S_0x56468c35ca50;
    %jmp t_26;
    .scope S_0x56468c35ca50;
t_27 ;
    %load/vec4 v0x56468c35f680_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x56468c35e420_0, 0, 1;
    %load/vec4 v0x56468c35f680_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35e280_0, 0, 1;
    %jmp T_93.4;
T_93.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35e280_0, 0, 1;
    %jmp T_93.4;
T_93.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35e280_0, 0, 1;
    %jmp T_93.4;
T_93.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35e280_0, 0, 1;
    %jmp T_93.4;
T_93.4 ;
    %pop/vec4 1;
    %load/vec4 v0x56468c35f680_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c35f680_0;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x56468c35e0c0_0, 0, 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_26 %join;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x56468c2ac8d0;
T_94 ;
Ewait_45 .event/or E_0x56468c33ef80, E_0x0;
    %wait Ewait_45;
    %fork t_29, S_0x56468c35cc30;
    %jmp t_28;
    .scope S_0x56468c35cc30;
t_29 ;
    %load/vec4 v0x56468c35f680_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_94.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_94.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_94.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ead0_0, 0, 1;
    %jmp T_94.4;
T_94.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ead0_0, 0, 1;
    %jmp T_94.4;
T_94.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ead0_0, 0, 1;
    %jmp T_94.4;
T_94.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ead0_0, 0, 1;
    %jmp T_94.4;
T_94.4 ;
    %pop/vec4 1;
    %load/vec4 v0x56468c35f680_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_94.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_94.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_94.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_94.9, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56468c35ec50_0, 0, 2;
    %jmp T_94.11;
T_94.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35ec50_0, 0, 2;
    %jmp T_94.11;
T_94.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35ec50_0, 0, 2;
    %jmp T_94.11;
T_94.7 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35ec50_0, 0, 2;
    %jmp T_94.11;
T_94.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35ec50_0, 0, 2;
    %jmp T_94.11;
T_94.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35ec50_0, 0, 2;
    %jmp T_94.11;
T_94.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_28 %join;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_0x56468c2ac8d0;
T_95 ;
Ewait_46 .event/or E_0x56468c33efc0, E_0x0;
    %wait Ewait_46;
    %fork t_31, S_0x56468c2b1190;
    %jmp t_30;
    .scope S_0x56468c2b1190;
t_31 ;
    %load/vec4 v0x56468c35f680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_95.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_95.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_95.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_95.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_95.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_95.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_95.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_95.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_95.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_95.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_95.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_95.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_95.12, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %load/vec4 v0x56468c35f200_0;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %load/vec4 v0x56468c35f200_0;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.5 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.8 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %load/vec4 v0x56468c35db70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.15, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.16;
T_95.15 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
T_95.16 ;
    %jmp T_95.14;
T_95.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.12 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35d630_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56468c35d710_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c35ce10_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56468c35d420_0, 0, 4;
    %jmp T_95.14;
T_95.14 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c2ac8d0;
t_30 %join;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_0x56468c36d970;
T_96 ;
Ewait_47 .event/or E_0x56468c36dc30, E_0x0;
    %wait Ewait_47;
    %load/vec4 v0x56468c375e80_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375bd0_0, 4, 1;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375cb0_0, 4, 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x56468c36dc90;
T_97 ;
Ewait_48 .event/or E_0x56468c36dc30, E_0x0;
    %wait Ewait_48;
    %load/vec4 v0x56468c375e80_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375bd0_0, 4, 1;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375cb0_0, 4, 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x56468c36df70;
T_98 ;
Ewait_49 .event/or E_0x56468c36dc30, E_0x0;
    %wait Ewait_49;
    %load/vec4 v0x56468c375e80_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375bd0_0, 4, 1;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375cb0_0, 4, 1;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x56468c36e230;
T_99 ;
Ewait_50 .event/or E_0x56468c36dc30, E_0x0;
    %wait Ewait_50;
    %load/vec4 v0x56468c375e80_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375bd0_0, 4, 1;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c375cb0_0, 4, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x56468c36c920;
T_100 ;
Ewait_51 .event/or E_0x56468c36cc00, E_0x0;
    %wait Ewait_51;
    %load/vec4 v0x56468c376f60_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c376cc0_0, 4, 1;
    %load/vec4 v0x56468c376cc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c377110_0, 4, 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x56468c36cc70;
T_101 ;
Ewait_52 .event/or E_0x56468c36cc00, E_0x0;
    %wait Ewait_52;
    %load/vec4 v0x56468c376f60_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c376cc0_0, 4, 1;
    %load/vec4 v0x56468c376cc0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c377110_0, 4, 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x56468c36cf50;
T_102 ;
Ewait_53 .event/or E_0x56468c36cc00, E_0x0;
    %wait Ewait_53;
    %load/vec4 v0x56468c376f60_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c376cc0_0, 4, 1;
    %load/vec4 v0x56468c376cc0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c377110_0, 4, 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x56468c36d210;
T_103 ;
Ewait_54 .event/or E_0x56468c36cc00, E_0x0;
    %wait Ewait_54;
    %load/vec4 v0x56468c376f60_0;
    %pushi/vec4 3, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c376cc0_0, 4, 1;
    %load/vec4 v0x56468c376cc0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c377110_0, 4, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_0x56468c36d4d0;
T_104 ;
Ewait_55 .event/or E_0x56468c36cc00, E_0x0;
    %wait Ewait_55;
    %load/vec4 v0x56468c376f60_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c375bd0_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c376cc0_0, 4, 1;
    %load/vec4 v0x56468c376cc0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x56468c376200_0;
    %and;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56468c377110_0, 4, 1;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x56468c369fc0;
T_105 ;
    %vpi_call/w 18 30 "$display", "###########################################" {0 0 0};
    %vpi_call/w 18 31 "$display", "Initializing distributed ram from file %s.", P_0x56468c36a150 {0 0 0};
    %vpi_call/w 18 32 "$display", "###########################################" {0 0 0};
    %vpi_call/w 18 33 "$readmemh", P_0x56468c36a150, v0x56468c36ab40 {0 0 0};
    %end;
    .thread T_105;
    .scope S_0x56468c369fc0;
T_106 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c36adf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v0x56468c36ace0_0;
    %load/vec4 v0x56468c36a970_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56468c36ab40, 0, 4;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x56468c360310;
T_107 ;
    %vpi_call/w 18 30 "$display", "###########################################" {0 0 0};
    %vpi_call/w 18 31 "$display", "Initializing distributed ram from file %s.", P_0x56468c0eacc0 {0 0 0};
    %vpi_call/w 18 32 "$display", "###########################################" {0 0 0};
    %vpi_call/w 18 33 "$readmemh", P_0x56468c0eacc0, v0x56468c360e90 {0 0 0};
    %end;
    .thread T_107;
    .scope S_0x56468c360310;
T_108 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3610f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %load/vec4 v0x56468c361030_0;
    %load/vec4 v0x56468c360cc0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56468c360e90, 0, 4;
T_108.0 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x56468c373f40;
T_109 ;
    %vpi_call/w 24 25 "$display", "Initializing distributed ram from file %s.", P_0x56468c374120 {0 0 0};
    %vpi_call/w 24 26 "$readmemh", P_0x56468c374120, v0x56468c374a10 {0 0 0};
    %end;
    .thread T_109;
    .scope S_0x56468c373f40;
T_110 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c374e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x56468c374ca0_0;
    %load/vec4 v0x56468c374760_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56468c374a10, 0, 4;
T_110.0 ;
    %load/vec4 v0x56468c374f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x56468c374d60_0;
    %load/vec4 v0x56468c374760_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56468c374a10, 0, 4;
T_110.2 ;
    %load/vec4 v0x56468c374760_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x56468c374a10, 4;
    %assign/vec4 v0x56468c374ab0_0, 0;
    %load/vec4 v0x56468c374860_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0x56468c374a10, 4;
    %assign/vec4 v0x56468c374be0_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x56468c366250;
T_111 ;
Ewait_56 .event/or E_0x56468c366630, E_0x0;
    %wait Ewait_56;
    %fork t_33, S_0x56468c3666b0;
    %jmp t_32;
    .scope S_0x56468c3666b0;
t_33 ;
    %load/vec4 v0x56468c3678a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_111.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_111.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_111.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_111.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_111.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_111.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c366e40_0, 0, 1;
    %jmp T_111.7;
T_111.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c366e40_0, 0, 1;
    %jmp T_111.7;
T_111.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c366e40_0, 0, 1;
    %jmp T_111.7;
T_111.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c366e40_0, 0, 1;
    %jmp T_111.7;
T_111.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c366e40_0, 0, 1;
    %jmp T_111.7;
T_111.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c366e40_0, 0, 1;
    %jmp T_111.7;
T_111.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c366e40_0, 0, 1;
    %jmp T_111.7;
T_111.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c366250;
t_32 %join;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_0x56468c366250;
T_112 ;
Ewait_57 .event/or E_0x56468c365870, E_0x0;
    %wait Ewait_57;
    %fork t_35, S_0x56468c3668b0;
    %jmp t_34;
    .scope S_0x56468c3668b0;
t_35 ;
    %load/vec4 v0x56468c367980_0;
    %load/vec4 v0x56468c366cc0_0;
    %parti/s 4, 0, 2;
    %part/u 1;
    %load/vec4 v0x56468c3678a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x56468c367260_0, 0, 1;
    %end;
    .scope S_0x56468c366250;
t_34 %join;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x56468c366250;
T_113 ;
    %wait E_0x56468c32ac70;
    %fork t_37, S_0x56468c366ab0;
    %jmp t_36;
    .scope S_0x56468c366ab0;
t_37 ;
    %load/vec4 v0x56468c367580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56468c367700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56468c3674c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c366fd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x56468c367980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56468c367620_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56468c367320_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x56468c3678a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_113.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_113.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_113.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_113.5, 6;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
    %jmp T_113.7;
T_113.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c366fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56468c367700_0, 0;
    %load/vec4 v0x56468c3670e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.8, 8;
    %load/vec4 v0x56468c366f10_0;
    %assign/vec4 v0x56468c367980_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56468c367620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56468c366fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56468c3674c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
    %load/vec4 v0x56468c3677c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_113.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_113.11, 6;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.13;
T_113.10 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.13;
T_113.11 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.13;
T_113.13 ;
    %pop/vec4 1;
T_113.8 ;
    %jmp T_113.7;
T_113.3 ;
    %load/vec4 v0x56468c367700_0;
    %inv;
    %assign/vec4 v0x56468c367700_0, 0;
    %load/vec4 v0x56468c367700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.14, 8;
    %jmp T_113.15;
T_113.14 ;
    %load/vec4 v0x56468c366cc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_113.16, 4;
    %load/vec4 v0x56468c366cc0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.17;
T_113.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
T_113.17 ;
T_113.15 ;
    %jmp T_113.7;
T_113.4 ;
    %load/vec4 v0x56468c3677c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_113.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_113.19, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
    %jmp T_113.21;
T_113.18 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c366fd0_0, 0;
    %jmp T_113.21;
T_113.19 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c366fd0_0, 0;
    %jmp T_113.21;
T_113.21 ;
    %pop/vec4 1;
    %load/vec4 v0x56468c3677c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_113.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_113.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_113.24, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.26;
T_113.22 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.26;
T_113.23 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.26;
T_113.24 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.26;
T_113.26 ;
    %pop/vec4 1;
    %jmp T_113.7;
T_113.5 ;
    %load/vec4 v0x56468c367700_0;
    %inv;
    %assign/vec4 v0x56468c367700_0, 0;
    %load/vec4 v0x56468c367700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.27, 8;
    %load/vec4 v0x56468c366cc0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_113.29, 4;
    %load/vec4 v0x56468c366cc0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x56468c366cc0_0, 0;
    %jmp T_113.30;
T_113.29 ;
    %load/vec4 v0x56468c3677c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_113.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_113.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_113.33, 6;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x56468c367320_0, 0;
    %jmp T_113.35;
T_113.31 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56468c367620_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56468c367320_0, 0;
    %jmp T_113.35;
T_113.32 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56468c367620_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56468c367320_0, 0;
    %jmp T_113.35;
T_113.33 ;
    %load/vec4 v0x56468c367620_0;
    %assign/vec4 v0x56468c367320_0, 0;
    %jmp T_113.35;
T_113.35 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c3674c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c3678a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c366fd0_0, 0;
T_113.30 ;
    %jmp T_113.28;
T_113.27 ;
    %load/vec4 v0x56468c3671a0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x56468c366cc0_0;
    %assign/vec4/off/d v0x56468c367620_0, 4, 5;
T_113.28 ;
    %jmp T_113.7;
T_113.7 ;
    %pop/vec4 1;
T_113.1 ;
    %end;
    .scope S_0x56468c366250;
t_36 %join;
    %jmp T_113;
    .thread T_113;
    .scope S_0x56468c365520;
T_114 ;
    %vpi_call/w 20 18 "$display", "Initializing block rom from file %s.", P_0x56468c365700 {0 0 0};
    %vpi_call/w 20 19 "$readmemh", P_0x56468c365700, v0x56468c366110 {0 0 0};
    %end;
    .thread T_114;
    .scope S_0x56468c365520;
T_115 ;
    %wait E_0x56468c32ac70;
    %fork t_39, S_0x56468c365ca0;
    %jmp t_38;
    .scope S_0x56468c365ca0;
t_39 ;
    %load/vec4 v0x56468c365ea0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x56468c366110, 4;
    %assign/vec4 v0x56468c366040_0, 0;
    %end;
    .scope S_0x56468c365520;
t_38 %join;
    %jmp T_115;
    .thread T_115;
    .scope S_0x56468c3645d0;
T_116 ;
Ewait_58 .event/or E_0x56468c365460, E_0x0;
    %wait Ewait_58;
    %load/vec4 v0x56468c3694c0_0;
    %inv;
    %store/vec4 v0x56468c368740_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x56468c3645d0;
T_117 ;
    %wait E_0x0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x56468c368ca0_0, 0, 4;
    %jmp T_117;
    .thread T_117;
    .scope S_0x56468c3645d0;
T_118 ;
Ewait_59 .event/or E_0x56468c365400, E_0x0;
    %wait Ewait_59;
    %load/vec4 v0x56468c369a40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_118.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_118.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_118.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c368bd0_0, 0, 1;
    %jmp T_118.4;
T_118.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c368bd0_0, 0, 1;
    %jmp T_118.4;
T_118.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c368bd0_0, 0, 1;
    %jmp T_118.4;
T_118.2 ;
    %load/vec4 v0x56468c3682e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_118.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_118.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c368bd0_0, 0, 1;
    %jmp T_118.8;
T_118.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c368bd0_0, 0, 1;
    %jmp T_118.8;
T_118.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c368bd0_0, 0, 1;
    %jmp T_118.8;
T_118.8 ;
    %pop/vec4 1;
    %jmp T_118.4;
T_118.4 ;
    %pop/vec4 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x56468c3645d0;
T_119 ;
Ewait_60 .event/or E_0x56468c365300, E_0x0;
    %wait Ewait_60;
    %load/vec4 v0x56468c369a40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_119.0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56468c3685a0_0, 0, 8;
    %jmp T_119.2;
T_119.0 ;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0x56468c3685a0_0, 0, 8;
    %jmp T_119.2;
T_119.2 ;
    %pop/vec4 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x56468c3645d0;
T_120 ;
Ewait_61 .event/or E_0x56468c365360, E_0x0;
    %wait Ewait_61;
    %load/vec4 v0x56468c369a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_120.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_120.1, 6;
    %load/vec4 v0x56468c3690c0_0;
    %store/vec4 v0x56468c368a40_0, 0, 16;
    %jmp T_120.3;
T_120.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56468c3693f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c368a40_0, 0, 16;
    %jmp T_120.3;
T_120.1 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56468c3685a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c368a40_0, 0, 16;
    %jmp T_120.3;
T_120.3 ;
    %pop/vec4 1;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x56468c3645d0;
T_121 ;
Ewait_62 .event/or E_0x56468c365300, E_0x0;
    %wait Ewait_62;
    %load/vec4 v0x56468c369a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56468c3698a0_0, 0, 3;
    %jmp T_121.3;
T_121.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56468c3698a0_0, 0, 3;
    %jmp T_121.3;
T_121.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56468c3698a0_0, 0, 3;
    %jmp T_121.3;
T_121.3 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x56468c3645d0;
T_122 ;
Ewait_63 .event/or E_0x56468c3652a0, E_0x0;
    %wait Ewait_63;
    %load/vec4 v0x56468c369160_0;
    %pad/u 32;
    %pushi/vec4 239, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x56468c368980_0, 0, 1;
    %load/vec4 v0x56468c368980_0;
    %load/vec4 v0x56468c369220_0;
    %pad/u 32;
    %pushi/vec4 319, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x56468c369d20_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x56468c3645d0;
T_123 ;
Ewait_64 .event/or E_0x56468c365210, E_0x0;
    %wait Ewait_64;
    %fork t_41, S_0x56468c367f40;
    %jmp t_40;
    .scope S_0x56468c367f40;
t_41 ;
    %load/vec4 v0x56468c3688c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c369b80_0, 0, 32;
    %load/vec4 v0x56468c369160_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56468c369220_0;
    %parti/s 5, 0, 2;
    %pushi/vec4 16, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_123.2, 8;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x56468c3690c0_0, 0, 16;
    %jmp T_123.3;
T_123.2 ;
    %load/vec4 v0x56468c369160_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x56468c369220_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_123.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_123.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_123.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_123.7, 6;
    %jmp T_123.8;
T_123.4 ;
    %pushi/vec4 63488, 0, 16;
    %store/vec4 v0x56468c3690c0_0, 0, 16;
    %jmp T_123.8;
T_123.5 ;
    %pushi/vec4 2016, 0, 16;
    %store/vec4 v0x56468c3690c0_0, 0, 16;
    %jmp T_123.8;
T_123.6 ;
    %pushi/vec4 31, 0, 16;
    %store/vec4 v0x56468c3690c0_0, 0, 16;
    %jmp T_123.8;
T_123.7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56468c3690c0_0, 0, 16;
    %jmp T_123.8;
T_123.8 ;
    %pop/vec4 1;
T_123.3 ;
    %jmp T_123.1;
T_123.0 ;
    %load/vec4 v0x56468c369220_0;
    %pad/u 32;
    %muli 240, 0, 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %load/vec4 v0x56468c369160_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %div;
    %add;
    %addi 2, 0, 32;
    %store/vec4 v0x56468c369b80_0, 0, 32;
    %load/vec4 v0x56468c369c40_0;
    %store/vec4 v0x56468c3690c0_0, 0, 16;
T_123.1 ;
    %end;
    .scope S_0x56468c3645d0;
t_40 %join;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x56468c3645d0;
T_124 ;
    %wait E_0x56468c32ac70;
    %fork t_43, S_0x56468c367db0;
    %jmp t_42;
    .scope S_0x56468c367db0;
t_43 ;
    %load/vec4 v0x56468c3694c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c3683d0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x56468c368200_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c369ae0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56468c369160_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56468c369220_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x56468c369300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c368680_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x56468c368800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x56468c369a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_124.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_124.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_124.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_124.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_124.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_124.9, 6;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
    %pushi/vec4 1023, 0, 10;
    %assign/vec4 v0x56468c369220_0, 0;
    %pushi/vec4 511, 0, 9;
    %assign/vec4 v0x56468c369160_0, 0;
    %jmp T_124.11;
T_124.4 ;
    %load/vec4 v0x56468c3682e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_124.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_124.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_124.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_124.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_124.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_124.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_124.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_124.19, 6;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %jmp T_124.21;
T_124.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56468c3683d0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %load/vec4 v0x56468c369300_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x56468c369300_0, 0;
    %load/vec4 v0x56468c3693f0_0;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_124.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_124.23, 6;
    %load/vec4 v0x56468c3693f0_0;
    %assign/vec4 v0x56468c368120_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x56468c368200_0, 0;
    %jmp T_124.25;
T_124.22 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56468c368120_0, 0;
    %pushi/vec4 1800000, 0, 22;
    %assign/vec4 v0x56468c368200_0, 0;
    %jmp T_124.25;
T_124.23 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56468c368120_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x56468c368200_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %jmp T_124.25;
T_124.25 ;
    %pop/vec4 1;
    %jmp T_124.21;
T_124.13 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56468c3683d0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %jmp T_124.21;
T_124.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56468c368680_0, 0;
    %load/vec4 v0x56468c3693f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_124.26, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %jmp T_124.27;
T_124.26 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56468c3683d0_0, 0;
T_124.27 ;
    %jmp T_124.21;
T_124.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c368680_0, 0;
    %load/vec4 v0x56468c369300_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x56468c369300_0, 0;
    %load/vec4 v0x56468c368120_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_124.28, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x56468c3683d0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %load/vec4 v0x56468c368120_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x56468c368120_0, 0;
    %jmp T_124.29;
T_124.28 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x56468c3683d0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
T_124.29 ;
    %jmp T_124.21;
T_124.16 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56468c3683d0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %jmp T_124.21;
T_124.17 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
    %jmp T_124.21;
T_124.18 ;
    %load/vec4 v0x56468c368200_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_124.30, 5;
    %load/vec4 v0x56468c368200_0;
    %subi 1, 0, 22;
    %assign/vec4 v0x56468c368200_0, 0;
    %jmp T_124.31;
T_124.30 ;
    %load/vec4 v0x56468c368b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.32, 8;
    %load/vec4 v0x56468c3683d0_0;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x56468c368200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c368680_0, 0;
T_124.32 ;
T_124.31 ;
    %jmp T_124.21;
T_124.19 ;
    %load/vec4 v0x56468c3683d0_0;
    %assign/vec4 v0x56468c3682e0_0, 0;
    %jmp T_124.21;
T_124.21 ;
    %pop/vec4 1;
    %jmp T_124.11;
T_124.5 ;
    %load/vec4 v0x56468c368b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.34, 8;
    %load/vec4 v0x56468c369ae0_0;
    %assign/vec4 v0x56468c369a40_0, 0;
T_124.34 ;
    %jmp T_124.11;
T_124.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56468c368680_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56468c369ae0_0, 0;
    %jmp T_124.11;
T_124.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56468c368680_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56468c369ae0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
    %jmp T_124.11;
T_124.8 ;
    %load/vec4 v0x56468c368b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.36, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
T_124.36 ;
    %jmp T_124.11;
T_124.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
    %load/vec4 v0x56468c369160_0;
    %pad/u 32;
    %cmpi/u 239, 0, 32;
    %jmp/0xz  T_124.38, 5;
    %load/vec4 v0x56468c369160_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56468c369160_0, 0;
    %jmp T_124.39;
T_124.38 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56468c369160_0, 0;
    %load/vec4 v0x56468c369220_0;
    %pad/u 32;
    %cmpi/u 319, 0, 32;
    %jmp/0xz  T_124.40, 5;
    %load/vec4 v0x56468c369220_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x56468c369220_0, 0;
    %jmp T_124.41;
T_124.40 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x56468c369220_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x56468c369a40_0, 0;
T_124.41 ;
T_124.39 ;
    %jmp T_124.11;
T_124.11 ;
    %pop/vec4 1;
T_124.2 ;
T_124.1 ;
    %end;
    .scope S_0x56468c3645d0;
t_42 %join;
    %jmp T_124;
    .thread T_124;
    .scope S_0x56468c36e4f0;
T_125 ;
Ewait_65 .event/or E_0x56468c36e880, E_0x0;
    %wait Ewait_65;
    %fork t_45, S_0x56468c36e8e0;
    %jmp t_44;
    .scope S_0x56468c36e8e0;
t_45 ;
    %load/vec4 v0x56468c36f390_0;
    %load/vec4 v0x56468c36ef90_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x56468c36f050_0, 0, 1;
    %end;
    .scope S_0x56468c36e4f0;
t_44 %join;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x56468c36e4f0;
T_126 ;
    %wait E_0x56468c32ac70;
    %fork t_47, S_0x56468c36eae0;
    %jmp t_46;
    .scope S_0x56468c36eae0;
t_47 ;
    %load/vec4 v0x56468c36f2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x56468c36ef90_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x56468c36f120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x56468c36f050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.4, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x56468c36ef90_0, 0;
    %jmp T_126.5;
T_126.4 ;
    %load/vec4 v0x56468c36ef90_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x56468c36ef90_0, 0;
T_126.5 ;
T_126.2 ;
T_126.1 ;
    %end;
    .scope S_0x56468c36e4f0;
t_46 %join;
    %jmp T_126;
    .thread T_126;
    .scope S_0x56468c36e4f0;
T_127 ;
Ewait_66 .event/or E_0x56468c36e820, E_0x0;
    %wait Ewait_66;
    %fork t_49, S_0x56468c36ece0;
    %jmp t_48;
    .scope S_0x56468c36ece0;
t_49 ;
    %load/vec4 v0x56468c36f050_0;
    %load/vec4 v0x56468c36f120_0;
    %and;
    %store/vec4 v0x56468c36f1e0_0, 0, 1;
    %end;
    .scope S_0x56468c36e4f0;
t_48 %join;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x56468c36f510;
T_128 ;
Ewait_67 .event/or E_0x56468c36f8c0, E_0x0;
    %wait Ewait_67;
    %fork t_51, S_0x56468c36f920;
    %jmp t_50;
    .scope S_0x56468c36f920;
t_51 ;
    %load/vec4 v0x56468c3703d0_0;
    %load/vec4 v0x56468c36ffd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x56468c370090_0, 0, 1;
    %end;
    .scope S_0x56468c36f510;
t_50 %join;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x56468c36f510;
T_129 ;
    %wait E_0x56468c32ac70;
    %fork t_53, S_0x56468c36fb20;
    %jmp t_52;
    .scope S_0x56468c36fb20;
t_53 ;
    %load/vec4 v0x56468c370330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x56468c36ffd0_0, 0;
    %jmp T_129.1;
T_129.0 ;
    %load/vec4 v0x56468c370160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.2, 8;
    %load/vec4 v0x56468c370090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.4, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0x56468c36ffd0_0, 0;
    %jmp T_129.5;
T_129.4 ;
    %load/vec4 v0x56468c36ffd0_0;
    %addi 1, 0, 14;
    %assign/vec4 v0x56468c36ffd0_0, 0;
T_129.5 ;
T_129.2 ;
T_129.1 ;
    %end;
    .scope S_0x56468c36f510;
t_52 %join;
    %jmp T_129;
    .thread T_129;
    .scope S_0x56468c36f510;
T_130 ;
Ewait_68 .event/or E_0x56468c36f840, E_0x0;
    %wait Ewait_68;
    %fork t_55, S_0x56468c36fd20;
    %jmp t_54;
    .scope S_0x56468c36fd20;
t_55 ;
    %load/vec4 v0x56468c370090_0;
    %load/vec4 v0x56468c370160_0;
    %and;
    %store/vec4 v0x56468c370220_0, 0, 1;
    %end;
    .scope S_0x56468c36f510;
t_54 %join;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x56468c36c070;
T_131 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c36c790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c36c6b0_0, 0;
    %jmp T_131.1;
T_131.0 ;
    %load/vec4 v0x56468c36c5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_131.2, 8;
    %load/vec4 v0x56468c36c520_0;
    %assign/vec4 v0x56468c36c6b0_0, 0;
T_131.2 ;
T_131.1 ;
    %jmp T_131;
    .thread T_131;
    .scope S_0x56468c370550;
T_132 ;
Ewait_69 .event/or E_0x56468c3708b0, E_0x0;
    %wait Ewait_69;
    %load/vec4 v0x56468c370ab0_0;
    %load/vec4 v0x56468c370ba0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x56468c3709f0_0, 0, 1;
    %load/vec4 v0x56468c370c80_0;
    %load/vec4 v0x56468c3709f0_0;
    %load/vec4 v0x56468c370ab0_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x56468c370d90_0, 0, 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x56468c370550;
T_133 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c370e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c370ab0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x56468c370ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x56468c370ab0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56468c370ab0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x56468c3710b0;
T_134 ;
Ewait_70 .event/or E_0x56468c3713d0, E_0x0;
    %wait Ewait_70;
    %load/vec4 v0x56468c3715d0_0;
    %load/vec4 v0x56468c3716c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x56468c371510_0, 0, 1;
    %load/vec4 v0x56468c3717a0_0;
    %load/vec4 v0x56468c371510_0;
    %load/vec4 v0x56468c3715d0_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x56468c3718b0_0, 0, 1;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x56468c3710b0;
T_135 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c371970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56468c3715d0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x56468c371c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x56468c3715d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x56468c3715d0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x56468c373420;
T_136 ;
Ewait_71 .event/or E_0x56468c373740, E_0x0;
    %wait Ewait_71;
    %load/vec4 v0x56468c373940_0;
    %load/vec4 v0x56468c373a30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x56468c373880_0, 0, 1;
    %load/vec4 v0x56468c373b10_0;
    %load/vec4 v0x56468c373880_0;
    %load/vec4 v0x56468c373940_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x56468c373c20_0, 0, 1;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x56468c373420;
T_137 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c373ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56468c373940_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x56468c373d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v0x56468c373940_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56468c373940_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x56468c372900;
T_138 ;
Ewait_72 .event/or E_0x56468c372c20, E_0x0;
    %wait Ewait_72;
    %load/vec4 v0x56468c372e20_0;
    %load/vec4 v0x56468c372f10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x56468c372d60_0, 0, 1;
    %load/vec4 v0x56468c372ff0_0;
    %load/vec4 v0x56468c372d60_0;
    %load/vec4 v0x56468c372e20_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x56468c373100_0, 0, 1;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x56468c372900;
T_139 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3731c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56468c372e20_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x56468c373260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %load/vec4 v0x56468c372e20_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56468c372e20_0, 0;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x56468c371de0;
T_140 ;
Ewait_73 .event/or E_0x56468c372100, E_0x0;
    %wait Ewait_73;
    %load/vec4 v0x56468c372300_0;
    %load/vec4 v0x56468c3723f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x56468c372240_0, 0, 1;
    %load/vec4 v0x56468c3724d0_0;
    %load/vec4 v0x56468c372240_0;
    %load/vec4 v0x56468c372300_0;
    %and/r;
    %or;
    %and;
    %store/vec4 v0x56468c3725e0_0, 0, 1;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x56468c371de0;
T_141 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c3726a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x56468c372300_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x56468c372740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x56468c372300_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x56468c372300_0, 0;
T_141.2 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x56468c36b7a0;
T_142 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c36bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56468c36be00_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x56468c36bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %load/vec4 v0x56468c36bc50_0;
    %assign/vec4 v0x56468c36be00_0, 0;
T_142.2 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x56468c36af50;
T_143 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c36b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x56468c36b530_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0x56468c36b460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.2, 8;
    %load/vec4 v0x56468c36b380_0;
    %assign/vec4 v0x56468c36b530_0, 0;
T_143.2 ;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_0x56468c35f960;
T_144 ;
    %end;
    .thread T_144;
    .scope S_0x56468c35f960;
T_145 ;
Ewait_74 .event/or E_0x56468c360270, E_0x0;
    %wait Ewait_74;
    %fork t_57, S_0x56468c36d790;
    %jmp t_56;
    .scope S_0x56468c36d790;
t_57 ;
    %load/vec4 v0x56468c375e80_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_145.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_145.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_145.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_145.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c375f40_0, 0, 32;
    %jmp T_145.5;
T_145.0 ;
    %load/vec4 v0x56468c376650_0;
    %store/vec4 v0x56468c375f40_0, 0, 32;
    %jmp T_145.5;
T_145.1 ;
    %load/vec4 v0x56468c3771d0_0;
    %store/vec4 v0x56468c375f40_0, 0, 32;
    %jmp T_145.5;
T_145.2 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56468c375fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c375f40_0, 0, 32;
    %jmp T_145.5;
T_145.3 ;
    %load/vec4 v0x56468c3763a0_0;
    %store/vec4 v0x56468c375f40_0, 0, 32;
    %jmp T_145.5;
T_145.5 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c35f960;
t_56 %join;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x56468c35f960;
T_146 ;
Ewait_75 .event/or E_0x56468c360210, E_0x0;
    %wait Ewait_75;
    %load/vec4 v0x56468c375e80_0;
    %parti/s 4, 2, 3;
    %store/vec4 v0x56468c376f60_0, 0, 4;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x56468c35f960;
T_147 ;
Ewait_76 .event/or E_0x56468c360190, E_0x0;
    %wait Ewait_76;
    %fork t_59, S_0x56468c375740;
    %jmp t_58;
    .scope S_0x56468c375740;
t_59 ;
    %load/vec4 v0x56468c376f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_147.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_147.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_147.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_147.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_147.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c3771d0_0, 0, 32;
    %jmp T_147.6;
T_147.0 ;
    %load/vec4 v0x56468c377020_0;
    %store/vec4 v0x56468c3771d0_0, 0, 32;
    %jmp T_147.6;
T_147.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56468c376da0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c3771d0_0, 0, 32;
    %jmp T_147.6;
T_147.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x56468c3765b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56468c3771d0_0, 0, 32;
    %jmp T_147.6;
T_147.3 ;
    %load/vec4 v0x56468c377cb0_0;
    %store/vec4 v0x56468c3771d0_0, 0, 32;
    %jmp T_147.6;
T_147.4 ;
    %load/vec4 v0x56468c377bd0_0;
    %store/vec4 v0x56468c3771d0_0, 0, 32;
    %jmp T_147.6;
T_147.6 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56468c35f960;
t_58 %join;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x56468c35f960;
T_148 ;
Ewait_77 .event/or E_0x56468c360100, E_0x0;
    %wait Ewait_77;
    %fork t_61, S_0x56468c375560;
    %jmp t_60;
    .scope S_0x56468c375560;
t_61 ;
    %load/vec4 v0x56468c377020_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x56468c376990_0, 0, 4;
    %load/vec4 v0x56468c377020_0;
    %parti/s 4, 24, 6;
    %store/vec4 v0x56468c376a60_0, 0, 4;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x56468c377020_0;
    %parti/s 8, 16, 6;
    %pad/u 9;
    %sub;
    %store/vec4 v0x56468c376b30_0, 0, 9;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x56468c377020_0;
    %parti/s 8, 8, 5;
    %pad/u 9;
    %sub;
    %store/vec4 v0x56468c3768c0_0, 0, 9;
    %pushi/vec4 511, 0, 9;
    %load/vec4 v0x56468c377020_0;
    %parti/s 8, 0, 2;
    %pad/u 9;
    %sub;
    %store/vec4 v0x56468c3767f0_0, 0, 9;
    %end;
    .scope S_0x56468c35f960;
t_60 %join;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x56468c35f960;
T_149 ;
    %wait E_0x56468c32ac70;
    %load/vec4 v0x56468c377860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c377cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56468c377bd0_0, 0;
    %jmp T_149.1;
T_149.0 ;
    %load/vec4 v0x56468c377bd0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56468c377bd0_0, 0;
    %load/vec4 v0x56468c377bd0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_149.2, 8;
    %load/vec4 v0x56468c377cb0_0;
    %addi 1, 0, 32;
    %jmp/1 T_149.3, 8;
T_149.2 ; End of true expr.
    %load/vec4 v0x56468c377cb0_0;
    %jmp/0 T_149.3, 8;
 ; End of false expr.
    %blend;
T_149.3;
    %assign/vec4 v0x56468c377cb0_0, 0;
T_149.1 ;
    %jmp T_149;
    .thread T_149;
    .scope S_0x56468c333e80;
T_150 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c379140_0, 0, 1;
    %end;
    .thread T_150, $init;
    .scope S_0x56468c333e80;
T_151 ;
    %vpi_call/w 6 37 "$dumpfile", "rv32i_system.fst" {0 0 0};
    %vpi_call/w 6 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56468c2b0ac0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c379ce0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56468c3792f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56468c379a80_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_151.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_151.1, 5;
    %jmp/1 T_151.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56468c33f000;
    %jmp T_151.0;
T_151.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56468c3792f0_0, 0, 2;
    %pushi/vec4 10000, 0, 32;
T_151.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_151.3, 5;
    %jmp/1 T_151.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56468c33d420;
    %jmp T_151.2;
T_151.3 ;
    %pop/vec4 1;
    %wait E_0x56468c33f000;
    %vpi_call/w 6 48 "$display", "Ran %d cycles, finishing.", 32'sb00000000000000000010011100010000 {0 0 0};
    %pushi/str "mmu";
    %store/str v0x56468c375480_0;
    %fork TD_test_rv32i_system.UUT.MMU.dump_memory, S_0x56468c3750e0;
    %join;
    %fork TD_test_rv32i_system.UUT.CORE.REGISTER_FILE.print_state, S_0x56468c346770;
    %join;
    %vpi_call/w 6 54 "$finish" {0 0 0};
    %end;
    .thread T_151;
    .scope S_0x56468c333e80;
T_152 ;
    %delay 5000, 0;
    %load/vec4 v0x56468c379ce0_0;
    %inv;
    %store/vec4 v0x56468c379ce0_0, 0, 1;
    %jmp T_152;
    .thread T_152;
    .scope S_0x56468c333e80;
T_153 ;
    %wait E_0x56468c33d420;
    %load/vec4 v0x56468c35f440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %load/vec4 v0x56468c35f680_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_153.2, 4;
    %ix/load 4, 11, 0;
    %load/vec4 v0x56468c2ceee0_0;
    %store/qb/v v0x56468c379080_0, 4, 32;
    %vpi_func 6 67 "$size" 32, v0x56468c379080_0 {0 0 0};
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_153.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56468c379140_0, 0, 1;
    %fork t_63, S_0x56468c27a900;
    %jmp t_62;
    .scope S_0x56468c27a900;
t_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56468c302140_0, 0, 32;
T_153.6 ;
    %load/vec4 v0x56468c302140_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_153.7, 5;
    %load/vec4 v0x56468c379140_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %load/dar/vec4 v0x56468c379080_0;
    %ix/getv/s 3, v0x56468c302140_0;
    %load/dar/vec4 v0x56468c379080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x56468c379140_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56468c302140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x56468c302140_0, 0, 32;
    %jmp T_153.6;
T_153.7 ;
    %end;
    .scope S_0x56468c333e80;
t_62 %join;
    %load/vec4 v0x56468c379140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.8, 8;
    %vpi_call/w 6 73 "$display", "!!! Infinite loop detected (over %3d iterations) - ending sim !!!", P_0x56468c19b3f0 {0 0 0};
    %pushi/str "mmu";
    %store/str v0x56468c375480_0;
    %fork TD_test_rv32i_system.UUT.MMU.dump_memory, S_0x56468c3750e0;
    %join;
    %fork TD_test_rv32i_system.UUT.CORE.REGISTER_FILE.print_state, S_0x56468c346770;
    %join;
    %vpi_call/w 6 76 "$finish" {0 0 0};
T_153.8 ;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %delete/elem v0x56468c379080_0;
T_153.4 ;
T_153.2 ;
T_153.0 ;
    %jmp T_153;
    .thread T_153;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "-";
    "./hdl/alu_types.sv";
    "./hdl/memmap.sv";
    "hdl/rv32i_defines.sv";
    "tests/test_rv32i_system.sv";
    "hdl/rv32i_system.sv";
    "hdl/rv32i_multicycle_core.sv";
    "hdl/alu_behavioural.sv";
    "hdl/register.sv";
    "hdl/register_file.sv";
    "hdl/decoder_5_to_32.sv";
    "hdl/decoder_4_to_16.sv";
    "hdl/decoder_3_to_8.sv";
    "hdl/decoder_2_to_4.sv";
    "hdl/decoder_1_to_2.sv";
    "hdl/mmu.sv";
    "hdl/distributed_ram.sv";
    "hdl/ili9341_display_peripheral.sv";
    "hdl/block_rom.sv";
    "hdl/spi_controller.sv";
    "hdl/pulse_generator.sv";
    "hdl/pwm.sv";
    "./hdl/dual_port_ram.sv";
