

================================================================
== Vivado HLS Report for 'fc_layer3'
================================================================
* Date:           Thu Jun 14 14:00:25 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     10.01|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  863|  863|  863|  863|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- fc_layer3_label10  |  840|  840|        10|         10|         10|    84|    yes   |
        |- fc_layer3_label14  |   20|   20|         2|          -|          -|    10|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 10, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	12  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	2  / true
12 --> 
	13  / true
13 --> 
	14  / (!exitcond)
14 --> 
	13  / true

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str175, i32 0, i32 0, [1 x i8]* @p_str176, [1 x i8]* @p_str177, [1 x i8]* @p_str178, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str179, [1 x i8]* @p_str180)"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_507 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str188, i32 0, i32 0, [1 x i8]* @p_str189, [1 x i8]* @p_str190, [1 x i8]* @p_str191, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str192, [1 x i8]* @p_str193)"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_V = alloca [10 x i16], align 2" [nnet_stream/solution1/nnet.cpp:284]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [10 x i16]* %output_V, i64 0, i64 0" [nnet_stream/solution1/nnet.cpp:284]
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "store i16 0, i16* %output_V_addr, align 16" [nnet_stream/solution1/nnet.cpp:284]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%output_V_addr_2 = getelementptr [10 x i16]* %output_V, i64 0, i64 1" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%output_V_addr_3 = getelementptr [10 x i16]* %output_V, i64 0, i64 2" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_V_addr_4 = getelementptr [10 x i16]* %output_V, i64 0, i64 3" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_V_addr_5 = getelementptr [10 x i16]* %output_V, i64 0, i64 4" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%output_V_addr_6 = getelementptr [10 x i16]* %output_V, i64 0, i64 5" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%output_V_addr_7 = getelementptr [10 x i16]* %output_V, i64 0, i64 6" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%output_V_addr_8 = getelementptr [10 x i16]* %output_V, i64 0, i64 7" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_V_addr_9 = getelementptr [10 x i16]* %output_V, i64 0, i64 8" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_V_addr_10 = getelementptr [10 x i16]* %output_V, i64 0, i64 9" [nnet_stream/solution1/nnet.cpp:290]
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:285]

 <State 2> : 3.25ns
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i7 [ %j_1, %0 ], [ 0, %.preheader64.preheader ]"
ST_2 : Operation 31 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %j, -44" [nnet_stream/solution1/nnet.cpp:285]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j, 1" [nnet_stream/solution1/nnet.cpp:285]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %0" [nnet_stream/solution1/nnet.cpp:285]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = zext i7 %j to i64" [nnet_stream/solution1/nnet.cpp:290]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_s = getelementptr [84 x i12]* @fc_layer3_weights_V_10, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_2 = getelementptr [84 x i12]* @fc_layer3_weights_V_1, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%output_V_load_1 = load i16* %output_V_addr_2, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 3> : 10.01ns
ST_3 : Operation 41 [1/1] (3.63ns)   --->   "%tmp_V_712 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_V_V)" [nnet_stream/solution1/nnet.cpp:287]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i16 %tmp_V_712 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_1 = load i12* %fc_layer3_weights_V_s, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = sext i12 %fc_layer3_weights_V_1 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%output_V_load = load i16* %output_V_addr, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 47 [1/1] (3.36ns)   --->   "%tmp_313_cast = mul i28 %tmp_2, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (3.02ns)   --->   "%p_Val2_5 = add i28 %tmp_3, %tmp_313_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_3 = load i12* %fc_layer3_weights_V_2, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = sext i12 %fc_layer3_weights_V_3 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%output_V_load_1 = load i16* %output_V_addr_2, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_30_1 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_1, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 54 [1/1] (3.36ns)   --->   "%tmp_313_1_cast = mul i28 %tmp_6, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (3.02ns)   --->   "%p_Val2_5_1 = add i28 %tmp_30_1, %tmp_313_1_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_33_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_1, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_4 = getelementptr [84 x i12]* @fc_layer3_weights_V_2, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%output_V_load_2 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_6 = getelementptr [84 x i11]* @fc_layer3_weights_V_3, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_3 : Operation 61 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i11* %fc_layer3_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_3 : Operation 62 [2/2] (2.32ns)   --->   "%output_V_load_3 = load i16* %output_V_addr_4, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 4> : 9.63ns
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%OP2_V_cast_cast = sext i16 %tmp_V_712 to i27" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 64 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_5 = load i12* %fc_layer3_weights_V_4, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = sext i12 %fc_layer3_weights_V_5 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 66 [1/2] (2.32ns)   --->   "%output_V_load_2 = load i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_30_2 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_2, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 68 [1/1] (3.36ns)   --->   "%tmp_313_2_cast = mul i28 %tmp_7, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (3.02ns)   --->   "%p_Val2_5_2 = add i28 %tmp_30_2, %tmp_313_2_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_33_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_2, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 71 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_7 = load i11* %fc_layer3_weights_V_6, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%OP1_V_3_cast_cast = sext i11 %fc_layer3_weights_V_7 to i27" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 73 [1/1] (3.36ns)   --->   "%p_Val2_4_3 = mul i27 %OP1_V_3_cast_cast, %OP2_V_cast_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_Val2_4_3_cast = sext i27 %p_Val2_4_3 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 75 [1/2] (2.32ns)   --->   "%output_V_load_3 = load i16* %output_V_addr_4, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_30_3 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_3, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 77 [1/1] (3.02ns)   --->   "%p_Val2_5_3 = add i28 %tmp_30_3, %p_Val2_4_3_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_33_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_3, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_8 = getelementptr [84 x i12]* @fc_layer3_weights_V_4, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 80 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_9 = load i12* %fc_layer3_weights_V_8, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_4 : Operation 81 [2/2] (2.32ns)   --->   "%output_V_load_4 = load i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_10 = getelementptr [84 x i12]* @fc_layer3_weights_V_5, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 83 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_11 = load i12* %fc_layer3_weights_V_10, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_4 : Operation 84 [2/2] (2.32ns)   --->   "%output_V_load_5 = load i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_12 = getelementptr [84 x i12]* @fc_layer3_weights_V_6, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 86 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_13 = load i12* %fc_layer3_weights_V_12, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_14 = getelementptr [84 x i12]* @fc_layer3_weights_V_7, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 88 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_15 = load i12* %fc_layer3_weights_V_14, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_16 = getelementptr [84 x i12]* @fc_layer3_weights_V_8, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 90 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_17 = load i12* %fc_layer3_weights_V_16, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%fc_layer3_weights_V_18 = getelementptr [84 x i11]* @fc_layer3_weights_V_9, i64 0, i64 %tmp" [nnet_stream/solution1/nnet.cpp:290]
ST_4 : Operation 92 [2/2] (3.25ns)   --->   "%fc_layer3_weights_V_19 = load i11* %fc_layer3_weights_V_18, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>

 <State 5> : 9.63ns
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_9 = load i12* %fc_layer3_weights_V_8, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_8 = sext i12 %fc_layer3_weights_V_9 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_5 : Operation 95 [1/2] (2.32ns)   --->   "%output_V_load_4 = load i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_30_4 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_4, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_5 : Operation 97 [1/1] (3.36ns)   --->   "%tmp_313_4_cast = mul i28 %tmp_8, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (3.02ns)   --->   "%p_Val2_5_4 = add i28 %tmp_30_4, %tmp_313_4_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33_4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_4, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_11 = load i12* %fc_layer3_weights_V_10, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_9 = sext i12 %fc_layer3_weights_V_11 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_5 : Operation 102 [1/2] (2.32ns)   --->   "%output_V_load_5 = load i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_30_5 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_5, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_5 : Operation 104 [1/1] (3.36ns)   --->   "%tmp_313_5_cast = mul i28 %tmp_9, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 105 [1/1] (3.02ns)   --->   "%p_Val2_5_5 = add i28 %tmp_30_5, %tmp_313_5_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_33_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_5, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_5 : Operation 107 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_13 = load i12* %fc_layer3_weights_V_12, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_5 : Operation 108 [2/2] (2.32ns)   --->   "%output_V_load_6 = load i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 109 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_15 = load i12* %fc_layer3_weights_V_14, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_5 : Operation 110 [2/2] (2.32ns)   --->   "%output_V_load_7 = load i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_5 : Operation 111 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_17 = load i12* %fc_layer3_weights_V_16, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>
ST_5 : Operation 112 [1/2] (3.25ns)   --->   "%fc_layer3_weights_V_19 = load i11* %fc_layer3_weights_V_18, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 84> <ROM>

 <State 6> : 6.38ns
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_4 = sext i12 %fc_layer3_weights_V_13 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_6 : Operation 114 [1/2] (2.32ns)   --->   "%output_V_load_6 = load i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_30_6 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_6, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_6 : Operation 116 [1/1] (3.36ns)   --->   "%tmp_313_6_cast = mul i28 %tmp_4, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 117 [1/1] (3.02ns)   --->   "%p_Val2_5_6 = add i28 %tmp_30_6, %tmp_313_6_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_33_6 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_6, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_10 = sext i12 %fc_layer3_weights_V_15 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_6 : Operation 120 [1/2] (2.32ns)   --->   "%output_V_load_7 = load i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_30_7 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_7, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_6 : Operation 122 [1/1] (3.36ns)   --->   "%tmp_313_7_cast = mul i28 %tmp_10, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 123 [1/1] (3.02ns)   --->   "%p_Val2_5_7 = add i28 %tmp_30_7, %tmp_313_7_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_33_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_7, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_6 : Operation 125 [2/2] (2.32ns)   --->   "%output_V_load_8 = load i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_6 : Operation 126 [2/2] (2.32ns)   --->   "%output_V_load_9 = load i16* %output_V_addr_10, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 7> : 6.38ns
ST_7 : Operation 127 [1/1] (2.32ns)   --->   "store i16 %tmp_5, i16* %output_V_addr, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 128 [1/1] (2.32ns)   --->   "store i16 %tmp_33_1, i16* %output_V_addr_2, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_11 = sext i12 %fc_layer3_weights_V_17 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_7 : Operation 130 [1/2] (2.32ns)   --->   "%output_V_load_8 = load i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_30_8 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_8, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_7 : Operation 132 [1/1] (3.36ns)   --->   "%tmp_313_8_cast = mul i28 %tmp_11, %OP2_V_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 133 [1/1] (3.02ns)   --->   "%p_Val2_5_8 = add i28 %tmp_30_8, %tmp_313_8_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_33_8 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_8, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%OP1_V_9_cast_cast = sext i11 %fc_layer3_weights_V_19 to i27" [nnet_stream/solution1/nnet.cpp:290]
ST_7 : Operation 136 [1/1] (3.36ns)   --->   "%p_Val2_4_9 = mul i27 %OP1_V_9_cast_cast, %OP2_V_cast_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%p_Val2_4_9_cast = sext i27 %p_Val2_4_9 to i28" [nnet_stream/solution1/nnet.cpp:290]
ST_7 : Operation 138 [1/2] (2.32ns)   --->   "%output_V_load_9 = load i16* %output_V_addr_10, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_30_9 = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %output_V_load_9, i12 0)" [nnet_stream/solution1/nnet.cpp:290]
ST_7 : Operation 140 [1/1] (3.02ns)   --->   "%p_Val2_5_9 = add i28 %tmp_30_9, %p_Val2_4_9_cast" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_33_9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %p_Val2_5_9, i32 12, i32 27)" [nnet_stream/solution1/nnet.cpp:290]

 <State 8> : 2.32ns
ST_8 : Operation 142 [1/1] (2.32ns)   --->   "store i16 %tmp_33_2, i16* %output_V_addr_3, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_8 : Operation 143 [1/1] (2.32ns)   --->   "store i16 %tmp_33_3, i16* %output_V_addr_4, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 9> : 2.32ns
ST_9 : Operation 144 [1/1] (2.32ns)   --->   "store i16 %tmp_33_4, i16* %output_V_addr_5, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_9 : Operation 145 [1/1] (2.32ns)   --->   "store i16 %tmp_33_5, i16* %output_V_addr_6, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 10> : 2.32ns
ST_10 : Operation 146 [1/1] (2.32ns)   --->   "store i16 %tmp_33_6, i16* %output_V_addr_7, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_10 : Operation 147 [1/1] (2.32ns)   --->   "store i16 %tmp_33_7, i16* %output_V_addr_8, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>

 <State 11> : 2.32ns
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str51) nounwind" [nnet_stream/solution1/nnet.cpp:286]
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str51)" [nnet_stream/solution1/nnet.cpp:286]
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 10, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [nnet_stream/solution1/nnet.cpp:287]
ST_11 : Operation 152 [1/1] (2.32ns)   --->   "store i16 %tmp_33_8, i16* %output_V_addr_9, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_11 : Operation 153 [1/1] (2.32ns)   --->   "store i16 %tmp_33_9, i16* %output_V_addr_10, align 2" [nnet_stream/solution1/nnet.cpp:290]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%empty_509 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str51, i32 %tmp_1)" [nnet_stream/solution1/nnet.cpp:292]
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "br label %.preheader64" [nnet_stream/solution1/nnet.cpp:285]

 <State 12> : 1.77ns
ST_12 : Operation 156 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:293]

 <State 13> : 2.32ns
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%i1 = phi i4 [ %i, %1 ], [ 0, %.preheader.preheader ]"
ST_13 : Operation 158 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %i1, -6" [nnet_stream/solution1/nnet.cpp:293]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"
ST_13 : Operation 160 [1/1] (1.73ns)   --->   "%i = add i4 %i1, 1" [nnet_stream/solution1/nnet.cpp:293]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [nnet_stream/solution1/nnet.cpp:293]
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %i1 to i64" [nnet_stream/solution1/nnet.cpp:294]
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%output_V_addr_1 = getelementptr [10 x i16]* %output_V, i64 0, i64 %tmp_s" [nnet_stream/solution1/nnet.cpp:294]
ST_13 : Operation 164 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [nnet_stream/solution1/nnet.cpp:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "ret void" [nnet_stream/solution1/nnet.cpp:296]

 <State 14> : 9.75ns
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str53) nounwind" [nnet_stream/solution1/nnet.cpp:294]
ST_14 : Operation 167 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %output_V_addr_1, align 2" [nnet_stream/solution1/nnet.cpp:294]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i16 %p_Val2_s to i15" [nnet_stream/solution1/nnet.cpp:294]
ST_14 : Operation 169 [1/1] (2.42ns)   --->   "%tmp_i = icmp sgt i16 %p_Val2_s, 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:294]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [1/1] (1.37ns)   --->   "%tmp_V = select i1 %tmp_i, i15 %tmp_12, i15 0" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:294]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_V_1 = zext i15 %tmp_V to i16" [/home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:294]
ST_14 : Operation 172 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_V_V, i16 %tmp_V_1)" [nnet_stream/solution1/nnet.cpp:294]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet_stream/solution1/nnet.cpp:293]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 13ns, clock uncertainty: 1.62ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'alloca' operation ('output.V', nnet_stream/solution1/nnet.cpp:284) [15]  (0 ns)
	'getelementptr' operation ('output_V_addr', nnet_stream/solution1/nnet.cpp:284) [16]  (0 ns)
	'store' operation (nnet_stream/solution1/nnet.cpp:284) of constant 0 on array 'output.V', nnet_stream/solution1/nnet.cpp:284 [17]  (2.32 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', nnet_stream/solution1/nnet.cpp:285) [29]  (0 ns)
	'getelementptr' operation ('fc_layer3_weights_V_s', nnet_stream/solution1/nnet.cpp:290) [42]  (0 ns)
	'load' operation ('fc_layer3_weights_V_1', nnet_stream/solution1/nnet.cpp:290) on array 'fc_layer3_weights_V_10' [43]  (3.25 ns)

 <State 3>: 10ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (nnet_stream/solution1/nnet.cpp:287) [38]  (3.63 ns)
	'mul' operation ('tmp_313_cast', nnet_stream/solution1/nnet.cpp:290) [47]  (3.36 ns)
	'add' operation ('p_Val2_5', nnet_stream/solution1/nnet.cpp:290) [48]  (3.02 ns)

 <State 4>: 9.63ns
The critical path consists of the following:
	'load' operation ('fc_layer3_weights_V_5', nnet_stream/solution1/nnet.cpp:290) on array 'fc_layer3_weights_V_2' [61]  (3.25 ns)
	'mul' operation ('tmp_313_2_cast', nnet_stream/solution1/nnet.cpp:290) [65]  (3.36 ns)
	'add' operation ('p_Val2_5_2', nnet_stream/solution1/nnet.cpp:290) [66]  (3.02 ns)

 <State 5>: 9.63ns
The critical path consists of the following:
	'load' operation ('fc_layer3_weights_V_9', nnet_stream/solution1/nnet.cpp:290) on array 'fc_layer3_weights_V_4' [80]  (3.25 ns)
	'mul' operation ('tmp_313_4_cast', nnet_stream/solution1/nnet.cpp:290) [84]  (3.36 ns)
	'add' operation ('p_Val2_5_4', nnet_stream/solution1/nnet.cpp:290) [85]  (3.02 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_313_6_cast', nnet_stream/solution1/nnet.cpp:290) [102]  (3.36 ns)
	'add' operation ('p_Val2_5_6', nnet_stream/solution1/nnet.cpp:290) [103]  (3.02 ns)

 <State 7>: 6.38ns
The critical path consists of the following:
	'mul' operation ('tmp_313_8_cast', nnet_stream/solution1/nnet.cpp:290) [120]  (3.36 ns)
	'add' operation ('p_Val2_5_8', nnet_stream/solution1/nnet.cpp:290) [121]  (3.02 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'store' operation (nnet_stream/solution1/nnet.cpp:290) of variable 'tmp_33_2', nnet_stream/solution1/nnet.cpp:290 on array 'output.V', nnet_stream/solution1/nnet.cpp:284 [68]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'store' operation (nnet_stream/solution1/nnet.cpp:290) of variable 'tmp_33_4', nnet_stream/solution1/nnet.cpp:290 on array 'output.V', nnet_stream/solution1/nnet.cpp:284 [87]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'store' operation (nnet_stream/solution1/nnet.cpp:290) of variable 'tmp_33_6', nnet_stream/solution1/nnet.cpp:290 on array 'output.V', nnet_stream/solution1/nnet.cpp:284 [105]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'store' operation (nnet_stream/solution1/nnet.cpp:290) of variable 'tmp_33_8', nnet_stream/solution1/nnet.cpp:290 on array 'output.V', nnet_stream/solution1/nnet.cpp:284 [123]  (2.32 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', nnet_stream/solution1/nnet.cpp:293) [139]  (1.77 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nnet_stream/solution1/nnet.cpp:293) [139]  (0 ns)
	'getelementptr' operation ('output_V_addr_1', nnet_stream/solution1/nnet.cpp:294) [147]  (0 ns)
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:294) on array 'output.V', nnet_stream/solution1/nnet.cpp:284 [148]  (2.32 ns)

 <State 14>: 9.75ns
The critical path consists of the following:
	'load' operation ('__Val2__', nnet_stream/solution1/nnet.cpp:294) on array 'output.V', nnet_stream/solution1/nnet.cpp:284 [148]  (2.32 ns)
	'icmp' operation ('tmp_i', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:294) [150]  (2.43 ns)
	'select' operation ('tmp.V', /home/sergiu/git/lic/hls/workspace/nnet_stream/headers/activations.h:20->nnet_stream/solution1/nnet.cpp:294) [151]  (1.37 ns)
	fifo write on port 'out_V_V' (nnet_stream/solution1/nnet.cpp:294) [153]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
