#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002356a9a4bd0 .scope module, "SYS_TOP_tb" "SYS_TOP_tb" 2 4;
 .timescale -9 -12;
P_000002356ab65030 .param/l "Address_width" 0 2 8, C4<00000000000000000000000000000100>;
P_000002356ab65068 .param/l "BIT_PERIOD" 0 2 16, +C4<0000000000000000000000000000000000000000000000000010000111100000>;
P_000002356ab650a0 .param/l "Data_width" 0 2 7, C4<00000000000000000000000000001000>;
P_000002356ab650d8 .param/l "Depth" 0 2 10, C4<00000000000000000000000000001000>;
P_000002356ab65110 .param/l "NUM_STAGES" 0 2 9, C4<00000000000000000000000000000010>;
P_000002356ab65148 .param/l "PRESCALE" 0 2 11, +C4<00000000000000000000000000100000>;
P_000002356ab65180 .param/l "REF_CLK" 0 2 14, +C4<00000000000000000000000000010100>;
P_000002356ab651b8 .param/l "UART_CLK" 0 2 15, +C4<00000000000000000000000100001111>;
v000002356abc2f10_0 .var "RST_tb", 0 0;
v000002356abc3c30_0 .var "RX_IN_tb", 0 0;
v000002356abc37d0_0 .var "Ref_clk_tb", 0 0;
v000002356abc2ab0_0 .net "TX_OUT_tb", 0 0, v000002356abbc630_0;  1 drivers
v000002356abc3730_0 .var "UART_clk_tb", 0 0;
v000002356abc2650_0 .net "framing_error_tb", 0 0, L_000002356ab2f7e0;  1 drivers
v000002356abc3870_0 .var/i "i", 31 0;
v000002356abc3af0_0 .var/i "j", 31 0;
v000002356abc2dd0_0 .net "parity_error_tb", 0 0, L_000002356ab2e430;  1 drivers
S_000002356aa211e0 .scope task, "expected_result" "expected_result" 2 156, 2 156 0, S_000002356a9a4bd0;
 .timescale -9 -12;
v000002356ab412d0_0 .var "expected_data", 7 0;
v000002356ab41730_0 .var "received_data", 7 0;
TD_SYS_TOP_tb.expected_result ;
    %fork TD_SYS_TOP_tb.receive_data, S_000002356aa21370;
    %join;
    %load/vec4 v000002356ab40b50_0;
    %store/vec4 v000002356ab41730_0, 0, 8;
    %load/vec4 v000002356abc2dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v000002356abc2650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002356ab41730_0;
    %load/vec4 v000002356ab412d0_0;
    %cmp/e;
    %jmp/0xz  T_0.3, 4;
    %vpi_call 2 163 "$display", "Passed successfully as the expected data is 0x%0h and the received data is 0x%0h", v000002356ab412d0_0, v000002356ab41730_0 {0 0 0};
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 165 "$display", "There is an error as the expected data is 0x%0h and the received data is 0x%0h", v000002356ab412d0_0, v000002356ab41730_0 {0 0 0};
T_0.4 ;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 168 "$display", "There is an error as the expected data is 0x%0h and the received data is 0x%0h", v000002356ab412d0_0, v000002356ab41730_0 {0 0 0};
T_0.1 ;
    %end;
S_000002356aa21370 .scope task, "receive_data" "receive_data" 2 144, 2 144 0, S_000002356a9a4bd0;
 .timescale -9 -12;
v000002356ab40b50_0 .var "data", 7 0;
E_000002356ab4f670 .event negedge, v000002356abbc630_0;
TD_SYS_TOP_tb.receive_data ;
    %wait E_000002356ab4f670;
    %delay 13008000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356abc3af0_0, 0, 32;
T_1.5 ;
    %load/vec4 v000002356abc3af0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_1.6, 5;
    %load/vec4 v000002356abc2ab0_0;
    %ix/getv/s 4, v000002356abc3af0_0;
    %store/vec4 v000002356ab40b50_0, 4, 1;
    %delay 8672000, 0;
    %load/vec4 v000002356abc3af0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356abc3af0_0, 0, 32;
    %jmp T_1.5;
T_1.6 ;
    %end;
S_000002356a9f82f0 .scope task, "reset" "reset" 2 117, 2 117 0, S_000002356a9a4bd0;
 .timescale -9 -12;
TD_SYS_TOP_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abc2f10_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abc2f10_0, 0, 1;
    %delay 200000, 0;
    %end;
S_000002356a9f8480 .scope task, "send_data" "send_data" 2 126, 2 126 0, S_000002356a9a4bd0;
 .timescale -9 -12;
v000002356ab40970_0 .var "data", 7 0;
TD_SYS_TOP_tb.send_data ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abc3c30_0, 0, 1;
    %delay 8672000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356abc3870_0, 0, 32;
T_3.7 ;
    %load/vec4 v000002356abc3870_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_3.8, 5;
    %load/vec4 v000002356ab40970_0;
    %load/vec4 v000002356abc3870_0;
    %part/s 1;
    %store/vec4 v000002356abc3c30_0, 0, 1;
    %delay 8672000, 0;
    %load/vec4 v000002356abc3870_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356abc3870_0, 0, 32;
    %jmp T_3.7;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abc3c30_0, 0, 1;
    %delay 8672000, 0;
    %delay 17344000, 0;
    %end;
S_000002356a9f1a20 .scope module, "system_top" "SYS_TOP" 2 175, 3 61 0, S_000002356a9a4bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Ref_clk";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "UART_clk";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /OUTPUT 1 "TX_OUT";
    .port_info 5 /OUTPUT 1 "parity_error";
    .port_info 6 /OUTPUT 1 "framing_error";
P_000002356a9b4150 .param/l "Address_width" 0 3 62, C4<00000000000000000000000000000100>;
P_000002356a9b4188 .param/l "Data_width" 0 3 62, C4<00000000000000000000000000001000>;
P_000002356a9b41c0 .param/l "Depth" 0 3 62, C4<00000000000000000000000000001000>;
P_000002356a9b41f8 .param/l "NUM_STAGES" 0 3 62, C4<00000000000000000000000000000010>;
L_000002356ab2fe70 .functor NOT 1, v000002356abb11b0_0, C4<0>, C4<0>, C4<0>;
v000002356abc0db0_0 .net "ALU_EN_internal", 0 0, v000002356abb2540_0;  1 drivers
v000002356abc0f90_0 .net "ALU_FUN_internal", 3 0, v000002356abb2900_0;  1 drivers
v000002356abc1170_0 .net "ALU_OUT_internal", 7 0, v000002356ab41d70_0;  1 drivers
v000002356abc21b0_0 .net "ALU_clk_internal", 0 0, L_000002356ab2ea50;  1 drivers
v000002356abc1030_0 .net "Address_internal", 3 0, v000002356abb2400_0;  1 drivers
v000002356abc1850_0 .net "CLK_EN_internal", 0 0, v000002356abb3b20_0;  1 drivers
v000002356abc10d0_0 .net "OUT_VALID_internal", 0 0, v000002356ab07c70_0;  1 drivers
v000002356abc1fd0_0 .net "REG0_internal", 7 0, L_000002356ab2ff50;  1 drivers
v000002356abc13f0_0 .net "REG1_internal", 7 0, L_000002356ab2ffc0;  1 drivers
v000002356abb3260_2 .array/port v000002356abb3260, 2;
v000002356abc18f0_0 .net "REG2_internal", 7 0, v000002356abb3260_2;  1 drivers
v000002356abb3260_3 .array/port v000002356abb3260, 3;
v000002356abc0ef0_0 .net "REG3_internal", 7 0, v000002356abb3260_3;  1 drivers
v000002356abc1ad0_0 .net "RST", 0 0, v000002356abc2f10_0;  1 drivers
v000002356abc17b0_0 .net "RX_IN", 0 0, v000002356abc3c30_0;  1 drivers
v000002356abc1a30_0 .net "RX_P_DATA_internal", 7 0, v000002356abb86b0_0;  1 drivers
v000002356abc1f30_0 .net "RX_clock_div_ratio_internal", 2 0, v000002356abb4200_0;  1 drivers
v000002356abc1490_0 .net "RX_d_valid_SYNC_internal", 0 0, v000002356ab29590_0;  1 drivers
v000002356abc0e50_0 .net "RX_data_valid_internal", 0 0, v000002356abb9510_0;  1 drivers
v000002356abc2070_0 .net "RX_p_data_SYNC_internal", 7 0, v000002356ab291d0_0;  1 drivers
v000002356abc1e90_0 .net "RdData_valid_internal", 0 0, v000002356abb36c0_0;  1 drivers
v000002356abc1210_0 .net "RdEN_internal", 0 0, v000002356abb8750_0;  1 drivers
v000002356abc1b70_0 .net "Rd_data_internal", 7 0, v000002356abb3760_0;  1 drivers
v000002356abc2110_0 .net "Rdata_internal", 7 0, v000002356abb2290_0;  1 drivers
v000002356abc1c10_0 .net "Ref_clk", 0 0, v000002356abc37d0_0;  1 drivers
v000002356abc1cb0_0 .net "Rempty_internal", 0 0, v000002356abb11b0_0;  1 drivers
v000002356abc1990_0 .net "Rinc_internal", 0 0, v000002356abb42a0_0;  1 drivers
v000002356abc1670_0 .net "SYNC_RST_domain_1", 0 0, v000002356abb3da0_0;  1 drivers
v000002356abc12b0_0 .net "SYNC_RST_domain_2", 0 0, v000002356abb3940_0;  1 drivers
v000002356abc1710_0 .net "TX_OUT", 0 0, v000002356abbc630_0;  alias, 1 drivers
v000002356abc1d50_0 .net "TX_d_valid_internal", 0 0, v000002356abb8610_0;  1 drivers
v000002356abc1df0_0 .net "TX_p_data_internal", 7 0, v000002356abba0f0_0;  1 drivers
v000002356abc0c70_0 .net "UART_RX_clk_internal", 0 0, L_000002356abc32d0;  1 drivers
v000002356abc2250_0 .net "UART_TX_clk_internal", 0 0, L_000002356abc4090;  1 drivers
v000002356abc22f0_0 .net "UART_clk", 0 0, v000002356abc3730_0;  1 drivers
v000002356abc2fb0_0 .net "Wfull_internal", 0 0, v000002356abb1750_0;  1 drivers
v000002356abc41d0_0 .net "WrData_internal", 7 0, v000002356abb9c90_0;  1 drivers
v000002356abc3690_0 .net "WrEN_internal", 0 0, v000002356abb9d30_0;  1 drivers
L_000002356abc45a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002356abc35f0_0 .net/2u *"_ivl_0", 4 0, L_000002356abc45a0;  1 drivers
v000002356abc2b50_0 .net "busy_internal", 0 0, v000002356abbdfd0_0;  1 drivers
L_000002356abc4750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002356abc25b0_0 .net "clk_div_en_internal", 0 0, L_000002356abc4750;  1 drivers
v000002356abc34b0_0 .net "framing_error", 0 0, L_000002356ab2f7e0;  alias, 1 drivers
v000002356abc30f0_0 .net "parity_error", 0 0, L_000002356ab2e430;  alias, 1 drivers
L_000002356abc2c90 .concat [ 3 5 0 0], v000002356abb4200_0, L_000002356abc45a0;
L_000002356abc2510 .part v000002356abb3260_2, 2, 6;
L_000002356ac1cff0 .part v000002356abb3260_2, 0, 1;
L_000002356ac1ce10 .part v000002356abb3260_2, 1, 1;
L_000002356ac1d6d0 .part v000002356abb3260_2, 0, 1;
L_000002356ac1da90 .part v000002356abb3260_2, 1, 1;
L_000002356ac1c7d0 .part v000002356abb3260_2, 2, 6;
S_000002356a9f1bb0 .scope module, "ALU1" "ALU" 3 275, 4 9 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 4 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "ALU_EN";
    .port_info 6 /OUTPUT 8 "ALU_OUT";
    .port_info 7 /OUTPUT 1 "OUT_VALID";
P_000002356a9981b0 .param/l "Input_data_width" 0 4 10, C4<00000000000000000000000000001000>;
P_000002356a9981e8 .param/l "Output_data_width" 0 4 10, C4<00000000000000000000000000001000>;
v000002356ab08b70_0 .net "A", 7 0, L_000002356ab2ff50;  alias, 1 drivers
v000002356ab096b0_0 .net "ALU_EN", 0 0, v000002356abb2540_0;  alias, 1 drivers
v000002356ab08670_0 .net "ALU_FUN", 3 0, v000002356abb2900_0;  alias, 1 drivers
v000002356ab09110_0 .net "ALU_OUT", 7 0, v000002356ab41d70_0;  alias, 1 drivers
v000002356ab08c10_0 .net "Arith_Enable_internal", 0 0, v000002356ab40650_0;  1 drivers
v000002356ab08df0_0 .net "Arith_Flag_internal", 0 0, v000002356ab41b90_0;  1 drivers
v000002356ab09930_0 .net/s "Arith_out_internal", 7 0, v000002356ab40f10_0;  1 drivers
v000002356ab08170_0 .net "B", 7 0, L_000002356ab2ffc0;  alias, 1 drivers
v000002356ab08cb0_0 .net "CLK", 0 0, L_000002356ab2ea50;  alias, 1 drivers
v000002356ab08e90_0 .net "CMP_Enable_internal", 0 0, v000002356ab421d0_0;  1 drivers
v000002356ab08f30_0 .net "CMP_Flag_internal", 0 0, v000002356ab414b0_0;  1 drivers
v000002356ab09390_0 .net "CMP_out_internal", 7 0, v000002356ab405b0_0;  1 drivers
v000002356ab09250_0 .net "Logic_Enable_internal", 0 0, v000002356ab415f0_0;  1 drivers
v000002356ab094d0_0 .net "Logic_Flag_internal", 0 0, v000002356ab41690_0;  1 drivers
v000002356ab09750_0 .net "Logic_out_internal", 7 0, v000002356ab41050_0;  1 drivers
v000002356ab29ef0_0 .net "OUT_VALID", 0 0, v000002356ab07c70_0;  alias, 1 drivers
v000002356ab29450_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
v000002356ab2a0d0_0 .net "Shift_Enable_internal", 0 0, v000002356ab40a10_0;  1 drivers
v000002356ab2a2b0_0 .net "Shift_Flag_internal", 0 0, v000002356ab08ad0_0;  1 drivers
v000002356ab28af0_0 .net "Shift_out_internal", 7 0, v000002356ab085d0_0;  1 drivers
L_000002356ac1e8f0 .part v000002356abb2900_0, 2, 2;
L_000002356ac1db30 .part v000002356abb2900_0, 0, 2;
L_000002356ac1c870 .part v000002356abb2900_0, 0, 2;
L_000002356ac1cc30 .part v000002356abb2900_0, 0, 2;
L_000002356ac1ccd0 .part v000002356abb2900_0, 0, 2;
L_000002356ac1dc70 .part v000002356abb2900_0, 2, 2;
L_000002356ac1e710 .part v000002356abb2900_0, 2, 2;
S_000002356aa18330 .scope module, "ALU_OUT_MUX" "ALU_MUX" 4 108, 5 1 0, S_000002356a9f1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "In0";
    .port_info 1 /INPUT 8 "In1";
    .port_info 2 /INPUT 8 "In2";
    .port_info 3 /INPUT 8 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "Out";
P_000002356ab501b0 .param/l "Output_data_width" 0 5 2, C4<00000000000000000000000000001000>;
v000002356ab417d0_0 .net "In0", 7 0, v000002356ab40f10_0;  alias, 1 drivers
v000002356ab41230_0 .net "In1", 7 0, v000002356ab41050_0;  alias, 1 drivers
v000002356ab41370_0 .net "In2", 7 0, v000002356ab405b0_0;  alias, 1 drivers
v000002356ab41910_0 .net "In3", 7 0, v000002356ab085d0_0;  alias, 1 drivers
v000002356ab41d70_0 .var "Out", 7 0;
v000002356ab41e10_0 .net "Sel", 1 0, L_000002356ac1dc70;  1 drivers
E_000002356ab50330/0 .event anyedge, v000002356ab41e10_0, v000002356ab417d0_0, v000002356ab41230_0, v000002356ab41370_0;
E_000002356ab50330/1 .event anyedge, v000002356ab41910_0;
E_000002356ab50330 .event/or E_000002356ab50330/0, E_000002356ab50330/1;
S_000002356aa184c0 .scope module, "ARU1" "ARITHMATIC_UNIT" 4 56, 6 1 0, S_000002356a9f1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Arith_Enable";
    .port_info 6 /OUTPUT 8 "Arith_OUT";
    .port_info 7 /OUTPUT 1 "Arith_Flag";
P_000002356aa18650 .param/l "ADD" 1 6 19, C4<00>;
P_000002356aa18688 .param/l "DIV" 1 6 22, C4<11>;
P_000002356aa186c0 .param/l "Input_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_000002356aa186f8 .param/l "MUL" 1 6 21, C4<10>;
P_000002356aa18730 .param/l "Output_data_width" 0 6 2, C4<00000000000000000000000000001000>;
P_000002356aa18768 .param/l "SUB" 1 6 20, C4<01>;
v000002356ab41c30_0 .net "A", 7 0, L_000002356ab2ff50;  alias, 1 drivers
v000002356ab419b0_0 .net "ALU_FUN", 1 0, L_000002356ac1db30;  1 drivers
v000002356ab40470_0 .net "Arith_Enable", 0 0, v000002356ab40650_0;  alias, 1 drivers
v000002356ab41b90_0 .var "Arith_Flag", 0 0;
v000002356ab40f10_0 .var "Arith_OUT", 7 0;
v000002356ab40c90_0 .net "B", 7 0, L_000002356ab2ffc0;  alias, 1 drivers
v000002356ab40d30_0 .net "CLK", 0 0, L_000002356ab2ea50;  alias, 1 drivers
v000002356ab42270_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
E_000002356ab4fa30/0 .event negedge, v000002356ab42270_0;
E_000002356ab4fa30/1 .event posedge, v000002356ab40d30_0;
E_000002356ab4fa30 .event/or E_000002356ab4fa30/0, E_000002356ab4fa30/1;
S_000002356aa0fe90 .scope module, "CMPU1" "CMP_UNIT" 4 82, 7 1 0, S_000002356a9f1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "CMP_Enable";
    .port_info 6 /OUTPUT 8 "CMP_OUT";
    .port_info 7 /OUTPUT 1 "CMP_Flag";
P_000002356a9f1d40 .param/l "CMPEQ" 1 7 19, C4<01>;
P_000002356a9f1d78 .param/l "CMPG" 1 7 20, C4<10>;
P_000002356a9f1db0 .param/l "CMPL" 1 7 21, C4<11>;
P_000002356a9f1de8 .param/l "Input_data_width" 0 7 1, C4<00000000000000000000000000001000>;
P_000002356a9f1e20 .param/l "NOP" 1 7 18, C4<00>;
P_000002356a9f1e58 .param/l "Output_data_width" 0 7 1, C4<00000000000000000000000000001000>;
v000002356ab42090_0 .net "A", 7 0, L_000002356ab2ff50;  alias, 1 drivers
v000002356ab41870_0 .net "ALU_FUN", 1 0, L_000002356ac1cc30;  1 drivers
v000002356ab41f50_0 .net "B", 7 0, L_000002356ab2ffc0;  alias, 1 drivers
v000002356ab42310_0 .net "CLK", 0 0, L_000002356ab2ea50;  alias, 1 drivers
v000002356ab41ff0_0 .net "CMP_Enable", 0 0, v000002356ab421d0_0;  alias, 1 drivers
v000002356ab414b0_0 .var "CMP_Flag", 0 0;
v000002356ab405b0_0 .var "CMP_OUT", 7 0;
v000002356ab41550_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
S_000002356aa10020 .scope module, "D1" "Decoder" 4 45, 8 1 0, S_000002356a9f1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALU_FUN";
    .port_info 1 /INPUT 1 "ALU_EN";
    .port_info 2 /OUTPUT 1 "Arith_Enable";
    .port_info 3 /OUTPUT 1 "Logic_Enable";
    .port_info 4 /OUTPUT 1 "CMP_Enable";
    .port_info 5 /OUTPUT 1 "Shift_Enable";
P_000002356aaf7490 .param/l "Arith" 1 8 16, C4<00>;
P_000002356aaf74c8 .param/l "CMP" 1 8 18, C4<10>;
P_000002356aaf7500 .param/l "Logic" 1 8 17, C4<01>;
P_000002356aaf7538 .param/l "Shift" 1 8 19, C4<11>;
v000002356ab40510_0 .net "ALU_EN", 0 0, v000002356abb2540_0;  alias, 1 drivers
v000002356ab42130_0 .net "ALU_FUN", 1 0, L_000002356ac1e8f0;  1 drivers
v000002356ab40650_0 .var "Arith_Enable", 0 0;
v000002356ab421d0_0 .var "CMP_Enable", 0 0;
v000002356ab415f0_0 .var "Logic_Enable", 0 0;
v000002356ab40a10_0 .var "Shift_Enable", 0 0;
E_000002356ab4f7b0 .event anyedge, v000002356ab40510_0, v000002356ab42130_0;
S_000002356a9e1210 .scope module, "LU1" "LOGIC_UNIT" 4 69, 9 1 0, S_000002356a9f1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Logic_Enable";
    .port_info 6 /OUTPUT 8 "Logic_OUT";
    .port_info 7 /OUTPUT 1 "Logic_Flag";
P_000002356aa101b0 .param/l "AND" 1 9 18, C4<00>;
P_000002356aa101e8 .param/l "Input_data_width" 0 9 1, C4<00000000000000000000000000001000>;
P_000002356aa10220 .param/l "NAND" 1 9 20, C4<10>;
P_000002356aa10258 .param/l "NOR" 1 9 21, C4<11>;
P_000002356aa10290 .param/l "OR" 1 9 19, C4<01>;
P_000002356aa102c8 .param/l "Output_data_width" 0 9 1, C4<00000000000000000000000000001000>;
v000002356ab406f0_0 .net "A", 7 0, L_000002356ab2ff50;  alias, 1 drivers
v000002356ab41a50_0 .net "ALU_FUN", 1 0, L_000002356ac1c870;  1 drivers
v000002356ab40790_0 .net "B", 7 0, L_000002356ab2ffc0;  alias, 1 drivers
v000002356ab41af0_0 .net "CLK", 0 0, L_000002356ab2ea50;  alias, 1 drivers
v000002356ab40830_0 .net "Logic_Enable", 0 0, v000002356ab415f0_0;  alias, 1 drivers
v000002356ab41690_0 .var "Logic_Flag", 0 0;
v000002356ab41050_0 .var "Logic_OUT", 7 0;
v000002356ab40ab0_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
S_000002356a9e13a0 .scope module, "OUT_VALID_MUX" "ALU_MUX" 4 119, 5 1 0, S_000002356a9f1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "In0";
    .port_info 1 /INPUT 1 "In1";
    .port_info 2 /INPUT 1 "In2";
    .port_info 3 /INPUT 1 "In3";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 1 "Out";
P_000002356ab4f570 .param/l "Output_data_width" 0 5 2, +C4<00000000000000000000000000000001>;
v000002356ab40dd0_0 .net "In0", 0 0, v000002356ab41b90_0;  alias, 1 drivers
v000002356ab40bf0_0 .net "In1", 0 0, v000002356ab41690_0;  alias, 1 drivers
v000002356ab40e70_0 .net "In2", 0 0, v000002356ab414b0_0;  alias, 1 drivers
v000002356ab08490_0 .net "In3", 0 0, v000002356ab08ad0_0;  alias, 1 drivers
v000002356ab07c70_0 .var "Out", 0 0;
v000002356ab097f0_0 .net "Sel", 1 0, L_000002356ac1e710;  1 drivers
E_000002356ab4fa70/0 .event anyedge, v000002356ab097f0_0, v000002356ab41b90_0, v000002356ab41690_0, v000002356ab414b0_0;
E_000002356ab4fa70/1 .event anyedge, v000002356ab08490_0;
E_000002356ab4fa70 .event/or E_000002356ab4fa70/0, E_000002356ab4fa70/1;
S_000002356a9ed510 .scope module, "SHU1" "SHIFT_UNIT" 4 95, 10 1 0, S_000002356a9f1bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 2 "ALU_FUN";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /INPUT 1 "Shift_Enable";
    .port_info 6 /OUTPUT 8 "Shift_OUT";
    .port_info 7 /OUTPUT 1 "Shift_Flag";
P_000002356a9e1530 .param/l "Input_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_000002356a9e1568 .param/l "Output_data_width" 0 10 1, C4<00000000000000000000000000001000>;
P_000002356a9e15a0 .param/l "SHLA" 1 10 19, C4<01>;
P_000002356a9e15d8 .param/l "SHLB" 1 10 21, C4<11>;
P_000002356a9e1610 .param/l "SHRA" 1 10 18, C4<00>;
P_000002356a9e1648 .param/l "SHRB" 1 10 20, C4<10>;
v000002356ab08d50_0 .net "A", 7 0, L_000002356ab2ff50;  alias, 1 drivers
v000002356ab08990_0 .net "ALU_FUN", 1 0, L_000002356ac1ccd0;  1 drivers
v000002356ab09890_0 .net "B", 7 0, L_000002356ab2ffc0;  alias, 1 drivers
v000002356ab08530_0 .net "CLK", 0 0, L_000002356ab2ea50;  alias, 1 drivers
v000002356ab08030_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
v000002356ab08a30_0 .net "Shift_Enable", 0 0, v000002356ab40a10_0;  alias, 1 drivers
v000002356ab08ad0_0 .var "Shift_Flag", 0 0;
v000002356ab085d0_0 .var "Shift_OUT", 7 0;
S_000002356a9ed6a0 .scope module, "Data_syncrhonizer" "DATA_SYNC" 3 188, 11 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "unsync_bus";
    .port_info 1 /INPUT 1 "bus_enable";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 8 "sync_bus";
    .port_info 5 /OUTPUT 1 "enable_pulse";
P_000002356a9982b0 .param/l "BUS_WIDTH" 0 11 2, C4<00000000000000000000000000001000>;
P_000002356a9982e8 .param/l "NUM_STAGES" 0 11 2, C4<00000000000000000000000000000010>;
L_000002356ab2fe00 .functor NOT 1, L_000002356abc4130, C4<0>, C4<0>, C4<0>;
L_000002356ab2f770 .functor AND 1, L_000002356ab2fe00, L_000002356abc4310, C4<1>, C4<1>;
v000002356ab28ff0_0 .net "CLK", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356ab28690_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
v000002356ab294f0_0 .net *"_ivl_1", 0 0, L_000002356abc4130;  1 drivers
v000002356ab2a210_0 .net *"_ivl_2", 0 0, L_000002356ab2fe00;  1 drivers
v000002356ab299f0_0 .net *"_ivl_5", 0 0, L_000002356abc4310;  1 drivers
v000002356ab29130_0 .net "bus_enable", 0 0, v000002356abb9510_0;  alias, 1 drivers
v000002356ab29590_0 .var "enable_pulse", 0 0;
v000002356ab29770_0 .net "mux", 7 0, L_000002356abc2470;  1 drivers
v000002356ab29b30_0 .net "pulse_gen", 0 0, L_000002356ab2f770;  1 drivers
v000002356ab287d0_0 .var "syn_reg", 1 0;
v000002356ab291d0_0 .var "sync_bus", 7 0;
v000002356ab29270_0 .net "unsync_bus", 7 0, v000002356abb86b0_0;  alias, 1 drivers
v000002356ab28410_0 .var "unsync_reg", 7 0;
E_000002356ab4fb70/0 .event negedge, v000002356ab42270_0;
E_000002356ab4fb70/1 .event posedge, v000002356ab28ff0_0;
E_000002356ab4fb70 .event/or E_000002356ab4fb70/0, E_000002356ab4fb70/1;
L_000002356abc4130 .part v000002356ab287d0_0, 1, 1;
L_000002356abc4310 .part v000002356ab287d0_0, 0, 1;
L_000002356abc2470 .functor MUXZ 8, v000002356ab291d0_0, v000002356ab28410_0, L_000002356ab2f770, C4<>;
S_000002356a9ea7e0 .scope module, "FIFO" "ASYNC_FIFO" 3 243, 12 8 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wrst";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 1 "Rinc";
    .port_info 4 /INPUT 1 "Rrst";
    .port_info 5 /INPUT 1 "Rclk";
    .port_info 6 /INPUT 8 "Wrdata";
    .port_info 7 /OUTPUT 1 "Wfull";
    .port_info 8 /OUTPUT 1 "Rempty";
    .port_info 9 /OUTPUT 8 "Rdata";
P_000002356a9ed830 .param/l "Address_width" 0 12 12, C4<00000000000000000000000000000100>;
P_000002356a9ed868 .param/l "Data_width" 0 12 10, C4<00000000000000000000000000001000>;
P_000002356a9ed8a0 .param/l "Depth" 0 12 11, C4<00000000000000000000000000001000>;
P_000002356a9ed8d8 .param/l "NUM_STAGES" 0 12 13, C4<00000000000000000000000000000010>;
v000002356abb1f70_0 .net "R2q_wptr_internal", 4 0, v000002356abb1c50_0;  1 drivers
v000002356abb1890_0 .net "Radder_internal", 2 0, L_000002356ac1d450;  1 drivers
v000002356abb20b0_0 .net "Rclk", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abb0530_0 .net "Rdata", 7 0, v000002356abb2290_0;  alias, 1 drivers
v000002356abb2150_0 .net "Rempty", 0 0, v000002356abb11b0_0;  alias, 1 drivers
v000002356abb05d0_0 .net "Rempty_flag_internal", 0 0, v000002356abb0c10_0;  1 drivers
v000002356abb1430_0 .net "Rinc", 0 0, v000002356abb42a0_0;  alias, 1 drivers
v000002356abb14d0_0 .net "Rptr_internal", 4 0, v000002356abb1110_0;  1 drivers
v000002356abb21f0_0 .net "Rrst", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abb0670_0 .net "Wadder_internal", 2 0, L_000002356ac1e990;  1 drivers
v000002356abb0a30_0 .net "Wclk", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356abb3080_0 .net "Wclken_internal", 0 0, v000002356abb0ad0_0;  1 drivers
v000002356abb3120_0 .net "Wfull", 0 0, v000002356abb1750_0;  alias, 1 drivers
v000002356abb2720_0 .net "Winc", 0 0, v000002356abb8610_0;  alias, 1 drivers
v000002356abb2ea0_0 .net "Wptr_internal", 4 0, v000002356abb17f0_0;  1 drivers
v000002356abb34e0_0 .net "Wq2_rptr_internal", 4 0, v000002356ab28c30_0;  1 drivers
v000002356abb3a80_0 .net "Wrdata", 7 0, v000002356abba0f0_0;  alias, 1 drivers
v000002356abb2ae0_0 .net "Wrst", 0 0, v000002356abb3da0_0;  alias, 1 drivers
S_000002356a9ea970 .scope module, "BIT_W2q_rptr" "BIT_SYNC" 12 99, 13 1 0, S_000002356a9ea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_000002356a998330 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_000002356a998368 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v000002356ab28b90_0 .net "ASYNC", 4 0, v000002356abb1110_0;  alias, 1 drivers
v000002356ab298b0_0 .net "CLK", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356ab28870_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
v000002356ab28c30_0 .var "SYNC", 4 0;
v000002356ab006d0_0 .var/i "i", 31 0;
v000002356ab00770 .array "sync_reg", 4 0, 1 0;
v000002356ab00770_0 .array/port v000002356ab00770, 0;
v000002356ab00770_1 .array/port v000002356ab00770, 1;
v000002356ab00770_2 .array/port v000002356ab00770, 2;
v000002356ab00770_3 .array/port v000002356ab00770, 3;
E_000002356ab50370/0 .event anyedge, v000002356ab00770_0, v000002356ab00770_1, v000002356ab00770_2, v000002356ab00770_3;
v000002356ab00770_4 .array/port v000002356ab00770, 4;
E_000002356ab50370/1 .event anyedge, v000002356ab00770_4;
E_000002356ab50370 .event/or E_000002356ab50370/0, E_000002356ab50370/1;
S_000002356abafbb0 .scope module, "BIT_r2q_wptr" "BIT_SYNC" 12 112, 13 1 0, S_000002356a9ea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ASYNC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 5 "SYNC";
P_000002356a998430 .param/l "BUS_WIDTH" 0 13 4, C4<000000000000000000000000000000101>;
P_000002356a998468 .param/l "NUM_STAGES" 0 13 3, C4<00000000000000000000000000000010>;
v000002356abb0df0_0 .net "ASYNC", 4 0, v000002356abb17f0_0;  alias, 1 drivers
v000002356abb0850_0 .net "CLK", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abb16b0_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abb1c50_0 .var "SYNC", 4 0;
v000002356abb08f0_0 .var/i "i", 31 0;
v000002356abb1390 .array "sync_reg", 4 0, 1 0;
v000002356abb1390_0 .array/port v000002356abb1390, 0;
v000002356abb1390_1 .array/port v000002356abb1390, 1;
v000002356abb1390_2 .array/port v000002356abb1390, 2;
v000002356abb1390_3 .array/port v000002356abb1390, 3;
E_000002356ab4f5f0/0 .event anyedge, v000002356abb1390_0, v000002356abb1390_1, v000002356abb1390_2, v000002356abb1390_3;
v000002356abb1390_4 .array/port v000002356abb1390, 4;
E_000002356ab4f5f0/1 .event anyedge, v000002356abb1390_4;
E_000002356ab4f5f0 .event/or E_000002356ab4f5f0/0, E_000002356ab4f5f0/1;
E_000002356ab4fbb0/0 .event negedge, v000002356abb16b0_0;
E_000002356ab4fbb0/1 .event posedge, v000002356abb0850_0;
E_000002356ab4fbb0 .event/or E_000002356ab4fbb0/0, E_000002356ab4fbb0/1;
S_000002356abafa20 .scope module, "Clogic" "Comb_logic" 12 55, 14 1 0, S_000002356a9ea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Winc";
    .port_info 1 /INPUT 1 "Wfull";
    .port_info 2 /OUTPUT 1 "Wclken";
v000002356abb0ad0_0 .var "Wclken", 0 0;
v000002356abb1a70_0 .net "Wfull", 0 0, v000002356abb1750_0;  alias, 1 drivers
v000002356abb0b70_0 .net "Winc", 0 0, v000002356abb8610_0;  alias, 1 drivers
E_000002356ab4fcb0 .event anyedge, v000002356abb0b70_0, v000002356abb1a70_0;
S_000002356abafed0 .scope module, "FIFO_MEM" "FIFO_MEMORY" 12 68, 15 1 0, S_000002356a9ea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "Wrdata";
    .port_info 1 /INPUT 3 "Wadder";
    .port_info 2 /INPUT 1 "Wclken";
    .port_info 3 /INPUT 1 "Wclk";
    .port_info 4 /OUTPUT 8 "Rdata";
    .port_info 5 /INPUT 3 "Radder";
    .port_info 6 /INPUT 1 "Rempty_flag";
    .port_info 7 /INPUT 1 "Rclk";
P_000002356aa4c800 .param/l "Address_width" 0 15 5, C4<00000000000000000000000000000100>;
P_000002356aa4c838 .param/l "Data_width" 0 15 3, C4<00000000000000000000000000001000>;
P_000002356aa4c870 .param/l "Depth" 0 15 4, C4<00000000000000000000000000001000>;
v000002356abb1cf0 .array "MEM", 0 7, 7 0;
v000002356abb1d90_0 .net "Radder", 2 0, L_000002356ac1d450;  alias, 1 drivers
v000002356abb0e90_0 .net "Rclk", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abb2290_0 .var "Rdata", 7 0;
v000002356abb1e30_0 .net "Rempty_flag", 0 0, v000002356abb0c10_0;  alias, 1 drivers
v000002356abb0710_0 .net "Wadder", 2 0, L_000002356ac1e990;  alias, 1 drivers
v000002356abb1b10_0 .net "Wclk", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356abb2010_0 .net "Wclken", 0 0, v000002356abb0ad0_0;  alias, 1 drivers
v000002356abb0490_0 .net "Wrdata", 7 0, v000002356abba0f0_0;  alias, 1 drivers
E_000002356ab4fe30 .event posedge, v000002356abb0850_0;
E_000002356ab4f3f0 .event posedge, v000002356ab28ff0_0;
S_000002356abb0060 .scope module, "FIFO_RPTRREMPTY" "FIFO_rptr_rempty" 12 82, 16 1 0, S_000002356a9ea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Rinc";
    .port_info 1 /INPUT 1 "Rclk";
    .port_info 2 /INPUT 1 "Rrst";
    .port_info 3 /INPUT 5 "R2q_wptr";
    .port_info 4 /OUTPUT 3 "Radder";
    .port_info 5 /OUTPUT 1 "Rempty";
    .port_info 6 /OUTPUT 1 "Rempty_flag";
    .port_info 7 /OUTPUT 5 "Rptr";
P_000002356ab4fcf0 .param/l "Address_width" 0 16 1, C4<00000000000000000000000000000100>;
v000002356abb1bb0_0 .net "R2q_wptr", 4 0, v000002356abb1c50_0;  alias, 1 drivers
v000002356abb1930_0 .net "Radder", 2 0, L_000002356ac1d450;  alias, 1 drivers
v000002356abb03f0_0 .var "Radder_binary_current", 4 0;
v000002356abb07b0_0 .var "Radder_binary_next", 4 0;
v000002356abb19d0_0 .var "Radder_gray_next", 4 0;
v000002356abb1570_0 .net "Rclk", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abb11b0_0 .var "Rempty", 0 0;
v000002356abb0c10_0 .var "Rempty_flag", 0 0;
v000002356abb0cb0_0 .net "Rinc", 0 0, v000002356abb42a0_0;  alias, 1 drivers
v000002356abb1110_0 .var "Rptr", 4 0;
v000002356abb0fd0_0 .net "Rrst", 0 0, v000002356abb3940_0;  alias, 1 drivers
E_000002356ab4fd30 .event anyedge, v000002356abb03f0_0, v000002356abb0cb0_0, v000002356abb11b0_0, v000002356abb07b0_0;
L_000002356ac1d450 .part v000002356abb03f0_0, 0, 3;
S_000002356abaf3e0 .scope module, "FIFO_WPTRFULL" "FIFO_wprt_wfull" 12 44, 17 1 0, S_000002356a9ea7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrst";
    .port_info 1 /INPUT 1 "Winc";
    .port_info 2 /INPUT 1 "Wclk";
    .port_info 3 /INPUT 5 "Wq2_rptr";
    .port_info 4 /OUTPUT 3 "Wadder";
    .port_info 5 /OUTPUT 5 "Wptr";
    .port_info 6 /OUTPUT 1 "Wfull";
P_000002356ab4fe70 .param/l "Address_width" 0 17 2, C4<00000000000000000000000000000100>;
v000002356abb1ed0_0 .net "Wadder", 2 0, L_000002356ac1e990;  alias, 1 drivers
v000002356abb0f30_0 .var "Wadder_binary_current", 3 0;
v000002356abb1250_0 .var "Wadder_binary_next", 3 0;
v000002356abb1610_0 .var "Wadder_gray_next", 3 0;
v000002356abb1070_0 .net "Wclk", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356abb1750_0 .var "Wfull", 0 0;
v000002356abb12f0_0 .net "Winc", 0 0, v000002356abb8610_0;  alias, 1 drivers
v000002356abb17f0_0 .var "Wptr", 4 0;
v000002356abb0990_0 .net "Wq2_rptr", 4 0, v000002356ab28c30_0;  alias, 1 drivers
v000002356abb0d50_0 .net "Wrst", 0 0, v000002356abb3da0_0;  alias, 1 drivers
E_000002356ab500f0 .event anyedge, v000002356abb0f30_0, v000002356abb0b70_0, v000002356abb1a70_0, v000002356abb1250_0;
L_000002356ac1e990 .part v000002356abb0f30_0, 0, 3;
S_000002356abb01f0 .scope module, "Prescale_MUX" "MUX_prescale" 3 258, 18 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "prescale";
    .port_info 1 /OUTPUT 3 "OUT";
v000002356abb4200_0 .var "OUT", 2 0;
v000002356abb2e00_0 .net "prescale", 5 0, L_000002356ac1c7d0;  1 drivers
E_000002356ab4fd70 .event anyedge, v000002356abb2e00_0;
S_000002356abaf700 .scope module, "Pulse_gen" "PULSE_GEN" 3 231, 19 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LVL_SIG";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "PULSE_SIG";
v000002356abb31c0_0 .net "CLK", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abb33a0_0 .net "LVL_SIG", 0 0, v000002356abbdfd0_0;  alias, 1 drivers
v000002356abb25e0_0 .var "PREV", 0 0;
v000002356abb42a0_0 .var "PULSE_SIG", 0 0;
v000002356abb2fe0_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
S_000002356abaf570 .scope module, "Regfile" "Register_file" 3 289, 20 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "WrData";
    .port_info 1 /INPUT 4 "Address";
    .port_info 2 /INPUT 1 "WrEn";
    .port_info 3 /INPUT 1 "RdEn";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 8 "RdData";
    .port_info 7 /OUTPUT 1 "RdData_valid";
    .port_info 8 /OUTPUT 8 "REG0";
    .port_info 9 /OUTPUT 8 "REG1";
    .port_info 10 /OUTPUT 8 "REG2";
    .port_info 11 /OUTPUT 8 "REG3";
P_000002356abb5c90 .param/l "Address_width" 0 20 2, C4<00000000000000000000000000000100>;
P_000002356abb5cc8 .param/l "DATA_width" 0 20 2, C4<00000000000000000000000000001000>;
v000002356abb3260_0 .array/port v000002356abb3260, 0;
L_000002356ab2ff50 .functor BUFZ 8, v000002356abb3260_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002356abb3260_1 .array/port v000002356abb3260, 1;
L_000002356ab2ffc0 .functor BUFZ 8, v000002356abb3260_1, C4<00000000>, C4<00000000>, C4<00000000>;
v000002356abb4160_0 .net "Address", 3 0, v000002356abb2400_0;  alias, 1 drivers
v000002356abb3bc0_0 .net "CLK", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356abb3440_0 .net "REG0", 7 0, L_000002356ab2ff50;  alias, 1 drivers
v000002356abb3c60_0 .net "REG1", 7 0, L_000002356ab2ffc0;  alias, 1 drivers
v000002356abb3620_0 .net "REG2", 7 0, v000002356abb3260_2;  alias, 1 drivers
v000002356abb3f80_0 .net "REG3", 7 0, v000002356abb3260_3;  alias, 1 drivers
v000002356abb2f40_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
v000002356abb3760_0 .var "RdData", 7 0;
v000002356abb36c0_0 .var "RdData_valid", 0 0;
v000002356abb27c0_0 .net "RdEn", 0 0, v000002356abb8750_0;  alias, 1 drivers
v000002356abb3260 .array "Regfile", 0 15, 7 0;
v000002356abb4020_0 .net "WrData", 7 0, v000002356abb9c90_0;  alias, 1 drivers
v000002356abb3580_0 .net "WrEn", 0 0, v000002356abb9d30_0;  alias, 1 drivers
v000002356abb3e40_0 .var/i "i", 31 0;
S_000002356abaf890 .scope module, "Reset_synchronizer1" "RST_SYNC" 3 122, 21 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000002356ab4feb0 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v000002356abb3300_0 .net "CLK", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356abb3d00_0 .net "RST", 0 0, v000002356abc2f10_0;  alias, 1 drivers
v000002356abb3da0_0 .var "SYNC_RST", 0 0;
v000002356abb3800_0 .var "sync_reg", 1 0;
E_000002356ab4ff70/0 .event negedge, v000002356abb3d00_0;
E_000002356ab4ff70/1 .event posedge, v000002356ab28ff0_0;
E_000002356ab4ff70 .event/or E_000002356ab4ff70/0, E_000002356ab4ff70/1;
S_000002356abafd40 .scope module, "Reset_synchronizer2" "RST_SYNC" 3 132, 21 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RST";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "SYNC_RST";
P_000002356ab4f630 .param/l "NUM_STAGES" 0 21 2, C4<00000000000000000000000000000010>;
v000002356abb24a0_0 .net "CLK", 0 0, v000002356abc3730_0;  alias, 1 drivers
v000002356abb38a0_0 .net "RST", 0 0, v000002356abc2f10_0;  alias, 1 drivers
v000002356abb3940_0 .var "SYNC_RST", 0 0;
v000002356abb3ee0_0 .var "sync_reg", 1 0;
E_000002356ab50130/0 .event negedge, v000002356abb3d00_0;
E_000002356ab50130/1 .event posedge, v000002356abb24a0_0;
E_000002356ab50130 .event/or E_000002356ab50130/0, E_000002356ab50130/1;
S_000002356abb76e0 .scope module, "System_control" "SYS_CTRL" 3 162, 22 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ALU_OUT";
    .port_info 1 /INPUT 1 "OUT_VALID";
    .port_info 2 /INPUT 8 "RX_p_data";
    .port_info 3 /INPUT 1 "RX_d_valid";
    .port_info 4 /INPUT 8 "Rd_data";
    .port_info 5 /INPUT 1 "RdData_valid";
    .port_info 6 /INPUT 1 "FIFO_full";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RST";
    .port_info 9 /OUTPUT 1 "ALU_EN";
    .port_info 10 /OUTPUT 4 "ALU_FUN";
    .port_info 11 /OUTPUT 1 "CLK_EN";
    .port_info 12 /OUTPUT 4 "Address";
    .port_info 13 /OUTPUT 1 "WrEN";
    .port_info 14 /OUTPUT 1 "RdEN";
    .port_info 15 /OUTPUT 8 "WrData";
    .port_info 16 /OUTPUT 8 "TX_p_data";
    .port_info 17 /OUTPUT 1 "TX_d_valid";
    .port_info 18 /OUTPUT 1 "clk_div_en";
P_000002356aa0c2b0 .param/l "ALU_OP_code" 1 22 39, C4<1000>;
P_000002356aa0c2e8 .param/l "ALU_operand_A" 1 22 37, C4<0110>;
P_000002356aa0c320 .param/l "ALU_operand_B" 1 22 38, C4<0111>;
P_000002356aa0c358 .param/l "ALU_operation" 1 22 40, C4<1001>;
P_000002356aa0c390 .param/l "Address_width" 0 22 2, C4<00000000000000000000000000000100>;
P_000002356aa0c3c8 .param/l "Data_width" 0 22 2, C4<00000000000000000000000000001000>;
P_000002356aa0c400 .param/l "Idle" 1 22 31, C4<0000>;
P_000002356aa0c438 .param/l "Read_operation" 1 22 35, C4<0100>;
P_000002356aa0c470 .param/l "Receive_Command" 1 22 32, C4<0001>;
P_000002356aa0c4a8 .param/l "Register_file_address" 1 22 33, C4<0010>;
P_000002356aa0c4e0 .param/l "Register_file_data" 1 22 34, C4<0011>;
P_000002356aa0c518 .param/l "Send_data_TX" 1 22 41, C4<1010>;
P_000002356aa0c550 .param/l "Write_operation" 1 22 36, C4<0101>;
v000002356abb2540_0 .var "ALU_EN", 0 0;
v000002356abb2900_0 .var "ALU_FUN", 3 0;
v000002356abb40c0_0 .net "ALU_OUT", 7 0, v000002356ab41d70_0;  alias, 1 drivers
v000002356abb2400_0 .var "Address", 3 0;
v000002356abb2680_0 .net "CLK", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356abb3b20_0 .var "CLK_EN", 0 0;
v000002356abb2860_0 .var "Current_state", 3 0;
v000002356abb29a0_0 .net "FIFO_full", 0 0, v000002356abb1750_0;  alias, 1 drivers
v000002356abb2a40_0 .var "Next_state", 3 0;
v000002356abb2b80_0 .net "OUT_VALID", 0 0, v000002356ab07c70_0;  alias, 1 drivers
v000002356abb2c20_0 .var "RF_Address", 3 0;
v000002356abb2cc0_0 .var "RF_Data", 7 0;
v000002356abb2d60_0 .net "RST", 0 0, v000002356abb3da0_0;  alias, 1 drivers
v000002356abb8c50_0 .net "RX_d_valid", 0 0, v000002356ab29590_0;  alias, 1 drivers
v000002356abb9330_0 .net "RX_p_data", 7 0, v000002356ab291d0_0;  alias, 1 drivers
v000002356abb9dd0_0 .net "RdData_valid", 0 0, v000002356abb36c0_0;  alias, 1 drivers
v000002356abb8750_0 .var "RdEN", 0 0;
v000002356abb9010_0 .net "Rd_data", 7 0, v000002356abb3760_0;  alias, 1 drivers
v000002356abb8610_0 .var "TX_d_valid", 0 0;
v000002356abb8ed0_0 .var "TX_data", 7 0;
v000002356abba0f0_0 .var "TX_p_data", 7 0;
v000002356abb9c90_0 .var "WrData", 7 0;
v000002356abb9d30_0 .var "WrEN", 0 0;
v000002356abb8b10_0 .net "clk_div_en", 0 0, L_000002356abc4750;  alias, 1 drivers
v000002356abb8cf0_0 .var "command", 7 0;
v000002356abba2d0_0 .var "command_reg", 7 0;
E_000002356ab50170/0 .event anyedge, v000002356abb2860_0, v000002356abb2cc0_0, v000002356ab291d0_0, v000002356abba2d0_0;
E_000002356ab50170/1 .event anyedge, v000002356abb1a70_0, v000002356abb8ed0_0;
E_000002356ab50170 .event/or E_000002356ab50170/0, E_000002356ab50170/1;
E_000002356ab4f7f0/0 .event anyedge, v000002356abb2860_0, v000002356ab29590_0, v000002356abb8cf0_0, v000002356abb36c0_0;
E_000002356ab4f7f0/1 .event anyedge, v000002356ab07c70_0;
E_000002356ab4f7f0 .event/or E_000002356ab4f7f0/0, E_000002356ab4f7f0/1;
S_000002356abb6740 .scope module, "UARTRX" "UART_RX" 3 201, 23 10 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
    .port_info 8 /OUTPUT 1 "parity_error";
    .port_info 9 /OUTPUT 1 "framing_error";
P_000002356ab50230 .param/l "Data_width" 0 23 11, C4<00000000000000000000000000001000>;
L_000002356ab2e430 .functor BUFZ 1, v000002356abbb340_0, C4<0>, C4<0>, C4<0>;
L_000002356ab2f7e0 .functor BUFZ 1, v000002356abbc2e0_0, C4<0>, C4<0>, C4<0>;
v000002356abbb3e0_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abbab20_0 .net "PAR_EN", 0 0, L_000002356ac1cff0;  1 drivers
v000002356abbbca0_0 .net "PAR_TYP", 0 0, L_000002356ac1ce10;  1 drivers
v000002356abbb480_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbb200_0 .net "RX_IN", 0 0, v000002356abc3c30_0;  alias, 1 drivers
v000002356abbae40_0 .net "RX_P_DATA", 7 0, v000002356abb86b0_0;  alias, 1 drivers
v000002356abba800_0 .net "RX_data_valid", 0 0, v000002356abb9510_0;  alias, 1 drivers
v000002356abbc1a0_0 .net "bit_cnt_internal", 3 0, v000002356abba940_0;  1 drivers
v000002356abbb5c0_0 .net "data_sample_enable_internal", 0 0, v000002356abb8e30_0;  1 drivers
v000002356abbabc0_0 .net "deserializer_enable_internal", 0 0, v000002356abb9a10_0;  1 drivers
v000002356abbac60_0 .net "edge_cnt_counter_internal", 5 0, v000002356abbba20_0;  1 drivers
v000002356abbaf80_0 .net "enable_internal", 0 0, v000002356abb87f0_0;  1 drivers
v000002356abbb660_0 .net "framing_error", 0 0, L_000002356ab2f7e0;  alias, 1 drivers
o000002356ab6b1a8 .functor BUFZ 1, C4<z>; HiZ drive
v000002356abbaee0_0 .net "parity_checker_enable", 0 0, o000002356ab6b1a8;  0 drivers
v000002356abbb700_0 .net "parity_checker_enable_internal", 0 0, v000002356abb84d0_0;  1 drivers
v000002356abbb980_0 .net "parity_error", 0 0, L_000002356ab2e430;  alias, 1 drivers
v000002356abbad00_0 .net "parity_error_internal", 0 0, v000002356abbb340_0;  1 drivers
v000002356abbb020_0 .net "prescale", 5 0, L_000002356abc2510;  1 drivers
v000002356abbbac0_0 .net "reset_counters_internal", 0 0, v000002356abb9bf0_0;  1 drivers
v000002356abbbb60_0 .net "sampled_bit_internal", 0 0, v000002356abb39e0_0;  1 drivers
v000002356abbbd40_0 .net "start_checker_enable_internal", 0 0, v000002356abb9e70_0;  1 drivers
v000002356abbbf20_0 .net "start_glitch_internal", 0 0, v000002356abba9e0_0;  1 drivers
v000002356abbc060_0 .net "stop_checker_enable_internal", 0 0, v000002356abb9fb0_0;  1 drivers
v000002356abba4e0_0 .net "stop_error_internal", 0 0, v000002356abbc2e0_0;  1 drivers
S_000002356abb70a0 .scope module, "FSM1" "UART_RX_FSM" 23 109, 24 1 0, S_000002356abb6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_000002356abb68d0 .param/l "Data_bits" 1 24 33, C4<000100>;
P_000002356abb6908 .param/l "Data_valid" 1 24 36, C4<100000>;
P_000002356abb6940 .param/l "Data_width" 0 24 2, C4<00000000000000000000000000001000>;
P_000002356abb6978 .param/l "Idle" 1 24 31, C4<000001>;
P_000002356abb69b0 .param/l "Parity_bit_check" 1 24 34, C4<001000>;
P_000002356abb69e8 .param/l "Start_bit_check" 1 24 32, C4<000010>;
P_000002356abb6a20 .param/l "Stop_bit_check" 1 24 35, C4<010000>;
v000002356abb9830_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abb8570_0 .var "Current_state", 5 0;
v000002356abb9290_0 .var "Next_state", 5 0;
v000002356abb8d90_0 .net "PAR_EN", 0 0, L_000002356ac1cff0;  alias, 1 drivers
v000002356abb90b0_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abb9b50_0 .net "RX_IN", 0 0, v000002356abc3c30_0;  alias, 1 drivers
v000002356abb9150_0 .net "bit_cnt", 3 0, v000002356abba940_0;  alias, 1 drivers
v000002356abb8e30_0 .var "data_sample_enable", 0 0;
v000002356abb9510_0 .var "data_valid", 0 0;
v000002356abb9a10_0 .var "deserializer_enable", 0 0;
v000002356abb9ab0_0 .net "edge_cnt", 5 0, v000002356abbba20_0;  alias, 1 drivers
v000002356abb87f0_0 .var "enable", 0 0;
v000002356abb84d0_0 .var "parity_checker_enable", 0 0;
v000002356abb89d0_0 .net "parity_error", 0 0, v000002356abbb340_0;  alias, 1 drivers
v000002356abb93d0_0 .net "prescale", 5 0, L_000002356abc2510;  alias, 1 drivers
v000002356abb9bf0_0 .var "reset_counters", 0 0;
v000002356abb9e70_0 .var "start_checker_enable", 0 0;
v000002356abb9f10_0 .net "start_glitch", 0 0, v000002356abba9e0_0;  alias, 1 drivers
v000002356abb9fb0_0 .var "stop_checker_enable", 0 0;
v000002356abb95b0_0 .net "stop_error", 0 0, v000002356abbc2e0_0;  alias, 1 drivers
E_000002356ab50270 .event anyedge, v000002356abb8570_0;
E_000002356ab503b0/0 .event anyedge, v000002356abb8570_0, v000002356abb9b50_0, v000002356abb9ab0_0, v000002356abb93d0_0;
E_000002356ab503b0/1 .event anyedge, v000002356abb9f10_0, v000002356abb9150_0, v000002356abb8d90_0, v000002356abb89d0_0;
E_000002356ab503b0/2 .event anyedge, v000002356abb95b0_0;
E_000002356ab503b0 .event/or E_000002356ab503b0/0, E_000002356ab503b0/1, E_000002356ab503b0/2;
E_000002356ab4f6b0/0 .event negedge, v000002356abb16b0_0;
E_000002356ab4f6b0/1 .event posedge, v000002356abb9830_0;
E_000002356ab4f6b0 .event/or E_000002356ab4f6b0/0, E_000002356ab4f6b0/1;
S_000002356abb6a60 .scope module, "d" "deserializer" 23 66, 25 1 0, S_000002356abb6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_000002356ab4f6f0 .param/l "Data_width" 0 25 2, C4<00000000000000000000000000001000>;
v000002356abb91f0_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abb86b0_0 .var "P_DATA", 7 0;
v000002356abba190_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abb8f70_0 .net "bit_cnt", 3 0, v000002356abba940_0;  alias, 1 drivers
v000002356abb96f0_0 .net "deserializer_enable", 0 0, v000002356abb9a10_0;  alias, 1 drivers
v000002356abb8bb0_0 .net "sampled_bit", 0 0, v000002356abb39e0_0;  alias, 1 drivers
S_000002356abb73c0 .scope module, "ds" "data_sampling" 23 53, 26 1 0, S_000002356abb6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v000002356abb9790_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abba230_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abb8890_0 .net "RX_IN", 0 0, v000002356abc3c30_0;  alias, 1 drivers
v000002356abb98d0_0 .net "data_sample_enable", 0 0, v000002356abb8e30_0;  alias, 1 drivers
v000002356abb9970_0 .net "edge_cnt", 5 0, v000002356abbba20_0;  alias, 1 drivers
v000002356abb8930_0 .net "prescale", 5 0, L_000002356abc2510;  alias, 1 drivers
v000002356abb8430_0 .var "sample1", 0 0;
v000002356abb8a70_0 .var "sample2", 0 0;
v000002356abba050_0 .var "sample3", 0 0;
v000002356abb39e0_0 .var "sampled_bit", 0 0;
S_000002356abb6bf0 .scope module, "ebc" "edge_bit_counter" 23 42, 27 1 0, S_000002356abb6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v000002356abba8a0_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abba760_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abba940_0 .var "bit_cnt", 3 0;
v000002356abbba20_0 .var "edge_cnt", 5 0;
v000002356abbb160_0 .net "enable", 0 0, v000002356abb87f0_0;  alias, 1 drivers
v000002356abba620_0 .net "prescale", 5 0, L_000002356abc2510;  alias, 1 drivers
v000002356abbb840_0 .net "reset_counters", 0 0, v000002356abb9bf0_0;  alias, 1 drivers
S_000002356abb6d80 .scope module, "pc" "parity_checker" 23 78, 28 1 0, S_000002356abb6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_000002356ab4f430 .param/l "Data_width" 0 28 2, C4<00000000000000000000000000001000>;
v000002356abbada0_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abbc240_0 .net "PAR_TYP", 0 0, L_000002356ac1ce10;  alias, 1 drivers
v000002356abbb2a0_0 .var "P_flag", 0 0;
v000002356abba580_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbb7a0_0 .net "bit_cnt", 3 0, v000002356abba940_0;  alias, 1 drivers
v000002356abba440_0 .var "data", 7 0;
v000002356abbbde0_0 .net "parity_checker_enable", 0 0, o000002356ab6b1a8;  alias, 0 drivers
v000002356abbb340_0 .var "parity_error", 0 0;
v000002356abbbfc0_0 .net "sampled_bit", 0 0, v000002356abb39e0_0;  alias, 1 drivers
S_000002356abb7550 .scope module, "start" "start_checker" 23 89, 29 1 0, S_000002356abb6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v000002356abbbc00_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abbc100_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abba6c0_0 .net "sampled_bit", 0 0, v000002356abb39e0_0;  alias, 1 drivers
v000002356abbb520_0 .net "start_checker_enable", 0 0, v000002356abb9e70_0;  alias, 1 drivers
v000002356abba9e0_0 .var "start_glitch", 0 0;
S_000002356abb7a00 .scope module, "stop" "stop_checker" 23 98, 30 1 0, S_000002356abb6740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v000002356abbb8e0_0 .net "CLK", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abbaa80_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbbe80_0 .net "sampled_bit", 0 0, v000002356abb39e0_0;  alias, 1 drivers
v000002356abbb0c0_0 .net "stop_checker_enable", 0 0, v000002356abb9fb0_0;  alias, 1 drivers
v000002356abbc2e0_0 .var "stop_error", 0 0;
S_000002356abb7b90 .scope module, "UARTTX" "UART_TX" 3 218, 31 7 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "P_DATA";
    .port_info 3 /INPUT 1 "Data_Valid";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /INPUT 1 "parity_type";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
P_000002356ab4f770 .param/l "DATA_WIDTH" 0 31 7, C4<00000000000000000000000000001000>;
v000002356abbd5d0_0 .net "CLK", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abbd710_0 .net "Data_Valid", 0 0, L_000002356ab2fe70;  1 drivers
v000002356abbd850_0 .net "P_DATA", 7 0, v000002356abb2290_0;  alias, 1 drivers
v000002356abbd8f0_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbddf0_0 .net "TX_OUT", 0 0, v000002356abbc630_0;  alias, 1 drivers
v000002356abbf0f0_0 .net "busy", 0 0, v000002356abbdfd0_0;  alias, 1 drivers
v000002356abbf870_0 .net "mux_sel", 1 0, v000002356abbc810_0;  1 drivers
v000002356abbf9b0_0 .net "parity", 0 0, v000002356abbd170_0;  1 drivers
v000002356abbf190_0 .net "parity_enable", 0 0, L_000002356ac1d6d0;  1 drivers
v000002356abc0bd0_0 .net "parity_type", 0 0, L_000002356ac1da90;  1 drivers
v000002356abbebf0_0 .net "ser_data", 0 0, L_000002356ac1c5f0;  1 drivers
v000002356abbe790_0 .net "seriz_done", 0 0, L_000002356ac1ddb0;  1 drivers
v000002356abbe8d0_0 .net "seriz_en", 0 0, v000002356abbd3f0_0;  1 drivers
S_000002356abb7d20 .scope module, "U0_Serializer" "Serializer" 31 38, 32 2 0, S_000002356abb7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 8 "DATA";
    .port_info 3 /INPUT 1 "Enable";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 1 "Data_Valid";
    .port_info 6 /OUTPUT 1 "ser_out";
    .port_info 7 /OUTPUT 1 "ser_done";
P_000002356ab50bf0 .param/l "WIDTH" 0 32 2, C4<00000000000000000000000000001000>;
v000002356abbdd50_0 .net "Busy", 0 0, v000002356abbdfd0_0;  alias, 1 drivers
v000002356abbc8b0_0 .net "CLK", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abbcef0_0 .net "DATA", 7 0, v000002356abb2290_0;  alias, 1 drivers
v000002356abbda30_0 .var "DATA_V", 7 0;
v000002356abbd2b0_0 .net "Data_Valid", 0 0, L_000002356ab2fe70;  alias, 1 drivers
v000002356abbcb30_0 .net "Enable", 0 0, v000002356abbd3f0_0;  alias, 1 drivers
v000002356abbd030_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbc9f0_0 .net *"_ivl_0", 31 0, L_000002356ac1d4f0;  1 drivers
L_000002356abc4870 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002356abbe1b0_0 .net/2u *"_ivl_10", 0 0, L_000002356abc4870;  1 drivers
L_000002356abc4798 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002356abbde90_0 .net *"_ivl_3", 28 0, L_000002356abc4798;  1 drivers
L_000002356abc47e0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v000002356abbd990_0 .net/2u *"_ivl_4", 31 0, L_000002356abc47e0;  1 drivers
v000002356abbe2f0_0 .net *"_ivl_6", 0 0, L_000002356ac1d9f0;  1 drivers
L_000002356abc4828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002356abbc590_0 .net/2u *"_ivl_8", 0 0, L_000002356abc4828;  1 drivers
v000002356abbdf30_0 .var "ser_count", 2 0;
v000002356abbce50_0 .net "ser_done", 0 0, L_000002356ac1ddb0;  alias, 1 drivers
v000002356abbca90_0 .net "ser_out", 0 0, L_000002356ac1c5f0;  alias, 1 drivers
L_000002356ac1d4f0 .concat [ 3 29 0 0], v000002356abbdf30_0, L_000002356abc4798;
L_000002356ac1d9f0 .cmp/eq 32, L_000002356ac1d4f0, L_000002356abc47e0;
L_000002356ac1ddb0 .functor MUXZ 1, L_000002356abc4870, L_000002356abc4828, L_000002356ac1d9f0, C4<>;
L_000002356ac1c5f0 .part v000002356abbda30_0, 0, 1;
S_000002356abb6f10 .scope module, "U0_fsm" "uart_tx_fsm" 31 27, 33 2 0, S_000002356abb7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "Data_Valid";
    .port_info 3 /INPUT 1 "ser_done";
    .port_info 4 /INPUT 1 "parity_enable";
    .port_info 5 /OUTPUT 1 "Ser_enable";
    .port_info 6 /OUTPUT 2 "mux_sel";
    .port_info 7 /OUTPUT 1 "busy";
P_000002356ab25ea0 .param/l "IDLE" 0 33 16, C4<000>;
P_000002356ab25ed8 .param/l "data" 0 33 18, C4<011>;
P_000002356ab25f10 .param/l "parity" 0 33 19, C4<010>;
P_000002356ab25f48 .param/l "start" 0 33 17, C4<001>;
P_000002356ab25f80 .param/l "stop" 0 33 20, C4<110>;
v000002356abbcc70_0 .net "CLK", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abbc950_0 .net "Data_Valid", 0 0, L_000002356ab2fe70;  alias, 1 drivers
v000002356abbdc10_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbd3f0_0 .var "Ser_enable", 0 0;
v000002356abbdfd0_0 .var "busy", 0 0;
v000002356abbd670_0 .var "busy_c", 0 0;
v000002356abbd530_0 .var "current_state", 2 0;
v000002356abbc810_0 .var "mux_sel", 1 0;
v000002356abbd7b0_0 .var "next_state", 2 0;
v000002356abbd490_0 .net "parity_enable", 0 0, L_000002356ac1d6d0;  alias, 1 drivers
v000002356abbcbd0_0 .net "ser_done", 0 0, L_000002356ac1ddb0;  alias, 1 drivers
E_000002356ab50670 .event anyedge, v000002356abbd530_0, v000002356abbce50_0;
E_000002356ab51270 .event anyedge, v000002356abbd530_0, v000002356abbd2b0_0, v000002356abbce50_0, v000002356abbd490_0;
S_000002356abb7230 .scope module, "U0_mux" "mux" 31 49, 34 2 0, S_000002356abb7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "IN_0";
    .port_info 3 /INPUT 1 "IN_1";
    .port_info 4 /INPUT 1 "IN_2";
    .port_info 5 /INPUT 1 "IN_3";
    .port_info 6 /INPUT 2 "SEL";
    .port_info 7 /OUTPUT 1 "OUT";
v000002356abbdad0_0 .net "CLK", 0 0, L_000002356abc4090;  alias, 1 drivers
L_000002356abc48b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002356abbe110_0 .net "IN_0", 0 0, L_000002356abc48b8;  1 drivers
v000002356abbcd10_0 .net "IN_1", 0 0, L_000002356ac1c5f0;  alias, 1 drivers
v000002356abbc770_0 .net "IN_2", 0 0, v000002356abbd170_0;  alias, 1 drivers
L_000002356abc4900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002356abbc4f0_0 .net "IN_3", 0 0, L_000002356abc4900;  1 drivers
v000002356abbc630_0 .var "OUT", 0 0;
v000002356abbdb70_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbcdb0_0 .net "SEL", 1 0, v000002356abbc810_0;  alias, 1 drivers
v000002356abbe070_0 .var "mux_out", 0 0;
E_000002356ab51030/0 .event anyedge, v000002356abbc810_0, v000002356abbe110_0, v000002356abbca90_0, v000002356abbc770_0;
E_000002356ab51030/1 .event anyedge, v000002356abbc4f0_0;
E_000002356ab51030 .event/or E_000002356ab51030/0, E_000002356ab51030/1;
S_000002356abb7870 .scope module, "U0_parity_calc" "parity_calc" 31 60, 35 1 0, S_000002356abb7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "parity_enable";
    .port_info 3 /INPUT 1 "parity_type";
    .port_info 4 /INPUT 1 "Busy";
    .port_info 5 /INPUT 8 "DATA";
    .port_info 6 /INPUT 1 "Data_Valid";
    .port_info 7 /OUTPUT 1 "parity";
P_000002356ab50a30 .param/l "WIDTH" 0 35 1, C4<00000000000000000000000000001000>;
v000002356abbdcb0_0 .net "Busy", 0 0, v000002356abbdfd0_0;  alias, 1 drivers
v000002356abbc6d0_0 .net "CLK", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abbe250_0 .net "DATA", 7 0, v000002356abb2290_0;  alias, 1 drivers
v000002356abbcf90_0 .var "DATA_V", 7 0;
v000002356abbc450_0 .net "Data_Valid", 0 0, L_000002356ab2fe70;  alias, 1 drivers
v000002356abbd0d0_0 .net "RST", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abbd170_0 .var "parity", 0 0;
v000002356abbd210_0 .net "parity_enable", 0 0, L_000002356ac1d6d0;  alias, 1 drivers
v000002356abbd350_0 .net "parity_type", 0 0, L_000002356ac1da90;  alias, 1 drivers
S_000002356abb7eb0 .scope module, "clock_divider_UART_RX" "ClkDiv" 3 140, 36 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_000002356ab509b0 .param/l "Ratio_width" 0 36 2, C4<00000000000000000000000000001000>;
L_000002356ab2fd90 .functor AND 1, L_000002356abc4750, L_000002356abc2bf0, C4<1>, C4<1>;
L_000002356ab2f380 .functor AND 1, L_000002356ab2fd90, L_000002356abc3b90, C4<1>, C4<1>;
v000002356abc06d0_0 .net "Counter_full", 6 0, L_000002356abc3e10;  1 drivers
v000002356abbf410_0 .net "Counter_half", 6 0, L_000002356abc39b0;  1 drivers
L_000002356abc4480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002356abc09f0_0 .net *"_ivl_10", 0 0, L_000002356abc4480;  1 drivers
L_000002356abc44c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002356abc0770_0 .net/2u *"_ivl_12", 31 0, L_000002356abc44c8;  1 drivers
v000002356abbe510_0 .net *"_ivl_14", 31 0, L_000002356abc2a10;  1 drivers
v000002356abbec90_0 .net *"_ivl_18", 7 0, L_000002356abc3190;  1 drivers
v000002356abc01d0_0 .net *"_ivl_2", 31 0, L_000002356abc2e70;  1 drivers
v000002356abbf910_0 .net *"_ivl_20", 6 0, L_000002356abc3f50;  1 drivers
L_000002356abc4510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002356abc0450_0 .net *"_ivl_22", 0 0, L_000002356abc4510;  1 drivers
L_000002356abc4558 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002356abc04f0_0 .net/2u *"_ivl_28", 7 0, L_000002356abc4558;  1 drivers
v000002356abbea10_0 .net *"_ivl_33", 0 0, L_000002356abc2bf0;  1 drivers
v000002356abbf2d0_0 .net *"_ivl_34", 0 0, L_000002356ab2fd90;  1 drivers
v000002356abbfa50_0 .net *"_ivl_37", 0 0, L_000002356abc3b90;  1 drivers
L_000002356abc4438 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002356abbfaf0_0 .net *"_ivl_5", 23 0, L_000002356abc4438;  1 drivers
v000002356abbee70_0 .net *"_ivl_6", 31 0, L_000002356abc3050;  1 drivers
v000002356abbe5b0_0 .net *"_ivl_8", 30 0, L_000002356abc2790;  1 drivers
v000002356abbeab0_0 .net "clk_en", 0 0, L_000002356ab2f380;  1 drivers
v000002356abc0270_0 .var "count", 7 0;
v000002356abc0630_0 .var "div_clk", 0 0;
v000002356abc0a90_0 .net "i_clk_en", 0 0, L_000002356abc4750;  alias, 1 drivers
v000002356abbfb90_0 .net "i_div_ratio", 7 0, L_000002356abc2c90;  1 drivers
v000002356abbfc30_0 .net "i_ref_clk", 0 0, v000002356abc3730_0;  alias, 1 drivers
v000002356abbfcd0_0 .net "i_rst_n", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abc0b30_0 .net "is_odd", 0 0, L_000002356abc3910;  1 drivers
v000002356abc0810_0 .net "is_one", 0 0, L_000002356abc3230;  1 drivers
v000002356abbf230_0 .net "is_zero", 0 0, L_000002356abc3cd0;  1 drivers
v000002356abbed30_0 .net "o_div_clk", 0 0, L_000002356abc32d0;  alias, 1 drivers
v000002356abbedd0_0 .var "odd_edge_tog", 0 0;
E_000002356ab506f0/0 .event negedge, v000002356abb16b0_0;
E_000002356ab506f0/1 .event posedge, v000002356abb24a0_0;
E_000002356ab506f0 .event/or E_000002356ab506f0/0, E_000002356ab506f0/1;
L_000002356abc3910 .part L_000002356abc2c90, 0, 1;
L_000002356abc2e70 .concat [ 8 24 0 0], L_000002356abc2c90, L_000002356abc4438;
L_000002356abc2790 .part L_000002356abc2e70, 1, 31;
L_000002356abc3050 .concat [ 31 1 0 0], L_000002356abc2790, L_000002356abc4480;
L_000002356abc2a10 .arith/sub 32, L_000002356abc3050, L_000002356abc44c8;
L_000002356abc39b0 .part L_000002356abc2a10, 0, 7;
L_000002356abc3f50 .part L_000002356abc2c90, 1, 7;
L_000002356abc3190 .concat [ 7 1 0 0], L_000002356abc3f50, L_000002356abc4510;
L_000002356abc3e10 .part L_000002356abc3190, 0, 7;
L_000002356abc3cd0 .reduce/nor L_000002356abc2c90;
L_000002356abc3230 .cmp/eq 8, L_000002356abc2c90, L_000002356abc4558;
L_000002356abc2bf0 .reduce/nor L_000002356abc3230;
L_000002356abc3b90 .reduce/nor L_000002356abc3cd0;
L_000002356abc32d0 .functor MUXZ 1, v000002356abc3730_0, v000002356abc0630_0, L_000002356ab2f380, C4<>;
S_000002356abb8040 .scope begin, "counter_proc" "counter_proc" 36 27, 36 27 0, S_000002356abb7eb0;
 .timescale 0 0;
S_000002356abb81d0 .scope module, "clock_divider_UART_TX" "ClkDiv" 3 150, 36 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
P_000002356ab507b0 .param/l "Ratio_width" 0 36 2, C4<00000000000000000000000000001000>;
L_000002356ab2f460 .functor AND 1, L_000002356abc4750, L_000002356abc3ff0, C4<1>, C4<1>;
L_000002356ab2eba0 .functor AND 1, L_000002356ab2f460, L_000002356abc2830, C4<1>, C4<1>;
v000002356abbf370_0 .net "Counter_full", 6 0, L_000002356abc3370;  1 drivers
v000002356abbf4b0_0 .net "Counter_half", 6 0, L_000002356abc2d30;  1 drivers
L_000002356abc4630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002356abbf690_0 .net *"_ivl_10", 0 0, L_000002356abc4630;  1 drivers
L_000002356abc4678 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002356abbf730_0 .net/2u *"_ivl_12", 31 0, L_000002356abc4678;  1 drivers
v000002356abbef10_0 .net *"_ivl_14", 31 0, L_000002356abc2970;  1 drivers
v000002356abbeb50_0 .net *"_ivl_18", 7 0, L_000002356abc4270;  1 drivers
v000002356abc0310_0 .net *"_ivl_2", 31 0, L_000002356abc3410;  1 drivers
v000002356abbefb0_0 .net *"_ivl_20", 6 0, L_000002356abc28d0;  1 drivers
L_000002356abc46c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002356abbf550_0 .net *"_ivl_22", 0 0, L_000002356abc46c0;  1 drivers
L_000002356abc4708 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000002356abbe470_0 .net/2u *"_ivl_28", 7 0, L_000002356abc4708;  1 drivers
v000002356abbfeb0_0 .net *"_ivl_33", 0 0, L_000002356abc3ff0;  1 drivers
v000002356abbfd70_0 .net *"_ivl_34", 0 0, L_000002356ab2f460;  1 drivers
v000002356abbfe10_0 .net *"_ivl_37", 0 0, L_000002356abc2830;  1 drivers
L_000002356abc45e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002356abc0590_0 .net *"_ivl_5", 23 0, L_000002356abc45e8;  1 drivers
v000002356abbf5f0_0 .net *"_ivl_6", 31 0, L_000002356abc3eb0;  1 drivers
v000002356abbe650_0 .net *"_ivl_8", 30 0, L_000002356abc26f0;  1 drivers
v000002356abbf7d0_0 .net "clk_en", 0 0, L_000002356ab2eba0;  1 drivers
v000002356abbf050_0 .var "count", 7 0;
v000002356abbff50_0 .var "div_clk", 0 0;
v000002356abc03b0_0 .net "i_clk_en", 0 0, L_000002356abc4750;  alias, 1 drivers
v000002356abbe6f0_0 .net "i_div_ratio", 7 0, v000002356abb3260_3;  alias, 1 drivers
v000002356abc0950_0 .net "i_ref_clk", 0 0, v000002356abc3730_0;  alias, 1 drivers
v000002356abbfff0_0 .net "i_rst_n", 0 0, v000002356abb3940_0;  alias, 1 drivers
v000002356abc0090_0 .net "is_odd", 0 0, L_000002356abc3d70;  1 drivers
v000002356abc0130_0 .net "is_one", 0 0, L_000002356abc3a50;  1 drivers
v000002356abc08b0_0 .net "is_zero", 0 0, L_000002356abc3550;  1 drivers
v000002356abbe830_0 .net "o_div_clk", 0 0, L_000002356abc4090;  alias, 1 drivers
v000002356abbe970_0 .var "odd_edge_tog", 0 0;
L_000002356abc3d70 .part v000002356abb3260_3, 0, 1;
L_000002356abc3410 .concat [ 8 24 0 0], v000002356abb3260_3, L_000002356abc45e8;
L_000002356abc26f0 .part L_000002356abc3410, 1, 31;
L_000002356abc3eb0 .concat [ 31 1 0 0], L_000002356abc26f0, L_000002356abc4630;
L_000002356abc2970 .arith/sub 32, L_000002356abc3eb0, L_000002356abc4678;
L_000002356abc2d30 .part L_000002356abc2970, 0, 7;
L_000002356abc28d0 .part v000002356abb3260_3, 1, 7;
L_000002356abc4270 .concat [ 7 1 0 0], L_000002356abc28d0, L_000002356abc46c0;
L_000002356abc3370 .part L_000002356abc4270, 0, 7;
L_000002356abc3550 .reduce/nor v000002356abb3260_3;
L_000002356abc3a50 .cmp/eq 8, v000002356abb3260_3, L_000002356abc4708;
L_000002356abc3ff0 .reduce/nor L_000002356abc3a50;
L_000002356abc2830 .reduce/nor L_000002356abc3550;
L_000002356abc4090 .functor MUXZ 1, v000002356abc3730_0, v000002356abbff50_0, L_000002356ab2eba0, C4<>;
S_000002356abb6420 .scope begin, "counter_proc" "counter_proc" 36 27, 36 27 0, S_000002356abb81d0;
 .timescale 0 0;
S_000002356abb65b0 .scope module, "clock_gating_ALU" "CLK_gate" 3 265, 37 1 0, S_000002356a9f1a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK_EN";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 1 "GATED_CLK";
L_000002356ab2ea50 .functor AND 1, v000002356abc1350_0, v000002356abc37d0_0, C4<1>, C4<1>;
v000002356abc0d10_0 .net "CLK", 0 0, v000002356abc37d0_0;  alias, 1 drivers
v000002356abc15d0_0 .net "CLK_EN", 0 0, v000002356abb3b20_0;  alias, 1 drivers
v000002356abc1530_0 .net "GATED_CLK", 0 0, L_000002356ab2ea50;  alias, 1 drivers
v000002356abc1350_0 .var "latch", 0 0;
E_000002356ab50e70 .event anyedge, v000002356abb3b20_0, v000002356ab28ff0_0;
    .scope S_000002356abaf890;
T_4 ;
    %wait E_000002356ab4ff70;
    %load/vec4 v000002356abb3d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002356abb3800_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002356abb3800_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002356abb3800_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002356abaf890;
T_5 ;
    %wait E_000002356ab4ff70;
    %load/vec4 v000002356abb3d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb3da0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002356abb3800_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002356abb3da0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002356abafd40;
T_6 ;
    %wait E_000002356ab50130;
    %load/vec4 v000002356abb38a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002356abb3ee0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002356abb3ee0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002356abb3ee0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002356abafd40;
T_7 ;
    %wait E_000002356ab50130;
    %load/vec4 v000002356abb38a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb3940_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002356abb3ee0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002356abb3940_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002356abb7eb0;
T_8 ;
    %wait E_000002356ab506f0;
    %fork t_1, S_000002356abb8040;
    %jmp t_0;
    .scope S_000002356abb8040;
t_1 ;
    %load/vec4 v000002356abbfcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abc0270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abc0630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abbedd0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002356abbeab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002356abc0b30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v000002356abc0270_0;
    %load/vec4 v000002356abbf410_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abc0270_0, 0;
    %load/vec4 v000002356abc0630_0;
    %inv;
    %assign/vec4 v000002356abc0630_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v000002356abc0b30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.11, 10;
    %load/vec4 v000002356abc0270_0;
    %load/vec4 v000002356abbf410_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v000002356abbedd0_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/1 T_8.9, 8;
    %load/vec4 v000002356abc0b30_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_8.13, 11;
    %load/vec4 v000002356abc0270_0;
    %load/vec4 v000002356abc06d0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.12, 10;
    %load/vec4 v000002356abbedd0_0;
    %nor/r;
    %and;
T_8.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.9;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abc0270_0, 0;
    %load/vec4 v000002356abc0630_0;
    %inv;
    %assign/vec4 v000002356abc0630_0, 0;
    %load/vec4 v000002356abbedd0_0;
    %inv;
    %assign/vec4 v000002356abbedd0_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v000002356abc0270_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002356abc0270_0, 0;
T_8.8 ;
T_8.5 ;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_000002356abb7eb0;
t_0 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_000002356abb81d0;
T_9 ;
    %wait E_000002356ab506f0;
    %fork t_3, S_000002356abb6420;
    %jmp t_2;
    .scope S_000002356abb6420;
t_3 ;
    %load/vec4 v000002356abbfff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abbf050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbff50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abbe970_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002356abbf7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000002356abc0090_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v000002356abbf050_0;
    %load/vec4 v000002356abbf4b0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abbf050_0, 0;
    %load/vec4 v000002356abbff50_0;
    %inv;
    %assign/vec4 v000002356abbff50_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000002356abc0090_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.11, 10;
    %load/vec4 v000002356abbf050_0;
    %load/vec4 v000002356abbf4b0_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.10, 9;
    %load/vec4 v000002356abbe970_0;
    %and;
T_9.10;
    %flag_set/vec4 8;
    %jmp/1 T_9.9, 8;
    %load/vec4 v000002356abc0090_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_9.13, 11;
    %load/vec4 v000002356abbf050_0;
    %load/vec4 v000002356abbf370_0;
    %pad/u 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.12, 10;
    %load/vec4 v000002356abbe970_0;
    %nor/r;
    %and;
T_9.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_9.9;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abbf050_0, 0;
    %load/vec4 v000002356abbff50_0;
    %inv;
    %assign/vec4 v000002356abbff50_0, 0;
    %load/vec4 v000002356abbe970_0;
    %inv;
    %assign/vec4 v000002356abbe970_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v000002356abbf050_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002356abbf050_0, 0;
T_9.8 ;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %end;
    .scope S_000002356abb81d0;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_000002356abb76e0;
T_10 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356abb2d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abb2860_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002356abb2a40_0;
    %assign/vec4 v000002356abb2860_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002356abb76e0;
T_11 ;
    %wait E_000002356ab4f7f0;
    %load/vec4 v000002356abb2860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.12;
T_11.0 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.14 ;
    %jmp T_11.12;
T_11.1 ;
    %load/vec4 v000002356abb8cf0_0;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 204, 0, 8;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 221, 0, 8;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.20;
T_11.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.20;
T_11.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.20;
T_11.17 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.20;
T_11.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.20;
T_11.20 ;
    %pop/vec4 1;
    %jmp T_11.12;
T_11.2 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %load/vec4 v000002356abb8cf0_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_11.23, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.24;
T_11.23 ;
    %load/vec4 v000002356abb8cf0_0;
    %cmpi/e 187, 0, 8;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.26;
T_11.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.26 ;
T_11.24 ;
    %jmp T_11.22;
T_11.21 ;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.22 ;
    %jmp T_11.12;
T_11.3 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.28 ;
    %jmp T_11.12;
T_11.4 ;
    %load/vec4 v000002356abb9dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.30;
T_11.29 ;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.30 ;
    %jmp T_11.12;
T_11.5 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.12;
T_11.6 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.31, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.32;
T_11.31 ;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.32 ;
    %jmp T_11.12;
T_11.7 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.33, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.34;
T_11.33 ;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.34 ;
    %jmp T_11.12;
T_11.8 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.35, 8;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.36;
T_11.35 ;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.36 ;
    %jmp T_11.12;
T_11.9 ;
    %load/vec4 v000002356abb2b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.37, 8;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.38;
T_11.37 ;
    %load/vec4 v000002356abb2860_0;
    %store/vec4 v000002356abb2a40_0, 0, 4;
T_11.38 ;
    %jmp T_11.12;
T_11.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002356abb2a40_0, 0, 4;
    %jmp T_11.12;
T_11.12 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002356abb76e0;
T_12 ;
    %wait E_000002356ab50170;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb2540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb3b20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002356abba0f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb8610_0, 0, 1;
    %load/vec4 v000002356abb2860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %load/vec4 v000002356abb2cc0_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %jmp T_12.12;
T_12.0 ;
    %load/vec4 v000002356abb2cc0_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %jmp T_12.12;
T_12.1 ;
    %load/vec4 v000002356abb9330_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %load/vec4 v000002356abb2cc0_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %jmp T_12.12;
T_12.2 ;
    %load/vec4 v000002356abb2cc0_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %jmp T_12.12;
T_12.3 ;
    %load/vec4 v000002356abb2cc0_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %jmp T_12.12;
T_12.4 ;
    %load/vec4 v000002356abb2cc0_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %jmp T_12.12;
T_12.5 ;
    %load/vec4 v000002356abb2cc0_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %jmp T_12.12;
T_12.6 ;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %load/vec4 v000002356abb9330_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %jmp T_12.12;
T_12.7 ;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %load/vec4 v000002356abb9330_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %jmp T_12.12;
T_12.8 ;
    %load/vec4 v000002356abb9330_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb3b20_0, 0, 1;
    %jmp T_12.12;
T_12.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb3b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb2540_0, 0, 1;
    %load/vec4 v000002356abb9330_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %jmp T_12.12;
T_12.10 ;
    %load/vec4 v000002356abb29a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %load/vec4 v000002356abb8ed0_0;
    %store/vec4 v000002356abba0f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb8610_0, 0, 1;
    %load/vec4 v000002356abb9330_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
T_12.13 ;
    %load/vec4 v000002356abba2d0_0;
    %store/vec4 v000002356abb8cf0_0, 0, 8;
    %load/vec4 v000002356abb9330_0;
    %store/vec4 v000002356abb9c90_0, 0, 8;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002356abb76e0;
T_13 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356abb2d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abb2c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abb2400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abb2900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abb8ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb8750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb9d30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb8750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb9d30_0, 0;
    %load/vec4 v000002356abb2860_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %jmp T_13.12;
T_13.2 ;
    %load/vec4 v000002356abb9330_0;
    %assign/vec4 v000002356abba2d0_0, 0;
    %jmp T_13.12;
T_13.3 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %load/vec4 v000002356abb9330_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000002356abb2c20_0, 0;
    %load/vec4 v000002356abb9330_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v000002356abb2400_0, 0;
T_13.13 ;
    %jmp T_13.12;
T_13.4 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v000002356abb9330_0;
    %assign/vec4 v000002356abb2cc0_0, 0;
T_13.15 ;
    %jmp T_13.12;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb8750_0, 0;
    %load/vec4 v000002356abb9010_0;
    %assign/vec4 v000002356abb8ed0_0, 0;
    %jmp T_13.12;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb9d30_0, 0;
    %jmp T_13.12;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb9d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abb2c20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abb2400_0, 0;
    %jmp T_13.12;
T_13.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb9d30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002356abb2c20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002356abb2400_0, 0;
    %jmp T_13.12;
T_13.9 ;
    %load/vec4 v000002356abb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.17, 8;
    %load/vec4 v000002356abb9330_0;
    %pad/u 4;
    %assign/vec4 v000002356abb2900_0, 0;
T_13.17 ;
    %jmp T_13.12;
T_13.10 ;
    %load/vec4 v000002356abb2b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %load/vec4 v000002356abb40c0_0;
    %assign/vec4 v000002356abb8ed0_0, 0;
T_13.19 ;
    %jmp T_13.12;
T_13.12 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002356a9ed6a0;
T_14 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356ab28690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002356ab287d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab28410_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002356ab28410_0;
    %load/vec4 v000002356ab29270_0;
    %cmp/ne;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002356ab287d0_0, 0;
    %load/vec4 v000002356ab29270_0;
    %assign/vec4 v000002356ab28410_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002356ab287d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000002356ab29130_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002356ab287d0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002356a9ed6a0;
T_15 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356ab28690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab29590_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002356ab29b30_0;
    %assign/vec4 v000002356ab29590_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002356a9ed6a0;
T_16 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356ab28690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab291d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002356ab29770_0;
    %assign/vec4 v000002356ab291d0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002356abb6bf0;
T_17 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abba760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002356abbba20_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000002356abbb840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002356abbba20_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v000002356abbb160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v000002356abbba20_0;
    %pad/u 32;
    %load/vec4 v000002356abba620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000002356abbba20_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v000002356abbba20_0;
    %addi 1, 0, 6;
    %assign/vec4 v000002356abbba20_0, 0;
T_17.7 ;
T_17.4 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002356abb6bf0;
T_18 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abba760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abba940_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000002356abbb840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abba940_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v000002356abbb160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v000002356abbba20_0;
    %pad/u 32;
    %load/vec4 v000002356abba620_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_18.6, 4;
    %load/vec4 v000002356abba940_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002356abba940_0, 0;
T_18.6 ;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002356abb73c0;
T_19 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abba230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb8430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb8a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abba050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb39e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000002356abb98d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v000002356abb9970_0;
    %pad/u 32;
    %load/vec4 v000002356abb8930_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v000002356abb8890_0;
    %assign/vec4 v000002356abb8430_0, 0;
T_19.4 ;
    %load/vec4 v000002356abb9970_0;
    %load/vec4 v000002356abb8930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_19.6, 4;
    %load/vec4 v000002356abb8890_0;
    %assign/vec4 v000002356abb8a70_0, 0;
T_19.6 ;
    %load/vec4 v000002356abb9970_0;
    %pad/u 32;
    %load/vec4 v000002356abb8930_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_19.8, 4;
    %load/vec4 v000002356abb8890_0;
    %assign/vec4 v000002356abba050_0, 0;
    %load/vec4 v000002356abb8430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.12, 9;
    %load/vec4 v000002356abb8a70_0;
    %and;
T_19.12;
    %flag_set/vec4 8;
    %jmp/1 T_19.11, 8;
    %load/vec4 v000002356abb8a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_19.13, 10;
    %load/vec4 v000002356abba050_0;
    %and;
T_19.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_19.11;
    %flag_get/vec4 8;
    %jmp/1 T_19.10, 8;
    %load/vec4 v000002356abb8430_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_19.14, 8;
    %load/vec4 v000002356abba050_0;
    %and;
T_19.14;
    %or;
T_19.10;
    %assign/vec4 v000002356abb39e0_0, 0;
T_19.8 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000002356abb6a60;
T_20 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abba190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abb86b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002356abb96f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.4, 9;
    %load/vec4 v000002356abb8f70_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002356abb8bb0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002356abb8f70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000002356abb86b0_0, 4, 5;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002356abb6d80;
T_21 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abba580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abba440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbb340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbb2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002356abbbde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000002356abbb7a0_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_21.6, 5;
    %load/vec4 v000002356abbb7a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_21.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v000002356abbbfc0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000002356abbb7a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000002356abba440_0, 4, 5;
T_21.4 ;
    %load/vec4 v000002356abbb7a0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v000002356abba440_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000002356abbbfc0_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v000002356abbb2a0_0, 0;
T_21.7 ;
    %load/vec4 v000002356abbb7a0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %load/vec4 v000002356abbc240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %load/vec4 v000002356abbb2a0_0;
    %nor/r;
    %load/vec4 v000002356abbbfc0_0;
    %cmp/e;
    %jmp/0xz  T_21.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbb340_0, 0;
    %jmp T_21.14;
T_21.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abbb340_0, 0;
T_21.14 ;
T_21.11 ;
    %load/vec4 v000002356abbc240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %load/vec4 v000002356abbb2a0_0;
    %load/vec4 v000002356abbbfc0_0;
    %cmp/e;
    %jmp/0xz  T_21.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbb340_0, 0;
    %jmp T_21.18;
T_21.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abbb340_0, 0;
T_21.18 ;
T_21.15 ;
T_21.9 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002356abb7550;
T_22 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abbc100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abba9e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000002356abbb520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v000002356abba6c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abba9e0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abba9e0_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002356abb7a00;
T_23 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abbaa80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbc2e0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002356abbb0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000002356abbbe80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbc2e0_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abbc2e0_0, 0;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000002356abb70a0;
T_24 ;
    %wait E_000002356ab4f6b0;
    %load/vec4 v000002356abb90b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000002356abb8570_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000002356abb9290_0;
    %assign/vec4 v000002356abb8570_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000002356abb70a0;
T_25 ;
    %wait E_000002356ab503b0;
    %load/vec4 v000002356abb8570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.7;
T_25.0 ;
    %load/vec4 v000002356abb9b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.9 ;
    %jmp T_25.7;
T_25.1 ;
    %load/vec4 v000002356abb9ab0_0;
    %pad/u 32;
    %load/vec4 v000002356abb93d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.10, 4;
    %load/vec4 v000002356abb9f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.13;
T_25.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.13 ;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.11 ;
    %jmp T_25.7;
T_25.2 ;
    %load/vec4 v000002356abb9150_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_25.16, 5;
    %load/vec4 v000002356abb9150_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_25.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.15;
T_25.14 ;
    %load/vec4 v000002356abb8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.18;
T_25.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.18 ;
T_25.15 ;
    %jmp T_25.7;
T_25.3 ;
    %load/vec4 v000002356abb9ab0_0;
    %pad/u 32;
    %load/vec4 v000002356abb93d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.19, 4;
    %load/vec4 v000002356abb89d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.22;
T_25.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.22 ;
    %jmp T_25.20;
T_25.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.20 ;
    %jmp T_25.7;
T_25.4 ;
    %load/vec4 v000002356abb9ab0_0;
    %pad/u 32;
    %load/vec4 v000002356abb93d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_25.23, 4;
    %load/vec4 v000002356abb95b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.26;
T_25.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.26 ;
    %jmp T_25.24;
T_25.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.24 ;
    %jmp T_25.7;
T_25.5 ;
    %load/vec4 v000002356abb9b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
    %jmp T_25.28;
T_25.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000002356abb9290_0, 0, 6;
T_25.28 ;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000002356abb70a0;
T_26 ;
    %wait E_000002356ab50270;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb8e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb87f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb9a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb9510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb9fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb9e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb84d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abb9bf0_0, 0, 1;
    %load/vec4 v000002356abb8570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %jmp T_26.7;
T_26.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb9bf0_0, 0, 1;
    %jmp T_26.7;
T_26.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb9e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb8e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb87f0_0, 0, 1;
    %jmp T_26.7;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb87f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb8e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb9a10_0, 0, 1;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb87f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb8e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb84d0_0, 0, 1;
    %jmp T_26.7;
T_26.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb87f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb8e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb9fb0_0, 0, 1;
    %jmp T_26.7;
T_26.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb87f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abb9510_0, 0, 1;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000002356abb6f10;
T_27 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abbdc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002356abbd530_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000002356abbd7b0_0;
    %assign/vec4 v000002356abbd530_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_000002356abb6f10;
T_28 ;
    %wait E_000002356ab51270;
    %load/vec4 v000002356abbd530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
    %jmp T_28.6;
T_28.0 ;
    %load/vec4 v000002356abbc950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
T_28.8 ;
    %jmp T_28.6;
T_28.1 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
    %jmp T_28.6;
T_28.2 ;
    %load/vec4 v000002356abbcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.9, 8;
    %load/vec4 v000002356abbd490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.11, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
    %jmp T_28.12;
T_28.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
T_28.12 ;
    %jmp T_28.10;
T_28.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
T_28.10 ;
    %jmp T_28.6;
T_28.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
    %jmp T_28.6;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002356abbd7b0_0, 0, 3;
    %jmp T_28.6;
T_28.6 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000002356abb6f10;
T_29 ;
    %wait E_000002356ab50670;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002356abbc810_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd670_0, 0, 1;
    %load/vec4 v000002356abbd530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd3f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002356abbc810_0, 0, 2;
    %jmp T_29.6;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd3f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002356abbc810_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd670_0, 0, 1;
    %jmp T_29.6;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abbd670_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002356abbc810_0, 0, 2;
    %jmp T_29.6;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abbd3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abbd670_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002356abbc810_0, 0, 2;
    %load/vec4 v000002356abbcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abbd3f0_0, 0, 1;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abbd3f0_0, 0, 1;
T_29.8 ;
    %jmp T_29.6;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abbd670_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002356abbc810_0, 0, 2;
    %jmp T_29.6;
T_29.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abbd670_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002356abbc810_0, 0, 2;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000002356abb6f10;
T_30 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abbdc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbdfd0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v000002356abbd670_0;
    %assign/vec4 v000002356abbdfd0_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_000002356abb7d20;
T_31 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abbd030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abbda30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v000002356abbd2b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.4, 9;
    %load/vec4 v000002356abbdd50_0;
    %nor/r;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v000002356abbcef0_0;
    %assign/vec4 v000002356abbda30_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v000002356abbcb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.5, 8;
    %load/vec4 v000002356abbda30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002356abbda30_0, 0;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_000002356abb7d20;
T_32 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abbd030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002356abbdf30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000002356abbcb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000002356abbdf30_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002356abbdf30_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002356abbdf30_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000002356abb7230;
T_33 ;
    %wait E_000002356ab51030;
    %load/vec4 v000002356abbcdb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v000002356abbe110_0;
    %store/vec4 v000002356abbe070_0, 0, 1;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v000002356abbcd10_0;
    %store/vec4 v000002356abbe070_0, 0, 1;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v000002356abbc770_0;
    %store/vec4 v000002356abbe070_0, 0, 1;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v000002356abbc4f0_0;
    %store/vec4 v000002356abbe070_0, 0, 1;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000002356abb7230;
T_34 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abbdb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbc630_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000002356abbe070_0;
    %assign/vec4 v000002356abbc630_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000002356abb7870;
T_35 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abbd0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abbcf90_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v000002356abbc450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.4, 9;
    %load/vec4 v000002356abbdcb0_0;
    %nor/r;
    %and;
T_35.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v000002356abbe250_0;
    %assign/vec4 v000002356abbcf90_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_000002356abb7870;
T_36 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abbd0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abbd170_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v000002356abbd210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v000002356abbd350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.6;
T_36.4 ;
    %load/vec4 v000002356abbcf90_0;
    %xor/r;
    %assign/vec4 v000002356abbd170_0, 0;
    %jmp T_36.6;
T_36.5 ;
    %load/vec4 v000002356abbcf90_0;
    %xnor/r;
    %assign/vec4 v000002356abbd170_0, 0;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000002356abaf700;
T_37 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abb2fe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb25e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb42a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000002356abb33a0_0;
    %assign/vec4 v000002356abb25e0_0, 0;
    %load/vec4 v000002356abb33a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_37.2, 8;
    %load/vec4 v000002356abb25e0_0;
    %nor/r;
    %and;
T_37.2;
    %assign/vec4 v000002356abb42a0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000002356abaf3e0;
T_38 ;
    %wait E_000002356ab500f0;
    %load/vec4 v000002356abb0f30_0;
    %load/vec4 v000002356abb12f0_0;
    %pad/u 4;
    %load/vec4 v000002356abb1750_0;
    %pad/u 4;
    %inv;
    %and;
    %add;
    %store/vec4 v000002356abb1250_0, 0, 4;
    %load/vec4 v000002356abb1250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002356abb1250_0;
    %xor;
    %store/vec4 v000002356abb1610_0, 0, 4;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000002356abaf3e0;
T_39 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356abb0d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002356abb0f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002356abb17f0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v000002356abb1250_0;
    %assign/vec4 v000002356abb0f30_0, 0;
    %load/vec4 v000002356abb1610_0;
    %pad/u 5;
    %assign/vec4 v000002356abb17f0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000002356abaf3e0;
T_40 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356abb0d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb1750_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v000002356abb0990_0;
    %parti/s 1, 4, 4;
    %cmpi/ne 1, 1, 1;
    %flag_get/vec4 4;
    %jmp/0 T_40.3, 4;
    %load/vec4 v000002356abb1610_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000002356abb0990_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_40.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_40.2, 8;
    %load/vec4 v000002356abb1610_0;
    %parti/s 3, 0, 2;
    %load/vec4 v000002356abb0990_0;
    %parti/s 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_40.2;
    %assign/vec4 v000002356abb1750_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_000002356abafa20;
T_41 ;
    %wait E_000002356ab4fcb0;
    %load/vec4 v000002356abb0b70_0;
    %load/vec4 v000002356abb1a70_0;
    %inv;
    %and;
    %store/vec4 v000002356abb0ad0_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_000002356abafed0;
T_42 ;
    %wait E_000002356ab4f3f0;
    %load/vec4 v000002356abb2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v000002356abb0490_0;
    %load/vec4 v000002356abb0710_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356abb1cf0, 0, 4;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000002356abafed0;
T_43 ;
    %wait E_000002356ab4fe30;
    %load/vec4 v000002356abb1e30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v000002356abb1d90_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002356abb1cf0, 4;
    %assign/vec4 v000002356abb2290_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000002356abb0060;
T_44 ;
    %wait E_000002356ab4fd30;
    %load/vec4 v000002356abb03f0_0;
    %load/vec4 v000002356abb0cb0_0;
    %pad/u 5;
    %load/vec4 v000002356abb11b0_0;
    %pad/u 5;
    %inv;
    %and;
    %add;
    %store/vec4 v000002356abb07b0_0, 0, 5;
    %load/vec4 v000002356abb07b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v000002356abb07b0_0;
    %xor;
    %store/vec4 v000002356abb19d0_0, 0, 5;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000002356abb0060;
T_45 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abb0fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002356abb03f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002356abb1110_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v000002356abb07b0_0;
    %assign/vec4 v000002356abb03f0_0, 0;
    %load/vec4 v000002356abb19d0_0;
    %assign/vec4 v000002356abb1110_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000002356abb0060;
T_46 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abb0fd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb11b0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v000002356abb19d0_0;
    %load/vec4 v000002356abb1bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002356abb11b0_0, 0;
    %load/vec4 v000002356abb19d0_0;
    %load/vec4 v000002356abb1bb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v000002356abb0c10_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000002356a9ea970;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
T_47.0 ;
    %load/vec4 v000002356ab006d0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_47.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000002356ab006d0_0;
    %store/vec4a v000002356ab00770, 4, 0;
    %load/vec4 v000002356ab006d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002356ab28c30_0, 0, 5;
    %end;
    .thread T_47;
    .scope S_000002356a9ea970;
T_48 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356ab28870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
T_48.2 ;
    %load/vec4 v000002356ab006d0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002356ab006d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356ab00770, 0, 4;
    %load/vec4 v000002356ab006d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
T_48.4 ;
    %load/vec4 v000002356ab006d0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_48.5, 5;
    %ix/getv/s 4, v000002356ab006d0_0;
    %load/vec4a v000002356ab00770, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002356ab28b90_0;
    %load/vec4 v000002356ab006d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002356ab006d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356ab00770, 0, 4;
    %load/vec4 v000002356ab006d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000002356a9ea970;
T_49 ;
    %wait E_000002356ab50370;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
T_49.0 ;
    %load/vec4 v000002356ab006d0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_49.1, 5;
    %ix/getv/s 4, v000002356ab006d0_0;
    %load/vec4a v000002356ab00770, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002356ab006d0_0;
    %store/vec4 v000002356ab28c30_0, 4, 1;
    %load/vec4 v000002356ab006d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356ab006d0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000002356abafbb0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
T_50.0 ;
    %load/vec4 v000002356abb08f0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_50.1, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 4, v000002356abb08f0_0;
    %store/vec4a v000002356abb1390, 4, 0;
    %load/vec4 v000002356abb08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002356abb1c50_0, 0, 5;
    %end;
    .thread T_50;
    .scope S_000002356abafbb0;
T_51 ;
    %wait E_000002356ab4fbb0;
    %load/vec4 v000002356abb16b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
T_51.2 ;
    %load/vec4 v000002356abb08f0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_51.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000002356abb08f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356abb1390, 0, 4;
    %load/vec4 v000002356abb08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
    %jmp T_51.2;
T_51.3 ;
    %jmp T_51.1;
T_51.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
T_51.4 ;
    %load/vec4 v000002356abb08f0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_51.5, 5;
    %ix/getv/s 4, v000002356abb08f0_0;
    %load/vec4a v000002356abb1390, 4;
    %parti/s 1, 0, 2;
    %load/vec4 v000002356abb0df0_0;
    %load/vec4 v000002356abb08f0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 3, v000002356abb08f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356abb1390, 0, 4;
    %load/vec4 v000002356abb08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
    %jmp T_51.4;
T_51.5 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_000002356abafbb0;
T_52 ;
    %wait E_000002356ab4f5f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
T_52.0 ;
    %load/vec4 v000002356abb08f0_0;
    %pad/u 33;
    %cmpi/u 5, 0, 33;
    %jmp/0xz T_52.1, 5;
    %ix/getv/s 4, v000002356abb08f0_0;
    %load/vec4a v000002356abb1390, 4;
    %parti/s 1, 1, 2;
    %ix/getv/s 4, v000002356abb08f0_0;
    %store/vec4 v000002356abb1c50_0, 4, 1;
    %load/vec4 v000002356abb08f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356abb08f0_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000002356abb01f0;
T_53 ;
    %wait E_000002356ab4fd70;
    %load/vec4 v000002356abb2e00_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002356abb4200_0, 0, 3;
    %jmp T_53.4;
T_53.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002356abb4200_0, 0, 3;
    %jmp T_53.4;
T_53.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002356abb4200_0, 0, 3;
    %jmp T_53.4;
T_53.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002356abb4200_0, 0, 3;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000002356abb65b0;
T_54 ;
    %wait E_000002356ab50e70;
    %load/vec4 v000002356abc0d10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000002356abc15d0_0;
    %assign/vec4 v000002356abc1350_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000002356aa10020;
T_55 ;
    %wait E_000002356ab4f7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab40650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab415f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab421d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab40a10_0, 0, 1;
    %load/vec4 v000002356ab40510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v000002356ab42130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %jmp T_55.7;
T_55.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356ab40650_0, 0, 1;
    %jmp T_55.7;
T_55.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356ab415f0_0, 0, 1;
    %jmp T_55.7;
T_55.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356ab421d0_0, 0, 1;
    %jmp T_55.7;
T_55.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356ab40a10_0, 0, 1;
    %jmp T_55.7;
T_55.7 ;
    %pop/vec4 1;
    %jmp T_55.1;
T_55.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab40650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab415f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab421d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356ab40a10_0, 0, 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_000002356aa184c0;
T_56 ;
    %wait E_000002356ab4fa30;
    %load/vec4 v000002356ab42270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab40f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab41b90_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v000002356ab40470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v000002356ab419b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.7, 6;
    %jmp T_56.8;
T_56.4 ;
    %load/vec4 v000002356ab41c30_0;
    %load/vec4 v000002356ab40c90_0;
    %add;
    %assign/vec4 v000002356ab40f10_0, 0;
    %jmp T_56.8;
T_56.5 ;
    %load/vec4 v000002356ab41c30_0;
    %load/vec4 v000002356ab40c90_0;
    %sub;
    %assign/vec4 v000002356ab40f10_0, 0;
    %jmp T_56.8;
T_56.6 ;
    %load/vec4 v000002356ab41c30_0;
    %load/vec4 v000002356ab40c90_0;
    %mul;
    %assign/vec4 v000002356ab40f10_0, 0;
    %jmp T_56.8;
T_56.7 ;
    %load/vec4 v000002356ab41c30_0;
    %load/vec4 v000002356ab40c90_0;
    %div;
    %assign/vec4 v000002356ab40f10_0, 0;
    %jmp T_56.8;
T_56.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356ab41b90_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab40f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab41b90_0, 0;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000002356a9e1210;
T_57 ;
    %wait E_000002356ab4fa30;
    %load/vec4 v000002356ab40ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab41050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab41690_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000002356ab40830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000002356ab41a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %jmp T_57.8;
T_57.4 ;
    %load/vec4 v000002356ab406f0_0;
    %load/vec4 v000002356ab40790_0;
    %and;
    %assign/vec4 v000002356ab41050_0, 0;
    %jmp T_57.8;
T_57.5 ;
    %load/vec4 v000002356ab406f0_0;
    %load/vec4 v000002356ab40790_0;
    %or;
    %assign/vec4 v000002356ab41050_0, 0;
    %jmp T_57.8;
T_57.6 ;
    %load/vec4 v000002356ab406f0_0;
    %load/vec4 v000002356ab40790_0;
    %and;
    %inv;
    %assign/vec4 v000002356ab41050_0, 0;
    %jmp T_57.8;
T_57.7 ;
    %load/vec4 v000002356ab406f0_0;
    %load/vec4 v000002356ab40790_0;
    %or;
    %inv;
    %assign/vec4 v000002356ab41050_0, 0;
    %jmp T_57.8;
T_57.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356ab41690_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab41050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab41690_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000002356aa0fe90;
T_58 ;
    %wait E_000002356ab4fa30;
    %load/vec4 v000002356ab41550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab414b0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v000002356ab41ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v000002356ab41870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v000002356ab42090_0;
    %load/vec4 v000002356ab41f50_0;
    %cmp/e;
    %jmp/0xz  T_58.9, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
    %jmp T_58.10;
T_58.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
T_58.10 ;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v000002356ab41f50_0;
    %load/vec4 v000002356ab42090_0;
    %cmp/u;
    %jmp/0xz  T_58.11, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
    %jmp T_58.12;
T_58.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
T_58.12 ;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v000002356ab42090_0;
    %load/vec4 v000002356ab41f50_0;
    %cmp/u;
    %jmp/0xz  T_58.13, 5;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
    %jmp T_58.14;
T_58.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
T_58.14 ;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356ab414b0_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab405b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab414b0_0, 0;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_000002356a9ed510;
T_59 ;
    %wait E_000002356ab4fa30;
    %load/vec4 v000002356ab08030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab085d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab08ad0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v000002356ab08a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000002356ab08990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.4 ;
    %load/vec4 v000002356ab08d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002356ab085d0_0, 0;
    %jmp T_59.8;
T_59.5 ;
    %load/vec4 v000002356ab08d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002356ab085d0_0, 0;
    %jmp T_59.8;
T_59.6 ;
    %load/vec4 v000002356ab09890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002356ab085d0_0, 0;
    %jmp T_59.8;
T_59.7 ;
    %load/vec4 v000002356ab09890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002356ab085d0_0, 0;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356ab08ad0_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356ab085d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356ab08ad0_0, 0;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000002356aa18330;
T_60 ;
    %wait E_000002356ab50330;
    %load/vec4 v000002356ab41e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %jmp T_60.4;
T_60.0 ;
    %load/vec4 v000002356ab417d0_0;
    %store/vec4 v000002356ab41d70_0, 0, 8;
    %jmp T_60.4;
T_60.1 ;
    %load/vec4 v000002356ab41230_0;
    %store/vec4 v000002356ab41d70_0, 0, 8;
    %jmp T_60.4;
T_60.2 ;
    %load/vec4 v000002356ab41370_0;
    %store/vec4 v000002356ab41d70_0, 0, 8;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v000002356ab41910_0;
    %store/vec4 v000002356ab41d70_0, 0, 8;
    %jmp T_60.4;
T_60.4 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000002356a9e13a0;
T_61 ;
    %wait E_000002356ab4fa70;
    %load/vec4 v000002356ab097f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %jmp T_61.4;
T_61.0 ;
    %load/vec4 v000002356ab40dd0_0;
    %store/vec4 v000002356ab07c70_0, 0, 1;
    %jmp T_61.4;
T_61.1 ;
    %load/vec4 v000002356ab40bf0_0;
    %store/vec4 v000002356ab07c70_0, 0, 1;
    %jmp T_61.4;
T_61.2 ;
    %load/vec4 v000002356ab40e70_0;
    %store/vec4 v000002356ab07c70_0, 0, 1;
    %jmp T_61.4;
T_61.3 ;
    %load/vec4 v000002356ab08490_0;
    %store/vec4 v000002356ab07c70_0, 0, 1;
    %jmp T_61.4;
T_61.4 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000002356abaf570;
T_62 ;
    %wait E_000002356ab4fb70;
    %load/vec4 v000002356abb2f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002356abb3760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb36c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002356abb3e40_0, 0, 32;
T_62.2 ;
    %load/vec4 v000002356abb3e40_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_62.3, 5;
    %load/vec4 v000002356abb3e40_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_62.4, 4;
    %pushi/vec4 129, 0, 8;
    %ix/getv/s 3, v000002356abb3e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356abb3260, 0, 4;
    %jmp T_62.5;
T_62.4 ;
    %load/vec4 v000002356abb3e40_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_62.6, 4;
    %pushi/vec4 32, 0, 8;
    %ix/getv/s 3, v000002356abb3e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356abb3260, 0, 4;
    %jmp T_62.7;
T_62.6 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002356abb3e40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356abb3260, 0, 4;
T_62.7 ;
T_62.5 ;
    %load/vec4 v000002356abb3e40_0;
    %addi 1, 0, 32;
    %store/vec4 v000002356abb3e40_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000002356abb3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.8, 8;
    %load/vec4 v000002356abb4020_0;
    %load/vec4 v000002356abb4160_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002356abb3260, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002356abb36c0_0, 0;
    %jmp T_62.9;
T_62.8 ;
    %load/vec4 v000002356abb27c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v000002356abb3580_0;
    %nor/r;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v000002356abb4160_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002356abb3260, 4;
    %assign/vec4 v000002356abb3760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002356abb36c0_0, 0;
T_62.10 ;
T_62.9 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000002356a9a4bd0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abc37d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abc37d0_0, 0, 1;
    %delay 10000, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_000002356a9a4bd0;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002356abc3730_0, 0, 1;
    %delay 135500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002356abc3730_0, 0, 1;
    %delay 135500, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_000002356a9a4bd0;
T_65 ;
    %vpi_call 2 49 "$dumpfile", "SYS_TOP.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %fork TD_SYS_TOP_tb.reset, S_000002356a9f82f0;
    %join;
    %delay 86720000, 0;
    %vpi_call 2 56 "$display", "Test case 1: Write data then read it" {0 0 0};
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %delay 86720000, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 63 "$display", "Test case 2: ALU addition ( 10 + 25 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 35, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 68 "$display", "Test case 3: ALU subtraction ( 50 - 20 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 73 "$display", "Test case 4: ALU multiplication ( 6 * 7 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 78 "$display", "Test case 5: ALU division ( 12 / 4 ) (with OP)" {0 0 0};
    %pushi/vec4 204, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 84 "$display", "Test case 6: ALU 12 AND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 90 "$display", "Test case 7: ALU  12 OR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 95 "$display", "Test case 8: ALU  12 NAND 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 251, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 100 "$display", "Test case 9: ALU  12 NOR 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %vpi_call 2 105 "$display", "Test case 10: ALU checking whether 12 > 4 ( NO OP )" {0 0 0};
    %pushi/vec4 221, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000002356ab40970_0, 0, 8;
    %fork TD_SYS_TOP_tb.send_data, S_000002356a9f8480;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000002356ab412d0_0, 0, 8;
    %fork TD_SYS_TOP_tb.expected_result, S_000002356aa211e0;
    %join;
    %delay 867200000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_65;
# The file index is used to find the file name in the following table.
:file_names 38;
    "N/A";
    "<interactive>";
    "SYS_TOP_tb.v";
    "./SYS_TOP.v";
    "./../ALU/ALU.v";
    "./../ALU/ALU_MUX.v";
    "./../ALU/ARITHMATIC_UNIT.v";
    "./../ALU/CMP_UNIT.v";
    "./../ALU/Decoder.v";
    "./../ALU/LOGIC_UNIT.v";
    "./../ALU/SHIFT_UNIT.v";
    "./../Data_syncrhonizer/DATA_SYNC.v";
    "./../Asyncrhonous_FIFO/ASYNC_FIFO.v";
    "./../Asyncrhonous_FIFO/BIT_SYNC.v";
    "./../Asyncrhonous_FIFO/Comb_logic.v";
    "./../Asyncrhonous_FIFO/FIFO_MEMORY.v";
    "./../Asyncrhonous_FIFO/FIFO_rptr_rempty.v";
    "./../Asyncrhonous_FIFO/FIFO_wprt_wfull.v";
    "./../MUX/MUX_prescale.v";
    "./../Pulse_generator/PULSE_GEN.v";
    "./../Register_file/Register_file.v";
    "./../Reset_syncrhonizer/RST_SYNC.v";
    "./../System_control/SYS_CTRL.v";
    "./../UART_RX/UART_RX.v";
    "./../UART_RX/UART_RX_FSM.v";
    "./../UART_RX/deserializer.v";
    "./../UART_RX/data_sampling.v";
    "./../UART_RX/edge_bit_counter.v";
    "./../UART_RX/parity_checker.v";
    "./../UART_RX/start_checker.v";
    "./../UART_RX/stop_checker.v";
    "./../UART_TX/UART_TX.v";
    "./../UART_TX/Serializer.v";
    "./../UART_TX/uart_tx_fsm.v";
    "./../UART_TX/mux.v";
    "./../UART_TX/parity_calc.v";
    "./../Clock_divider/ClkDiv.v";
    "./../Clock_gating/CLK_gate.v";
