{
  "module_name": "rt5682.c",
  "hash_id": "d00ced0fa9d1b2be61a6002ff3334920079fd17ac4e121e4d82216e137a7f32e",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5682.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/pm_runtime.h>\n#include <linux/platform_device.h>\n#include <linux/spi/spi.h>\n#include <linux/acpi.h>\n#include <linux/gpio/consumer.h>\n#include <linux/mutex.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/jack.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n#include <sound/rt5682.h>\n\n#include \"rl6231.h\"\n#include \"rt5682.h\"\n\nconst char *rt5682_supply_names[RT5682_NUM_SUPPLIES] = {\n\t\"AVDD\",\n\t\"MICVDD\",\n\t\"VBAT\",\n\t\"DBVDD\",\n\t\"LDO1-IN\",\n};\nEXPORT_SYMBOL_GPL(rt5682_supply_names);\n\nstatic const struct reg_sequence patch_list[] = {\n\t{RT5682_HP_IMP_SENS_CTRL_19, 0x1000},\n\t{RT5682_DAC_ADC_DIG_VOL1, 0xa020},\n\t{RT5682_I2C_CTRL, 0x000f},\n\t{RT5682_PLL2_INTERNAL, 0x8266},\n\t{RT5682_SAR_IL_CMD_1, 0x22b7},\n\t{RT5682_SAR_IL_CMD_3, 0x0365},\n\t{RT5682_SAR_IL_CMD_6, 0x0110},\n\t{RT5682_CHARGE_PUMP_1, 0x0210},\n\t{RT5682_HP_LOGIC_CTRL_2, 0x0007},\n\t{RT5682_SAR_IL_CMD_2, 0xac00},\n\t{RT5682_CBJ_CTRL_7, 0x0104},\n};\n\nvoid rt5682_apply_patch_list(struct rt5682_priv *rt5682, struct device *dev)\n{\n\tint ret;\n\n\tret = regmap_multi_reg_write(rt5682->regmap, patch_list,\n\t\t\t\t     ARRAY_SIZE(patch_list));\n\tif (ret)\n\t\tdev_warn(dev, \"Failed to apply regmap patch: %d\\n\", ret);\n}\nEXPORT_SYMBOL_GPL(rt5682_apply_patch_list);\n\nconst struct reg_default rt5682_reg[RT5682_REG_NUM] = {\n\t{0x0002, 0x8080},\n\t{0x0003, 0x8000},\n\t{0x0005, 0x0000},\n\t{0x0006, 0x0000},\n\t{0x0008, 0x800f},\n\t{0x000b, 0x0000},\n\t{0x0010, 0x4040},\n\t{0x0011, 0x0000},\n\t{0x0012, 0x1404},\n\t{0x0013, 0x1000},\n\t{0x0014, 0xa00a},\n\t{0x0015, 0x0404},\n\t{0x0016, 0x0404},\n\t{0x0019, 0xafaf},\n\t{0x001c, 0x2f2f},\n\t{0x001f, 0x0000},\n\t{0x0022, 0x5757},\n\t{0x0023, 0x0039},\n\t{0x0024, 0x000b},\n\t{0x0026, 0xc0c4},\n\t{0x0029, 0x8080},\n\t{0x002a, 0xa0a0},\n\t{0x002b, 0x0300},\n\t{0x0030, 0x0000},\n\t{0x003c, 0x0080},\n\t{0x0044, 0x0c0c},\n\t{0x0049, 0x0000},\n\t{0x0061, 0x0000},\n\t{0x0062, 0x0000},\n\t{0x0063, 0x003f},\n\t{0x0064, 0x0000},\n\t{0x0065, 0x0000},\n\t{0x0066, 0x0030},\n\t{0x0067, 0x0000},\n\t{0x006b, 0x0000},\n\t{0x006c, 0x0000},\n\t{0x006d, 0x2200},\n\t{0x006e, 0x0a10},\n\t{0x0070, 0x8000},\n\t{0x0071, 0x8000},\n\t{0x0073, 0x0000},\n\t{0x0074, 0x0000},\n\t{0x0075, 0x0002},\n\t{0x0076, 0x0001},\n\t{0x0079, 0x0000},\n\t{0x007a, 0x0000},\n\t{0x007b, 0x0000},\n\t{0x007c, 0x0100},\n\t{0x007e, 0x0000},\n\t{0x0080, 0x0000},\n\t{0x0081, 0x0000},\n\t{0x0082, 0x0000},\n\t{0x0083, 0x0000},\n\t{0x0084, 0x0000},\n\t{0x0085, 0x0000},\n\t{0x0086, 0x0005},\n\t{0x0087, 0x0000},\n\t{0x0088, 0x0000},\n\t{0x008c, 0x0003},\n\t{0x008d, 0x0000},\n\t{0x008e, 0x0060},\n\t{0x008f, 0x1000},\n\t{0x0091, 0x0c26},\n\t{0x0092, 0x0073},\n\t{0x0093, 0x0000},\n\t{0x0094, 0x0080},\n\t{0x0098, 0x0000},\n\t{0x009a, 0x0000},\n\t{0x009b, 0x0000},\n\t{0x009c, 0x0000},\n\t{0x009d, 0x0000},\n\t{0x009e, 0x100c},\n\t{0x009f, 0x0000},\n\t{0x00a0, 0x0000},\n\t{0x00a3, 0x0002},\n\t{0x00a4, 0x0001},\n\t{0x00ae, 0x2040},\n\t{0x00af, 0x0000},\n\t{0x00b6, 0x0000},\n\t{0x00b7, 0x0000},\n\t{0x00b8, 0x0000},\n\t{0x00b9, 0x0002},\n\t{0x00be, 0x0000},\n\t{0x00c0, 0x0160},\n\t{0x00c1, 0x82a0},\n\t{0x00c2, 0x0000},\n\t{0x00d0, 0x0000},\n\t{0x00d1, 0x2244},\n\t{0x00d2, 0x3300},\n\t{0x00d3, 0x2200},\n\t{0x00d4, 0x0000},\n\t{0x00d9, 0x0009},\n\t{0x00da, 0x0000},\n\t{0x00db, 0x0000},\n\t{0x00dc, 0x00c0},\n\t{0x00dd, 0x2220},\n\t{0x00de, 0x3131},\n\t{0x00df, 0x3131},\n\t{0x00e0, 0x3131},\n\t{0x00e2, 0x0000},\n\t{0x00e3, 0x4000},\n\t{0x00e4, 0x0aa0},\n\t{0x00e5, 0x3131},\n\t{0x00e6, 0x3131},\n\t{0x00e7, 0x3131},\n\t{0x00e8, 0x3131},\n\t{0x00ea, 0xb320},\n\t{0x00eb, 0x0000},\n\t{0x00f0, 0x0000},\n\t{0x00f1, 0x00d0},\n\t{0x00f2, 0x00d0},\n\t{0x00f6, 0x0000},\n\t{0x00fa, 0x0000},\n\t{0x00fb, 0x0000},\n\t{0x00fc, 0x0000},\n\t{0x00fd, 0x0000},\n\t{0x00fe, 0x10ec},\n\t{0x00ff, 0x6530},\n\t{0x0100, 0xa0a0},\n\t{0x010b, 0x0000},\n\t{0x010c, 0xae00},\n\t{0x010d, 0xaaa0},\n\t{0x010e, 0x8aa2},\n\t{0x010f, 0x02a2},\n\t{0x0110, 0xc000},\n\t{0x0111, 0x04a2},\n\t{0x0112, 0x2800},\n\t{0x0113, 0x0000},\n\t{0x0117, 0x0100},\n\t{0x0125, 0x0410},\n\t{0x0132, 0x6026},\n\t{0x0136, 0x5555},\n\t{0x0138, 0x3700},\n\t{0x013a, 0x2000},\n\t{0x013b, 0x2000},\n\t{0x013c, 0x2005},\n\t{0x013f, 0x0000},\n\t{0x0142, 0x0000},\n\t{0x0145, 0x0002},\n\t{0x0146, 0x0000},\n\t{0x0147, 0x0000},\n\t{0x0148, 0x0000},\n\t{0x0149, 0x0000},\n\t{0x0150, 0x79a1},\n\t{0x0156, 0xaaaa},\n\t{0x0160, 0x4ec0},\n\t{0x0161, 0x0080},\n\t{0x0162, 0x0200},\n\t{0x0163, 0x0800},\n\t{0x0164, 0x0000},\n\t{0x0165, 0x0000},\n\t{0x0166, 0x0000},\n\t{0x0167, 0x000f},\n\t{0x0168, 0x000f},\n\t{0x0169, 0x0021},\n\t{0x0190, 0x413d},\n\t{0x0194, 0x0000},\n\t{0x0195, 0x0000},\n\t{0x0197, 0x0022},\n\t{0x0198, 0x0000},\n\t{0x0199, 0x0000},\n\t{0x01af, 0x0000},\n\t{0x01b0, 0x0400},\n\t{0x01b1, 0x0000},\n\t{0x01b2, 0x0000},\n\t{0x01b3, 0x0000},\n\t{0x01b4, 0x0000},\n\t{0x01b5, 0x0000},\n\t{0x01b6, 0x01c3},\n\t{0x01b7, 0x02a0},\n\t{0x01b8, 0x03e9},\n\t{0x01b9, 0x1389},\n\t{0x01ba, 0xc351},\n\t{0x01bb, 0x0009},\n\t{0x01bc, 0x0018},\n\t{0x01bd, 0x002a},\n\t{0x01be, 0x004c},\n\t{0x01bf, 0x0097},\n\t{0x01c0, 0x433d},\n\t{0x01c2, 0x0000},\n\t{0x01c3, 0x0000},\n\t{0x01c4, 0x0000},\n\t{0x01c5, 0x0000},\n\t{0x01c6, 0x0000},\n\t{0x01c7, 0x0000},\n\t{0x01c8, 0x40af},\n\t{0x01c9, 0x0702},\n\t{0x01ca, 0x0000},\n\t{0x01cb, 0x0000},\n\t{0x01cc, 0x5757},\n\t{0x01cd, 0x5757},\n\t{0x01ce, 0x5757},\n\t{0x01cf, 0x5757},\n\t{0x01d0, 0x5757},\n\t{0x01d1, 0x5757},\n\t{0x01d2, 0x5757},\n\t{0x01d3, 0x5757},\n\t{0x01d4, 0x5757},\n\t{0x01d5, 0x5757},\n\t{0x01d6, 0x0000},\n\t{0x01d7, 0x0008},\n\t{0x01d8, 0x0029},\n\t{0x01d9, 0x3333},\n\t{0x01da, 0x0000},\n\t{0x01db, 0x0004},\n\t{0x01dc, 0x0000},\n\t{0x01de, 0x7c00},\n\t{0x01df, 0x0320},\n\t{0x01e0, 0x06a1},\n\t{0x01e1, 0x0000},\n\t{0x01e2, 0x0000},\n\t{0x01e3, 0x0000},\n\t{0x01e4, 0x0000},\n\t{0x01e6, 0x0001},\n\t{0x01e7, 0x0000},\n\t{0x01e8, 0x0000},\n\t{0x01ea, 0x0000},\n\t{0x01eb, 0x0000},\n\t{0x01ec, 0x0000},\n\t{0x01ed, 0x0000},\n\t{0x01ee, 0x0000},\n\t{0x01ef, 0x0000},\n\t{0x01f0, 0x0000},\n\t{0x01f1, 0x0000},\n\t{0x01f2, 0x0000},\n\t{0x01f3, 0x0000},\n\t{0x01f4, 0x0000},\n\t{0x0210, 0x6297},\n\t{0x0211, 0xa005},\n\t{0x0212, 0x824c},\n\t{0x0213, 0xf7ff},\n\t{0x0214, 0xf24c},\n\t{0x0215, 0x0102},\n\t{0x0216, 0x00a3},\n\t{0x0217, 0x0048},\n\t{0x0218, 0xa2c0},\n\t{0x0219, 0x0400},\n\t{0x021a, 0x00c8},\n\t{0x021b, 0x00c0},\n\t{0x021c, 0x0000},\n\t{0x0250, 0x4500},\n\t{0x0251, 0x40b3},\n\t{0x0252, 0x0000},\n\t{0x0253, 0x0000},\n\t{0x0254, 0x0000},\n\t{0x0255, 0x0000},\n\t{0x0256, 0x0000},\n\t{0x0257, 0x0000},\n\t{0x0258, 0x0000},\n\t{0x0259, 0x0000},\n\t{0x025a, 0x0005},\n\t{0x0270, 0x0000},\n\t{0x02ff, 0x0110},\n\t{0x0300, 0x001f},\n\t{0x0301, 0x032c},\n\t{0x0302, 0x5f21},\n\t{0x0303, 0x4000},\n\t{0x0304, 0x4000},\n\t{0x0305, 0x06d5},\n\t{0x0306, 0x8000},\n\t{0x0307, 0x0700},\n\t{0x0310, 0x4560},\n\t{0x0311, 0xa4a8},\n\t{0x0312, 0x7418},\n\t{0x0313, 0x0000},\n\t{0x0314, 0x0006},\n\t{0x0315, 0xffff},\n\t{0x0316, 0xc400},\n\t{0x0317, 0x0000},\n\t{0x03c0, 0x7e00},\n\t{0x03c1, 0x8000},\n\t{0x03c2, 0x8000},\n\t{0x03c3, 0x8000},\n\t{0x03c4, 0x8000},\n\t{0x03c5, 0x8000},\n\t{0x03c6, 0x8000},\n\t{0x03c7, 0x8000},\n\t{0x03c8, 0x8000},\n\t{0x03c9, 0x8000},\n\t{0x03ca, 0x8000},\n\t{0x03cb, 0x8000},\n\t{0x03cc, 0x8000},\n\t{0x03d0, 0x0000},\n\t{0x03d1, 0x0000},\n\t{0x03d2, 0x0000},\n\t{0x03d3, 0x0000},\n\t{0x03d4, 0x2000},\n\t{0x03d5, 0x2000},\n\t{0x03d6, 0x0000},\n\t{0x03d7, 0x0000},\n\t{0x03d8, 0x2000},\n\t{0x03d9, 0x2000},\n\t{0x03da, 0x2000},\n\t{0x03db, 0x2000},\n\t{0x03dc, 0x0000},\n\t{0x03dd, 0x0000},\n\t{0x03de, 0x0000},\n\t{0x03df, 0x2000},\n\t{0x03e0, 0x0000},\n\t{0x03e1, 0x0000},\n\t{0x03e2, 0x0000},\n\t{0x03e3, 0x0000},\n\t{0x03e4, 0x0000},\n\t{0x03e5, 0x0000},\n\t{0x03e6, 0x0000},\n\t{0x03e7, 0x0000},\n\t{0x03e8, 0x0000},\n\t{0x03e9, 0x0000},\n\t{0x03ea, 0x0000},\n\t{0x03eb, 0x0000},\n\t{0x03ec, 0x0000},\n\t{0x03ed, 0x0000},\n\t{0x03ee, 0x0000},\n\t{0x03ef, 0x0000},\n\t{0x03f0, 0x0800},\n\t{0x03f1, 0x0800},\n\t{0x03f2, 0x0800},\n\t{0x03f3, 0x0800},\n};\nEXPORT_SYMBOL_GPL(rt5682_reg);\n\nbool rt5682_volatile_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5682_RESET:\n\tcase RT5682_CBJ_CTRL_2:\n\tcase RT5682_INT_ST_1:\n\tcase RT5682_4BTN_IL_CMD_1:\n\tcase RT5682_AJD1_CTRL:\n\tcase RT5682_HP_CALIB_CTRL_1:\n\tcase RT5682_DEVICE_ID:\n\tcase RT5682_I2C_MODE:\n\tcase RT5682_HP_CALIB_CTRL_10:\n\tcase RT5682_EFUSE_CTRL_2:\n\tcase RT5682_JD_TOP_VC_VTRL:\n\tcase RT5682_HP_IMP_SENS_CTRL_19:\n\tcase RT5682_IL_CMD_1:\n\tcase RT5682_SAR_IL_CMD_2:\n\tcase RT5682_SAR_IL_CMD_4:\n\tcase RT5682_SAR_IL_CMD_10:\n\tcase RT5682_SAR_IL_CMD_11:\n\tcase RT5682_EFUSE_CTRL_6...RT5682_EFUSE_CTRL_11:\n\tcase RT5682_HP_CALIB_STA_1...RT5682_HP_CALIB_STA_11:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\nEXPORT_SYMBOL_GPL(rt5682_volatile_register);\n\nbool rt5682_readable_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5682_RESET:\n\tcase RT5682_VERSION_ID:\n\tcase RT5682_VENDOR_ID:\n\tcase RT5682_DEVICE_ID:\n\tcase RT5682_HP_CTRL_1:\n\tcase RT5682_HP_CTRL_2:\n\tcase RT5682_HPL_GAIN:\n\tcase RT5682_HPR_GAIN:\n\tcase RT5682_I2C_CTRL:\n\tcase RT5682_CBJ_BST_CTRL:\n\tcase RT5682_CBJ_CTRL_1:\n\tcase RT5682_CBJ_CTRL_2:\n\tcase RT5682_CBJ_CTRL_3:\n\tcase RT5682_CBJ_CTRL_4:\n\tcase RT5682_CBJ_CTRL_5:\n\tcase RT5682_CBJ_CTRL_6:\n\tcase RT5682_CBJ_CTRL_7:\n\tcase RT5682_DAC1_DIG_VOL:\n\tcase RT5682_STO1_ADC_DIG_VOL:\n\tcase RT5682_STO1_ADC_BOOST:\n\tcase RT5682_HP_IMP_GAIN_1:\n\tcase RT5682_HP_IMP_GAIN_2:\n\tcase RT5682_SIDETONE_CTRL:\n\tcase RT5682_STO1_ADC_MIXER:\n\tcase RT5682_AD_DA_MIXER:\n\tcase RT5682_STO1_DAC_MIXER:\n\tcase RT5682_A_DAC1_MUX:\n\tcase RT5682_DIG_INF2_DATA:\n\tcase RT5682_REC_MIXER:\n\tcase RT5682_CAL_REC:\n\tcase RT5682_ALC_BACK_GAIN:\n\tcase RT5682_PWR_DIG_1:\n\tcase RT5682_PWR_DIG_2:\n\tcase RT5682_PWR_ANLG_1:\n\tcase RT5682_PWR_ANLG_2:\n\tcase RT5682_PWR_ANLG_3:\n\tcase RT5682_PWR_MIXER:\n\tcase RT5682_PWR_VOL:\n\tcase RT5682_CLK_DET:\n\tcase RT5682_RESET_LPF_CTRL:\n\tcase RT5682_RESET_HPF_CTRL:\n\tcase RT5682_DMIC_CTRL_1:\n\tcase RT5682_I2S1_SDP:\n\tcase RT5682_I2S2_SDP:\n\tcase RT5682_ADDA_CLK_1:\n\tcase RT5682_ADDA_CLK_2:\n\tcase RT5682_I2S1_F_DIV_CTRL_1:\n\tcase RT5682_I2S1_F_DIV_CTRL_2:\n\tcase RT5682_TDM_CTRL:\n\tcase RT5682_TDM_ADDA_CTRL_1:\n\tcase RT5682_TDM_ADDA_CTRL_2:\n\tcase RT5682_DATA_SEL_CTRL_1:\n\tcase RT5682_TDM_TCON_CTRL:\n\tcase RT5682_GLB_CLK:\n\tcase RT5682_PLL_CTRL_1:\n\tcase RT5682_PLL_CTRL_2:\n\tcase RT5682_PLL_TRACK_1:\n\tcase RT5682_PLL_TRACK_2:\n\tcase RT5682_PLL_TRACK_3:\n\tcase RT5682_PLL_TRACK_4:\n\tcase RT5682_PLL_TRACK_5:\n\tcase RT5682_PLL_TRACK_6:\n\tcase RT5682_PLL_TRACK_11:\n\tcase RT5682_SDW_REF_CLK:\n\tcase RT5682_DEPOP_1:\n\tcase RT5682_DEPOP_2:\n\tcase RT5682_HP_CHARGE_PUMP_1:\n\tcase RT5682_HP_CHARGE_PUMP_2:\n\tcase RT5682_MICBIAS_1:\n\tcase RT5682_MICBIAS_2:\n\tcase RT5682_PLL_TRACK_12:\n\tcase RT5682_PLL_TRACK_14:\n\tcase RT5682_PLL2_CTRL_1:\n\tcase RT5682_PLL2_CTRL_2:\n\tcase RT5682_PLL2_CTRL_3:\n\tcase RT5682_PLL2_CTRL_4:\n\tcase RT5682_RC_CLK_CTRL:\n\tcase RT5682_I2S_M_CLK_CTRL_1:\n\tcase RT5682_I2S2_F_DIV_CTRL_1:\n\tcase RT5682_I2S2_F_DIV_CTRL_2:\n\tcase RT5682_EQ_CTRL_1:\n\tcase RT5682_EQ_CTRL_2:\n\tcase RT5682_IRQ_CTRL_1:\n\tcase RT5682_IRQ_CTRL_2:\n\tcase RT5682_IRQ_CTRL_3:\n\tcase RT5682_IRQ_CTRL_4:\n\tcase RT5682_INT_ST_1:\n\tcase RT5682_GPIO_CTRL_1:\n\tcase RT5682_GPIO_CTRL_2:\n\tcase RT5682_GPIO_CTRL_3:\n\tcase RT5682_HP_AMP_DET_CTRL_1:\n\tcase RT5682_HP_AMP_DET_CTRL_2:\n\tcase RT5682_MID_HP_AMP_DET:\n\tcase RT5682_LOW_HP_AMP_DET:\n\tcase RT5682_DELAY_BUF_CTRL:\n\tcase RT5682_SV_ZCD_1:\n\tcase RT5682_SV_ZCD_2:\n\tcase RT5682_IL_CMD_1:\n\tcase RT5682_IL_CMD_2:\n\tcase RT5682_IL_CMD_3:\n\tcase RT5682_IL_CMD_4:\n\tcase RT5682_IL_CMD_5:\n\tcase RT5682_IL_CMD_6:\n\tcase RT5682_4BTN_IL_CMD_1:\n\tcase RT5682_4BTN_IL_CMD_2:\n\tcase RT5682_4BTN_IL_CMD_3:\n\tcase RT5682_4BTN_IL_CMD_4:\n\tcase RT5682_4BTN_IL_CMD_5:\n\tcase RT5682_4BTN_IL_CMD_6:\n\tcase RT5682_4BTN_IL_CMD_7:\n\tcase RT5682_ADC_STO1_HP_CTRL_1:\n\tcase RT5682_ADC_STO1_HP_CTRL_2:\n\tcase RT5682_AJD1_CTRL:\n\tcase RT5682_JD1_THD:\n\tcase RT5682_JD2_THD:\n\tcase RT5682_JD_CTRL_1:\n\tcase RT5682_DUMMY_1:\n\tcase RT5682_DUMMY_2:\n\tcase RT5682_DUMMY_3:\n\tcase RT5682_DAC_ADC_DIG_VOL1:\n\tcase RT5682_BIAS_CUR_CTRL_2:\n\tcase RT5682_BIAS_CUR_CTRL_3:\n\tcase RT5682_BIAS_CUR_CTRL_4:\n\tcase RT5682_BIAS_CUR_CTRL_5:\n\tcase RT5682_BIAS_CUR_CTRL_6:\n\tcase RT5682_BIAS_CUR_CTRL_7:\n\tcase RT5682_BIAS_CUR_CTRL_8:\n\tcase RT5682_BIAS_CUR_CTRL_9:\n\tcase RT5682_BIAS_CUR_CTRL_10:\n\tcase RT5682_VREF_REC_OP_FB_CAP_CTRL:\n\tcase RT5682_CHARGE_PUMP_1:\n\tcase RT5682_DIG_IN_CTRL_1:\n\tcase RT5682_PAD_DRIVING_CTRL:\n\tcase RT5682_SOFT_RAMP_DEPOP:\n\tcase RT5682_CHOP_DAC:\n\tcase RT5682_CHOP_ADC:\n\tcase RT5682_CALIB_ADC_CTRL:\n\tcase RT5682_VOL_TEST:\n\tcase RT5682_SPKVDD_DET_STA:\n\tcase RT5682_TEST_MODE_CTRL_1:\n\tcase RT5682_TEST_MODE_CTRL_2:\n\tcase RT5682_TEST_MODE_CTRL_3:\n\tcase RT5682_TEST_MODE_CTRL_4:\n\tcase RT5682_TEST_MODE_CTRL_5:\n\tcase RT5682_PLL1_INTERNAL:\n\tcase RT5682_PLL2_INTERNAL:\n\tcase RT5682_STO_NG2_CTRL_1:\n\tcase RT5682_STO_NG2_CTRL_2:\n\tcase RT5682_STO_NG2_CTRL_3:\n\tcase RT5682_STO_NG2_CTRL_4:\n\tcase RT5682_STO_NG2_CTRL_5:\n\tcase RT5682_STO_NG2_CTRL_6:\n\tcase RT5682_STO_NG2_CTRL_7:\n\tcase RT5682_STO_NG2_CTRL_8:\n\tcase RT5682_STO_NG2_CTRL_9:\n\tcase RT5682_STO_NG2_CTRL_10:\n\tcase RT5682_STO1_DAC_SIL_DET:\n\tcase RT5682_SIL_PSV_CTRL1:\n\tcase RT5682_SIL_PSV_CTRL2:\n\tcase RT5682_SIL_PSV_CTRL3:\n\tcase RT5682_SIL_PSV_CTRL4:\n\tcase RT5682_SIL_PSV_CTRL5:\n\tcase RT5682_HP_IMP_SENS_CTRL_01:\n\tcase RT5682_HP_IMP_SENS_CTRL_02:\n\tcase RT5682_HP_IMP_SENS_CTRL_03:\n\tcase RT5682_HP_IMP_SENS_CTRL_04:\n\tcase RT5682_HP_IMP_SENS_CTRL_05:\n\tcase RT5682_HP_IMP_SENS_CTRL_06:\n\tcase RT5682_HP_IMP_SENS_CTRL_07:\n\tcase RT5682_HP_IMP_SENS_CTRL_08:\n\tcase RT5682_HP_IMP_SENS_CTRL_09:\n\tcase RT5682_HP_IMP_SENS_CTRL_10:\n\tcase RT5682_HP_IMP_SENS_CTRL_11:\n\tcase RT5682_HP_IMP_SENS_CTRL_12:\n\tcase RT5682_HP_IMP_SENS_CTRL_13:\n\tcase RT5682_HP_IMP_SENS_CTRL_14:\n\tcase RT5682_HP_IMP_SENS_CTRL_15:\n\tcase RT5682_HP_IMP_SENS_CTRL_16:\n\tcase RT5682_HP_IMP_SENS_CTRL_17:\n\tcase RT5682_HP_IMP_SENS_CTRL_18:\n\tcase RT5682_HP_IMP_SENS_CTRL_19:\n\tcase RT5682_HP_IMP_SENS_CTRL_20:\n\tcase RT5682_HP_IMP_SENS_CTRL_21:\n\tcase RT5682_HP_IMP_SENS_CTRL_22:\n\tcase RT5682_HP_IMP_SENS_CTRL_23:\n\tcase RT5682_HP_IMP_SENS_CTRL_24:\n\tcase RT5682_HP_IMP_SENS_CTRL_25:\n\tcase RT5682_HP_IMP_SENS_CTRL_26:\n\tcase RT5682_HP_IMP_SENS_CTRL_27:\n\tcase RT5682_HP_IMP_SENS_CTRL_28:\n\tcase RT5682_HP_IMP_SENS_CTRL_29:\n\tcase RT5682_HP_IMP_SENS_CTRL_30:\n\tcase RT5682_HP_IMP_SENS_CTRL_31:\n\tcase RT5682_HP_IMP_SENS_CTRL_32:\n\tcase RT5682_HP_IMP_SENS_CTRL_33:\n\tcase RT5682_HP_IMP_SENS_CTRL_34:\n\tcase RT5682_HP_IMP_SENS_CTRL_35:\n\tcase RT5682_HP_IMP_SENS_CTRL_36:\n\tcase RT5682_HP_IMP_SENS_CTRL_37:\n\tcase RT5682_HP_IMP_SENS_CTRL_38:\n\tcase RT5682_HP_IMP_SENS_CTRL_39:\n\tcase RT5682_HP_IMP_SENS_CTRL_40:\n\tcase RT5682_HP_IMP_SENS_CTRL_41:\n\tcase RT5682_HP_IMP_SENS_CTRL_42:\n\tcase RT5682_HP_IMP_SENS_CTRL_43:\n\tcase RT5682_HP_LOGIC_CTRL_1:\n\tcase RT5682_HP_LOGIC_CTRL_2:\n\tcase RT5682_HP_LOGIC_CTRL_3:\n\tcase RT5682_HP_CALIB_CTRL_1:\n\tcase RT5682_HP_CALIB_CTRL_2:\n\tcase RT5682_HP_CALIB_CTRL_3:\n\tcase RT5682_HP_CALIB_CTRL_4:\n\tcase RT5682_HP_CALIB_CTRL_5:\n\tcase RT5682_HP_CALIB_CTRL_6:\n\tcase RT5682_HP_CALIB_CTRL_7:\n\tcase RT5682_HP_CALIB_CTRL_9:\n\tcase RT5682_HP_CALIB_CTRL_10:\n\tcase RT5682_HP_CALIB_CTRL_11:\n\tcase RT5682_HP_CALIB_STA_1:\n\tcase RT5682_HP_CALIB_STA_2:\n\tcase RT5682_HP_CALIB_STA_3:\n\tcase RT5682_HP_CALIB_STA_4:\n\tcase RT5682_HP_CALIB_STA_5:\n\tcase RT5682_HP_CALIB_STA_6:\n\tcase RT5682_HP_CALIB_STA_7:\n\tcase RT5682_HP_CALIB_STA_8:\n\tcase RT5682_HP_CALIB_STA_9:\n\tcase RT5682_HP_CALIB_STA_10:\n\tcase RT5682_HP_CALIB_STA_11:\n\tcase RT5682_SAR_IL_CMD_1:\n\tcase RT5682_SAR_IL_CMD_2:\n\tcase RT5682_SAR_IL_CMD_3:\n\tcase RT5682_SAR_IL_CMD_4:\n\tcase RT5682_SAR_IL_CMD_5:\n\tcase RT5682_SAR_IL_CMD_6:\n\tcase RT5682_SAR_IL_CMD_7:\n\tcase RT5682_SAR_IL_CMD_8:\n\tcase RT5682_SAR_IL_CMD_9:\n\tcase RT5682_SAR_IL_CMD_10:\n\tcase RT5682_SAR_IL_CMD_11:\n\tcase RT5682_SAR_IL_CMD_12:\n\tcase RT5682_SAR_IL_CMD_13:\n\tcase RT5682_EFUSE_CTRL_1:\n\tcase RT5682_EFUSE_CTRL_2:\n\tcase RT5682_EFUSE_CTRL_3:\n\tcase RT5682_EFUSE_CTRL_4:\n\tcase RT5682_EFUSE_CTRL_5:\n\tcase RT5682_EFUSE_CTRL_6:\n\tcase RT5682_EFUSE_CTRL_7:\n\tcase RT5682_EFUSE_CTRL_8:\n\tcase RT5682_EFUSE_CTRL_9:\n\tcase RT5682_EFUSE_CTRL_10:\n\tcase RT5682_EFUSE_CTRL_11:\n\tcase RT5682_JD_TOP_VC_VTRL:\n\tcase RT5682_DRC1_CTRL_0:\n\tcase RT5682_DRC1_CTRL_1:\n\tcase RT5682_DRC1_CTRL_2:\n\tcase RT5682_DRC1_CTRL_3:\n\tcase RT5682_DRC1_CTRL_4:\n\tcase RT5682_DRC1_CTRL_5:\n\tcase RT5682_DRC1_CTRL_6:\n\tcase RT5682_DRC1_HARD_LMT_CTRL_1:\n\tcase RT5682_DRC1_HARD_LMT_CTRL_2:\n\tcase RT5682_DRC1_PRIV_1:\n\tcase RT5682_DRC1_PRIV_2:\n\tcase RT5682_DRC1_PRIV_3:\n\tcase RT5682_DRC1_PRIV_4:\n\tcase RT5682_DRC1_PRIV_5:\n\tcase RT5682_DRC1_PRIV_6:\n\tcase RT5682_DRC1_PRIV_7:\n\tcase RT5682_DRC1_PRIV_8:\n\tcase RT5682_EQ_AUTO_RCV_CTRL1:\n\tcase RT5682_EQ_AUTO_RCV_CTRL2:\n\tcase RT5682_EQ_AUTO_RCV_CTRL3:\n\tcase RT5682_EQ_AUTO_RCV_CTRL4:\n\tcase RT5682_EQ_AUTO_RCV_CTRL5:\n\tcase RT5682_EQ_AUTO_RCV_CTRL6:\n\tcase RT5682_EQ_AUTO_RCV_CTRL7:\n\tcase RT5682_EQ_AUTO_RCV_CTRL8:\n\tcase RT5682_EQ_AUTO_RCV_CTRL9:\n\tcase RT5682_EQ_AUTO_RCV_CTRL10:\n\tcase RT5682_EQ_AUTO_RCV_CTRL11:\n\tcase RT5682_EQ_AUTO_RCV_CTRL12:\n\tcase RT5682_EQ_AUTO_RCV_CTRL13:\n\tcase RT5682_ADC_L_EQ_LPF1_A1:\n\tcase RT5682_R_EQ_LPF1_A1:\n\tcase RT5682_L_EQ_LPF1_H0:\n\tcase RT5682_R_EQ_LPF1_H0:\n\tcase RT5682_L_EQ_BPF1_A1:\n\tcase RT5682_R_EQ_BPF1_A1:\n\tcase RT5682_L_EQ_BPF1_A2:\n\tcase RT5682_R_EQ_BPF1_A2:\n\tcase RT5682_L_EQ_BPF1_H0:\n\tcase RT5682_R_EQ_BPF1_H0:\n\tcase RT5682_L_EQ_BPF2_A1:\n\tcase RT5682_R_EQ_BPF2_A1:\n\tcase RT5682_L_EQ_BPF2_A2:\n\tcase RT5682_R_EQ_BPF2_A2:\n\tcase RT5682_L_EQ_BPF2_H0:\n\tcase RT5682_R_EQ_BPF2_H0:\n\tcase RT5682_L_EQ_BPF3_A1:\n\tcase RT5682_R_EQ_BPF3_A1:\n\tcase RT5682_L_EQ_BPF3_A2:\n\tcase RT5682_R_EQ_BPF3_A2:\n\tcase RT5682_L_EQ_BPF3_H0:\n\tcase RT5682_R_EQ_BPF3_H0:\n\tcase RT5682_L_EQ_BPF4_A1:\n\tcase RT5682_R_EQ_BPF4_A1:\n\tcase RT5682_L_EQ_BPF4_A2:\n\tcase RT5682_R_EQ_BPF4_A2:\n\tcase RT5682_L_EQ_BPF4_H0:\n\tcase RT5682_R_EQ_BPF4_H0:\n\tcase RT5682_L_EQ_HPF1_A1:\n\tcase RT5682_R_EQ_HPF1_A1:\n\tcase RT5682_L_EQ_HPF1_H0:\n\tcase RT5682_R_EQ_HPF1_H0:\n\tcase RT5682_L_EQ_PRE_VOL:\n\tcase RT5682_R_EQ_PRE_VOL:\n\tcase RT5682_L_EQ_POST_VOL:\n\tcase RT5682_R_EQ_POST_VOL:\n\tcase RT5682_I2C_MODE:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\nEXPORT_SYMBOL_GPL(rt5682_readable_register);\n\nstatic const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -6525, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -1725, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);\n\n \nstatic const DECLARE_TLV_DB_RANGE(bst_tlv,\n\t0, 0, TLV_DB_SCALE_ITEM(0, 0, 0),\n\t1, 1, TLV_DB_SCALE_ITEM(2000, 0, 0),\n\t2, 2, TLV_DB_SCALE_ITEM(2400, 0, 0),\n\t3, 5, TLV_DB_SCALE_ITEM(3000, 500, 0),\n\t6, 6, TLV_DB_SCALE_ITEM(4400, 0, 0),\n\t7, 7, TLV_DB_SCALE_ITEM(5000, 0, 0),\n\t8, 8, TLV_DB_SCALE_ITEM(5200, 0, 0)\n);\n\n \nstatic const char * const rt5682_data_select[] = {\n\t\"L/R\", \"R/L\", \"L/L\", \"R/R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682_if2_adc_enum,\n\tRT5682_DIG_INF2_DATA, RT5682_IF2_ADC_SEL_SFT, rt5682_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682_if1_01_adc_enum,\n\tRT5682_TDM_ADDA_CTRL_1, RT5682_IF1_ADC1_SEL_SFT, rt5682_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682_if1_23_adc_enum,\n\tRT5682_TDM_ADDA_CTRL_1, RT5682_IF1_ADC2_SEL_SFT, rt5682_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682_if1_45_adc_enum,\n\tRT5682_TDM_ADDA_CTRL_1, RT5682_IF1_ADC3_SEL_SFT, rt5682_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682_if1_67_adc_enum,\n\tRT5682_TDM_ADDA_CTRL_1, RT5682_IF1_ADC4_SEL_SFT, rt5682_data_select);\n\nstatic const struct snd_kcontrol_new rt5682_if2_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC Swap Mux\", rt5682_if2_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682_if1_01_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 01 ADC Swap Mux\", rt5682_if1_01_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682_if1_23_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 23 ADC Swap Mux\", rt5682_if1_23_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682_if1_45_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 45 ADC Swap Mux\", rt5682_if1_45_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682_if1_67_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 67 ADC Swap Mux\", rt5682_if1_67_adc_enum);\n\nstatic const char * const rt5682_dac_select[] = {\n\t\"IF1\", \"SOUND\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682_dacl_enum,\n\tRT5682_AD_DA_MIXER, RT5682_DAC1_L_SEL_SFT, rt5682_dac_select);\n\nstatic const struct snd_kcontrol_new rt5682_dac_l_mux =\n\tSOC_DAPM_ENUM(\"DAC L Mux\", rt5682_dacl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682_dacr_enum,\n\tRT5682_AD_DA_MIXER, RT5682_DAC1_R_SEL_SFT, rt5682_dac_select);\n\nstatic const struct snd_kcontrol_new rt5682_dac_r_mux =\n\tSOC_DAPM_ENUM(\"DAC R Mux\", rt5682_dacr_enum);\n\nvoid rt5682_reset(struct rt5682_priv *rt5682)\n{\n\tregmap_write(rt5682->regmap, RT5682_RESET, 0);\n\tif (!rt5682->is_sdw)\n\t\tregmap_write(rt5682->regmap, RT5682_I2C_MODE, 1);\n}\nEXPORT_SYMBOL_GPL(rt5682_reset);\n\n \nint rt5682_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src)\n{\n\tswitch (clk_src) {\n\tcase RT5682_CLK_SEL_SYS:\n\tcase RT5682_CLK_SEL_I2S1_ASRC:\n\tcase RT5682_CLK_SEL_I2S2_ASRC:\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (filter_mask & RT5682_DA_STEREO1_FILTER) {\n\t\tsnd_soc_component_update_bits(component, RT5682_PLL_TRACK_2,\n\t\t\tRT5682_FILTER_CLK_SEL_MASK,\n\t\t\tclk_src << RT5682_FILTER_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5682_AD_STEREO1_FILTER) {\n\t\tsnd_soc_component_update_bits(component, RT5682_PLL_TRACK_3,\n\t\t\tRT5682_FILTER_CLK_SEL_MASK,\n\t\t\tclk_src << RT5682_FILTER_CLK_SEL_SFT);\n\t}\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5682_sel_asrc_clk_src);\n\nstatic int rt5682_button_detect(struct snd_soc_component *component)\n{\n\tint btn_type, val;\n\n\tval = snd_soc_component_read(component, RT5682_4BTN_IL_CMD_1);\n\tbtn_type = val & 0xfff0;\n\tsnd_soc_component_write(component, RT5682_4BTN_IL_CMD_1, val);\n\tdev_dbg(component->dev, \"%s btn_type=%x\\n\", __func__, btn_type);\n\tsnd_soc_component_update_bits(component,\n\t\tRT5682_SAR_IL_CMD_2, 0x10, 0x10);\n\n\treturn btn_type;\n}\n\nstatic void rt5682_enable_push_button_irq(struct snd_soc_component *component,\n\t\tbool enable)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\n\tif (enable) {\n\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_1,\n\t\t\tRT5682_SAR_BUTT_DET_MASK, RT5682_SAR_BUTT_DET_EN);\n\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_13,\n\t\t\tRT5682_SAR_SOUR_MASK, RT5682_SAR_SOUR_BTN);\n\t\tsnd_soc_component_write(component, RT5682_IL_CMD_1, 0x0040);\n\t\tsnd_soc_component_update_bits(component, RT5682_4BTN_IL_CMD_2,\n\t\t\tRT5682_4BTN_IL_MASK | RT5682_4BTN_IL_RST_MASK,\n\t\t\tRT5682_4BTN_IL_EN | RT5682_4BTN_IL_NOR);\n\t\tif (rt5682->is_sdw)\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_IRQ_CTRL_3,\n\t\t\t\tRT5682_IL_IRQ_MASK | RT5682_IL_IRQ_TYPE_MASK,\n\t\t\t\tRT5682_IL_IRQ_EN | RT5682_IL_IRQ_PUL);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_IRQ_CTRL_3, RT5682_IL_IRQ_MASK,\n\t\t\t\tRT5682_IL_IRQ_EN);\n\t} else {\n\t\tsnd_soc_component_update_bits(component, RT5682_IRQ_CTRL_3,\n\t\t\tRT5682_IL_IRQ_MASK, RT5682_IL_IRQ_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_1,\n\t\t\tRT5682_SAR_BUTT_DET_MASK, RT5682_SAR_BUTT_DET_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5682_4BTN_IL_CMD_2,\n\t\t\tRT5682_4BTN_IL_MASK, RT5682_4BTN_IL_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5682_4BTN_IL_CMD_2,\n\t\t\tRT5682_4BTN_IL_RST_MASK, RT5682_4BTN_IL_RST);\n\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_13,\n\t\t\tRT5682_SAR_SOUR_MASK, RT5682_SAR_SOUR_TYPE);\n\t}\n}\n\n \nstatic int rt5682_headset_detect(struct snd_soc_component *component, int jack_insert)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tstruct snd_soc_dapm_context *dapm = &component->dapm;\n\tunsigned int val, count;\n\n\tif (jack_insert) {\n\t\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_1,\n\t\t\tRT5682_PWR_VREF2 | RT5682_PWR_MB,\n\t\t\tRT5682_PWR_VREF2 | RT5682_PWR_MB);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_FV2, 0);\n\t\tusleep_range(15000, 20000);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_FV2, RT5682_PWR_FV2);\n\t\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_3,\n\t\t\tRT5682_PWR_CBJ, RT5682_PWR_CBJ);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_HP_CHARGE_PUMP_1,\n\t\t\tRT5682_OSW_L_MASK | RT5682_OSW_R_MASK, 0);\n\t\trt5682_enable_push_button_irq(component, false);\n\t\tsnd_soc_component_update_bits(component, RT5682_CBJ_CTRL_1,\n\t\t\tRT5682_TRIG_JD_MASK, RT5682_TRIG_JD_LOW);\n\t\tusleep_range(55000, 60000);\n\t\tsnd_soc_component_update_bits(component, RT5682_CBJ_CTRL_1,\n\t\t\tRT5682_TRIG_JD_MASK, RT5682_TRIG_JD_HIGH);\n\n\t\tcount = 0;\n\t\tval = snd_soc_component_read(component, RT5682_CBJ_CTRL_2)\n\t\t\t& RT5682_JACK_TYPE_MASK;\n\t\twhile (val == 0 && count < 50) {\n\t\t\tusleep_range(10000, 15000);\n\t\t\tval = snd_soc_component_read(component,\n\t\t\t\tRT5682_CBJ_CTRL_2) & RT5682_JACK_TYPE_MASK;\n\t\t\tcount++;\n\t\t}\n\n\t\tswitch (val) {\n\t\tcase 0x1:\n\t\tcase 0x2:\n\t\t\trt5682->jack_type = SND_JACK_HEADSET;\n\t\t\tsnd_soc_component_update_bits(component, RT5682_CBJ_CTRL_1,\n\t\t\t\tRT5682_FAST_OFF_MASK, RT5682_FAST_OFF_EN);\n\t\t\trt5682_enable_push_button_irq(component, true);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\trt5682->jack_type = SND_JACK_HEADPHONE;\n\t\t\tbreak;\n\t\t}\n\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_HP_CHARGE_PUMP_1,\n\t\t\tRT5682_OSW_L_MASK | RT5682_OSW_R_MASK,\n\t\t\tRT5682_OSW_L_EN | RT5682_OSW_R_EN);\n\t\tsnd_soc_component_update_bits(component, RT5682_MICBIAS_2,\n\t\t\tRT5682_PWR_CLK25M_MASK | RT5682_PWR_CLK1M_MASK,\n\t\t\tRT5682_PWR_CLK25M_PU | RT5682_PWR_CLK1M_PU);\n\t} else {\n\t\trt5682_enable_push_button_irq(component, false);\n\t\tsnd_soc_component_update_bits(component, RT5682_CBJ_CTRL_1,\n\t\t\tRT5682_TRIG_JD_MASK, RT5682_TRIG_JD_LOW);\n\t\tif (!snd_soc_dapm_get_pin_status(dapm, \"MICBIAS\") &&\n\t\t\t!snd_soc_dapm_get_pin_status(dapm, \"PLL1\") &&\n\t\t\t!snd_soc_dapm_get_pin_status(dapm, \"PLL2B\"))\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_MB, 0);\n\t\tif (!snd_soc_dapm_get_pin_status(dapm, \"Vref2\") &&\n\t\t\t!snd_soc_dapm_get_pin_status(dapm, \"PLL1\") &&\n\t\t\t!snd_soc_dapm_get_pin_status(dapm, \"PLL2B\"))\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_VREF2, 0);\n\t\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_3,\n\t\t\tRT5682_PWR_CBJ, 0);\n\t\tsnd_soc_component_update_bits(component, RT5682_MICBIAS_2,\n\t\t\tRT5682_PWR_CLK25M_MASK | RT5682_PWR_CLK1M_MASK,\n\t\t\tRT5682_PWR_CLK25M_PD | RT5682_PWR_CLK1M_PD);\n\t\tsnd_soc_component_update_bits(component, RT5682_CBJ_CTRL_1,\n\t\t\tRT5682_FAST_OFF_MASK, RT5682_FAST_OFF_DIS);\n\n\t\trt5682->jack_type = 0;\n\t}\n\n\tdev_dbg(component->dev, \"jack_type = %d\\n\", rt5682->jack_type);\n\treturn rt5682->jack_type;\n}\n\nstatic int rt5682_set_jack_detect(struct snd_soc_component *component,\n\t\tstruct snd_soc_jack *hs_jack, void *data)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\n\trt5682->hs_jack = hs_jack;\n\n\tif (rt5682->is_sdw && !rt5682->first_hw_init)\n\t\treturn 0;\n\n\tif (!hs_jack) {\n\t\tregmap_update_bits(rt5682->regmap, RT5682_IRQ_CTRL_2,\n\t\t\tRT5682_JD1_EN_MASK, RT5682_JD1_DIS);\n\t\tregmap_update_bits(rt5682->regmap, RT5682_RC_CLK_CTRL,\n\t\t\tRT5682_POW_JDH | RT5682_POW_JDL, 0);\n\t\tcancel_delayed_work_sync(&rt5682->jack_detect_work);\n\n\t\treturn 0;\n\t}\n\n\tif (!rt5682->is_sdw) {\n\t\tswitch (rt5682->pdata.jd_src) {\n\t\tcase RT5682_JD1:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_CBJ_CTRL_5, 0x0700, 0x0600);\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_CBJ_CTRL_2, RT5682_EXT_JD_SRC,\n\t\t\t\tRT5682_EXT_JD_SRC_MANUAL);\n\t\t\tsnd_soc_component_write(component, RT5682_CBJ_CTRL_1,\n\t\t\t\t0xd142);\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_CBJ_CTRL_3, RT5682_CBJ_IN_BUF_EN,\n\t\t\t\tRT5682_CBJ_IN_BUF_EN);\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_SAR_IL_CMD_1, RT5682_SAR_POW_MASK,\n\t\t\t\tRT5682_SAR_POW_EN);\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_GPIO_CTRL_1,\n\t\t\t\tRT5682_GP1_PIN_MASK, RT5682_GP1_PIN_IRQ);\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_RC_CLK_CTRL,\n\t\t\t\tRT5682_POW_IRQ | RT5682_POW_JDH |\n\t\t\t\tRT5682_POW_ANA, RT5682_POW_IRQ |\n\t\t\t\tRT5682_POW_JDH | RT5682_POW_ANA);\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_PWR_ANLG_2,\n\t\t\t\tRT5682_PWR_JDH, RT5682_PWR_JDH);\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_IRQ_CTRL_2,\n\t\t\t\tRT5682_JD1_EN_MASK | RT5682_JD1_POL_MASK,\n\t\t\t\tRT5682_JD1_EN | RT5682_JD1_POL_NOR);\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_4BTN_IL_CMD_4,\n\t\t\t\t0x7f7f, (rt5682->pdata.btndet_delay << 8 |\n\t\t\t\trt5682->pdata.btndet_delay));\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_4BTN_IL_CMD_5,\n\t\t\t\t0x7f7f, (rt5682->pdata.btndet_delay << 8 |\n\t\t\t\trt5682->pdata.btndet_delay));\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_4BTN_IL_CMD_6,\n\t\t\t\t0x7f7f, (rt5682->pdata.btndet_delay << 8 |\n\t\t\t\trt5682->pdata.btndet_delay));\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_4BTN_IL_CMD_7,\n\t\t\t\t0x7f7f, (rt5682->pdata.btndet_delay << 8 |\n\t\t\t\trt5682->pdata.btndet_delay));\n\t\t\tmod_delayed_work(system_power_efficient_wq,\n\t\t\t\t&rt5682->jack_detect_work,\n\t\t\t\tmsecs_to_jiffies(250));\n\t\t\tbreak;\n\n\t\tcase RT5682_JD_NULL:\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_IRQ_CTRL_2,\n\t\t\t\tRT5682_JD1_EN_MASK, RT5682_JD1_DIS);\n\t\t\tregmap_update_bits(rt5682->regmap, RT5682_RC_CLK_CTRL,\n\t\t\t\tRT5682_POW_JDH | RT5682_POW_JDL, 0);\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tdev_warn(component->dev, \"Wrong JD source\\n\");\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nvoid rt5682_jack_detect_handler(struct work_struct *work)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(work, struct rt5682_priv, jack_detect_work.work);\n\tstruct snd_soc_dapm_context *dapm;\n\tint val, btn_type;\n\n\tif (!rt5682->component ||\n\t    !snd_soc_card_is_instantiated(rt5682->component->card)) {\n\t\t \n\t\tmod_delayed_work(system_power_efficient_wq,\n\t\t\t\t &rt5682->jack_detect_work, msecs_to_jiffies(15));\n\t\treturn;\n\t}\n\n\tif (rt5682->is_sdw) {\n\t\tif (pm_runtime_status_suspended(rt5682->slave->dev.parent)) {\n\t\t\tdev_dbg(&rt5682->slave->dev,\n\t\t\t\t\"%s: parent device is pm_runtime_status_suspended, skipping jack detection\\n\",\n\t\t\t\t__func__);\n\t\t\treturn;\n\t\t}\n\t}\n\n\tdapm = snd_soc_component_get_dapm(rt5682->component);\n\n\tsnd_soc_dapm_mutex_lock(dapm);\n\tmutex_lock(&rt5682->calibrate_mutex);\n\n\tval = snd_soc_component_read(rt5682->component, RT5682_AJD1_CTRL)\n\t\t& RT5682_JDH_RS_MASK;\n\tif (!val) {\n\t\t \n\t\tif (rt5682->jack_type == 0) {\n\t\t\t \n\t\t\trt5682->jack_type =\n\t\t\t\trt5682_headset_detect(rt5682->component, 1);\n\t\t\trt5682->irq_work_delay_time = 0;\n\t\t} else if ((rt5682->jack_type & SND_JACK_HEADSET) ==\n\t\t\tSND_JACK_HEADSET) {\n\t\t\t \n\t\t\trt5682->jack_type = SND_JACK_HEADSET;\n\t\t\tbtn_type = rt5682_button_detect(rt5682->component);\n\t\t\t \n\t\t\tswitch (btn_type) {\n\t\t\tcase 0x8000:\n\t\t\tcase 0x4000:\n\t\t\tcase 0x2000:\n\t\t\t\trt5682->jack_type |= SND_JACK_BTN_0;\n\t\t\t\tbreak;\n\t\t\tcase 0x1000:\n\t\t\tcase 0x0800:\n\t\t\tcase 0x0400:\n\t\t\t\trt5682->jack_type |= SND_JACK_BTN_1;\n\t\t\t\tbreak;\n\t\t\tcase 0x0200:\n\t\t\tcase 0x0100:\n\t\t\tcase 0x0080:\n\t\t\t\trt5682->jack_type |= SND_JACK_BTN_2;\n\t\t\t\tbreak;\n\t\t\tcase 0x0040:\n\t\t\tcase 0x0020:\n\t\t\tcase 0x0010:\n\t\t\t\trt5682->jack_type |= SND_JACK_BTN_3;\n\t\t\t\tbreak;\n\t\t\tcase 0x0000:  \n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tdev_err(rt5682->component->dev,\n\t\t\t\t\t\"Unexpected button code 0x%04x\\n\",\n\t\t\t\t\tbtn_type);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t} else {\n\t\t \n\t\trt5682->jack_type = rt5682_headset_detect(rt5682->component, 0);\n\t\trt5682->irq_work_delay_time = 50;\n\t}\n\n\tmutex_unlock(&rt5682->calibrate_mutex);\n\tsnd_soc_dapm_mutex_unlock(dapm);\n\n\tsnd_soc_jack_report(rt5682->hs_jack, rt5682->jack_type,\n\t\tSND_JACK_HEADSET |\n\t\tSND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\tSND_JACK_BTN_2 | SND_JACK_BTN_3);\n\n\tif (!rt5682->is_sdw) {\n\t\tif (rt5682->jack_type & (SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\t\tSND_JACK_BTN_2 | SND_JACK_BTN_3))\n\t\t\tschedule_delayed_work(&rt5682->jd_check_work, 0);\n\t\telse\n\t\t\tcancel_delayed_work_sync(&rt5682->jd_check_work);\n\t}\n}\nEXPORT_SYMBOL_GPL(rt5682_jack_detect_handler);\n\nstatic const struct snd_kcontrol_new rt5682_snd_controls[] = {\n\t \n\tSOC_DOUBLE_TLV(\"DAC1 Playback Volume\", RT5682_DAC1_DIG_VOL,\n\t\tRT5682_L_VOL_SFT + 1, RT5682_R_VOL_SFT + 1, 87, 0, dac_vol_tlv),\n\n\t \n\tSOC_SINGLE_TLV(\"CBJ Boost Volume\", RT5682_CBJ_BST_CTRL,\n\t\tRT5682_BST_CBJ_SFT, 8, 0, bst_tlv),\n\n\t \n\tSOC_DOUBLE(\"STO1 ADC Capture Switch\", RT5682_STO1_ADC_DIG_VOL,\n\t\tRT5682_L_MUTE_SFT, RT5682_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"STO1 ADC Capture Volume\", RT5682_STO1_ADC_DIG_VOL,\n\t\tRT5682_L_VOL_SFT + 1, RT5682_R_VOL_SFT + 1, 63, 0, adc_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"STO1 ADC Boost Gain Volume\", RT5682_STO1_ADC_BOOST,\n\t\tRT5682_STO1_ADC_L_BST_SFT, RT5682_STO1_ADC_R_BST_SFT,\n\t\t3, 0, adc_bst_tlv),\n};\n\nstatic int rt5682_div_sel(struct rt5682_priv *rt5682,\n\t\tint target, const int div[], int size)\n{\n\tint i;\n\n\tif (rt5682->sysclk < target) {\n\t\tdev_err(rt5682->component->dev,\n\t\t\t\"sysclk rate %d is too low\\n\", rt5682->sysclk);\n\t\treturn 0;\n\t}\n\n\tfor (i = 0; i < size - 1; i++) {\n\t\tdev_dbg(rt5682->component->dev, \"div[%d]=%d\\n\", i, div[i]);\n\t\tif (target * div[i] == rt5682->sysclk)\n\t\t\treturn i;\n\t\tif (target * div[i + 1] > rt5682->sysclk) {\n\t\t\tdev_dbg(rt5682->component->dev,\n\t\t\t\t\"can't find div for sysclk %d\\n\",\n\t\t\t\trt5682->sysclk);\n\t\t\treturn i;\n\t\t}\n\t}\n\n\tif (target * div[i] < rt5682->sysclk)\n\t\tdev_err(rt5682->component->dev,\n\t\t\t\"sysclk rate %d is too high\\n\", rt5682->sysclk);\n\n\treturn size - 1;\n}\n\n \nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tint idx, dmic_clk_rate = 3072000;\n\tstatic const int div[] = {2, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96, 128};\n\n\tif (rt5682->pdata.dmic_clk_rate)\n\t\tdmic_clk_rate = rt5682->pdata.dmic_clk_rate;\n\n\tidx = rt5682_div_sel(rt5682, dmic_clk_rate, div, ARRAY_SIZE(div));\n\n\tsnd_soc_component_update_bits(component, RT5682_DMIC_CTRL_1,\n\t\tRT5682_DMIC_CLK_MASK, idx << RT5682_DMIC_CLK_SFT);\n\n\treturn 0;\n}\n\nstatic int set_filter_clk(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tint ref, val, reg, idx;\n\tstatic const int div_f[] = {1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48};\n\tstatic const int div_o[] = {1, 2, 4, 6, 8, 12, 16, 24, 32, 48};\n\n\tif (rt5682->is_sdw)\n\t\treturn 0;\n\n\tval = snd_soc_component_read(component, RT5682_GPIO_CTRL_1) &\n\t\tRT5682_GP4_PIN_MASK;\n\tif (w->shift == RT5682_PWR_ADC_S1F_BIT &&\n\t\tval == RT5682_GP4_PIN_ADCDAT2)\n\t\tref = 256 * rt5682->lrck[RT5682_AIF2];\n\telse\n\t\tref = 256 * rt5682->lrck[RT5682_AIF1];\n\n\tidx = rt5682_div_sel(rt5682, ref, div_f, ARRAY_SIZE(div_f));\n\n\tif (w->shift == RT5682_PWR_ADC_S1F_BIT)\n\t\treg = RT5682_PLL_TRACK_3;\n\telse\n\t\treg = RT5682_PLL_TRACK_2;\n\n\tsnd_soc_component_update_bits(component, reg,\n\t\tRT5682_FILTER_CLK_DIV_MASK, idx << RT5682_FILTER_CLK_DIV_SFT);\n\n\t \n\tfor (idx = 0; idx < ARRAY_SIZE(div_o); idx++) {\n\t\tif (rt5682->sysclk <= 12288000 * div_o[idx])\n\t\t\tbreak;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682_ADDA_CLK_1,\n\t\tRT5682_ADC_OSR_MASK | RT5682_DAC_OSR_MASK,\n\t\t(idx << RT5682_ADC_OSR_SFT) | (idx << RT5682_DAC_OSR_SFT));\n\n\treturn 0;\n}\n\nstatic int is_sys_clk_from_pll1(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_soc_dapm_widget *sink)\n{\n\tunsigned int val;\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\n\tval = snd_soc_component_read(component, RT5682_GLB_CLK);\n\tval &= RT5682_SCLK_SRC_MASK;\n\tif (val == RT5682_SCLK_SRC_PLL1)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\nstatic int is_sys_clk_from_pll2(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_soc_dapm_widget *sink)\n{\n\tunsigned int val;\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\n\tval = snd_soc_component_read(component, RT5682_GLB_CLK);\n\tval &= RT5682_SCLK_SRC_MASK;\n\tif (val == RT5682_SCLK_SRC_PLL2)\n\t\treturn 1;\n\telse\n\t\treturn 0;\n}\n\nstatic int is_using_asrc(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_soc_dapm_widget *sink)\n{\n\tunsigned int reg, shift, val;\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\n\tswitch (w->shift) {\n\tcase RT5682_ADC_STO1_ASRC_SFT:\n\t\treg = RT5682_PLL_TRACK_3;\n\t\tshift = RT5682_FILTER_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5682_DAC_STO1_ASRC_SFT:\n\t\treg = RT5682_PLL_TRACK_2;\n\t\tshift = RT5682_FILTER_CLK_SEL_SFT;\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tval = (snd_soc_component_read(component, reg) >> shift) & 0xf;\n\tswitch (val) {\n\tcase RT5682_CLK_SEL_I2S1_ASRC:\n\tcase RT5682_CLK_SEL_I2S2_ASRC:\n\t\treturn 1;\n\tdefault:\n\t\treturn 0;\n\t}\n}\n\n \nstatic const struct snd_kcontrol_new rt5682_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5682_STO1_ADC_MIXER,\n\t\t\tRT5682_M_STO1_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5682_STO1_ADC_MIXER,\n\t\t\tRT5682_M_STO1_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5682_STO1_ADC_MIXER,\n\t\t\tRT5682_M_STO1_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5682_STO1_ADC_MIXER,\n\t\t\tRT5682_M_STO1_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5682_AD_DA_MIXER,\n\t\t\tRT5682_M_ADCMIX_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5682_AD_DA_MIXER,\n\t\t\tRT5682_M_DAC1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5682_AD_DA_MIXER,\n\t\t\tRT5682_M_ADCMIX_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5682_AD_DA_MIXER,\n\t\t\tRT5682_M_DAC1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682_sto1_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5682_STO1_DAC_MIXER,\n\t\t\tRT5682_M_DAC_L1_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5682_STO1_DAC_MIXER,\n\t\t\tRT5682_M_DAC_R1_STO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682_sto1_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5682_STO1_DAC_MIXER,\n\t\t\tRT5682_M_DAC_L1_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5682_STO1_DAC_MIXER,\n\t\t\tRT5682_M_DAC_R1_STO_R_SFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5682_rec1_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"CBJ Switch\", RT5682_REC_MIXER,\n\t\t\tRT5682_M_CBJ_RM1_L_SFT, 1, 1),\n};\n\n \n \nstatic const char * const rt5682_sto1_adc1_src[] = {\n\t\"DAC MIX\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_sto1_adc1l_enum, RT5682_STO1_ADC_MIXER,\n\tRT5682_STO1_ADC1L_SRC_SFT, rt5682_sto1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5682_sto1_adc1l_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1L Source\", rt5682_sto1_adc1l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_sto1_adc1r_enum, RT5682_STO1_ADC_MIXER,\n\tRT5682_STO1_ADC1R_SRC_SFT, rt5682_sto1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5682_sto1_adc1r_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1L Source\", rt5682_sto1_adc1r_enum);\n\n \n \nstatic const char * const rt5682_sto1_adc_src[] = {\n\t\"ADC1 L\", \"ADC1 R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_sto1_adcl_enum, RT5682_STO1_ADC_MIXER,\n\tRT5682_STO1_ADCL_SRC_SFT, rt5682_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5682_sto1_adcl_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADCL Source\", rt5682_sto1_adcl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_sto1_adcr_enum, RT5682_STO1_ADC_MIXER,\n\tRT5682_STO1_ADCR_SRC_SFT, rt5682_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5682_sto1_adcr_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADCR Source\", rt5682_sto1_adcr_enum);\n\n \n \nstatic const char * const rt5682_sto1_adc2_src[] = {\n\t\"DAC MIX\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_sto1_adc2l_enum, RT5682_STO1_ADC_MIXER,\n\tRT5682_STO1_ADC2L_SRC_SFT, rt5682_sto1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5682_sto1_adc2l_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2L Source\", rt5682_sto1_adc2l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_sto1_adc2r_enum, RT5682_STO1_ADC_MIXER,\n\tRT5682_STO1_ADC2R_SRC_SFT, rt5682_sto1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5682_sto1_adc2r_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2R Source\", rt5682_sto1_adc2r_enum);\n\n \nstatic const unsigned int rt5682_if1_adc_slot_values[] = {\n\t0,\n\t2,\n\t4,\n\t6,\n};\n\nstatic const char * const rt5682_if1_adc_slot_src[] = {\n\t\"Slot 0\", \"Slot 2\", \"Slot 4\", \"Slot 6\"\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(rt5682_if1_adc_slot_enum,\n\tRT5682_TDM_CTRL, RT5682_TDM_ADC_LCA_SFT, RT5682_TDM_ADC_LCA_MASK,\n\trt5682_if1_adc_slot_src, rt5682_if1_adc_slot_values);\n\nstatic const struct snd_kcontrol_new rt5682_if1_adc_slot_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC Slot location\", rt5682_if1_adc_slot_enum);\n\n \n \nstatic const char * const rt5682_alg_dac1_src[] = {\n\t\"Stereo1 DAC Mixer\", \"DAC1\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_alg_dac_l1_enum, RT5682_A_DAC1_MUX,\n\tRT5682_A_DACL1_SFT, rt5682_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5682_alg_dac_l1_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC L1 Source\", rt5682_alg_dac_l1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(\n\trt5682_alg_dac_r1_enum, RT5682_A_DAC1_MUX,\n\tRT5682_A_DACR1_SFT, rt5682_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5682_alg_dac_r1_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC R1 Source\", rt5682_alg_dac_r1_enum);\n\n \nstatic const struct snd_kcontrol_new hpol_switch =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5682_HP_CTRL_1,\n\t\tRT5682_L_MUTE_SFT, 1, 1);\nstatic const struct snd_kcontrol_new hpor_switch =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\", RT5682_HP_CTRL_1,\n\t\tRT5682_R_MUTE_SFT, 1, 1);\n\nstatic int rt5682_hp_event(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5682_HP_CTRL_2,\n\t\t\tRT5682_HP_C2_DAC_AMP_MUTE, 0);\n\t\tsnd_soc_component_update_bits(component, RT5682_HP_LOGIC_CTRL_2,\n\t\t\tRT5682_HP_LC2_SIG_SOUR2_MASK, RT5682_HP_LC2_SIG_SOUR2_REG);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_DEPOP_1, 0x60, 0x60);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_DAC_ADC_DIG_VOL1, 0x00c0, 0x0080);\n\t\tsnd_soc_component_update_bits(component, RT5682_HP_CTRL_2,\n\t\t\tRT5682_HP_C2_DAC_L_EN | RT5682_HP_C2_DAC_R_EN,\n\t\t\tRT5682_HP_C2_DAC_L_EN | RT5682_HP_C2_DAC_R_EN);\n\t\tusleep_range(5000, 10000);\n\t\tsnd_soc_component_update_bits(component, RT5682_CHARGE_PUMP_1,\n\t\t\tRT5682_CP_SW_SIZE_MASK, RT5682_CP_SW_SIZE_L);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5682_HP_CTRL_2,\n\t\t\tRT5682_HP_C2_DAC_L_EN | RT5682_HP_C2_DAC_R_EN, 0);\n\t\tsnd_soc_component_update_bits(component, RT5682_CHARGE_PUMP_1,\n\t\t\tRT5682_CP_SW_SIZE_MASK, RT5682_CP_SW_SIZE_M);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_DEPOP_1, 0x60, 0x0);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_DAC_ADC_DIG_VOL1, 0x00c0, 0x0000);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int set_dmic_power(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tunsigned int delay = 50, val;\n\n\tif (rt5682->pdata.dmic_delay)\n\t\tdelay = rt5682->pdata.dmic_delay;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tval = snd_soc_component_read(component, RT5682_GLB_CLK);\n\t\tval &= RT5682_SCLK_SRC_MASK;\n\t\tif (val == RT5682_SCLK_SRC_PLL1 || val == RT5682_SCLK_SRC_PLL2)\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_PWR_ANLG_1,\n\t\t\t\tRT5682_PWR_VREF2 | RT5682_PWR_MB,\n\t\t\t\tRT5682_PWR_VREF2 | RT5682_PWR_MB);\n\n\t\t \n\t\tmsleep(delay);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tif (!rt5682->jack_type) {\n\t\t\tif (!snd_soc_dapm_get_pin_status(w->dapm, \"MICBIAS\"))\n\t\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_MB, 0);\n\t\t\tif (!snd_soc_dapm_get_pin_status(w->dapm, \"Vref2\"))\n\t\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_VREF2, 0);\n\t\t}\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682_set_verf(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tswitch (w->shift) {\n\t\tcase RT5682_PWR_VREF1_BIT:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_FV1, 0);\n\t\t\tbreak;\n\n\t\tcase RT5682_PWR_VREF2_BIT:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_FV2, 0);\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tusleep_range(15000, 20000);\n\t\tswitch (w->shift) {\n\t\tcase RT5682_PWR_VREF1_BIT:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_FV1,\n\t\t\t\tRT5682_PWR_FV1);\n\t\t\tbreak;\n\n\t\tcase RT5682_PWR_VREF2_BIT:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_PWR_ANLG_1, RT5682_PWR_FV2,\n\t\t\t\tRT5682_PWR_FV2);\n\t\t\tbreak;\n\t\t}\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const unsigned int rt5682_adcdat_pin_values[] = {\n\t1,\n\t3,\n};\n\nstatic const char * const rt5682_adcdat_pin_select[] = {\n\t\"ADCDAT1\",\n\t\"ADCDAT2\",\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(rt5682_adcdat_pin_enum,\n\tRT5682_GPIO_CTRL_1, RT5682_GP4_PIN_SFT, RT5682_GP4_PIN_MASK,\n\trt5682_adcdat_pin_select, rt5682_adcdat_pin_values);\n\nstatic const struct snd_kcontrol_new rt5682_adcdat_pin_ctrl =\n\tSOC_DAPM_ENUM(\"ADCDAT\", rt5682_adcdat_pin_enum);\n\nstatic const unsigned int rt5682_hpo_sig_out_values[] = {\n\t2,\n\t7,\n};\n\nstatic const char * const rt5682_hpo_sig_out_mode[] = {\n\t\"Legacy\",\n\t\"OneBit\",\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(rt5682_hpo_sig_out_enum,\n\tRT5682_HP_LOGIC_CTRL_2, 0, RT5682_HP_LC2_SIG_SOUR1_MASK,\n\trt5682_hpo_sig_out_mode, rt5682_hpo_sig_out_values);\n\nstatic const struct snd_kcontrol_new rt5682_hpo_sig_demux =\n\tSOC_DAPM_ENUM(\"HPO Signal Demux\", rt5682_hpo_sig_out_enum);\n\nstatic const struct snd_soc_dapm_widget rt5682_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"LDO2\", RT5682_PWR_ANLG_3, RT5682_PWR_LDO2_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL1\", RT5682_PWR_ANLG_3, RT5682_PWR_PLL_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL2B\", RT5682_PWR_ANLG_3, RT5682_PWR_PLL2B_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL2F\", RT5682_PWR_ANLG_3, RT5682_PWR_PLL2F_BIT,\n\t\t0, set_filter_clk, SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"Vref1\", RT5682_PWR_ANLG_1, RT5682_PWR_VREF1_BIT, 0,\n\t\trt5682_set_verf, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"Vref2\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"DAC STO1 ASRC\", 1, RT5682_PLL_TRACK_1,\n\t\tRT5682_DAC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO1 ASRC\", 1, RT5682_PLL_TRACK_1,\n\t\tRT5682_ADC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"AD ASRC\", 1, RT5682_PLL_TRACK_1,\n\t\tRT5682_AD_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DA ASRC\", 1, RT5682_PLL_TRACK_1,\n\t\tRT5682_DA_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC ASRC\", 1, RT5682_PLL_TRACK_1,\n\t\tRT5682_DMIC_ASRC_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS1\", RT5682_PWR_ANLG_2, RT5682_PWR_MB1_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS2\", RT5682_PWR_ANLG_2, RT5682_PWR_MB2_BIT,\n\t\t0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"DMIC L1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R1\"),\n\n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\n\tSND_SOC_DAPM_SUPPLY(\"DMIC CLK\", SND_SOC_NOPM, 0, 0,\n\t\tset_dmic_clk, SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC1 Power\", RT5682_DMIC_CTRL_1,\n\t\tRT5682_DMIC_1_EN_SFT, 0, set_dmic_power,\n\t\tSND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),\n\n\t \n\tSND_SOC_DAPM_PGA(\"BST1 CBJ\", SND_SOC_NOPM,\n\t\t0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"RECMIX1L\", SND_SOC_NOPM, 0, 0, rt5682_rec1_l_mix,\n\t\tARRAY_SIZE(rt5682_rec1_l_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX1L Power\", RT5682_PWR_ANLG_2,\n\t\tRT5682_PWR_RM1_L_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_ADC(\"ADC1 L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC1 R\", NULL, SND_SOC_NOPM, 0, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 L Power\", RT5682_PWR_DIG_1,\n\t\tRT5682_PWR_ADC_L1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 R Power\", RT5682_PWR_DIG_1,\n\t\tRT5682_PWR_ADC_R1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 clock\", RT5682_CHOP_ADC,\n\t\tRT5682_CKGEN_ADC1_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_sto1_adc1l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_sto1_adc1r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_sto1_adc2l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_sto1_adc2r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_sto1_adcl_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_sto1_adcr_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_if1_adc_slot_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"ADC Stereo1 Filter\", RT5682_PWR_DIG_2,\n\t\tRT5682_PWR_ADC_S1F_BIT, 0, set_filter_clk,\n\t\tSND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXL\", RT5682_STO1_ADC_DIG_VOL,\n\t\tRT5682_L_MUTE_SFT, 1, rt5682_sto1_adc_l_mix,\n\t\tARRAY_SIZE(rt5682_sto1_adc_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXR\", RT5682_STO1_ADC_DIG_VOL,\n\t\tRT5682_R_MUTE_SFT, 1, rt5682_sto1_adc_r_mix,\n\t\tARRAY_SIZE(rt5682_sto1_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S1\", RT5682_PWR_DIG_1, RT5682_PWR_I2S1_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"I2S2\", RT5682_PWR_DIG_1, RT5682_PWR_I2S2_BIT,\n\t\t0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SOUND DAC L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"SOUND DAC R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"IF1 01 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_if1_01_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 23 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_if1_23_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 45 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_if1_45_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 67 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_if1_67_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_if2_adc_swap_mux),\n\n\tSND_SOC_DAPM_MUX(\"ADCDAT Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_adcdat_pin_ctrl),\n\n\tSND_SOC_DAPM_MUX(\"DAC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_dac_l_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_dac_r_mux),\n\n\t \n\tSND_SOC_DAPM_AIF_OUT(\"AIF1TX\", \"AIF1 Capture\", 0,\n\t\tRT5682_I2S1_SDP, RT5682_SEL_ADCDAT_SFT, 1),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF2TX\", \"AIF2 Capture\", 0,\n\t\tRT5682_I2S2_SDP, RT5682_I2S2_PIN_CFG_SFT, 1),\n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"AIF1 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_IN(\"SDWRX\", \"SDW Playback\", 0, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_AIF_OUT(\"SDWTX\", \"SDW Capture\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\t \n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5682_dac_l_mix, ARRAY_SIZE(rt5682_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5682_dac_r_mix, ARRAY_SIZE(rt5682_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC L1 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_alg_dac_l1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R1 Source\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682_alg_dac_r1_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"DAC Stereo1 Filter\", RT5682_PWR_DIG_2,\n\t\tRT5682_PWR_DAC_S1F_BIT, 0, set_filter_clk,\n\t\tSND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5682_sto1_dac_l_mix, ARRAY_SIZE(rt5682_sto1_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5682_sto1_dac_r_mix, ARRAY_SIZE(rt5682_sto1_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_DAC(\"DAC L1\", NULL, RT5682_PWR_DIG_1,\n\t\tRT5682_PWR_DAC_L1_BIT, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R1\", NULL, RT5682_PWR_DIG_1,\n\t\tRT5682_PWR_DAC_R1_BIT, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DAC 1 Clock\", 3, RT5682_CHOP_DAC,\n\t\tRT5682_CKGEN_DAC1_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_PGA_S(\"HP Amp\", 1, SND_SOC_NOPM, 0, 0, rt5682_hp_event,\n\t\tSND_SOC_DAPM_POST_PMD | SND_SOC_DAPM_PRE_PMU),\n\n\tSND_SOC_DAPM_SUPPLY(\"HP Amp L\", RT5682_PWR_ANLG_1,\n\t\tRT5682_PWR_HA_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"HP Amp R\", RT5682_PWR_ANLG_1,\n\t\tRT5682_PWR_HA_R_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"Charge Pump\", 1, RT5682_DEPOP_1,\n\t\tRT5682_PUMP_EN_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"Capless\", 2, RT5682_DEPOP_1,\n\t\tRT5682_CAPLESS_EN_SFT, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SWITCH(\"HPOL Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&hpol_switch),\n\tSND_SOC_DAPM_SWITCH(\"HPOR Playback\", SND_SOC_NOPM, 0, 0,\n\t\t&hpor_switch),\n\n\tSND_SOC_DAPM_OUT_DRV(\"HPO Legacy\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_OUT_DRV(\"HPO OneBit\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_DEMUX(\"HPO Signal Demux\", SND_SOC_NOPM, 0, 0, &rt5682_hpo_sig_demux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"CLKDET SYS\", RT5682_CLK_DET,\n\t\tRT5682_SYS_CLK_DET_SFT,\t0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET PLL1\", RT5682_CLK_DET,\n\t\tRT5682_PLL1_CLK_DET_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET PLL2\", RT5682_CLK_DET,\n\t\tRT5682_PLL2_CLK_DET_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET\", RT5682_CLK_DET,\n\t\tRT5682_POW_CLK_DET_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOR\"),\n};\n\nstatic const struct snd_soc_dapm_route rt5682_dapm_routes[] = {\n\t \n\t{\"ADC Stereo1 Filter\", NULL, \"PLL1\", is_sys_clk_from_pll1},\n\t{\"ADC Stereo1 Filter\", NULL, \"PLL2B\", is_sys_clk_from_pll2},\n\t{\"ADC Stereo1 Filter\", NULL, \"PLL2F\", is_sys_clk_from_pll2},\n\t{\"DAC Stereo1 Filter\", NULL, \"PLL1\", is_sys_clk_from_pll1},\n\t{\"DAC Stereo1 Filter\", NULL, \"PLL2B\", is_sys_clk_from_pll2},\n\t{\"DAC Stereo1 Filter\", NULL, \"PLL2F\", is_sys_clk_from_pll2},\n\n\t \n\t{\"ADC Stereo1 Filter\", NULL, \"ADC STO1 ASRC\", is_using_asrc},\n\t{\"DAC Stereo1 Filter\", NULL, \"DAC STO1 ASRC\", is_using_asrc},\n\t{\"ADC STO1 ASRC\", NULL, \"AD ASRC\"},\n\t{\"ADC STO1 ASRC\", NULL, \"DA ASRC\"},\n\t{\"ADC STO1 ASRC\", NULL, \"CLKDET\"},\n\t{\"DAC STO1 ASRC\", NULL, \"AD ASRC\"},\n\t{\"DAC STO1 ASRC\", NULL, \"DA ASRC\"},\n\t{\"DAC STO1 ASRC\", NULL, \"CLKDET\"},\n\n\t \n\t{\"MICBIAS1\", NULL, \"Vref1\"},\n\t{\"MICBIAS2\", NULL, \"Vref1\"},\n\n\t{\"CLKDET SYS\", NULL, \"CLKDET\"},\n\n\t{\"BST1 CBJ\", NULL, \"IN1P\"},\n\n\t{\"RECMIX1L\", \"CBJ Switch\", \"BST1 CBJ\"},\n\t{\"RECMIX1L\", NULL, \"RECMIX1L Power\"},\n\n\t{\"ADC1 L\", NULL, \"RECMIX1L\"},\n\t{\"ADC1 L\", NULL, \"ADC1 L Power\"},\n\t{\"ADC1 L\", NULL, \"ADC1 clock\"},\n\n\t{\"DMIC L1\", NULL, \"DMIC CLK\"},\n\t{\"DMIC L1\", NULL, \"DMIC1 Power\"},\n\t{\"DMIC R1\", NULL, \"DMIC CLK\"},\n\t{\"DMIC R1\", NULL, \"DMIC1 Power\"},\n\t{\"DMIC CLK\", NULL, \"DMIC ASRC\"},\n\n\t{\"Stereo1 ADC L Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo1 ADC L Mux\", \"ADC1 R\", \"ADC1 R\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC1 R\", \"ADC1 R\"},\n\n\t{\"Stereo1 ADC L1 Mux\", \"ADC\", \"Stereo1 ADC L Mux\"},\n\t{\"Stereo1 ADC L1 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXL\"},\n\t{\"Stereo1 ADC L2 Mux\", \"DMIC\", \"DMIC L1\"},\n\t{\"Stereo1 ADC L2 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXL\"},\n\n\t{\"Stereo1 ADC R1 Mux\", \"ADC\", \"Stereo1 ADC R Mux\"},\n\t{\"Stereo1 ADC R1 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXR\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DMIC\", \"DMIC R1\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXR\"},\n\n\t{\"Stereo1 ADC MIXL\", \"ADC1 Switch\", \"Stereo1 ADC L1 Mux\"},\n\t{\"Stereo1 ADC MIXL\", \"ADC2 Switch\", \"Stereo1 ADC L2 Mux\"},\n\t{\"Stereo1 ADC MIXL\", NULL, \"ADC Stereo1 Filter\"},\n\n\t{\"Stereo1 ADC MIXR\", \"ADC1 Switch\", \"Stereo1 ADC R1 Mux\"},\n\t{\"Stereo1 ADC MIXR\", \"ADC2 Switch\", \"Stereo1 ADC R2 Mux\"},\n\t{\"Stereo1 ADC MIXR\", NULL, \"ADC Stereo1 Filter\"},\n\n\t{\"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXL\"},\n\t{\"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXR\"},\n\n\t{\"IF1 01 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 01 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 01 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 01 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\n\t{\"IF1_ADC Mux\", \"Slot 0\", \"IF1 01 ADC Swap Mux\"},\n\t{\"IF1_ADC Mux\", \"Slot 2\", \"IF1 23 ADC Swap Mux\"},\n\t{\"IF1_ADC Mux\", \"Slot 4\", \"IF1 45 ADC Swap Mux\"},\n\t{\"IF1_ADC Mux\", \"Slot 6\", \"IF1 67 ADC Swap Mux\"},\n\t{\"ADCDAT Mux\", \"ADCDAT1\", \"IF1_ADC Mux\"},\n\t{\"AIF1TX\", NULL, \"I2S1\"},\n\t{\"AIF1TX\", NULL, \"ADCDAT Mux\"},\n\t{\"IF2 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF2 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF2 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF2 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"ADCDAT Mux\", \"ADCDAT2\", \"IF2 ADC Swap Mux\"},\n\t{\"AIF2TX\", NULL, \"ADCDAT Mux\"},\n\n\t{\"SDWTX\", NULL, \"PLL2B\"},\n\t{\"SDWTX\", NULL, \"PLL2F\"},\n\t{\"SDWTX\", NULL, \"ADCDAT Mux\"},\n\n\t{\"IF1 DAC1 L\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC1 L\", NULL, \"I2S1\"},\n\t{\"IF1 DAC1 L\", NULL, \"DAC Stereo1 Filter\"},\n\t{\"IF1 DAC1 R\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC1 R\", NULL, \"I2S1\"},\n\t{\"IF1 DAC1 R\", NULL, \"DAC Stereo1 Filter\"},\n\n\t{\"SOUND DAC L\", NULL, \"SDWRX\"},\n\t{\"SOUND DAC L\", NULL, \"DAC Stereo1 Filter\"},\n\t{\"SOUND DAC L\", NULL, \"PLL2B\"},\n\t{\"SOUND DAC L\", NULL, \"PLL2F\"},\n\t{\"SOUND DAC R\", NULL, \"SDWRX\"},\n\t{\"SOUND DAC R\", NULL, \"DAC Stereo1 Filter\"},\n\t{\"SOUND DAC R\", NULL, \"PLL2B\"},\n\t{\"SOUND DAC R\", NULL, \"PLL2F\"},\n\n\t{\"DAC L Mux\", \"IF1\", \"IF1 DAC1 L\"},\n\t{\"DAC L Mux\", \"SOUND\", \"SOUND DAC L\"},\n\t{\"DAC R Mux\", \"IF1\", \"IF1 DAC1 R\"},\n\t{\"DAC R Mux\", \"SOUND\", \"SOUND DAC R\"},\n\n\t{\"DAC1 MIXL\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXL\"},\n\t{\"DAC1 MIXL\", \"DAC1 Switch\", \"DAC L Mux\"},\n\t{\"DAC1 MIXR\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXR\"},\n\t{\"DAC1 MIXR\", \"DAC1 Switch\", \"DAC R Mux\"},\n\n\t{\"Stereo1 DAC MIXL\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\t{\"Stereo1 DAC MIXL\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\n\t{\"Stereo1 DAC MIXR\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\t{\"Stereo1 DAC MIXR\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\n\t{\"DAC L1 Source\", \"DAC1\", \"DAC1 MIXL\"},\n\t{\"DAC L1 Source\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXL\"},\n\t{\"DAC R1 Source\", \"DAC1\", \"DAC1 MIXR\"},\n\t{\"DAC R1 Source\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXR\"},\n\n\t{\"DAC L1\", NULL, \"DAC L1 Source\"},\n\t{\"DAC R1\", NULL, \"DAC R1 Source\"},\n\n\t{\"DAC L1\", NULL, \"DAC 1 Clock\"},\n\t{\"DAC R1\", NULL, \"DAC 1 Clock\"},\n\n\t{\"HP Amp\", NULL, \"DAC L1\"},\n\t{\"HP Amp\", NULL, \"DAC R1\"},\n\t{\"HP Amp\", NULL, \"HP Amp L\"},\n\t{\"HP Amp\", NULL, \"HP Amp R\"},\n\t{\"HP Amp\", NULL, \"Capless\"},\n\t{\"HP Amp\", NULL, \"Charge Pump\"},\n\t{\"HP Amp\", NULL, \"CLKDET SYS\"},\n\t{\"HP Amp\", NULL, \"Vref1\"},\n\n\t{\"HPO Signal Demux\", NULL, \"HP Amp\"},\n\n\t{\"HPO Legacy\", \"Legacy\", \"HPO Signal Demux\"},\n\t{\"HPO OneBit\", \"OneBit\", \"HPO Signal Demux\"},\n\n\t{\"HPOL Playback\", \"Switch\", \"HPO Legacy\"},\n\t{\"HPOR Playback\", \"Switch\", \"HPO Legacy\"},\n\n\t{\"HPOL\", NULL, \"HPOL Playback\"},\n\t{\"HPOR\", NULL, \"HPOR Playback\"},\n\t{\"HPOL\", NULL, \"HPO OneBit\"},\n\t{\"HPOR\", NULL, \"HPO OneBit\"},\n};\n\nstatic int rt5682_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,\n\t\tunsigned int rx_mask, int slots, int slot_width)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tunsigned int cl, val = 0;\n\n\tif (tx_mask || rx_mask)\n\t\tsnd_soc_component_update_bits(component, RT5682_TDM_ADDA_CTRL_2,\n\t\t\tRT5682_TDM_EN, RT5682_TDM_EN);\n\telse\n\t\tsnd_soc_component_update_bits(component, RT5682_TDM_ADDA_CTRL_2,\n\t\t\tRT5682_TDM_EN, 0);\n\n\tswitch (slots) {\n\tcase 4:\n\t\tval |= RT5682_TDM_TX_CH_4;\n\t\tval |= RT5682_TDM_RX_CH_4;\n\t\tbreak;\n\tcase 6:\n\t\tval |= RT5682_TDM_TX_CH_6;\n\t\tval |= RT5682_TDM_RX_CH_6;\n\t\tbreak;\n\tcase 8:\n\t\tval |= RT5682_TDM_TX_CH_8;\n\t\tval |= RT5682_TDM_RX_CH_8;\n\t\tbreak;\n\tcase 2:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682_TDM_CTRL,\n\t\tRT5682_TDM_TX_CH_MASK | RT5682_TDM_RX_CH_MASK, val);\n\n\tswitch (slot_width) {\n\tcase 8:\n\t\tif (tx_mask || rx_mask)\n\t\t\treturn -EINVAL;\n\t\tcl = RT5682_I2S1_TX_CHL_8 | RT5682_I2S1_RX_CHL_8;\n\t\tbreak;\n\tcase 16:\n\t\tval = RT5682_TDM_CL_16;\n\t\tcl = RT5682_I2S1_TX_CHL_16 | RT5682_I2S1_RX_CHL_16;\n\t\tbreak;\n\tcase 20:\n\t\tval = RT5682_TDM_CL_20;\n\t\tcl = RT5682_I2S1_TX_CHL_20 | RT5682_I2S1_RX_CHL_20;\n\t\tbreak;\n\tcase 24:\n\t\tval = RT5682_TDM_CL_24;\n\t\tcl = RT5682_I2S1_TX_CHL_24 | RT5682_I2S1_RX_CHL_24;\n\t\tbreak;\n\tcase 32:\n\t\tval = RT5682_TDM_CL_32;\n\t\tcl = RT5682_I2S1_TX_CHL_32 | RT5682_I2S1_RX_CHL_32;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682_TDM_TCON_CTRL,\n\t\tRT5682_TDM_CL_MASK, val);\n\tsnd_soc_component_update_bits(component, RT5682_I2S1_SDP,\n\t\tRT5682_I2S1_TX_CHL_MASK | RT5682_I2S1_RX_CHL_MASK, cl);\n\n\treturn 0;\n}\n\nstatic int rt5682_hw_params(struct snd_pcm_substream *substream,\n\t\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tunsigned int len_1 = 0, len_2 = 0;\n\tint pre_div, frame_size;\n\n\trt5682->lrck[dai->id] = params_rate(params);\n\tpre_div = rl6231_get_clk_info(rt5682->sysclk, rt5682->lrck[dai->id]);\n\n\tframe_size = snd_soc_params_to_frame_size(params);\n\tif (frame_size < 0) {\n\t\tdev_err(component->dev, \"Unsupported frame size: %d\\n\",\n\t\t\tframe_size);\n\t\treturn -EINVAL;\n\t}\n\n\tdev_dbg(dai->dev, \"lrck is %dHz and pre_div is %d for iis %d\\n\",\n\t\trt5682->lrck[dai->id], pre_div, dai->id);\n\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tbreak;\n\tcase 20:\n\t\tlen_1 |= RT5682_I2S1_DL_20;\n\t\tlen_2 |= RT5682_I2S2_DL_20;\n\t\tbreak;\n\tcase 24:\n\t\tlen_1 |= RT5682_I2S1_DL_24;\n\t\tlen_2 |= RT5682_I2S2_DL_24;\n\t\tbreak;\n\tcase 32:\n\t\tlen_1 |= RT5682_I2S1_DL_32;\n\t\tlen_2 |= RT5682_I2S2_DL_24;\n\t\tbreak;\n\tcase 8:\n\t\tlen_1 |= RT5682_I2S2_DL_8;\n\t\tlen_2 |= RT5682_I2S2_DL_8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5682_AIF1:\n\t\tsnd_soc_component_update_bits(component, RT5682_I2S1_SDP,\n\t\t\tRT5682_I2S1_DL_MASK, len_1);\n\t\tif (rt5682->master[RT5682_AIF1]) {\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_ADDA_CLK_1, RT5682_I2S_M_DIV_MASK |\n\t\t\t\tRT5682_I2S_CLK_SRC_MASK,\n\t\t\t\tpre_div << RT5682_I2S_M_DIV_SFT |\n\t\t\t\t(rt5682->sysclk_src) << RT5682_I2S_CLK_SRC_SFT);\n\t\t}\n\t\tif (params_channels(params) == 1)  \n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_I2S1_SDP, RT5682_I2S1_MONO_MASK,\n\t\t\t\tRT5682_I2S1_MONO_EN);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_I2S1_SDP, RT5682_I2S1_MONO_MASK,\n\t\t\t\tRT5682_I2S1_MONO_DIS);\n\t\tbreak;\n\tcase RT5682_AIF2:\n\t\tsnd_soc_component_update_bits(component, RT5682_I2S2_SDP,\n\t\t\tRT5682_I2S2_DL_MASK, len_2);\n\t\tif (rt5682->master[RT5682_AIF2]) {\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_I2S_M_CLK_CTRL_1, RT5682_I2S2_M_PD_MASK,\n\t\t\t\tpre_div << RT5682_I2S2_M_PD_SFT);\n\t\t}\n\t\tif (params_channels(params) == 1)  \n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_I2S2_SDP, RT5682_I2S2_MONO_MASK,\n\t\t\t\tRT5682_I2S2_MONO_EN);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_I2S2_SDP, RT5682_I2S2_MONO_MASK,\n\t\t\t\tRT5682_I2S2_MONO_DIS);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0, tdm_ctrl = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\trt5682->master[dai->id] = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\trt5682->master[dai->id] = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5682_I2S_BP_INV;\n\t\ttdm_ctrl |= RT5682_TDM_S_BP_INV;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_NB_IF:\n\t\tif (dai->id == RT5682_AIF1)\n\t\t\ttdm_ctrl |= RT5682_TDM_S_LP_INV | RT5682_TDM_M_BP_INV;\n\t\telse\n\t\t\treturn -EINVAL;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_IF:\n\t\tif (dai->id == RT5682_AIF1)\n\t\t\ttdm_ctrl |= RT5682_TDM_S_BP_INV | RT5682_TDM_S_LP_INV |\n\t\t\t\t    RT5682_TDM_M_BP_INV | RT5682_TDM_M_LP_INV;\n\t\telse\n\t\t\treturn -EINVAL;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5682_I2S_DF_LEFT;\n\t\ttdm_ctrl |= RT5682_TDM_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5682_I2S_DF_PCM_A;\n\t\ttdm_ctrl |= RT5682_TDM_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5682_I2S_DF_PCM_B;\n\t\ttdm_ctrl |= RT5682_TDM_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5682_AIF1:\n\t\tsnd_soc_component_update_bits(component, RT5682_I2S1_SDP,\n\t\t\tRT5682_I2S_DF_MASK, reg_val);\n\t\tsnd_soc_component_update_bits(component, RT5682_TDM_TCON_CTRL,\n\t\t\tRT5682_TDM_MS_MASK | RT5682_TDM_S_BP_MASK |\n\t\t\tRT5682_TDM_DF_MASK | RT5682_TDM_M_BP_MASK |\n\t\t\tRT5682_TDM_M_LP_MASK | RT5682_TDM_S_LP_MASK,\n\t\t\ttdm_ctrl | rt5682->master[dai->id]);\n\t\tbreak;\n\tcase RT5682_AIF2:\n\t\tif (rt5682->master[dai->id] == 0)\n\t\t\treg_val |= RT5682_I2S2_MS_S;\n\t\tsnd_soc_component_update_bits(component, RT5682_I2S2_SDP,\n\t\t\tRT5682_I2S2_MS_MASK | RT5682_I2S_BP_MASK |\n\t\t\tRT5682_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nstatic int rt5682_set_component_sysclk(struct snd_soc_component *component,\n\t\tint clk_id, int source, unsigned int freq, int dir)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0, src = 0;\n\n\tif (freq == rt5682->sysclk && clk_id == rt5682->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5682_SCLK_S_MCLK:\n\t\treg_val |= RT5682_SCLK_SRC_MCLK;\n\t\tsrc = RT5682_CLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5682_SCLK_S_PLL1:\n\t\treg_val |= RT5682_SCLK_SRC_PLL1;\n\t\tsrc = RT5682_CLK_SRC_PLL1;\n\t\tbreak;\n\tcase RT5682_SCLK_S_PLL2:\n\t\treg_val |= RT5682_SCLK_SRC_PLL2;\n\t\tsrc = RT5682_CLK_SRC_PLL2;\n\t\tbreak;\n\tcase RT5682_SCLK_S_RCCLK:\n\t\treg_val |= RT5682_SCLK_SRC_RCCLK;\n\t\tsrc = RT5682_CLK_SRC_RCCLK;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\tsnd_soc_component_update_bits(component, RT5682_GLB_CLK,\n\t\tRT5682_SCLK_SRC_MASK, reg_val);\n\n\tif (rt5682->master[RT5682_AIF2]) {\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682_I2S_M_CLK_CTRL_1, RT5682_I2S2_SRC_MASK,\n\t\t\tsrc << RT5682_I2S2_SRC_SFT);\n\t}\n\n\trt5682->sysclk = freq;\n\trt5682->sysclk_src = clk_id;\n\n\tdev_dbg(component->dev, \"Sysclk is %dHz and clock id is %d\\n\",\n\t\tfreq, clk_id);\n\n\treturn 0;\n}\n\nstatic int rt5682_set_component_pll(struct snd_soc_component *component,\n\t\tint pll_id, int source, unsigned int freq_in,\n\t\tunsigned int freq_out)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tstruct rl6231_pll_code pll_code, pll2f_code, pll2b_code;\n\tunsigned int pll2_fout1, pll2_ps_val;\n\tint ret;\n\n\tif (source == rt5682->pll_src[pll_id] &&\n\t    freq_in == rt5682->pll_in[pll_id] &&\n\t    freq_out == rt5682->pll_out[pll_id])\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\n\t\trt5682->pll_in[pll_id] = 0;\n\t\trt5682->pll_out[pll_id] = 0;\n\t\tsnd_soc_component_update_bits(component, RT5682_GLB_CLK,\n\t\t\tRT5682_SCLK_SRC_MASK, RT5682_SCLK_SRC_MCLK);\n\t\treturn 0;\n\t}\n\n\tif (pll_id == RT5682_PLL2) {\n\t\tswitch (source) {\n\t\tcase RT5682_PLL2_S_MCLK:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_GLB_CLK, RT5682_PLL2_SRC_MASK,\n\t\t\t\tRT5682_PLL2_SRC_MCLK);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(component->dev, \"Unknown PLL2 Source %d\\n\",\n\t\t\t\tsource);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\t \n\t\tpll2_fout1 = 3840000;\n\t\tret = rl6231_pll_calc(freq_in, pll2_fout1, &pll2f_code);\n\t\tif (ret < 0) {\n\t\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\",\n\t\t\t\tfreq_in);\n\t\t\treturn ret;\n\t\t}\n\t\tdev_dbg(component->dev, \"PLL2F: fin=%d fout=%d bypass=%d m=%d n=%d k=%d\\n\",\n\t\t\tfreq_in, pll2_fout1,\n\t\t\tpll2f_code.m_bp,\n\t\t\t(pll2f_code.m_bp ? 0 : pll2f_code.m_code),\n\t\t\tpll2f_code.n_code, pll2f_code.k_code);\n\n\t\tret = rl6231_pll_calc(pll2_fout1, freq_out, &pll2b_code);\n\t\tif (ret < 0) {\n\t\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\",\n\t\t\t\tpll2_fout1);\n\t\t\treturn ret;\n\t\t}\n\t\tdev_dbg(component->dev, \"PLL2B: fin=%d fout=%d bypass=%d m=%d n=%d k=%d\\n\",\n\t\t\tpll2_fout1, freq_out,\n\t\t\tpll2b_code.m_bp,\n\t\t\t(pll2b_code.m_bp ? 0 : pll2b_code.m_code),\n\t\t\tpll2b_code.n_code, pll2b_code.k_code);\n\n\t\tsnd_soc_component_write(component, RT5682_PLL2_CTRL_1,\n\t\t\tpll2f_code.k_code << RT5682_PLL2F_K_SFT |\n\t\t\tpll2b_code.k_code << RT5682_PLL2B_K_SFT |\n\t\t\tpll2b_code.m_code);\n\t\tsnd_soc_component_write(component, RT5682_PLL2_CTRL_2,\n\t\t\tpll2f_code.m_code << RT5682_PLL2F_M_SFT |\n\t\t\tpll2b_code.n_code);\n\t\tsnd_soc_component_write(component, RT5682_PLL2_CTRL_3,\n\t\t\tpll2f_code.n_code << RT5682_PLL2F_N_SFT);\n\n\t\tif (freq_out == 22579200)\n\t\t\tpll2_ps_val = 1 << RT5682_PLL2B_SEL_PS_SFT;\n\t\telse\n\t\t\tpll2_ps_val = 1 << RT5682_PLL2B_PS_BYP_SFT;\n\t\tsnd_soc_component_update_bits(component, RT5682_PLL2_CTRL_4,\n\t\t\tRT5682_PLL2B_SEL_PS_MASK | RT5682_PLL2B_PS_BYP_MASK |\n\t\t\tRT5682_PLL2B_M_BP_MASK | RT5682_PLL2F_M_BP_MASK | 0xf,\n\t\t\tpll2_ps_val |\n\t\t\t(pll2b_code.m_bp ? 1 : 0) << RT5682_PLL2B_M_BP_SFT |\n\t\t\t(pll2f_code.m_bp ? 1 : 0) << RT5682_PLL2F_M_BP_SFT |\n\t\t\t0xf);\n\t} else {\n\t\tswitch (source) {\n\t\tcase RT5682_PLL1_S_MCLK:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_GLB_CLK, RT5682_PLL1_SRC_MASK,\n\t\t\t\tRT5682_PLL1_SRC_MCLK);\n\t\t\tbreak;\n\t\tcase RT5682_PLL1_S_BCLK1:\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682_GLB_CLK, RT5682_PLL1_SRC_MASK,\n\t\t\t\tRT5682_PLL1_SRC_BCLK1);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(component->dev, \"Unknown PLL1 Source %d\\n\",\n\t\t\t\tsource);\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tret = rl6231_pll_calc(freq_in, freq_out, &pll_code);\n\t\tif (ret < 0) {\n\t\t\tdev_err(component->dev, \"Unsupported input clock %d\\n\",\n\t\t\t\tfreq_in);\n\t\t\treturn ret;\n\t\t}\n\n\t\tdev_dbg(component->dev, \"bypass=%d m=%d n=%d k=%d\\n\",\n\t\t\tpll_code.m_bp, (pll_code.m_bp ? 0 : pll_code.m_code),\n\t\t\tpll_code.n_code, pll_code.k_code);\n\n\t\tsnd_soc_component_write(component, RT5682_PLL_CTRL_1,\n\t\t\t(pll_code.n_code << RT5682_PLL_N_SFT) | pll_code.k_code);\n\t\tsnd_soc_component_write(component, RT5682_PLL_CTRL_2,\n\t\t\t((pll_code.m_bp ? 0 : pll_code.m_code) << RT5682_PLL_M_SFT) |\n\t\t\t((pll_code.m_bp << RT5682_PLL_M_BP_SFT) | RT5682_PLL_RST));\n\t}\n\n\trt5682->pll_in[pll_id] = freq_in;\n\trt5682->pll_out[pll_id] = freq_out;\n\trt5682->pll_src[pll_id] = source;\n\n\treturn 0;\n}\n\nstatic int rt5682_set_bclk1_ratio(struct snd_soc_dai *dai, unsigned int ratio)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\n\trt5682->bclk[dai->id] = ratio;\n\n\tswitch (ratio) {\n\tcase 256:\n\t\tsnd_soc_component_update_bits(component, RT5682_TDM_TCON_CTRL,\n\t\t\tRT5682_TDM_BCLK_MS1_MASK, RT5682_TDM_BCLK_MS1_256);\n\t\tbreak;\n\tcase 128:\n\t\tsnd_soc_component_update_bits(component, RT5682_TDM_TCON_CTRL,\n\t\t\tRT5682_TDM_BCLK_MS1_MASK, RT5682_TDM_BCLK_MS1_128);\n\t\tbreak;\n\tcase 64:\n\t\tsnd_soc_component_update_bits(component, RT5682_TDM_TCON_CTRL,\n\t\t\tRT5682_TDM_BCLK_MS1_MASK, RT5682_TDM_BCLK_MS1_64);\n\t\tbreak;\n\tcase 32:\n\t\tsnd_soc_component_update_bits(component, RT5682_TDM_TCON_CTRL,\n\t\t\tRT5682_TDM_BCLK_MS1_MASK, RT5682_TDM_BCLK_MS1_32);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dai->dev, \"Invalid bclk1 ratio %d\\n\", ratio);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682_set_bclk2_ratio(struct snd_soc_dai *dai, unsigned int ratio)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\n\trt5682->bclk[dai->id] = ratio;\n\n\tswitch (ratio) {\n\tcase 64:\n\t\tsnd_soc_component_update_bits(component, RT5682_ADDA_CLK_2,\n\t\t\tRT5682_I2S2_BCLK_MS2_MASK,\n\t\t\tRT5682_I2S2_BCLK_MS2_64);\n\t\tbreak;\n\tcase 32:\n\t\tsnd_soc_component_update_bits(component, RT5682_ADDA_CLK_2,\n\t\t\tRT5682_I2S2_BCLK_MS2_MASK,\n\t\t\tRT5682_I2S2_BCLK_MS2_32);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dai->dev, \"Invalid bclk2 ratio %d\\n\", ratio);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682_set_bias_level(struct snd_soc_component *component,\n\t\tenum snd_soc_bias_level level)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tregmap_update_bits(rt5682->regmap, RT5682_PWR_ANLG_1,\n\t\t\tRT5682_PWR_BG, RT5682_PWR_BG);\n\t\tregmap_update_bits(rt5682->regmap, RT5682_PWR_DIG_1,\n\t\t\tRT5682_DIG_GATE_CTRL | RT5682_PWR_LDO,\n\t\t\tRT5682_DIG_GATE_CTRL | RT5682_PWR_LDO);\n\t\tbreak;\n\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tregmap_update_bits(rt5682->regmap, RT5682_PWR_DIG_1,\n\t\t\tRT5682_DIG_GATE_CTRL, RT5682_DIG_GATE_CTRL);\n\t\tbreak;\n\tcase SND_SOC_BIAS_OFF:\n\t\tregmap_update_bits(rt5682->regmap, RT5682_PWR_DIG_1,\n\t\t\tRT5682_DIG_GATE_CTRL | RT5682_PWR_LDO, 0);\n\t\tregmap_update_bits(rt5682->regmap, RT5682_PWR_ANLG_1,\n\t\t\tRT5682_PWR_BG, 0);\n\t\tbreak;\n\tcase SND_SOC_BIAS_ON:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n#ifdef CONFIG_COMMON_CLK\n#define CLK_PLL2_FIN 48000000\n#define CLK_48 48000\n#define CLK_44 44100\n\nstatic bool rt5682_clk_check(struct rt5682_priv *rt5682)\n{\n\tif (!rt5682->master[RT5682_AIF1]) {\n\t\tdev_dbg(rt5682->i2c_dev, \"sysclk/dai not set correctly\\n\");\n\t\treturn false;\n\t}\n\treturn true;\n}\n\nstatic int rt5682_wclk_prepare(struct clk_hw *hw)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component;\n\tstruct snd_soc_dapm_context *dapm;\n\n\tif (!rt5682_clk_check(rt5682))\n\t\treturn -EINVAL;\n\n\tcomponent = rt5682->component;\n\tdapm = snd_soc_component_get_dapm(component);\n\n\tsnd_soc_dapm_mutex_lock(dapm);\n\n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"MICBIAS\");\n\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_1,\n\t\t\t\tRT5682_PWR_MB, RT5682_PWR_MB);\n\n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"Vref2\");\n\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_1,\n\t\t\tRT5682_PWR_VREF2 | RT5682_PWR_FV2,\n\t\t\tRT5682_PWR_VREF2);\n\tusleep_range(55000, 60000);\n\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_1,\n\t\t\tRT5682_PWR_FV2, RT5682_PWR_FV2);\n\n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"I2S1\");\n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"PLL2F\");\n\tsnd_soc_dapm_force_enable_pin_unlocked(dapm, \"PLL2B\");\n\tsnd_soc_dapm_sync_unlocked(dapm);\n\n\tsnd_soc_dapm_mutex_unlock(dapm);\n\n\treturn 0;\n}\n\nstatic void rt5682_wclk_unprepare(struct clk_hw *hw)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component;\n\tstruct snd_soc_dapm_context *dapm;\n\n\tif (!rt5682_clk_check(rt5682))\n\t\treturn;\n\n\tcomponent = rt5682->component;\n\tdapm = snd_soc_component_get_dapm(component);\n\n\tsnd_soc_dapm_mutex_lock(dapm);\n\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"MICBIAS\");\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"Vref2\");\n\tif (!rt5682->jack_type)\n\t\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_1,\n\t\t\t\tRT5682_PWR_VREF2 | RT5682_PWR_FV2 |\n\t\t\t\tRT5682_PWR_MB, 0);\n\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"I2S1\");\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"PLL2F\");\n\tsnd_soc_dapm_disable_pin_unlocked(dapm, \"PLL2B\");\n\tsnd_soc_dapm_sync_unlocked(dapm);\n\n\tsnd_soc_dapm_mutex_unlock(dapm);\n}\n\nstatic unsigned long rt5682_wclk_recalc_rate(struct clk_hw *hw,\n\t\t\t\t\t     unsigned long parent_rate)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_WCLK_IDX]);\n\tconst char * const clk_name = clk_hw_get_name(hw);\n\n\tif (!rt5682_clk_check(rt5682))\n\t\treturn 0;\n\t \n\tif (rt5682->lrck[RT5682_AIF1] != CLK_48 &&\n\t    rt5682->lrck[RT5682_AIF1] != CLK_44) {\n\t\tdev_warn(rt5682->i2c_dev, \"%s: clk %s only support %d or %d Hz output\\n\",\n\t\t\t__func__, clk_name, CLK_44, CLK_48);\n\t\treturn 0;\n\t}\n\n\treturn rt5682->lrck[RT5682_AIF1];\n}\n\nstatic long rt5682_wclk_round_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t   unsigned long *parent_rate)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_WCLK_IDX]);\n\tconst char * const clk_name = clk_hw_get_name(hw);\n\n\tif (!rt5682_clk_check(rt5682))\n\t\treturn -EINVAL;\n\t \n\tif (rate != CLK_48 && rate != CLK_44) {\n\t\tdev_warn(rt5682->i2c_dev, \"%s: clk %s only support %d or %d Hz output\\n\",\n\t\t\t__func__, clk_name, CLK_44, CLK_48);\n\t\trate = CLK_48;\n\t}\n\n\treturn rate;\n}\n\nstatic int rt5682_wclk_set_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\tunsigned long parent_rate)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component;\n\tstruct clk_hw *parent_hw;\n\tconst char * const clk_name = clk_hw_get_name(hw);\n\tint pre_div;\n\tunsigned int clk_pll2_out;\n\n\tif (!rt5682_clk_check(rt5682))\n\t\treturn -EINVAL;\n\n\tcomponent = rt5682->component;\n\n\t \n\tparent_hw = clk_hw_get_parent(hw);\n\tif (!parent_hw)\n\t\tdev_warn(rt5682->i2c_dev,\n\t\t\t\"Parent mclk of wclk not acquired in driver. Please ensure mclk was provided as %d Hz.\\n\",\n\t\t\tCLK_PLL2_FIN);\n\n\tif (parent_rate != CLK_PLL2_FIN)\n\t\tdev_warn(rt5682->i2c_dev, \"clk %s only support %d Hz input\\n\",\n\t\t\tclk_name, CLK_PLL2_FIN);\n\n\t \n\tclk_pll2_out = rate * 512;\n\trt5682_set_component_pll(component, RT5682_PLL2, RT5682_PLL2_S_MCLK,\n\t\tCLK_PLL2_FIN, clk_pll2_out);\n\n\trt5682_set_component_sysclk(component, RT5682_SCLK_S_PLL2, 0,\n\t\tclk_pll2_out, SND_SOC_CLOCK_IN);\n\n\trt5682->lrck[RT5682_AIF1] = rate;\n\n\tpre_div = rl6231_get_clk_info(rt5682->sysclk, rate);\n\n\tsnd_soc_component_update_bits(component, RT5682_ADDA_CLK_1,\n\t\tRT5682_I2S_M_DIV_MASK | RT5682_I2S_CLK_SRC_MASK,\n\t\tpre_div << RT5682_I2S_M_DIV_SFT |\n\t\t(rt5682->sysclk_src) << RT5682_I2S_CLK_SRC_SFT);\n\n\treturn 0;\n}\n\nstatic unsigned long rt5682_bclk_recalc_rate(struct clk_hw *hw,\n\t\t\t\t\t     unsigned long parent_rate)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_BCLK_IDX]);\n\tunsigned int bclks_per_wclk;\n\n\tregmap_read(rt5682->regmap, RT5682_TDM_TCON_CTRL, &bclks_per_wclk);\n\n\tswitch (bclks_per_wclk & RT5682_TDM_BCLK_MS1_MASK) {\n\tcase RT5682_TDM_BCLK_MS1_256:\n\t\treturn parent_rate * 256;\n\tcase RT5682_TDM_BCLK_MS1_128:\n\t\treturn parent_rate * 128;\n\tcase RT5682_TDM_BCLK_MS1_64:\n\t\treturn parent_rate * 64;\n\tcase RT5682_TDM_BCLK_MS1_32:\n\t\treturn parent_rate * 32;\n\tdefault:\n\t\treturn 0;\n\t}\n}\n\nstatic unsigned long rt5682_bclk_get_factor(unsigned long rate,\n\t\t\t\t\t    unsigned long parent_rate)\n{\n\tunsigned long factor;\n\n\tfactor = rate / parent_rate;\n\tif (factor < 64)\n\t\treturn 32;\n\telse if (factor < 128)\n\t\treturn 64;\n\telse if (factor < 256)\n\t\treturn 128;\n\telse\n\t\treturn 256;\n}\n\nstatic long rt5682_bclk_round_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t   unsigned long *parent_rate)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_BCLK_IDX]);\n\tunsigned long factor;\n\n\tif (!*parent_rate || !rt5682_clk_check(rt5682))\n\t\treturn -EINVAL;\n\n\t \n\tfactor = rt5682_bclk_get_factor(rate, *parent_rate);\n\n\treturn *parent_rate * factor;\n}\n\nstatic int rt5682_bclk_set_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\tunsigned long parent_rate)\n{\n\tstruct rt5682_priv *rt5682 =\n\t\tcontainer_of(hw, struct rt5682_priv,\n\t\t\t     dai_clks_hw[RT5682_DAI_BCLK_IDX]);\n\tstruct snd_soc_component *component;\n\tstruct snd_soc_dai *dai;\n\tunsigned long factor;\n\n\tif (!rt5682_clk_check(rt5682))\n\t\treturn -EINVAL;\n\n\tcomponent = rt5682->component;\n\n\tfactor = rt5682_bclk_get_factor(rate, parent_rate);\n\n\tfor_each_component_dais(component, dai)\n\t\tif (dai->id == RT5682_AIF1)\n\t\t\treturn rt5682_set_bclk1_ratio(dai, factor);\n\n\tdev_err(rt5682->i2c_dev, \"dai %d not found in component\\n\",\n\t\tRT5682_AIF1);\n\treturn -ENODEV;\n}\n\nstatic const struct clk_ops rt5682_dai_clk_ops[RT5682_DAI_NUM_CLKS] = {\n\t[RT5682_DAI_WCLK_IDX] = {\n\t\t.prepare = rt5682_wclk_prepare,\n\t\t.unprepare = rt5682_wclk_unprepare,\n\t\t.recalc_rate = rt5682_wclk_recalc_rate,\n\t\t.round_rate = rt5682_wclk_round_rate,\n\t\t.set_rate = rt5682_wclk_set_rate,\n\t},\n\t[RT5682_DAI_BCLK_IDX] = {\n\t\t.recalc_rate = rt5682_bclk_recalc_rate,\n\t\t.round_rate = rt5682_bclk_round_rate,\n\t\t.set_rate = rt5682_bclk_set_rate,\n\t},\n};\n\nint rt5682_register_dai_clks(struct rt5682_priv *rt5682)\n{\n\tstruct device *dev = rt5682->i2c_dev;\n\tstruct rt5682_platform_data *pdata = &rt5682->pdata;\n\tstruct clk_hw *dai_clk_hw;\n\tint i, ret;\n\n\tfor (i = 0; i < RT5682_DAI_NUM_CLKS; ++i) {\n\t\tstruct clk_init_data init = { };\n\t\tconst struct clk_hw *parent;\n\n\t\tdai_clk_hw = &rt5682->dai_clks_hw[i];\n\n\t\tswitch (i) {\n\t\tcase RT5682_DAI_WCLK_IDX:\n\t\t\t \n\t\t\tif (rt5682->mclk) {\n\t\t\t\tparent = __clk_get_hw(rt5682->mclk);\n\t\t\t\tinit.parent_hws = &parent;\n\t\t\t\tinit.num_parents = 1;\n\t\t\t}\n\t\t\tbreak;\n\t\tcase RT5682_DAI_BCLK_IDX:\n\t\t\t \n\t\t\tparent = &rt5682->dai_clks_hw[RT5682_DAI_WCLK_IDX];\n\t\t\tinit.parent_hws = &parent;\n\t\t\tinit.num_parents = 1;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(dev, \"Invalid clock index\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tinit.name = pdata->dai_clk_names[i];\n\t\tinit.ops = &rt5682_dai_clk_ops[i];\n\t\tinit.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_GATE;\n\t\tdai_clk_hw->init = &init;\n\n\t\tret = devm_clk_hw_register(dev, dai_clk_hw);\n\t\tif (ret) {\n\t\t\tdev_warn(dev, \"Failed to register %s: %d\\n\",\n\t\t\t\t init.name, ret);\n\t\t\treturn ret;\n\t\t}\n\n\t\tif (dev->of_node) {\n\t\t\tdevm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get,\n\t\t\t\t\t\t    dai_clk_hw);\n\t\t} else {\n\t\t\tret = devm_clk_hw_register_clkdev(dev, dai_clk_hw,\n\t\t\t\t\t\t\t  init.name,\n\t\t\t\t\t\t\t  dev_name(dev));\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5682_register_dai_clks);\n#endif  \n\nstatic int rt5682_probe(struct snd_soc_component *component)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tstruct sdw_slave *slave;\n\tunsigned long time;\n\tstruct snd_soc_dapm_context *dapm = &component->dapm;\n\n\trt5682->component = component;\n\n\tif (rt5682->is_sdw) {\n\t\tslave = rt5682->slave;\n\t\ttime = wait_for_completion_timeout(\n\t\t\t&slave->initialization_complete,\n\t\t\tmsecs_to_jiffies(RT5682_PROBE_TIMEOUT));\n\t\tif (!time) {\n\t\t\tdev_err(&slave->dev, \"Initialization not complete, timed out\\n\");\n\t\t\treturn -ETIMEDOUT;\n\t\t}\n\t}\n\n\tsnd_soc_dapm_disable_pin(dapm, \"MICBIAS\");\n\tsnd_soc_dapm_disable_pin(dapm, \"Vref2\");\n\tsnd_soc_dapm_sync(dapm);\n\treturn 0;\n}\n\nstatic void rt5682_remove(struct snd_soc_component *component)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\n\trt5682_reset(rt5682);\n}\n\n#ifdef CONFIG_PM\nstatic int rt5682_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\tunsigned int val;\n\n\tif (rt5682->is_sdw)\n\t\treturn 0;\n\n\tif (rt5682->irq)\n\t\tdisable_irq(rt5682->irq);\n\n\tcancel_delayed_work_sync(&rt5682->jack_detect_work);\n\tcancel_delayed_work_sync(&rt5682->jd_check_work);\n\tif (rt5682->hs_jack && (rt5682->jack_type & SND_JACK_HEADSET) == SND_JACK_HEADSET) {\n\t\tval = snd_soc_component_read(component,\n\t\t\t\tRT5682_CBJ_CTRL_2) & RT5682_JACK_TYPE_MASK;\n\n\t\tswitch (val) {\n\t\tcase 0x1:\n\t\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_1,\n\t\t\t\tRT5682_SAR_SEL_MB1_MASK | RT5682_SAR_SEL_MB2_MASK,\n\t\t\t\tRT5682_SAR_SEL_MB1_NOSEL | RT5682_SAR_SEL_MB2_SEL);\n\t\t\tbreak;\n\t\tcase 0x2:\n\t\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_1,\n\t\t\t\tRT5682_SAR_SEL_MB1_MASK | RT5682_SAR_SEL_MB2_MASK,\n\t\t\t\tRT5682_SAR_SEL_MB1_SEL | RT5682_SAR_SEL_MB2_NOSEL);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\n\t\t \n\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_1,\n\t\t\tRT5682_SAR_BUTT_DET_MASK | RT5682_SAR_BUTDET_MODE_MASK |\n\t\t\tRT5682_SAR_SEL_MB1_MB2_MASK, 0);\n\t\tusleep_range(5000, 6000);\n\t\tsnd_soc_component_update_bits(component, RT5682_CBJ_CTRL_1,\n\t\t\tRT5682_MB1_PATH_MASK | RT5682_MB2_PATH_MASK,\n\t\t\tRT5682_CTRL_MB1_REG | RT5682_CTRL_MB2_REG);\n\t\tusleep_range(10000, 12000);\n\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_1,\n\t\t\tRT5682_SAR_BUTT_DET_MASK | RT5682_SAR_BUTDET_MODE_MASK,\n\t\t\tRT5682_SAR_BUTT_DET_EN | RT5682_SAR_BUTDET_POW_SAV);\n\t\tsnd_soc_component_update_bits(component, RT5682_HP_CHARGE_PUMP_1,\n\t\t\tRT5682_OSW_L_MASK | RT5682_OSW_R_MASK, 0);\n\t}\n\n\tregcache_cache_only(rt5682->regmap, true);\n\tregcache_mark_dirty(rt5682->regmap);\n\treturn 0;\n}\n\nstatic int rt5682_resume(struct snd_soc_component *component)\n{\n\tstruct rt5682_priv *rt5682 = snd_soc_component_get_drvdata(component);\n\n\tif (rt5682->is_sdw)\n\t\treturn 0;\n\n\tregcache_cache_only(rt5682->regmap, false);\n\tregcache_sync(rt5682->regmap);\n\n\tif (rt5682->hs_jack && (rt5682->jack_type & SND_JACK_HEADSET) == SND_JACK_HEADSET) {\n\t\tsnd_soc_component_update_bits(component, RT5682_SAR_IL_CMD_1,\n\t\t\tRT5682_SAR_BUTDET_MODE_MASK | RT5682_SAR_SEL_MB1_MB2_MASK,\n\t\t\tRT5682_SAR_BUTDET_POW_NORM | RT5682_SAR_SEL_MB1_MB2_AUTO);\n\t\tusleep_range(5000, 6000);\n\t\tsnd_soc_component_update_bits(component, RT5682_CBJ_CTRL_1,\n\t\t\tRT5682_MB1_PATH_MASK | RT5682_MB2_PATH_MASK,\n\t\t\tRT5682_CTRL_MB1_FSM | RT5682_CTRL_MB2_FSM);\n\t\tsnd_soc_component_update_bits(component, RT5682_PWR_ANLG_3,\n\t\t\tRT5682_PWR_CBJ, RT5682_PWR_CBJ);\n\t}\n\n\trt5682->jack_type = 0;\n\tmod_delayed_work(system_power_efficient_wq,\n\t\t&rt5682->jack_detect_work, msecs_to_jiffies(0));\n\n\tif (rt5682->irq)\n\t\tenable_irq(rt5682->irq);\n\n\treturn 0;\n}\n#else\n#define rt5682_suspend NULL\n#define rt5682_resume NULL\n#endif\n\nconst struct snd_soc_dai_ops rt5682_aif1_dai_ops = {\n\t.hw_params = rt5682_hw_params,\n\t.set_fmt = rt5682_set_dai_fmt,\n\t.set_tdm_slot = rt5682_set_tdm_slot,\n\t.set_bclk_ratio = rt5682_set_bclk1_ratio,\n};\nEXPORT_SYMBOL_GPL(rt5682_aif1_dai_ops);\n\nconst struct snd_soc_dai_ops rt5682_aif2_dai_ops = {\n\t.hw_params = rt5682_hw_params,\n\t.set_fmt = rt5682_set_dai_fmt,\n\t.set_bclk_ratio = rt5682_set_bclk2_ratio,\n};\nEXPORT_SYMBOL_GPL(rt5682_aif2_dai_ops);\n\nconst struct snd_soc_component_driver rt5682_soc_component_dev = {\n\t.probe = rt5682_probe,\n\t.remove = rt5682_remove,\n\t.suspend = rt5682_suspend,\n\t.resume = rt5682_resume,\n\t.set_bias_level = rt5682_set_bias_level,\n\t.controls = rt5682_snd_controls,\n\t.num_controls = ARRAY_SIZE(rt5682_snd_controls),\n\t.dapm_widgets = rt5682_dapm_widgets,\n\t.num_dapm_widgets = ARRAY_SIZE(rt5682_dapm_widgets),\n\t.dapm_routes = rt5682_dapm_routes,\n\t.num_dapm_routes = ARRAY_SIZE(rt5682_dapm_routes),\n\t.set_sysclk = rt5682_set_component_sysclk,\n\t.set_pll = rt5682_set_component_pll,\n\t.set_jack = rt5682_set_jack_detect,\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\nEXPORT_SYMBOL_GPL(rt5682_soc_component_dev);\n\nint rt5682_parse_dt(struct rt5682_priv *rt5682, struct device *dev)\n{\n\n\tdevice_property_read_u32(dev, \"realtek,dmic1-data-pin\",\n\t\t&rt5682->pdata.dmic1_data_pin);\n\tdevice_property_read_u32(dev, \"realtek,dmic1-clk-pin\",\n\t\t&rt5682->pdata.dmic1_clk_pin);\n\tdevice_property_read_u32(dev, \"realtek,jd-src\",\n\t\t&rt5682->pdata.jd_src);\n\tdevice_property_read_u32(dev, \"realtek,btndet-delay\",\n\t\t&rt5682->pdata.btndet_delay);\n\tdevice_property_read_u32(dev, \"realtek,dmic-clk-rate-hz\",\n\t\t&rt5682->pdata.dmic_clk_rate);\n\tdevice_property_read_u32(dev, \"realtek,dmic-delay-ms\",\n\t\t&rt5682->pdata.dmic_delay);\n\n\tif (device_property_read_string_array(dev, \"clock-output-names\",\n\t\t\t\t\t      rt5682->pdata.dai_clk_names,\n\t\t\t\t\t      RT5682_DAI_NUM_CLKS) < 0)\n\t\tdev_warn(dev, \"Using default DAI clk names: %s, %s\\n\",\n\t\t\t rt5682->pdata.dai_clk_names[RT5682_DAI_WCLK_IDX],\n\t\t\t rt5682->pdata.dai_clk_names[RT5682_DAI_BCLK_IDX]);\n\n\trt5682->pdata.dmic_clk_driving_high = device_property_read_bool(dev,\n\t\t\"realtek,dmic-clk-driving-high\");\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5682_parse_dt);\n\nint rt5682_get_ldo1(struct rt5682_priv *rt5682, struct device *dev)\n{\n\trt5682->ldo1_en = devm_gpiod_get_optional(dev,\n\t\t\t\t\t\t  \"realtek,ldo1-en\",\n\t\t\t\t\t\t  GPIOD_OUT_HIGH);\n\tif (IS_ERR(rt5682->ldo1_en)) {\n\t\tdev_err(dev, \"Fail gpio request ldo1_en\\n\");\n\t\treturn PTR_ERR(rt5682->ldo1_en);\n\t}\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5682_get_ldo1);\n\nvoid rt5682_calibrate(struct rt5682_priv *rt5682)\n{\n\tint value, count;\n\n\tmutex_lock(&rt5682->calibrate_mutex);\n\n\trt5682_reset(rt5682);\n\tregmap_write(rt5682->regmap, RT5682_I2C_CTRL, 0x000f);\n\tregmap_write(rt5682->regmap, RT5682_PWR_ANLG_1, 0xa2af);\n\tusleep_range(15000, 20000);\n\tregmap_write(rt5682->regmap, RT5682_PWR_ANLG_1, 0xf2af);\n\tregmap_write(rt5682->regmap, RT5682_MICBIAS_2, 0x0300);\n\tregmap_write(rt5682->regmap, RT5682_GLB_CLK, 0x8000);\n\tregmap_write(rt5682->regmap, RT5682_PWR_DIG_1, 0x0100);\n\tregmap_write(rt5682->regmap, RT5682_HP_IMP_SENS_CTRL_19, 0x3800);\n\tregmap_write(rt5682->regmap, RT5682_CHOP_DAC, 0x3000);\n\tregmap_write(rt5682->regmap, RT5682_CALIB_ADC_CTRL, 0x7005);\n\tregmap_write(rt5682->regmap, RT5682_STO1_ADC_MIXER, 0x686c);\n\tregmap_write(rt5682->regmap, RT5682_CAL_REC, 0x0d0d);\n\tregmap_write(rt5682->regmap, RT5682_HP_CALIB_CTRL_2, 0x0321);\n\tregmap_write(rt5682->regmap, RT5682_HP_LOGIC_CTRL_2, 0x0004);\n\tregmap_write(rt5682->regmap, RT5682_HP_CALIB_CTRL_1, 0x7c00);\n\tregmap_write(rt5682->regmap, RT5682_HP_CALIB_CTRL_3, 0x06a1);\n\tregmap_write(rt5682->regmap, RT5682_A_DAC1_MUX, 0x0311);\n\tregmap_write(rt5682->regmap, RT5682_HP_CALIB_CTRL_1, 0x7c00);\n\n\tregmap_write(rt5682->regmap, RT5682_HP_CALIB_CTRL_1, 0xfc00);\n\n\tfor (count = 0; count < 60; count++) {\n\t\tregmap_read(rt5682->regmap, RT5682_HP_CALIB_STA_1, &value);\n\t\tif (!(value & 0x8000))\n\t\t\tbreak;\n\n\t\tusleep_range(10000, 10005);\n\t}\n\n\tif (count >= 60)\n\t\tdev_err(rt5682->component->dev, \"HP Calibration Failure\\n\");\n\n\t \n\tregmap_write(rt5682->regmap, RT5682_PWR_ANLG_1, 0x002f);\n\tregmap_write(rt5682->regmap, RT5682_MICBIAS_2, 0x0080);\n\tregmap_write(rt5682->regmap, RT5682_GLB_CLK, 0x0000);\n\tregmap_write(rt5682->regmap, RT5682_PWR_DIG_1, 0x0000);\n\tregmap_write(rt5682->regmap, RT5682_CHOP_DAC, 0x2000);\n\tregmap_write(rt5682->regmap, RT5682_CALIB_ADC_CTRL, 0x2005);\n\tregmap_write(rt5682->regmap, RT5682_STO1_ADC_MIXER, 0xc0c4);\n\tregmap_write(rt5682->regmap, RT5682_CAL_REC, 0x0c0c);\n\n\tmutex_unlock(&rt5682->calibrate_mutex);\n}\nEXPORT_SYMBOL_GPL(rt5682_calibrate);\n\nMODULE_DESCRIPTION(\"ASoC RT5682 driver\");\nMODULE_AUTHOR(\"Bard Liao <bardliao@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}