<stg><name>merge</name>


<trans_list>

<trans id="160" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="8" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r)

]]></Node>
<StgValue><ssdm name="r_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %l_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %l)

]]></Node>
<StgValue><ssdm name="l_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:3  %L_0 = alloca [60000 x i32], align 16

]]></Node>
<StgValue><ssdm name="L_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:4  %L_1 = alloca [60000 x i32], align 16

]]></Node>
<StgValue><ssdm name="L_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:5  %R_0 = alloca [60000 x i32], align 16

]]></Node>
<StgValue><ssdm name="R_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:6  %R_1 = alloca [60000 x i32], align 16

]]></Node>
<StgValue><ssdm name="R_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %sub_ln44 = sub nsw i32 %m_read, %l_read

]]></Node>
<StgValue><ssdm name="sub_ln44"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %n1 = add nsw i32 %sub_ln44, 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %n2 = sub nsw i32 %r_read, %m_read

]]></Node>
<StgValue><ssdm name="n2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i31 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln52 = zext i31 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln52 = icmp slt i32 %zext_ln52, %n1

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %i = add i31 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln52, label %2, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln54 = add nsw i32 %zext_ln52, %l_read

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln54 = sext i32 %add_ln54 to i64

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr_0_addr = getelementptr [60000 x i32]* %arr_0, i64 0, i64 %sext_ln54

]]></Node>
<StgValue><ssdm name="arr_0_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
:4  %arr_0_load = load i32* %arr_0_addr, align 4

]]></Node>
<StgValue><ssdm name="arr_0_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %arr_1_addr = getelementptr [60000 x i32]* %arr_1, i64 0, i64 %sext_ln54

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="16">
<![CDATA[
:9  %arr_1_load = load i32* %arr_1_addr, align 4

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str27) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
:4  %arr_0_load = load i32* %arr_0_addr, align 4

]]></Node>
<StgValue><ssdm name="arr_0_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="31">
<![CDATA[
:5  %zext_ln54 = zext i31 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %L_0_addr = getelementptr [60000 x i32]* %L_0, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="L_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:7  store i32 %arr_0_load, i32* %L_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="16">
<![CDATA[
:9  %arr_1_load = load i32* %arr_1_addr, align 4

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %L_1_addr = getelementptr [60000 x i32]* %L_1, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="L_1_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:11  store i32 %arr_1_load, i32* %L_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader2:0  %j_0 = phi i31 [ %j, %3 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="31">
<![CDATA[
.preheader2:1  %zext_ln58 = zext i31 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2:2  %icmp_ln58 = icmp slt i32 %zext_ln58, %n2

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader2:3  %j = add i31 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %icmp_ln58, label %3, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln60_1 = zext i31 %j to i32

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln60_1 = add i32 %zext_ln60_1, %m_read

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
:3  %sext_ln60 = sext i32 %add_ln60_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %arr_0_addr_1 = getelementptr [60000 x i32]* %arr_0, i64 0, i64 %sext_ln60

]]></Node>
<StgValue><ssdm name="arr_0_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
:5  %arr_0_load_1 = load i32* %arr_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr_0_load_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arr_1_addr_1 = getelementptr [60000 x i32]* %arr_1, i64 0, i64 %sext_ln60

]]></Node>
<StgValue><ssdm name="arr_1_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="16">
<![CDATA[
:10  %arr_1_load_1 = load i32* %arr_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr_1_load_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:0  %j_1 = alloca i32

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
.preheader1.preheader:1  %i_1 = alloca i32

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:2  store i32 0, i32* %i_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1.preheader:3  store i32 0, i32* %j_1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="16">
<![CDATA[
:5  %arr_0_load_1 = load i32* %arr_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr_0_load_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="31">
<![CDATA[
:6  %zext_ln60 = zext i31 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %R_0_addr = getelementptr [60000 x i32]* %R_0, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="R_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:8  store i32 %arr_0_load_1, i32* %R_0_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="16">
<![CDATA[
:10  %arr_1_load_1 = load i32* %arr_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="arr_1_load_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %R_1_addr = getelementptr [60000 x i32]* %R_1, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="R_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:12  store i32 %arr_1_load_1, i32* %R_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:0  %indvars_iv = phi i32 [ %add_ln84, %7 ], [ %l_read, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:1  %j_1_load = load i32* %j_1

]]></Node>
<StgValue><ssdm name="j_1_load"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:2  %i_1_load = load i32* %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:3  %icmp_ln69 = icmp slt i32 %i_1_load, %n1

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader1:4  %icmp_ln69_1 = icmp slt i32 %j_1_load, %n2

]]></Node>
<StgValue><ssdm name="icmp_ln69_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader1:5  %and_ln69 = and i1 %icmp_ln69, %icmp_ln69_1

]]></Node>
<StgValue><ssdm name="and_ln69"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:6  br i1 %and_ln69, label %4, label %8

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln71 = sext i32 %i_1_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %L_0_addr_1 = getelementptr [60000 x i32]* %L_0, i64 0, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="L_0_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="16">
<![CDATA[
:3  %L_0_load = load i32* %L_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="L_0_load"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln71_1 = sext i32 %j_1_load to i64

]]></Node>
<StgValue><ssdm name="sext_ln71_1"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %R_0_addr_1 = getelementptr [60000 x i32]* %R_0, i64 0, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="R_0_addr_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
:6  %R_0_load = load i32* %R_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="R_0_load"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %sub_ln88 = sub i32 1, %l_read

]]></Node>
<StgValue><ssdm name="sub_ln88"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %add_ln88 = add i32 %sub_ln88, %m_read

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %empty = icmp sgt i32 %i_1_load, %add_ln88

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %smax = select i1 %empty, i32 %i_1_load, i32 %add_ln88

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %sub_ln88_1 = sub i32 %indvars_iv, %i_1_load

]]></Node>
<StgValue><ssdm name="sub_ln88_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %k = add i32 %sub_ln88_1, %smax

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %9

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str49) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="16">
<![CDATA[
:3  %L_0_load = load i32* %L_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="L_0_load"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="16">
<![CDATA[
:6  %R_0_load = load i32* %R_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="R_0_load"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %icmp_ln71 = icmp sgt i32 %L_0_load, %R_0_load

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="32">
<![CDATA[
:8  %sext_ln79 = sext i32 %indvars_iv to i64

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arr_0_addr_2 = getelementptr [60000 x i32]* %arr_0, i64 0, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="arr_0_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %icmp_ln71, label %6, label %5

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:0  store i32 %L_0_load, i32* %arr_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %L_1_addr_1 = getelementptr [60000 x i32]* %L_1, i64 0, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="L_1_addr_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
:2  %L_1_load = load i32* %L_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="L_1_load"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %i_2 = add nsw i32 %i_1_load, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %i_2, i32* %i_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:0  store i32 %R_0_load, i32* %arr_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %R_1_addr_1 = getelementptr [60000 x i32]* %R_1, i64 0, i64 %sext_ln71_1

]]></Node>
<StgValue><ssdm name="R_1_addr_1"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="16">
<![CDATA[
:2  %R_1_load = load i32* %R_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="R_1_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
:2  %L_1_load = load i32* %L_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="L_1_load"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr_1_addr_3 = getelementptr [60000 x i32]* %arr_1, i64 0, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="arr_1_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store i32 %L_1_load, i32* %arr_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="16">
<![CDATA[
:2  %R_1_load = load i32* %R_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="R_1_load"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %arr_1_addr_2 = getelementptr [60000 x i32]* %arr_1, i64 0, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="arr_1_addr_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store i32 %R_1_load, i32* %arr_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %j_2 = add nsw i32 %j_1_load, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:6  store i32 %j_2, i32* %j_1

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln84 = add i32 %indvars_iv, 1

]]></Node>
<StgValue><ssdm name="add_ln84"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_3 = phi i32 [ %i_1_load, %8 ], [ %i_4, %10 ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %k_1 = phi i32 [ %indvars_iv, %8 ], [ %k_3, %10 ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln88 = icmp slt i32 %i_3, %n1

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln88, label %10, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln90 = sext i32 %i_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %L_0_addr_2 = getelementptr [60000 x i32]* %L_0, i64 0, i64 %sext_ln90

]]></Node>
<StgValue><ssdm name="L_0_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="16">
<![CDATA[
:3  %L_0_load_1 = load i32* %L_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="L_0_load_1"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %L_1_addr_2 = getelementptr [60000 x i32]* %L_1, i64 0, i64 %sext_ln90

]]></Node>
<StgValue><ssdm name="L_1_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="16">
<![CDATA[
:8  %L_1_load_1 = load i32* %L_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="L_1_load_1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %i_4 = add nsw i32 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str510) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln89"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="16">
<![CDATA[
:3  %L_0_load_1 = load i32* %L_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="L_0_load_1"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln90_1 = sext i32 %k_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln90_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arr_0_addr_3 = getelementptr [60000 x i32]* %arr_0, i64 0, i64 %sext_ln90_1

]]></Node>
<StgValue><ssdm name="arr_0_addr_3"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:6  store i32 %L_0_load_1, i32* %arr_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="16">
<![CDATA[
:8  %L_1_load_1 = load i32* %L_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="L_1_load_1"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arr_1_addr_4 = getelementptr [60000 x i32]* %arr_1, i64 0, i64 %sext_ln90_1

]]></Node>
<StgValue><ssdm name="arr_1_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:10  store i32 %L_1_load_1, i32* %arr_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %k_3 = add nsw i32 %k_1, 1

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %9

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %j_3 = phi i32 [ %j_4, %11 ], [ %j_1_load, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %k_2 = phi i32 [ %k_4, %11 ], [ %k, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln98 = icmp slt i32 %j_3, %n2

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln98, label %11, label %12

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln100 = sext i32 %j_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %R_0_addr_2 = getelementptr [60000 x i32]* %R_0, i64 0, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="R_0_addr_2"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="16">
<![CDATA[
:3  %R_0_load_1 = load i32* %R_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="R_0_load_1"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %R_1_addr_2 = getelementptr [60000 x i32]* %R_1, i64 0, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="R_1_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="16">
<![CDATA[
:8  %R_1_load_1 = load i32* %R_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="R_1_load_1"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %j_4 = add nsw i32 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln105"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln99"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="16">
<![CDATA[
:3  %R_0_load_1 = load i32* %R_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="R_0_load_1"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
:4  %sext_ln100_1 = sext i32 %k_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %arr_0_addr_4 = getelementptr [60000 x i32]* %arr_0, i64 0, i64 %sext_ln100_1

]]></Node>
<StgValue><ssdm name="arr_0_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:6  store i32 %R_0_load_1, i32* %arr_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="16">
<![CDATA[
:8  %R_1_load_1 = load i32* %R_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="R_1_load_1"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %arr_1_addr_5 = getelementptr [60000 x i32]* %arr_1, i64 0, i64 %sext_ln100_1

]]></Node>
<StgValue><ssdm name="arr_1_addr_5"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:10  store i32 %R_1_load_1, i32* %arr_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %k_4 = add nsw i32 %k_2, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="183" name="arr_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="185" name="l" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="l"/></StgValue>
</port>
<port id="186" name="m" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="m"/></StgValue>
</port>
<port id="187" name="r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="189" from="_ssdm_op_Read.ap_auto.i32" to="r_read" fromId="188" toId="13">
</dataflow>
<dataflow id="190" from="r" to="r_read" fromId="187" toId="13">
</dataflow>
<dataflow id="191" from="_ssdm_op_Read.ap_auto.i32" to="m_read" fromId="188" toId="14">
</dataflow>
<dataflow id="192" from="m" to="m_read" fromId="186" toId="14">
</dataflow>
<dataflow id="193" from="_ssdm_op_Read.ap_auto.i32" to="l_read" fromId="188" toId="15">
</dataflow>
<dataflow id="194" from="l" to="l_read" fromId="185" toId="15">
</dataflow>
<dataflow id="196" from="StgValue_195" to="L_0" fromId="195" toId="16">
</dataflow>
<dataflow id="197" from="StgValue_195" to="L_1" fromId="195" toId="17">
</dataflow>
<dataflow id="198" from="StgValue_195" to="R_0" fromId="195" toId="18">
</dataflow>
<dataflow id="199" from="StgValue_195" to="R_1" fromId="195" toId="19">
</dataflow>
<dataflow id="200" from="m_read" to="sub_ln44" fromId="14" toId="20">
</dataflow>
<dataflow id="201" from="l_read" to="sub_ln44" fromId="15" toId="20">
</dataflow>
<dataflow id="202" from="sub_ln44" to="n1" fromId="20" toId="21">
</dataflow>
<dataflow id="204" from="StgValue_203" to="n1" fromId="203" toId="21">
</dataflow>
<dataflow id="205" from="r_read" to="n2" fromId="13" toId="22">
</dataflow>
<dataflow id="206" from="m_read" to="n2" fromId="14" toId="22">
</dataflow>
<dataflow id="208" from="StgValue_207" to="i_0" fromId="207" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="209" from="br_ln52" to="i_0" fromId="23" toId="24">
</dataflow>
<dataflow id="210" from="i" to="i_0" fromId="27" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="211" from="br_ln52" to="i_0" fromId="44" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="212" from="i_0" to="zext_ln52" fromId="24" toId="25">
</dataflow>
<dataflow id="213" from="zext_ln52" to="icmp_ln52" fromId="25" toId="26">
</dataflow>
<dataflow id="214" from="n1" to="icmp_ln52" fromId="21" toId="26">
</dataflow>
<dataflow id="215" from="i_0" to="i" fromId="24" toId="27">
</dataflow>
<dataflow id="217" from="StgValue_216" to="i" fromId="216" toId="27">
</dataflow>
<dataflow id="218" from="icmp_ln52" to="br_ln52" fromId="26" toId="28">
</dataflow>
<dataflow id="219" from="zext_ln52" to="add_ln54" fromId="25" toId="29">
</dataflow>
<dataflow id="220" from="l_read" to="add_ln54" fromId="15" toId="29">
</dataflow>
<dataflow id="221" from="add_ln54" to="sext_ln54" fromId="29" toId="30">
</dataflow>
<dataflow id="222" from="arr_0" to="arr_0_addr" fromId="183" toId="31">
</dataflow>
<dataflow id="224" from="StgValue_223" to="arr_0_addr" fromId="223" toId="31">
</dataflow>
<dataflow id="225" from="sext_ln54" to="arr_0_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="226" from="arr_0_addr" to="arr_0_load" fromId="31" toId="32">
</dataflow>
<dataflow id="227" from="arr_1" to="arr_1_addr" fromId="184" toId="33">
</dataflow>
<dataflow id="228" from="StgValue_223" to="arr_1_addr" fromId="223" toId="33">
</dataflow>
<dataflow id="229" from="sext_ln54" to="arr_1_addr" fromId="30" toId="33">
</dataflow>
<dataflow id="230" from="arr_1_addr" to="arr_1_load" fromId="33" toId="34">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecLoopName" to="specloopname_ln53" fromId="231" toId="36">
</dataflow>
<dataflow id="234" from="p_str27" to="specloopname_ln53" fromId="233" toId="36">
</dataflow>
<dataflow id="235" from="arr_0_addr" to="arr_0_load" fromId="31" toId="37">
</dataflow>
<dataflow id="236" from="i_0" to="zext_ln54" fromId="24" toId="38">
</dataflow>
<dataflow id="237" from="L_0" to="L_0_addr" fromId="16" toId="39">
</dataflow>
<dataflow id="238" from="StgValue_223" to="L_0_addr" fromId="223" toId="39">
</dataflow>
<dataflow id="239" from="zext_ln54" to="L_0_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="240" from="arr_0_load" to="store_ln54" fromId="37" toId="40">
</dataflow>
<dataflow id="241" from="L_0_addr" to="store_ln54" fromId="39" toId="40">
</dataflow>
<dataflow id="242" from="arr_1_addr" to="arr_1_load" fromId="33" toId="41">
</dataflow>
<dataflow id="243" from="L_1" to="L_1_addr" fromId="17" toId="42">
</dataflow>
<dataflow id="244" from="StgValue_223" to="L_1_addr" fromId="223" toId="42">
</dataflow>
<dataflow id="245" from="zext_ln54" to="L_1_addr" fromId="38" toId="42">
</dataflow>
<dataflow id="246" from="arr_1_load" to="store_ln55" fromId="41" toId="43">
</dataflow>
<dataflow id="247" from="L_1_addr" to="store_ln55" fromId="42" toId="43">
</dataflow>
<dataflow id="248" from="j" to="j_0" fromId="48" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="249" from="br_ln58" to="j_0" fromId="70" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="250" from="StgValue_207" to="j_0" fromId="207" toId="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="br_ln58" to="j_0" fromId="35" toId="45">
</dataflow>
<dataflow id="252" from="j_0" to="zext_ln58" fromId="45" toId="46">
</dataflow>
<dataflow id="253" from="zext_ln58" to="icmp_ln58" fromId="46" toId="47">
</dataflow>
<dataflow id="254" from="n2" to="icmp_ln58" fromId="22" toId="47">
</dataflow>
<dataflow id="255" from="j_0" to="j" fromId="45" toId="48">
</dataflow>
<dataflow id="256" from="StgValue_216" to="j" fromId="216" toId="48">
</dataflow>
<dataflow id="257" from="icmp_ln58" to="br_ln58" fromId="47" toId="49">
</dataflow>
<dataflow id="258" from="j" to="zext_ln60_1" fromId="48" toId="50">
</dataflow>
<dataflow id="259" from="zext_ln60_1" to="add_ln60_1" fromId="50" toId="51">
</dataflow>
<dataflow id="260" from="m_read" to="add_ln60_1" fromId="14" toId="51">
</dataflow>
<dataflow id="261" from="add_ln60_1" to="sext_ln60" fromId="51" toId="52">
</dataflow>
<dataflow id="262" from="arr_0" to="arr_0_addr_1" fromId="183" toId="53">
</dataflow>
<dataflow id="263" from="StgValue_223" to="arr_0_addr_1" fromId="223" toId="53">
</dataflow>
<dataflow id="264" from="sext_ln60" to="arr_0_addr_1" fromId="52" toId="53">
</dataflow>
<dataflow id="265" from="arr_0_addr_1" to="arr_0_load_1" fromId="53" toId="54">
</dataflow>
<dataflow id="266" from="arr_1" to="arr_1_addr_1" fromId="184" toId="55">
</dataflow>
<dataflow id="267" from="StgValue_223" to="arr_1_addr_1" fromId="223" toId="55">
</dataflow>
<dataflow id="268" from="sext_ln60" to="arr_1_addr_1" fromId="52" toId="55">
</dataflow>
<dataflow id="269" from="arr_1_addr_1" to="arr_1_load_1" fromId="55" toId="56">
</dataflow>
<dataflow id="270" from="StgValue_203" to="j_1" fromId="203" toId="57">
</dataflow>
<dataflow id="271" from="StgValue_203" to="i_1" fromId="203" toId="58">
</dataflow>
<dataflow id="273" from="StgValue_272" to="store_ln69" fromId="272" toId="59">
</dataflow>
<dataflow id="274" from="i_1" to="store_ln69" fromId="58" toId="59">
</dataflow>
<dataflow id="275" from="StgValue_272" to="store_ln69" fromId="272" toId="60">
</dataflow>
<dataflow id="276" from="j_1" to="store_ln69" fromId="57" toId="60">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecLoopName" to="specloopname_ln59" fromId="231" toId="62">
</dataflow>
<dataflow id="279" from="p_str38" to="specloopname_ln59" fromId="278" toId="62">
</dataflow>
<dataflow id="280" from="arr_0_addr_1" to="arr_0_load_1" fromId="53" toId="63">
</dataflow>
<dataflow id="281" from="j_0" to="zext_ln60" fromId="45" toId="64">
</dataflow>
<dataflow id="282" from="R_0" to="R_0_addr" fromId="18" toId="65">
</dataflow>
<dataflow id="283" from="StgValue_223" to="R_0_addr" fromId="223" toId="65">
</dataflow>
<dataflow id="284" from="zext_ln60" to="R_0_addr" fromId="64" toId="65">
</dataflow>
<dataflow id="285" from="arr_0_load_1" to="store_ln60" fromId="63" toId="66">
</dataflow>
<dataflow id="286" from="R_0_addr" to="store_ln60" fromId="65" toId="66">
</dataflow>
<dataflow id="287" from="arr_1_addr_1" to="arr_1_load_1" fromId="55" toId="67">
</dataflow>
<dataflow id="288" from="R_1" to="R_1_addr" fromId="19" toId="68">
</dataflow>
<dataflow id="289" from="StgValue_223" to="R_1_addr" fromId="223" toId="68">
</dataflow>
<dataflow id="290" from="zext_ln60" to="R_1_addr" fromId="64" toId="68">
</dataflow>
<dataflow id="291" from="arr_1_load_1" to="store_ln61" fromId="67" toId="69">
</dataflow>
<dataflow id="292" from="R_1_addr" to="store_ln61" fromId="68" toId="69">
</dataflow>
<dataflow id="293" from="add_ln84" to="indvars_iv" fromId="116" toId="71">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="294" from="br_ln84" to="indvars_iv" fromId="117" toId="71">
<BackEdge/>
</dataflow>
<dataflow id="295" from="l_read" to="indvars_iv" fromId="15" toId="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="296" from="br_ln69" to="indvars_iv" fromId="61" toId="71">
</dataflow>
<dataflow id="297" from="j_1" to="j_1_load" fromId="57" toId="72">
</dataflow>
<dataflow id="298" from="i_1" to="i_1_load" fromId="58" toId="73">
</dataflow>
<dataflow id="299" from="i_1_load" to="icmp_ln69" fromId="73" toId="74">
</dataflow>
<dataflow id="300" from="n1" to="icmp_ln69" fromId="21" toId="74">
</dataflow>
<dataflow id="301" from="j_1_load" to="icmp_ln69_1" fromId="72" toId="75">
</dataflow>
<dataflow id="302" from="n2" to="icmp_ln69_1" fromId="22" toId="75">
</dataflow>
<dataflow id="303" from="icmp_ln69" to="and_ln69" fromId="74" toId="76">
</dataflow>
<dataflow id="304" from="icmp_ln69_1" to="and_ln69" fromId="75" toId="76">
</dataflow>
<dataflow id="305" from="and_ln69" to="br_ln69" fromId="76" toId="77">
</dataflow>
<dataflow id="306" from="i_1_load" to="sext_ln71" fromId="73" toId="78">
</dataflow>
<dataflow id="307" from="L_0" to="L_0_addr_1" fromId="16" toId="79">
</dataflow>
<dataflow id="308" from="StgValue_223" to="L_0_addr_1" fromId="223" toId="79">
</dataflow>
<dataflow id="309" from="sext_ln71" to="L_0_addr_1" fromId="78" toId="79">
</dataflow>
<dataflow id="310" from="L_0_addr_1" to="L_0_load" fromId="79" toId="80">
</dataflow>
<dataflow id="311" from="j_1_load" to="sext_ln71_1" fromId="72" toId="81">
</dataflow>
<dataflow id="312" from="R_0" to="R_0_addr_1" fromId="18" toId="82">
</dataflow>
<dataflow id="313" from="StgValue_223" to="R_0_addr_1" fromId="223" toId="82">
</dataflow>
<dataflow id="314" from="sext_ln71_1" to="R_0_addr_1" fromId="81" toId="82">
</dataflow>
<dataflow id="315" from="R_0_addr_1" to="R_0_load" fromId="82" toId="83">
</dataflow>
<dataflow id="316" from="StgValue_203" to="sub_ln88" fromId="203" toId="84">
</dataflow>
<dataflow id="317" from="l_read" to="sub_ln88" fromId="15" toId="84">
</dataflow>
<dataflow id="318" from="sub_ln88" to="add_ln88" fromId="84" toId="85">
</dataflow>
<dataflow id="319" from="m_read" to="add_ln88" fromId="14" toId="85">
</dataflow>
<dataflow id="320" from="i_1_load" to="empty" fromId="73" toId="86">
</dataflow>
<dataflow id="321" from="add_ln88" to="empty" fromId="85" toId="86">
</dataflow>
<dataflow id="322" from="empty" to="smax" fromId="86" toId="87">
</dataflow>
<dataflow id="323" from="i_1_load" to="smax" fromId="73" toId="87">
</dataflow>
<dataflow id="324" from="add_ln88" to="smax" fromId="85" toId="87">
</dataflow>
<dataflow id="325" from="indvars_iv" to="sub_ln88_1" fromId="71" toId="88">
</dataflow>
<dataflow id="326" from="i_1_load" to="sub_ln88_1" fromId="73" toId="88">
</dataflow>
<dataflow id="327" from="sub_ln88_1" to="k" fromId="88" toId="89">
</dataflow>
<dataflow id="328" from="smax" to="k" fromId="87" toId="89">
</dataflow>
<dataflow id="329" from="_ssdm_op_SpecLoopName" to="specloopname_ln70" fromId="231" toId="91">
</dataflow>
<dataflow id="331" from="p_str49" to="specloopname_ln70" fromId="330" toId="91">
</dataflow>
<dataflow id="332" from="L_0_addr_1" to="L_0_load" fromId="79" toId="92">
</dataflow>
<dataflow id="333" from="R_0_addr_1" to="R_0_load" fromId="82" toId="93">
</dataflow>
<dataflow id="334" from="L_0_load" to="icmp_ln71" fromId="92" toId="94">
</dataflow>
<dataflow id="335" from="R_0_load" to="icmp_ln71" fromId="93" toId="94">
</dataflow>
<dataflow id="336" from="indvars_iv" to="sext_ln79" fromId="71" toId="95">
</dataflow>
<dataflow id="337" from="arr_0" to="arr_0_addr_2" fromId="183" toId="96">
</dataflow>
<dataflow id="338" from="StgValue_223" to="arr_0_addr_2" fromId="223" toId="96">
</dataflow>
<dataflow id="339" from="sext_ln79" to="arr_0_addr_2" fromId="95" toId="96">
</dataflow>
<dataflow id="340" from="icmp_ln71" to="br_ln71" fromId="94" toId="97">
</dataflow>
<dataflow id="341" from="L_0_load" to="store_ln73" fromId="92" toId="98">
</dataflow>
<dataflow id="342" from="arr_0_addr_2" to="store_ln73" fromId="96" toId="98">
</dataflow>
<dataflow id="343" from="L_1" to="L_1_addr_1" fromId="17" toId="99">
</dataflow>
<dataflow id="344" from="StgValue_223" to="L_1_addr_1" fromId="223" toId="99">
</dataflow>
<dataflow id="345" from="sext_ln71" to="L_1_addr_1" fromId="78" toId="99">
</dataflow>
<dataflow id="346" from="L_1_addr_1" to="L_1_load" fromId="99" toId="100">
</dataflow>
<dataflow id="347" from="i_1_load" to="i_2" fromId="73" toId="101">
</dataflow>
<dataflow id="348" from="StgValue_203" to="i_2" fromId="203" toId="101">
</dataflow>
<dataflow id="349" from="i_2" to="store_ln76" fromId="101" toId="102">
</dataflow>
<dataflow id="350" from="i_1" to="store_ln76" fromId="58" toId="102">
</dataflow>
<dataflow id="351" from="R_0_load" to="store_ln79" fromId="93" toId="103">
</dataflow>
<dataflow id="352" from="arr_0_addr_2" to="store_ln79" fromId="96" toId="103">
</dataflow>
<dataflow id="353" from="R_1" to="R_1_addr_1" fromId="19" toId="104">
</dataflow>
<dataflow id="354" from="StgValue_223" to="R_1_addr_1" fromId="223" toId="104">
</dataflow>
<dataflow id="355" from="sext_ln71_1" to="R_1_addr_1" fromId="81" toId="104">
</dataflow>
<dataflow id="356" from="R_1_addr_1" to="R_1_load" fromId="104" toId="105">
</dataflow>
<dataflow id="357" from="L_1_addr_1" to="L_1_load" fromId="99" toId="106">
</dataflow>
<dataflow id="358" from="arr_1" to="arr_1_addr_3" fromId="184" toId="107">
</dataflow>
<dataflow id="359" from="StgValue_223" to="arr_1_addr_3" fromId="223" toId="107">
</dataflow>
<dataflow id="360" from="sext_ln79" to="arr_1_addr_3" fromId="95" toId="107">
</dataflow>
<dataflow id="361" from="L_1_load" to="store_ln74" fromId="106" toId="108">
</dataflow>
<dataflow id="362" from="arr_1_addr_3" to="store_ln74" fromId="107" toId="108">
</dataflow>
<dataflow id="363" from="R_1_addr_1" to="R_1_load" fromId="104" toId="110">
</dataflow>
<dataflow id="364" from="arr_1" to="arr_1_addr_2" fromId="184" toId="111">
</dataflow>
<dataflow id="365" from="StgValue_223" to="arr_1_addr_2" fromId="223" toId="111">
</dataflow>
<dataflow id="366" from="sext_ln79" to="arr_1_addr_2" fromId="95" toId="111">
</dataflow>
<dataflow id="367" from="R_1_load" to="store_ln80" fromId="110" toId="112">
</dataflow>
<dataflow id="368" from="arr_1_addr_2" to="store_ln80" fromId="111" toId="112">
</dataflow>
<dataflow id="369" from="j_1_load" to="j_2" fromId="72" toId="113">
</dataflow>
<dataflow id="370" from="StgValue_203" to="j_2" fromId="203" toId="113">
</dataflow>
<dataflow id="371" from="j_2" to="store_ln81" fromId="113" toId="114">
</dataflow>
<dataflow id="372" from="j_1" to="store_ln81" fromId="57" toId="114">
</dataflow>
<dataflow id="373" from="indvars_iv" to="add_ln84" fromId="71" toId="116">
</dataflow>
<dataflow id="374" from="StgValue_203" to="add_ln84" fromId="203" toId="116">
</dataflow>
<dataflow id="375" from="i_1_load" to="i_3" fromId="73" toId="118">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="376" from="br_ln88" to="i_3" fromId="90" toId="118">
</dataflow>
<dataflow id="377" from="i_4" to="i_3" fromId="127" toId="118">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="378" from="br_ln94" to="i_3" fromId="138" toId="118">
<BackEdge/>
</dataflow>
<dataflow id="379" from="indvars_iv" to="k_1" fromId="71" toId="119">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="380" from="br_ln88" to="k_1" fromId="90" toId="119">
</dataflow>
<dataflow id="381" from="k_3" to="k_1" fromId="137" toId="119">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="382" from="br_ln94" to="k_1" fromId="138" toId="119">
<BackEdge/>
</dataflow>
<dataflow id="383" from="i_3" to="icmp_ln88" fromId="118" toId="120">
</dataflow>
<dataflow id="384" from="n1" to="icmp_ln88" fromId="21" toId="120">
</dataflow>
<dataflow id="385" from="icmp_ln88" to="br_ln88" fromId="120" toId="121">
</dataflow>
<dataflow id="386" from="i_3" to="sext_ln90" fromId="118" toId="122">
</dataflow>
<dataflow id="387" from="L_0" to="L_0_addr_2" fromId="16" toId="123">
</dataflow>
<dataflow id="388" from="StgValue_223" to="L_0_addr_2" fromId="223" toId="123">
</dataflow>
<dataflow id="389" from="sext_ln90" to="L_0_addr_2" fromId="122" toId="123">
</dataflow>
<dataflow id="390" from="L_0_addr_2" to="L_0_load_1" fromId="123" toId="124">
</dataflow>
<dataflow id="391" from="L_1" to="L_1_addr_2" fromId="17" toId="125">
</dataflow>
<dataflow id="392" from="StgValue_223" to="L_1_addr_2" fromId="223" toId="125">
</dataflow>
<dataflow id="393" from="sext_ln90" to="L_1_addr_2" fromId="122" toId="125">
</dataflow>
<dataflow id="394" from="L_1_addr_2" to="L_1_load_1" fromId="125" toId="126">
</dataflow>
<dataflow id="395" from="i_3" to="i_4" fromId="118" toId="127">
</dataflow>
<dataflow id="396" from="StgValue_203" to="i_4" fromId="203" toId="127">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecLoopName" to="specloopname_ln89" fromId="231" toId="129">
</dataflow>
<dataflow id="399" from="p_str510" to="specloopname_ln89" fromId="398" toId="129">
</dataflow>
<dataflow id="400" from="L_0_addr_2" to="L_0_load_1" fromId="123" toId="130">
</dataflow>
<dataflow id="401" from="k_1" to="sext_ln90_1" fromId="119" toId="131">
</dataflow>
<dataflow id="402" from="arr_0" to="arr_0_addr_3" fromId="183" toId="132">
</dataflow>
<dataflow id="403" from="StgValue_223" to="arr_0_addr_3" fromId="223" toId="132">
</dataflow>
<dataflow id="404" from="sext_ln90_1" to="arr_0_addr_3" fromId="131" toId="132">
</dataflow>
<dataflow id="405" from="L_0_load_1" to="store_ln90" fromId="130" toId="133">
</dataflow>
<dataflow id="406" from="arr_0_addr_3" to="store_ln90" fromId="132" toId="133">
</dataflow>
<dataflow id="407" from="L_1_addr_2" to="L_1_load_1" fromId="125" toId="134">
</dataflow>
<dataflow id="408" from="arr_1" to="arr_1_addr_4" fromId="184" toId="135">
</dataflow>
<dataflow id="409" from="StgValue_223" to="arr_1_addr_4" fromId="223" toId="135">
</dataflow>
<dataflow id="410" from="sext_ln90_1" to="arr_1_addr_4" fromId="131" toId="135">
</dataflow>
<dataflow id="411" from="L_1_load_1" to="store_ln91" fromId="134" toId="136">
</dataflow>
<dataflow id="412" from="arr_1_addr_4" to="store_ln91" fromId="135" toId="136">
</dataflow>
<dataflow id="413" from="k_1" to="k_3" fromId="119" toId="137">
</dataflow>
<dataflow id="414" from="StgValue_203" to="k_3" fromId="203" toId="137">
</dataflow>
<dataflow id="415" from="j_4" to="j_3" fromId="148" toId="139">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="416" from="br_ln104" to="j_3" fromId="159" toId="139">
<BackEdge/>
</dataflow>
<dataflow id="417" from="j_1_load" to="j_3" fromId="72" toId="139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="418" from="br_ln98" to="j_3" fromId="128" toId="139">
</dataflow>
<dataflow id="419" from="k_4" to="k_2" fromId="158" toId="140">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="420" from="br_ln104" to="k_2" fromId="159" toId="140">
<BackEdge/>
</dataflow>
<dataflow id="421" from="k" to="k_2" fromId="89" toId="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="422" from="br_ln98" to="k_2" fromId="128" toId="140">
</dataflow>
<dataflow id="423" from="j_3" to="icmp_ln98" fromId="139" toId="141">
</dataflow>
<dataflow id="424" from="n2" to="icmp_ln98" fromId="22" toId="141">
</dataflow>
<dataflow id="425" from="icmp_ln98" to="br_ln98" fromId="141" toId="142">
</dataflow>
<dataflow id="426" from="j_3" to="sext_ln100" fromId="139" toId="143">
</dataflow>
<dataflow id="427" from="R_0" to="R_0_addr_2" fromId="18" toId="144">
</dataflow>
<dataflow id="428" from="StgValue_223" to="R_0_addr_2" fromId="223" toId="144">
</dataflow>
<dataflow id="429" from="sext_ln100" to="R_0_addr_2" fromId="143" toId="144">
</dataflow>
<dataflow id="430" from="R_0_addr_2" to="R_0_load_1" fromId="144" toId="145">
</dataflow>
<dataflow id="431" from="R_1" to="R_1_addr_2" fromId="19" toId="146">
</dataflow>
<dataflow id="432" from="StgValue_223" to="R_1_addr_2" fromId="223" toId="146">
</dataflow>
<dataflow id="433" from="sext_ln100" to="R_1_addr_2" fromId="143" toId="146">
</dataflow>
<dataflow id="434" from="R_1_addr_2" to="R_1_load_1" fromId="146" toId="147">
</dataflow>
<dataflow id="435" from="j_3" to="j_4" fromId="139" toId="148">
</dataflow>
<dataflow id="436" from="StgValue_203" to="j_4" fromId="203" toId="148">
</dataflow>
<dataflow id="437" from="_ssdm_op_SpecLoopName" to="specloopname_ln99" fromId="231" toId="150">
</dataflow>
<dataflow id="439" from="p_str6" to="specloopname_ln99" fromId="438" toId="150">
</dataflow>
<dataflow id="440" from="R_0_addr_2" to="R_0_load_1" fromId="144" toId="151">
</dataflow>
<dataflow id="441" from="k_2" to="sext_ln100_1" fromId="140" toId="152">
</dataflow>
<dataflow id="442" from="arr_0" to="arr_0_addr_4" fromId="183" toId="153">
</dataflow>
<dataflow id="443" from="StgValue_223" to="arr_0_addr_4" fromId="223" toId="153">
</dataflow>
<dataflow id="444" from="sext_ln100_1" to="arr_0_addr_4" fromId="152" toId="153">
</dataflow>
<dataflow id="445" from="R_0_load_1" to="store_ln100" fromId="151" toId="154">
</dataflow>
<dataflow id="446" from="arr_0_addr_4" to="store_ln100" fromId="153" toId="154">
</dataflow>
<dataflow id="447" from="R_1_addr_2" to="R_1_load_1" fromId="146" toId="155">
</dataflow>
<dataflow id="448" from="arr_1" to="arr_1_addr_5" fromId="184" toId="156">
</dataflow>
<dataflow id="449" from="StgValue_223" to="arr_1_addr_5" fromId="223" toId="156">
</dataflow>
<dataflow id="450" from="sext_ln100_1" to="arr_1_addr_5" fromId="152" toId="156">
</dataflow>
<dataflow id="451" from="R_1_load_1" to="store_ln101" fromId="155" toId="157">
</dataflow>
<dataflow id="452" from="arr_1_addr_5" to="store_ln101" fromId="156" toId="157">
</dataflow>
<dataflow id="453" from="k_2" to="k_4" fromId="140" toId="158">
</dataflow>
<dataflow id="454" from="StgValue_203" to="k_4" fromId="203" toId="158">
</dataflow>
<dataflow id="455" from="icmp_ln52" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="456" from="icmp_ln58" to="StgValue_4" fromId="47" toId="4">
</dataflow>
<dataflow id="457" from="and_ln69" to="StgValue_6" fromId="76" toId="6">
</dataflow>
<dataflow id="458" from="icmp_ln71" to="StgValue_7" fromId="94" toId="7">
</dataflow>
<dataflow id="459" from="icmp_ln71" to="StgValue_8" fromId="94" toId="8">
</dataflow>
<dataflow id="460" from="icmp_ln88" to="StgValue_9" fromId="120" toId="9">
</dataflow>
<dataflow id="461" from="icmp_ln98" to="StgValue_11" fromId="141" toId="11">
</dataflow>
</dataflows>


</stg>
