{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 11:30:20 2024 " "Info: Processing started: Fri Mar 22 11:30:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off s1113341_lab05 -c s1113341_lab05 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off s1113341_lab05 -c s1113341_lab05 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ck " "Info: Assuming node \"ck\" is an undefined clock" {  } { { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "ck register register temp\[4\] temp\[5\] 420.17 MHz Internal " "Info: Clock \"ck\" Internal fmax is restricted to 420.17 MHz between source register \"temp\[4\]\" and destination register \"temp\[5\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.681 ns + Longest register register " "Info: + Longest register to register delay is 0.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[4\] 1 REG LCFF_X6_Y3_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y3_N25; Fanout = 2; REG Node = 'temp\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[4] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.366 ns) 0.681 ns temp\[5\] 2 REG LCFF_X6_Y3_N3 2 " "Info: 2: + IC(0.315 ns) + CELL(0.366 ns) = 0.681 ns; Loc. = LCFF_X6_Y3_N3; Fanout = 2; REG Node = 'temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { temp[4] temp[5] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 53.74 % ) " "Info: Total cell delay = 0.366 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.315 ns ( 46.26 % ) " "Info: Total interconnect delay = 0.315 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { temp[4] temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { temp[4] {} temp[5] {} } { 0.000ns 0.315ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"ck\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns ck 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns ck~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { ck ck~clkctrl } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 2.668 ns temp\[5\] 3 REG LCFF_X6_Y3_N3 2 " "Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X6_Y3_N3; Fanout = 2; REG Node = 'temp\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { ck~clkctrl temp[5] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.20 % ) " "Info: Total cell delay = 1.526 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[5] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.668 ns - Longest register " "Info: - Longest clock path from clock \"ck\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns ck 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns ck~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { ck ck~clkctrl } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 2.668 ns temp\[4\] 3 REG LCFF_X6_Y3_N25 2 " "Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X6_Y3_N25; Fanout = 2; REG Node = 'temp\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { ck~clkctrl temp[4] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.20 % ) " "Info: Total cell delay = 1.526 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[4] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[5] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[4] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { temp[4] temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.681 ns" { temp[4] {} temp[5] {} } { 0.000ns 0.315ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[5] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[4] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { temp[5] {} } {  } {  } "" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp\[0\] din ck 4.146 ns register " "Info: tsu for register \"temp\[0\]\" (data pin = \"din\", clock pin = \"ck\") is 4.146 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.850 ns + Longest pin register " "Info: + Longest pin to register delay is 6.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns din 1 PIN PIN_E7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_E7; Fanout = 1; PIN Node = 'din'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.366 ns) 6.850 ns temp\[0\] 2 REG LCFF_X6_Y3_N1 2 " "Info: 2: + IC(5.674 ns) + CELL(0.366 ns) = 6.850 ns; Loc. = LCFF_X6_Y3_N1; Fanout = 2; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.040 ns" { din temp[0] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 17.17 % ) " "Info: Total cell delay = 1.176 ns ( 17.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 82.83 % ) " "Info: Total interconnect delay = 5.674 ns ( 82.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { din temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { din {} din~combout {} temp[0] {} } { 0.000ns 0.000ns 5.674ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"ck\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns ck 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns ck~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { ck ck~clkctrl } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 2.668 ns temp\[0\] 3 REG LCFF_X6_Y3_N1 2 " "Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X6_Y3_N1; Fanout = 2; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { ck~clkctrl temp[0] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.20 % ) " "Info: Total cell delay = 1.526 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { din temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { din {} din~combout {} temp[0] {} } { 0.000ns 0.000ns 5.674ns } { 0.000ns 0.810ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ck q\[4\] temp\[4\] 10.718 ns register " "Info: tco from clock \"ck\" to destination pin \"q\[4\]\" through register \"temp\[4\]\" is 10.718 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.668 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns ck 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns ck~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { ck ck~clkctrl } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 2.668 ns temp\[4\] 3 REG LCFF_X6_Y3_N25 2 " "Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X6_Y3_N25; Fanout = 2; REG Node = 'temp\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { ck~clkctrl temp[4] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.20 % ) " "Info: Total cell delay = 1.526 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[4] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.800 ns + Longest register pin " "Info: + Longest register to pin delay is 7.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp\[4\] 1 REG LCFF_X6_Y3_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y3_N25; Fanout = 2; REG Node = 'temp\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[4] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.032 ns) + CELL(2.768 ns) 7.800 ns q\[4\] 2 PIN PIN_E15 0 " "Info: 2: + IC(5.032 ns) + CELL(2.768 ns) = 7.800 ns; Loc. = PIN_E15; Fanout = 0; PIN Node = 'q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { temp[4] q[4] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.768 ns ( 35.49 % ) " "Info: Total cell delay = 2.768 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.032 ns ( 64.51 % ) " "Info: Total interconnect delay = 5.032 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { temp[4] q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { temp[4] {} q[4] {} } { 0.000ns 5.032ns } { 0.000ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[4] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { temp[4] q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.800 ns" { temp[4] {} q[4] {} } { 0.000ns 5.032ns } { 0.000ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp\[0\] din ck -3.916 ns register " "Info: th for register \"temp\[0\]\" (data pin = \"din\", clock pin = \"ck\") is -3.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns ck 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.000 ns) 1.207 ns ck~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.218 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.218 ns" { ck ck~clkctrl } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.537 ns) 2.668 ns temp\[0\] 3 REG LCFF_X6_Y3_N1 2 " "Info: 3: + IC(0.924 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X6_Y3_N1; Fanout = 2; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { ck~clkctrl temp[0] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 57.20 % ) " "Info: Total cell delay = 1.526 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.850 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns din 1 PIN PIN_E7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_E7; Fanout = 1; PIN Node = 'din'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.674 ns) + CELL(0.366 ns) 6.850 ns temp\[0\] 2 REG LCFF_X6_Y3_N1 2 " "Info: 2: + IC(5.674 ns) + CELL(0.366 ns) = 6.850 ns; Loc. = LCFF_X6_Y3_N1; Fanout = 2; REG Node = 'temp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.040 ns" { din temp[0] } "NODE_NAME" } } { "s1113341_lab05.vhd" "" { Text "C:/altera/91sp2/quartus/s1113341_lab05/s1113341_lab05.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 17.17 % ) " "Info: Total cell delay = 1.176 ns ( 17.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.674 ns ( 82.83 % ) " "Info: Total interconnect delay = 5.674 ns ( 82.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { din temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { din {} din~combout {} temp[0] {} } { 0.000ns 0.000ns 5.674ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { ck ck~clkctrl temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { ck {} ck~combout {} ck~clkctrl {} temp[0] {} } { 0.000ns 0.000ns 0.218ns 0.924ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.850 ns" { din temp[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.850 ns" { din {} din~combout {} temp[0] {} } { 0.000ns 0.000ns 5.674ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 11:30:22 2024 " "Info: Processing ended: Fri Mar 22 11:30:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
