Running in Lattice mode


Starting:    D:\Cad\lscc39\diamond\3.9_x64\synpbase\bin64\mbin\synbatch.exe
Install:     D:\Cad\lscc39\diamond\3.9_x64\synpbase
Hostname:    BALIN
Date:        Wed May 31 09:02:40 2017
Version:     L-2016.09L

Arguments:   -product synplify_pro -batch TrigTDC_TrigTDC_synplify.tcl
ProductType: synplify_pro





Technology initialized from device list to: LATTICE-XP

log file: "D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr"

Running: TrigTDC in foreground



Running proj_1|TrigTDC


Running: compile (Compile) on proj_1|TrigTDC
# Wed May 31 09:02:40 2017


Running: compile_flow (Compile Process) on proj_1|TrigTDC
# Wed May 31 09:02:40 2017


Running: compiler (Compile Input) on proj_1|TrigTDC
# Wed May 31 09:02:40 2017

Copied D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_comp.srs to D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs


compiler completed
# Wed May 31 09:02:44 2017

Return Code: 0
Run Time:00h:00m:04s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|TrigTDC
# Wed May 31 09:02:44 2017


multi_srs_gen completed
# Wed May 31 09:02:45 2017

Return Code: 0
Run Time:00h:00m:01s

Copied D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_mult.srs to D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srs

Copied D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr to D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srf

Complete: Compile Process on proj_1|TrigTDC


Running: premap (Pre-mapping) on proj_1|TrigTDC
# Wed May 31 09:02:45 2017


premap completed with warnings
# Wed May 31 09:02:51 2017

Return Code: 1
Run Time:00h:00m:06s

Complete: Compile on proj_1|TrigTDC


Running: map (Map) on proj_1|TrigTDC
# Wed May 31 09:02:51 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on proj_1|TrigTDC
# Wed May 31 09:02:51 2017

Copied D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\synwork\TrigTDC_TrigTDC_m.srm to D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srm


fpga_mapper completed with warnings
# Wed May 31 09:04:23 2017

Return Code: 1
Run Time:00h:01m:32s

Complete: Map on proj_1|TrigTDC

Copied D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srr to D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\TrigTDC_TrigTDC.srf

Complete: Logic Synthesis on proj_1|TrigTDC

TCL script complete: "TrigTDC_TrigTDC_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
D:\bartz\Documents\Lattice\TrigTDC\TrigTDC\proj_1.prj

batch mode default:no

