Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/add_shifted_input_to_the_mul_output/run_1/synth_1_1/synthesis/fabric_add_shifted_input_to_the_mul_output_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[2] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[12] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[0] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[16] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[4] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[1] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[6] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[3] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[13] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[7] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[8] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[9] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[10] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[5] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[11] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[14] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[15] in primitive RS_DSP_MULT_REGIN Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $techmap43$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/.././rtl/add_shifted_input_to_the_mul_output.v:32$6.dly_b[17] in primitive RS_DSP_MULT_REGIN Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   47 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 24
Swept block(s)      : 4
Constant Pins Marked: 50
# Clean circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 445
    .input           :      25
    .output          :      83
    0-LUT            :       2
    6-LUT            :     216
    RS_DSP_MULT_REGIN:       1
    adder_carry      :      76
    dffre            :      42
  Nets  : 471
    Avg Fanout:     2.2
    Max Fanout:   131.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 1493
  Timing Graph Edges: 2137
  Timing Graph Levels: 88
# Build Timing Graph took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:298:execute$6790' Fanout: 43 pins (2.9%), 43 blocks (9.7%)
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/add_shifted_input_to_the_mul_output/run_1/synth_1_1/impl_1_1_1/packing/fabric_add_shifted_input_to_the_mul_output_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:298:execute$6790'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:298:execute$6790' Source: '$auto$clkbufmap.cc:298:execute$6790.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
/nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/timing/PreClusterDelayCalculator.h:146 find_pb_graph_pin: Assertion 'gpin' failed# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15Apr/EDA-2709/add_shifted_input_to_the_mul_output/results_dir/add_shifted_input_to_the_mul_output/run_1/synth_1_1/synthesis/fabric_add_shifted_input_to_the_mul_output_post_synth.eblif'.

After removing unused inputs...
	total blocks: 445, total nets: 471, total inputs: 25, total outputs: 83
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
.
ERROR: PAC: Design add_shifted_input_to_the_mul_output packing failed
Design add_shifted_input_to_the_mul_output packing failed
    while executing
"packing"
    (file "../raptor_tcl.tcl" line 12)
