|khu_sensor_top
CLOCK_50M => CLOCK_50M.IN5
KEY_0 => _.IN1
KEY_0 => _.IN1
SW_0 => run_wire.IN1
LEDR[0] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[1] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[2] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[3] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[4] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[5] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[6] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[7] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[8] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[9] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[10] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[11] <= sensor_core:sensor_core.mpr121_touch_status_out
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= sensor_core:sensor_core.mpr121_is_error
LEDG[0] <= sensor_core:sensor_core.chip_set
LEDG[1] <= sensor_core:sensor_core.run_set
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= <GND>
LEDG[5] <= <GND>
LEDG[6] <= <GND>
LEDG[7] <= <GND>
UART_RXD => UART_RXD.IN1
UART_TXD <= rs232_uart:rs232_uart.UART_TXD
GPIO_0 <= my_pll:khu_pll.c0
MPR121_IRQ => MPR121_IRQ.IN1
MPR121_SCL <> mpr121_controller:mpr121_controller.i2c_scl
MPR121_SDA <> mpr121_controller:mpr121_controller.i2c_sda
ADS1292_SCLK <= ads1292_controller:ads1292_controller.spi_clk
ADS1292_MISO => ADS1292_MISO.IN1
ADS1292_MOSI <= ads1292_controller:ads1292_controller.spi_mosi
ADS1292_DRDY => ADS1292_DRDY_N.IN2
ADS1292_RESET <= ads1292_controller:ads1292_controller.ads1292_reset
ADS1292_START <= ads1292_controller:ads1292_controller.ads1292_start
ADS1292_CSN <= ads1292_controller:ads1292_controller.spi_csn


|khu_sensor_top|my_pll:khu_pll
areset => areset.IN1
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|khu_sensor_top|my_pll:khu_pll|altpll:altpll_component
inclk[0] => my_pll_altpll:auto_generated.inclk[0]
inclk[1] => my_pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => my_pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= my_pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|khu_sensor_top|my_pll:khu_pll|altpll:altpll_component|my_pll_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|khu_sensor_top|rs232_uart:rs232_uart
address => address.IN1
chipselect => chipselect.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
readdata[0] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[1] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[2] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[3] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[4] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[5] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[6] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[7] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[8] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[9] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[10] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[11] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[12] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[13] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[14] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[15] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[16] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[17] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[18] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[19] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[20] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[21] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[22] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[23] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[24] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[25] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[26] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[27] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[28] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[29] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[30] <= rs232_uart_rs232_0:rs232_0.readdata
readdata[31] <= rs232_uart_rs232_0:rs232_0.readdata
clk => clk.IN1
UART_RXD => UART_RXD.IN1
UART_TXD <= rs232_uart_rs232_0:rs232_0.UART_TXD
irq <= rs232_uart_rs232_0:rs232_0.irq
reset => reset.IN1


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0
clk => clk.IN2
reset => reset.IN2
address => always2.IN1
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => readdata.OUTPUTSELECT
address => write_fifo_write_en.IN1
address => read_fifo_read_en.IN1
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => always2.IN0
chipselect => read_fifo_read_en.IN0
byteenable[0] => always2.IN1
byteenable[0] => write_fifo_write_en.IN1
byteenable[0] => read_fifo_read_en.IN1
byteenable[1] => ~NO_FANOUT~
byteenable[2] => ~NO_FANOUT~
byteenable[3] => ~NO_FANOUT~
read => read_fifo_read_en.IN1
write => always2.IN1
writedata[0] => read_interrupt_en.DATAB
writedata[0] => data_to_uart.DATAA
writedata[1] => write_interrupt_en.DATAB
writedata[1] => data_to_uart.DATAA
writedata[2] => data_to_uart.DATAA
writedata[3] => data_to_uart.DATAA
writedata[4] => data_to_uart.DATAA
writedata[5] => data_to_uart.DATAA
writedata[6] => data_to_uart.DATAA
writedata[7] => data_to_uart.DATAA
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
UART_RXD => UART_RXD.IN1
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= altera_up_rs232_out_serializer:RS232_Out_Serializer.serial_data_out


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer
clk => clk.IN2
reset => reset.IN2
serial_data_in => data_in_shift_reg.DATAB
serial_data_in => receiving_data.OUTPUTSELECT
receive_data_en => comb.IN1
fifo_read_available[0] <= fifo_read_available[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[1] <= fifo_read_available[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[2] <= fifo_read_available[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[3] <= fifo_read_available[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[4] <= fifo_read_available[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[5] <= fifo_read_available[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[6] <= fifo_read_available[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_read_available[7] <= fifo_read_available[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_valid <= altera_up_sync_fifo:RS232_In_FIFO.fifo_is_empty
received_data[0] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[1] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[2] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[3] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[4] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[5] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[6] <= altera_up_sync_fifo:RS232_In_FIFO.read_data
received_data[7] <= altera_up_sync_fifo:RS232_In_FIFO.read_data


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters
clk => all_bits_transmitted~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => baud_clock_falling_edge~reg0.CLK
clk => baud_clock_rising_edge~reg0.CLK
clk => baud_counter[0].CLK
clk => baud_counter[1].CLK
clk => baud_counter[2].CLK
clk => baud_counter[3].CLK
clk => baud_counter[4].CLK
clk => baud_counter[5].CLK
clk => baud_counter[6].CLK
clk => baud_counter[7].CLK
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_clock_rising_edge.OUTPUTSELECT
reset => baud_clock_falling_edge.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => all_bits_transmitted.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
baud_clock_rising_edge <= baud_clock_rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_clock_falling_edge <= baud_clock_falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_bits_transmitted <= all_bits_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_a341:auto_generated.data[0]
data[1] => scfifo_a341:auto_generated.data[1]
data[2] => scfifo_a341:auto_generated.data[2]
data[3] => scfifo_a341:auto_generated.data[3]
data[4] => scfifo_a341:auto_generated.data[4]
data[5] => scfifo_a341:auto_generated.data[5]
data[6] => scfifo_a341:auto_generated.data[6]
data[7] => scfifo_a341:auto_generated.data[7]
q[0] <= scfifo_a341:auto_generated.q[0]
q[1] <= scfifo_a341:auto_generated.q[1]
q[2] <= scfifo_a341:auto_generated.q[2]
q[3] <= scfifo_a341:auto_generated.q[3]
q[4] <= scfifo_a341:auto_generated.q[4]
q[5] <= scfifo_a341:auto_generated.q[5]
q[6] <= scfifo_a341:auto_generated.q[6]
q[7] <= scfifo_a341:auto_generated.q[7]
wrreq => scfifo_a341:auto_generated.wrreq
rdreq => scfifo_a341:auto_generated.rdreq
clock => scfifo_a341:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_a341:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a341:auto_generated.empty
full <= scfifo_a341:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a341:auto_generated.usedw[0]
usedw[1] <= scfifo_a341:auto_generated.usedw[1]
usedw[2] <= scfifo_a341:auto_generated.usedw[2]
usedw[3] <= scfifo_a341:auto_generated.usedw[3]
usedw[4] <= scfifo_a341:auto_generated.usedw[4]
usedw[5] <= scfifo_a341:auto_generated.usedw[5]
usedw[6] <= scfifo_a341:auto_generated.usedw[6]


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated
clock => a_dpfifo_tq31:dpfifo.clock
data[0] => a_dpfifo_tq31:dpfifo.data[0]
data[1] => a_dpfifo_tq31:dpfifo.data[1]
data[2] => a_dpfifo_tq31:dpfifo.data[2]
data[3] => a_dpfifo_tq31:dpfifo.data[3]
data[4] => a_dpfifo_tq31:dpfifo.data[4]
data[5] => a_dpfifo_tq31:dpfifo.data[5]
data[6] => a_dpfifo_tq31:dpfifo.data[6]
data[7] => a_dpfifo_tq31:dpfifo.data[7]
empty <= a_dpfifo_tq31:dpfifo.empty
full <= a_dpfifo_tq31:dpfifo.full
q[0] <= a_dpfifo_tq31:dpfifo.q[0]
q[1] <= a_dpfifo_tq31:dpfifo.q[1]
q[2] <= a_dpfifo_tq31:dpfifo.q[2]
q[3] <= a_dpfifo_tq31:dpfifo.q[3]
q[4] <= a_dpfifo_tq31:dpfifo.q[4]
q[5] <= a_dpfifo_tq31:dpfifo.q[5]
q[6] <= a_dpfifo_tq31:dpfifo.q[6]
q[7] <= a_dpfifo_tq31:dpfifo.q[7]
rdreq => a_dpfifo_tq31:dpfifo.rreq
sclr => a_dpfifo_tq31:dpfifo.sclr
usedw[0] <= a_dpfifo_tq31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_tq31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_tq31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_tq31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_tq31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_tq31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_tq31:dpfifo.usedw[6]
wrreq => a_dpfifo_tq31:dpfifo.wreq


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo
clock => altsyncram_dqb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_dqb1:FIFOram.data_a[0]
data[1] => altsyncram_dqb1:FIFOram.data_a[1]
data[2] => altsyncram_dqb1:FIFOram.data_a[2]
data[3] => altsyncram_dqb1:FIFOram.data_a[3]
data[4] => altsyncram_dqb1:FIFOram.data_a[4]
data[5] => altsyncram_dqb1:FIFOram.data_a[5]
data[6] => altsyncram_dqb1:FIFOram.data_a[6]
data[7] => altsyncram_dqb1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_dqb1:FIFOram.q_b[0]
q[1] <= altsyncram_dqb1:FIFOram.q_b[1]
q[2] <= altsyncram_dqb1:FIFOram.q_b[2]
q[3] <= altsyncram_dqb1:FIFOram.q_b[3]
q[4] <= altsyncram_dqb1:FIFOram.q_b[4]
q[5] <= altsyncram_dqb1:FIFOram.q_b[5]
q[6] <= altsyncram_dqb1:FIFOram.q_b[6]
q[7] <= altsyncram_dqb1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_dqb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer
clk => clk.IN2
reset => reset.IN2
transmit_data[0] => transmit_data[0].IN1
transmit_data[1] => transmit_data[1].IN1
transmit_data[2] => transmit_data[2].IN1
transmit_data[3] => transmit_data[3].IN1
transmit_data[4] => transmit_data[4].IN1
transmit_data[5] => transmit_data[5].IN1
transmit_data[6] => transmit_data[6].IN1
transmit_data[7] => transmit_data[7].IN1
transmit_data_en => comb.IN1
fifo_write_space[0] <= fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[1] <= fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[2] <= fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[3] <= fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[4] <= fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[5] <= fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[6] <= fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_write_space[7] <= fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_data_out <= serial_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters
clk => all_bits_transmitted~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => baud_clock_falling_edge~reg0.CLK
clk => baud_clock_rising_edge~reg0.CLK
clk => baud_counter[0].CLK
clk => baud_counter[1].CLK
clk => baud_counter[2].CLK
clk => baud_counter[3].CLK
clk => baud_counter[4].CLK
clk => baud_counter[5].CLK
clk => baud_counter[6].CLK
clk => baud_counter[7].CLK
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_counter.OUTPUTSELECT
reset => baud_clock_rising_edge.OUTPUTSELECT
reset => baud_clock_falling_edge.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => all_bits_transmitted.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => baud_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
reset_counters => bit_counter.OUTPUTSELECT
baud_clock_rising_edge <= baud_clock_rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
baud_clock_falling_edge <= baud_clock_falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
all_bits_transmitted <= all_bits_transmitted~reg0.DB_MAX_OUTPUT_PORT_TYPE


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[0] => write_data[0].IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[0] <= scfifo:Sync_FIFO.usedw
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
read_data[0] <= scfifo:Sync_FIFO.q
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_a341:auto_generated.data[0]
data[1] => scfifo_a341:auto_generated.data[1]
data[2] => scfifo_a341:auto_generated.data[2]
data[3] => scfifo_a341:auto_generated.data[3]
data[4] => scfifo_a341:auto_generated.data[4]
data[5] => scfifo_a341:auto_generated.data[5]
data[6] => scfifo_a341:auto_generated.data[6]
data[7] => scfifo_a341:auto_generated.data[7]
q[0] <= scfifo_a341:auto_generated.q[0]
q[1] <= scfifo_a341:auto_generated.q[1]
q[2] <= scfifo_a341:auto_generated.q[2]
q[3] <= scfifo_a341:auto_generated.q[3]
q[4] <= scfifo_a341:auto_generated.q[4]
q[5] <= scfifo_a341:auto_generated.q[5]
q[6] <= scfifo_a341:auto_generated.q[6]
q[7] <= scfifo_a341:auto_generated.q[7]
wrreq => scfifo_a341:auto_generated.wrreq
rdreq => scfifo_a341:auto_generated.rdreq
clock => scfifo_a341:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_a341:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_a341:auto_generated.empty
full <= scfifo_a341:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_a341:auto_generated.usedw[0]
usedw[1] <= scfifo_a341:auto_generated.usedw[1]
usedw[2] <= scfifo_a341:auto_generated.usedw[2]
usedw[3] <= scfifo_a341:auto_generated.usedw[3]
usedw[4] <= scfifo_a341:auto_generated.usedw[4]
usedw[5] <= scfifo_a341:auto_generated.usedw[5]
usedw[6] <= scfifo_a341:auto_generated.usedw[6]


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated
clock => a_dpfifo_tq31:dpfifo.clock
data[0] => a_dpfifo_tq31:dpfifo.data[0]
data[1] => a_dpfifo_tq31:dpfifo.data[1]
data[2] => a_dpfifo_tq31:dpfifo.data[2]
data[3] => a_dpfifo_tq31:dpfifo.data[3]
data[4] => a_dpfifo_tq31:dpfifo.data[4]
data[5] => a_dpfifo_tq31:dpfifo.data[5]
data[6] => a_dpfifo_tq31:dpfifo.data[6]
data[7] => a_dpfifo_tq31:dpfifo.data[7]
empty <= a_dpfifo_tq31:dpfifo.empty
full <= a_dpfifo_tq31:dpfifo.full
q[0] <= a_dpfifo_tq31:dpfifo.q[0]
q[1] <= a_dpfifo_tq31:dpfifo.q[1]
q[2] <= a_dpfifo_tq31:dpfifo.q[2]
q[3] <= a_dpfifo_tq31:dpfifo.q[3]
q[4] <= a_dpfifo_tq31:dpfifo.q[4]
q[5] <= a_dpfifo_tq31:dpfifo.q[5]
q[6] <= a_dpfifo_tq31:dpfifo.q[6]
q[7] <= a_dpfifo_tq31:dpfifo.q[7]
rdreq => a_dpfifo_tq31:dpfifo.rreq
sclr => a_dpfifo_tq31:dpfifo.sclr
usedw[0] <= a_dpfifo_tq31:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_tq31:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_tq31:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_tq31:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_tq31:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_tq31:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_tq31:dpfifo.usedw[6]
wrreq => a_dpfifo_tq31:dpfifo.wreq


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo
clock => altsyncram_dqb1:FIFOram.clock0
clock => cntr_v9b:rd_ptr_msb.clock
clock => cntr_ca7:usedw_counter.clock
clock => cntr_0ab:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_dqb1:FIFOram.data_a[0]
data[1] => altsyncram_dqb1:FIFOram.data_a[1]
data[2] => altsyncram_dqb1:FIFOram.data_a[2]
data[3] => altsyncram_dqb1:FIFOram.data_a[3]
data[4] => altsyncram_dqb1:FIFOram.data_a[4]
data[5] => altsyncram_dqb1:FIFOram.data_a[5]
data[6] => altsyncram_dqb1:FIFOram.data_a[6]
data[7] => altsyncram_dqb1:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_dqb1:FIFOram.q_b[0]
q[1] <= altsyncram_dqb1:FIFOram.q_b[1]
q[2] <= altsyncram_dqb1:FIFOram.q_b[2]
q[3] <= altsyncram_dqb1:FIFOram.q_b[3]
q[4] <= altsyncram_dqb1:FIFOram.q_b[4]
q[5] <= altsyncram_dqb1:FIFOram.q_b[5]
q[6] <= altsyncram_dqb1:FIFOram.q_b[6]
q[7] <= altsyncram_dqb1:FIFOram.q_b[7]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_v9b:rd_ptr_msb.sclr
sclr => cntr_ca7:usedw_counter.sclr
sclr => cntr_0ab:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_ca7:usedw_counter.q[0]
usedw[1] <= cntr_ca7:usedw_counter.q[1]
usedw[2] <= cntr_ca7:usedw_counter.q[2]
usedw[3] <= cntr_ca7:usedw_counter.q[3]
usedw[4] <= cntr_ca7:usedw_counter.q[4]
usedw[5] <= cntr_ca7:usedw_counter.q[5]
usedw[6] <= cntr_ca7:usedw_counter.q[6]
wreq => altsyncram_dqb1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_ca7:usedw_counter.updown
wreq => cntr_0ab:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cmpr_ks8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_v9b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_ca7:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB


|khu_sensor_top|rs232_uart:rs232_uart|rs232_uart_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|khu_sensor_top|sensor_core:sensor_core
uart_addr_out <= uart_addr_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_chip_select_out <= uart_chip_select_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byteenable_out[0] <= uart_byteenable_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byteenable_out[1] <= uart_byteenable_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_byteenable_out[2] <= uart_byteenable_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_read_out <= uart_read_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_write_out <= uart_write_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[0] <= uart_writedata_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[1] <= uart_writedata_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[2] <= uart_writedata_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[3] <= uart_writedata_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[4] <= uart_writedata_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[5] <= uart_writedata_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[6] <= uart_writedata_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_writedata_out[7] <= uart_writedata_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
uart_readdata_in[0] => ~NO_FANOUT~
uart_readdata_in[1] => ~NO_FANOUT~
uart_readdata_in[2] => ~NO_FANOUT~
uart_readdata_in[3] => ~NO_FANOUT~
uart_readdata_in[4] => ~NO_FANOUT~
uart_readdata_in[5] => ~NO_FANOUT~
uart_readdata_in[6] => ~NO_FANOUT~
uart_readdata_in[7] => ~NO_FANOUT~
uart_irq_in => pstate.DATAA
uart_irq_in => pstate.DATAB
uart_irq_in => Selector145.IN4
uart_irq_in => pstate.DATAA
uart_irq_in => Selector149.IN3
uart_irq_in => ads_data_counter_reg.OUTPUTSELECT
uart_irq_in => ads_data_counter_reg.OUTPUTSELECT
uart_irq_in => ads_data_counter_reg.OUTPUTSELECT
uart_irq_in => ads_data_counter_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => ads_data_out_reg.OUTPUTSELECT
uart_irq_in => pstate.DATAA
uart_irq_in => uart_addr_out.OUTPUTSELECT
uart_irq_in => uart_byteenable_out.OUTPUTSELECT
uart_irq_in => uart_byteenable_out.OUTPUTSELECT
uart_irq_in => uart_byteenable_out.OUTPUTSELECT
uart_irq_in => Selector137.IN3
uart_irq_in => Selector137.IN4
uart_irq_in => uart_chip_select_out.OUTPUTSELECT
uart_irq_in => uart_write_out.OUTPUTSELECT
uart_irq_in => uart_read_out.OUTPUTSELECT
uart_irq_in => pstate.DATAB
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => uart_writedata_out.OUTPUTSELECT
uart_irq_in => pstate.DATAA
mpr121_data_out_in[0] => mpr_touch_status_0_reg.DATAB
mpr121_data_out_in[0] => mpr_touch_status_1_reg.DATAA
mpr121_data_out_in[1] => mpr_touch_status_0_reg.DATAB
mpr121_data_out_in[1] => mpr_touch_status_1_reg.DATAA
mpr121_data_out_in[2] => mpr_touch_status_0_reg.DATAB
mpr121_data_out_in[2] => mpr_touch_status_1_reg.DATAA
mpr121_data_out_in[3] => mpr_touch_status_0_reg.DATAB
mpr121_data_out_in[3] => mpr_touch_status_1_reg.DATAA
mpr121_data_out_in[4] => mpr_touch_status_0_reg.DATAB
mpr121_data_out_in[5] => mpr_touch_status_0_reg.DATAB
mpr121_data_out_in[6] => mpr_touch_status_0_reg.DATAB
mpr121_data_out_in[7] => mpr_touch_status_0_reg.DATAB
mpr121_reg_addr_out[0] <= mpr121_reg_addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr_out[1] <= mpr121_reg_addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr_out[2] <= mpr121_reg_addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr_out[3] <= mpr121_reg_addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr_out[4] <= mpr121_reg_addr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr_out[5] <= mpr121_reg_addr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr_out[6] <= mpr121_reg_addr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr_out[7] <= mpr121_reg_addr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[0] <= mpr121_data_in_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[1] <= mpr121_data_in_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[2] <= mpr121_data_in_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[3] <= mpr121_data_in_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[4] <= mpr121_data_in_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[5] <= mpr121_data_in_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[6] <= mpr121_data_in_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_in_out[7] <= mpr121_data_in_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_write_enable_out <= mpr121_write_enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_read_enable_out <= mpr121_read_enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_busy_in => pstate.OUTPUTSELECT
mpr121_busy_in => pstate.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_busy_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_busy_in => Selector140.IN3
mpr121_busy_in => Selector142.IN3
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_0_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_fail_in => mpr_touch_status_1_reg.OUTPUTSELECT
mpr121_fail_in => pstate.DATAA
mpr121_fail_in => pstate.DATAA
mpr121_touch_status_out[0] <= mpr121_touch_status_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[1] <= mpr121_touch_status_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[2] <= mpr121_touch_status_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[3] <= mpr121_touch_status_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[4] <= mpr121_touch_status_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[5] <= mpr121_touch_status_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[6] <= mpr121_touch_status_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[7] <= mpr121_touch_status_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[8] <= mpr121_touch_status_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[9] <= mpr121_touch_status_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[10] <= mpr121_touch_status_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_touch_status_out[11] <= mpr121_touch_status_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_is_error <= mpr121_is_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_irq_in => ~NO_FANOUT~
ads1292_data_out_in[0] => Selector121.IN3
ads1292_data_out_in[1] => Selector120.IN3
ads1292_data_out_in[2] => Selector119.IN3
ads1292_data_out_in[3] => Selector118.IN3
ads1292_data_out_in[4] => Selector117.IN3
ads1292_data_out_in[5] => Selector116.IN3
ads1292_data_out_in[6] => Selector115.IN3
ads1292_data_out_in[7] => Selector114.IN3
ads1292_data_out_in[8] => Selector113.IN3
ads1292_data_out_in[9] => Selector112.IN3
ads1292_data_out_in[10] => Selector111.IN3
ads1292_data_out_in[11] => Selector110.IN3
ads1292_data_out_in[12] => Selector109.IN3
ads1292_data_out_in[13] => Selector108.IN3
ads1292_data_out_in[14] => Selector107.IN3
ads1292_data_out_in[15] => Selector106.IN3
ads1292_data_out_in[16] => Selector105.IN3
ads1292_data_out_in[17] => Selector104.IN3
ads1292_data_out_in[18] => Selector103.IN3
ads1292_data_out_in[19] => Selector102.IN3
ads1292_data_out_in[20] => Selector101.IN3
ads1292_data_out_in[21] => Selector100.IN3
ads1292_data_out_in[22] => Selector99.IN3
ads1292_data_out_in[23] => Selector98.IN3
ads1292_data_out_in[24] => Selector97.IN3
ads1292_data_out_in[25] => Selector96.IN3
ads1292_data_out_in[26] => Selector95.IN3
ads1292_data_out_in[27] => Selector94.IN3
ads1292_data_out_in[28] => Selector93.IN3
ads1292_data_out_in[29] => Selector92.IN3
ads1292_data_out_in[30] => Selector91.IN3
ads1292_data_out_in[31] => Selector90.IN3
ads1292_data_out_in[32] => Selector89.IN3
ads1292_data_out_in[33] => Selector88.IN3
ads1292_data_out_in[34] => Selector87.IN3
ads1292_data_out_in[35] => Selector86.IN3
ads1292_data_out_in[36] => Selector85.IN3
ads1292_data_out_in[37] => Selector84.IN3
ads1292_data_out_in[38] => Selector83.IN3
ads1292_data_out_in[39] => Selector82.IN3
ads1292_data_out_in[40] => Selector81.IN3
ads1292_data_out_in[41] => Selector80.IN3
ads1292_data_out_in[42] => Selector79.IN3
ads1292_data_out_in[43] => Selector78.IN3
ads1292_data_out_in[44] => Selector77.IN3
ads1292_data_out_in[45] => Selector76.IN3
ads1292_data_out_in[46] => Selector75.IN3
ads1292_data_out_in[47] => Selector74.IN3
ads1292_data_out_in[48] => Selector73.IN3
ads1292_data_out_in[49] => Selector72.IN3
ads1292_data_out_in[50] => Selector71.IN3
ads1292_data_out_in[51] => Selector70.IN3
ads1292_data_out_in[52] => Selector69.IN3
ads1292_data_out_in[53] => Selector68.IN3
ads1292_data_out_in[54] => Selector67.IN3
ads1292_data_out_in[55] => Selector66.IN3
ads1292_data_out_in[56] => Selector65.IN3
ads1292_data_out_in[57] => Selector64.IN3
ads1292_data_out_in[58] => Selector63.IN3
ads1292_data_out_in[59] => Selector62.IN3
ads1292_data_out_in[60] => Selector61.IN3
ads1292_data_out_in[61] => Selector60.IN3
ads1292_data_out_in[62] => Selector59.IN3
ads1292_data_out_in[63] => Selector58.IN3
ads1292_data_out_in[64] => Selector57.IN3
ads1292_data_out_in[65] => Selector56.IN3
ads1292_data_out_in[66] => Selector55.IN3
ads1292_data_out_in[67] => Selector54.IN3
ads1292_data_out_in[68] => Selector53.IN3
ads1292_data_out_in[69] => Selector52.IN3
ads1292_data_out_in[70] => Selector51.IN3
ads1292_data_out_in[71] => Selector50.IN3
ads1292_control_out[0] <= ads1292_control_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_control_out[1] <= ads1292_control_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_control_out[2] <= ads1292_control_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_command_out[0] <= <GND>
ads1292_command_out[1] <= <GND>
ads1292_command_out[2] <= <GND>
ads1292_command_out[3] <= <GND>
ads1292_command_out[4] <= <GND>
ads1292_command_out[5] <= <GND>
ads1292_command_out[6] <= <GND>
ads1292_command_out[7] <= <GND>
ads1292_reg_addr_out[0] <= ads1292_reg_addr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_reg_addr_out[1] <= ads1292_reg_addr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_reg_addr_out[2] <= ads1292_reg_addr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_reg_addr_out[3] <= ads1292_reg_addr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_reg_addr_out[4] <= ads1292_reg_addr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_reg_addr_out[5] <= ads1292_reg_addr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_reg_addr_out[6] <= ads1292_reg_addr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_reg_addr_out[7] <= ads1292_reg_addr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[0] <= ads1292_data_in_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[1] <= ads1292_data_in_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[2] <= ads1292_data_in_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[3] <= ads1292_data_in_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[4] <= ads1292_data_in_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[5] <= ads1292_data_in_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[6] <= ads1292_data_in_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_in_out[7] <= ads1292_data_in_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_rdatac_ready_in => always2.IN1
ads1292_rdatac_ready_in => ads_drdy_readed_reg.OUTPUTSELECT
ads1292_busy_in => pstate.OUTPUTSELECT
ads1292_busy_in => pstate.OUTPUTSELECT
ads1292_busy_in => Selector146.IN3
ads1292_fail_in => ~NO_FANOUT~
ads1292_drdy_in => ~NO_FANOUT~
chip_set <= chip_set~reg0.DB_MAX_OUTPUT_PORT_TYPE
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => pstate.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => first_param_reg.OUTPUTSELECT
run => Selector36.IN4
run => Selector136.IN3
run_set <= run_set~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => chip_set_counter_reg[0].CLK
clk => chip_set_counter_reg[1].CLK
clk => chip_set_counter_reg[2].CLK
clk => chip_set_counter_reg[3].CLK
clk => chip_set_counter_reg[4].CLK
clk => ads_run_set.CLK
clk => ads_data_counter_reg[0].CLK
clk => ads_data_counter_reg[1].CLK
clk => ads_data_counter_reg[2].CLK
clk => ads_data_counter_reg[3].CLK
clk => ads_data_out_reg[0].CLK
clk => ads_data_out_reg[1].CLK
clk => ads_data_out_reg[2].CLK
clk => ads_data_out_reg[3].CLK
clk => ads_data_out_reg[4].CLK
clk => ads_data_out_reg[5].CLK
clk => ads_data_out_reg[6].CLK
clk => ads_data_out_reg[7].CLK
clk => ads_data_out_reg[8].CLK
clk => ads_data_out_reg[9].CLK
clk => ads_data_out_reg[10].CLK
clk => ads_data_out_reg[11].CLK
clk => ads_data_out_reg[12].CLK
clk => ads_data_out_reg[13].CLK
clk => ads_data_out_reg[14].CLK
clk => ads_data_out_reg[15].CLK
clk => ads_data_out_reg[16].CLK
clk => ads_data_out_reg[17].CLK
clk => ads_data_out_reg[18].CLK
clk => ads_data_out_reg[19].CLK
clk => ads_data_out_reg[20].CLK
clk => ads_data_out_reg[21].CLK
clk => ads_data_out_reg[22].CLK
clk => ads_data_out_reg[23].CLK
clk => ads_data_out_reg[24].CLK
clk => ads_data_out_reg[25].CLK
clk => ads_data_out_reg[26].CLK
clk => ads_data_out_reg[27].CLK
clk => ads_data_out_reg[28].CLK
clk => ads_data_out_reg[29].CLK
clk => ads_data_out_reg[30].CLK
clk => ads_data_out_reg[31].CLK
clk => ads_data_out_reg[32].CLK
clk => ads_data_out_reg[33].CLK
clk => ads_data_out_reg[34].CLK
clk => ads_data_out_reg[35].CLK
clk => ads_data_out_reg[36].CLK
clk => ads_data_out_reg[37].CLK
clk => ads_data_out_reg[38].CLK
clk => ads_data_out_reg[39].CLK
clk => ads_data_out_reg[40].CLK
clk => ads_data_out_reg[41].CLK
clk => ads_data_out_reg[42].CLK
clk => ads_data_out_reg[43].CLK
clk => ads_data_out_reg[44].CLK
clk => ads_data_out_reg[45].CLK
clk => ads_data_out_reg[46].CLK
clk => ads_data_out_reg[47].CLK
clk => ads_data_out_reg[48].CLK
clk => ads_data_out_reg[49].CLK
clk => ads_data_out_reg[50].CLK
clk => ads_data_out_reg[51].CLK
clk => ads_data_out_reg[52].CLK
clk => ads_data_out_reg[53].CLK
clk => ads_data_out_reg[54].CLK
clk => ads_data_out_reg[55].CLK
clk => ads_data_out_reg[56].CLK
clk => ads_data_out_reg[57].CLK
clk => ads_data_out_reg[58].CLK
clk => ads_data_out_reg[59].CLK
clk => ads_data_out_reg[60].CLK
clk => ads_data_out_reg[61].CLK
clk => ads_data_out_reg[62].CLK
clk => ads_data_out_reg[63].CLK
clk => ads_data_out_reg[64].CLK
clk => ads_data_out_reg[65].CLK
clk => ads_data_out_reg[66].CLK
clk => ads_data_out_reg[67].CLK
clk => ads_data_out_reg[68].CLK
clk => ads_data_out_reg[69].CLK
clk => ads_data_out_reg[70].CLK
clk => ads_data_out_reg[71].CLK
clk => ads1292_data_in_out[0]~reg0.CLK
clk => ads1292_data_in_out[1]~reg0.CLK
clk => ads1292_data_in_out[2]~reg0.CLK
clk => ads1292_data_in_out[3]~reg0.CLK
clk => ads1292_data_in_out[4]~reg0.CLK
clk => ads1292_data_in_out[5]~reg0.CLK
clk => ads1292_data_in_out[6]~reg0.CLK
clk => ads1292_data_in_out[7]~reg0.CLK
clk => ads1292_reg_addr_out[0]~reg0.CLK
clk => ads1292_reg_addr_out[1]~reg0.CLK
clk => ads1292_reg_addr_out[2]~reg0.CLK
clk => ads1292_reg_addr_out[3]~reg0.CLK
clk => ads1292_reg_addr_out[4]~reg0.CLK
clk => ads1292_reg_addr_out[5]~reg0.CLK
clk => ads1292_reg_addr_out[6]~reg0.CLK
clk => ads1292_reg_addr_out[7]~reg0.CLK
clk => ads1292_control_out[0]~reg0.CLK
clk => ads1292_control_out[1]~reg0.CLK
clk => ads1292_control_out[2]~reg0.CLK
clk => mpr_touch_status_1_reg[0].CLK
clk => mpr_touch_status_1_reg[1].CLK
clk => mpr_touch_status_1_reg[2].CLK
clk => mpr_touch_status_1_reg[3].CLK
clk => mpr_touch_status_0_reg[0].CLK
clk => mpr_touch_status_0_reg[1].CLK
clk => mpr_touch_status_0_reg[2].CLK
clk => mpr_touch_status_0_reg[3].CLK
clk => mpr_touch_status_0_reg[4].CLK
clk => mpr_touch_status_0_reg[5].CLK
clk => mpr_touch_status_0_reg[6].CLK
clk => mpr_touch_status_0_reg[7].CLK
clk => mpr_touch_status_read.CLK
clk => mpr_run_set.CLK
clk => mpr121_is_error~reg0.CLK
clk => mpr121_touch_status_out[0]~reg0.CLK
clk => mpr121_touch_status_out[1]~reg0.CLK
clk => mpr121_touch_status_out[2]~reg0.CLK
clk => mpr121_touch_status_out[3]~reg0.CLK
clk => mpr121_touch_status_out[4]~reg0.CLK
clk => mpr121_touch_status_out[5]~reg0.CLK
clk => mpr121_touch_status_out[6]~reg0.CLK
clk => mpr121_touch_status_out[7]~reg0.CLK
clk => mpr121_touch_status_out[8]~reg0.CLK
clk => mpr121_touch_status_out[9]~reg0.CLK
clk => mpr121_touch_status_out[10]~reg0.CLK
clk => mpr121_touch_status_out[11]~reg0.CLK
clk => mpr_is_reading_reg.CLK
clk => mpr121_read_enable_out~reg0.CLK
clk => mpr121_write_enable_out~reg0.CLK
clk => mpr121_data_in_out[0]~reg0.CLK
clk => mpr121_data_in_out[1]~reg0.CLK
clk => mpr121_data_in_out[2]~reg0.CLK
clk => mpr121_data_in_out[3]~reg0.CLK
clk => mpr121_data_in_out[4]~reg0.CLK
clk => mpr121_data_in_out[5]~reg0.CLK
clk => mpr121_data_in_out[6]~reg0.CLK
clk => mpr121_data_in_out[7]~reg0.CLK
clk => mpr121_reg_addr_out[0]~reg0.CLK
clk => mpr121_reg_addr_out[1]~reg0.CLK
clk => mpr121_reg_addr_out[2]~reg0.CLK
clk => mpr121_reg_addr_out[3]~reg0.CLK
clk => mpr121_reg_addr_out[4]~reg0.CLK
clk => mpr121_reg_addr_out[5]~reg0.CLK
clk => mpr121_reg_addr_out[6]~reg0.CLK
clk => mpr121_reg_addr_out[7]~reg0.CLK
clk => second_param_reg[0].CLK
clk => second_param_reg[1].CLK
clk => second_param_reg[2].CLK
clk => second_param_reg[3].CLK
clk => second_param_reg[4].CLK
clk => second_param_reg[5].CLK
clk => second_param_reg[6].CLK
clk => second_param_reg[7].CLK
clk => first_param_reg[0].CLK
clk => first_param_reg[1].CLK
clk => first_param_reg[2].CLK
clk => first_param_reg[3].CLK
clk => first_param_reg[4].CLK
clk => first_param_reg[5].CLK
clk => first_param_reg[6].CLK
clk => first_param_reg[7].CLK
clk => chip_set~reg0.CLK
clk => uart_writedata_out[0]~reg0.CLK
clk => uart_writedata_out[1]~reg0.CLK
clk => uart_writedata_out[2]~reg0.CLK
clk => uart_writedata_out[3]~reg0.CLK
clk => uart_writedata_out[4]~reg0.CLK
clk => uart_writedata_out[5]~reg0.CLK
clk => uart_writedata_out[6]~reg0.CLK
clk => uart_writedata_out[7]~reg0.CLK
clk => uart_write_out~reg0.CLK
clk => uart_read_out~reg0.CLK
clk => uart_byteenable_out[0]~reg0.CLK
clk => uart_byteenable_out[1]~reg0.CLK
clk => uart_byteenable_out[2]~reg0.CLK
clk => uart_chip_select_out~reg0.CLK
clk => uart_addr_out~reg0.CLK
clk => mpr121_irq_delay_reg[0].CLK
clk => mpr121_irq_delay_reg[1].CLK
clk => mpr121_irq_delay_reg[2].CLK
clk => mpr121_irq_delay_reg[3].CLK
clk => mpr121_irq_delay_reg[4].CLK
clk => mpr121_irq_delay_reg[5].CLK
clk => mpr121_irq_delay_reg[6].CLK
clk => mpr121_irq_delay_reg[7].CLK
clk => mpr121_irq_delay_reg[8].CLK
clk => mpr121_irq_delay_reg[9].CLK
clk => mpr121_irq_delay_reg[10].CLK
clk => mpr121_irq_delay_reg[11].CLK
clk => mpr121_irq_delay_reg[12].CLK
clk => mpr121_irq_delay_reg[13].CLK
clk => mpr121_irq_delay_reg[14].CLK
clk => mpr121_irq_delay_reg[15].CLK
clk => mpr121_irq_delay_reg[16].CLK
clk => mpr121_irq_delay_reg[17].CLK
clk => mpr121_irq_delay_reg[18].CLK
clk => mpr121_irq_delay_reg[19].CLK
clk => mpr121_irq_delay_reg[20].CLK
clk => mpr121_irq_delay_reg[21].CLK
clk => mpr121_irq_delay_reg[22].CLK
clk => mpr121_irq_delay_reg[23].CLK
clk => mpr121_irq_delay_reg[24].CLK
clk => mpr121_irq_delay_reg[25].CLK
clk => mpr121_irq_delay_reg[26].CLK
clk => mpr121_irq_delay_reg[27].CLK
clk => mpr121_irq_delay_reg[28].CLK
clk => mpr121_irq_delay_reg[29].CLK
clk => mpr121_irq_delay_reg[30].CLK
clk => mpr121_irq_delay_reg[31].CLK
clk => mpr121_irq_reg.CLK
clk => ads_drdy_readed_reg.CLK
clk => run_set~reg0.CLK
clk => lstate~9.DATAIN
clk => pstate~1.DATAIN
rst => ads_data_counter_reg[0].ACLR
rst => ads_data_counter_reg[1].ACLR
rst => ads_data_counter_reg[2].ACLR
rst => ads_data_counter_reg[3].ACLR
rst => ads_data_out_reg[0].ACLR
rst => ads_data_out_reg[1].ACLR
rst => ads_data_out_reg[2].ACLR
rst => ads_data_out_reg[3].ACLR
rst => ads_data_out_reg[4].ACLR
rst => ads_data_out_reg[5].ACLR
rst => ads_data_out_reg[6].ACLR
rst => ads_data_out_reg[7].ACLR
rst => ads_data_out_reg[8].ACLR
rst => ads_data_out_reg[9].ACLR
rst => ads_data_out_reg[10].ACLR
rst => ads_data_out_reg[11].ACLR
rst => ads_data_out_reg[12].ACLR
rst => ads_data_out_reg[13].ACLR
rst => ads_data_out_reg[14].ACLR
rst => ads_data_out_reg[15].ACLR
rst => ads_data_out_reg[16].ACLR
rst => ads_data_out_reg[17].ACLR
rst => ads_data_out_reg[18].ACLR
rst => ads_data_out_reg[19].ACLR
rst => ads_data_out_reg[20].ACLR
rst => ads_data_out_reg[21].ACLR
rst => ads_data_out_reg[22].ACLR
rst => ads_data_out_reg[23].ACLR
rst => ads_data_out_reg[24].ACLR
rst => ads_data_out_reg[25].ACLR
rst => ads_data_out_reg[26].ACLR
rst => ads_data_out_reg[27].ACLR
rst => ads_data_out_reg[28].ACLR
rst => ads_data_out_reg[29].ACLR
rst => ads_data_out_reg[30].ACLR
rst => ads_data_out_reg[31].ACLR
rst => ads_data_out_reg[32].ACLR
rst => ads_data_out_reg[33].ACLR
rst => ads_data_out_reg[34].ACLR
rst => ads_data_out_reg[35].ACLR
rst => ads_data_out_reg[36].ACLR
rst => ads_data_out_reg[37].ACLR
rst => ads_data_out_reg[38].ACLR
rst => ads_data_out_reg[39].ACLR
rst => ads_data_out_reg[40].ACLR
rst => ads_data_out_reg[41].ACLR
rst => ads_data_out_reg[42].ACLR
rst => ads_data_out_reg[43].ACLR
rst => ads_data_out_reg[44].ACLR
rst => ads_data_out_reg[45].ACLR
rst => ads_data_out_reg[46].ACLR
rst => ads_data_out_reg[47].ACLR
rst => ads_data_out_reg[48].ACLR
rst => ads_data_out_reg[49].ACLR
rst => ads_data_out_reg[50].ACLR
rst => ads_data_out_reg[51].ACLR
rst => ads_data_out_reg[52].ACLR
rst => ads_data_out_reg[53].ACLR
rst => ads_data_out_reg[54].ACLR
rst => ads_data_out_reg[55].ACLR
rst => ads_data_out_reg[56].ACLR
rst => ads_data_out_reg[57].ACLR
rst => ads_data_out_reg[58].ACLR
rst => ads_data_out_reg[59].ACLR
rst => ads_data_out_reg[60].ACLR
rst => ads_data_out_reg[61].ACLR
rst => ads_data_out_reg[62].ACLR
rst => ads_data_out_reg[63].ACLR
rst => ads_data_out_reg[64].ACLR
rst => ads_data_out_reg[65].ACLR
rst => ads_data_out_reg[66].ACLR
rst => ads_data_out_reg[67].ACLR
rst => ads_data_out_reg[68].ACLR
rst => ads_data_out_reg[69].ACLR
rst => ads_data_out_reg[70].ACLR
rst => ads_data_out_reg[71].ACLR
rst => ads1292_data_in_out[0]~reg0.ACLR
rst => ads1292_data_in_out[1]~reg0.ACLR
rst => ads1292_data_in_out[2]~reg0.ACLR
rst => ads1292_data_in_out[3]~reg0.ACLR
rst => ads1292_data_in_out[4]~reg0.ACLR
rst => ads1292_data_in_out[5]~reg0.ACLR
rst => ads1292_data_in_out[6]~reg0.ACLR
rst => ads1292_data_in_out[7]~reg0.ACLR
rst => ads1292_reg_addr_out[0]~reg0.ACLR
rst => ads1292_reg_addr_out[1]~reg0.ACLR
rst => ads1292_reg_addr_out[2]~reg0.ACLR
rst => ads1292_reg_addr_out[3]~reg0.ACLR
rst => ads1292_reg_addr_out[4]~reg0.ACLR
rst => ads1292_reg_addr_out[5]~reg0.ACLR
rst => ads1292_reg_addr_out[6]~reg0.ACLR
rst => ads1292_reg_addr_out[7]~reg0.ACLR
rst => ads1292_control_out[0]~reg0.ACLR
rst => ads1292_control_out[1]~reg0.ACLR
rst => ads1292_control_out[2]~reg0.ACLR
rst => mpr_touch_status_1_reg[0].ACLR
rst => mpr_touch_status_1_reg[1].ACLR
rst => mpr_touch_status_1_reg[2].ACLR
rst => mpr_touch_status_1_reg[3].ACLR
rst => mpr_touch_status_0_reg[0].ACLR
rst => mpr_touch_status_0_reg[1].ACLR
rst => mpr_touch_status_0_reg[2].ACLR
rst => mpr_touch_status_0_reg[3].ACLR
rst => mpr_touch_status_0_reg[4].ACLR
rst => mpr_touch_status_0_reg[5].ACLR
rst => mpr_touch_status_0_reg[6].ACLR
rst => mpr_touch_status_0_reg[7].ACLR
rst => mpr_touch_status_read.ACLR
rst => mpr_run_set.ACLR
rst => mpr121_is_error~reg0.ACLR
rst => mpr121_touch_status_out[0]~reg0.ACLR
rst => mpr121_touch_status_out[1]~reg0.ACLR
rst => mpr121_touch_status_out[2]~reg0.ACLR
rst => mpr121_touch_status_out[3]~reg0.ACLR
rst => mpr121_touch_status_out[4]~reg0.ACLR
rst => mpr121_touch_status_out[5]~reg0.ACLR
rst => mpr121_touch_status_out[6]~reg0.ACLR
rst => mpr121_touch_status_out[7]~reg0.ACLR
rst => mpr121_touch_status_out[8]~reg0.ACLR
rst => mpr121_touch_status_out[9]~reg0.ACLR
rst => mpr121_touch_status_out[10]~reg0.ACLR
rst => mpr121_touch_status_out[11]~reg0.ACLR
rst => mpr_is_reading_reg.ACLR
rst => mpr121_read_enable_out~reg0.ACLR
rst => mpr121_write_enable_out~reg0.ACLR
rst => mpr121_data_in_out[0]~reg0.ACLR
rst => mpr121_data_in_out[1]~reg0.ACLR
rst => mpr121_data_in_out[2]~reg0.ACLR
rst => mpr121_data_in_out[3]~reg0.ACLR
rst => mpr121_data_in_out[4]~reg0.ACLR
rst => mpr121_data_in_out[5]~reg0.ACLR
rst => mpr121_data_in_out[6]~reg0.ACLR
rst => mpr121_data_in_out[7]~reg0.ACLR
rst => mpr121_reg_addr_out[0]~reg0.ACLR
rst => mpr121_reg_addr_out[1]~reg0.ACLR
rst => mpr121_reg_addr_out[2]~reg0.ACLR
rst => mpr121_reg_addr_out[3]~reg0.ACLR
rst => mpr121_reg_addr_out[4]~reg0.ACLR
rst => mpr121_reg_addr_out[5]~reg0.ACLR
rst => mpr121_reg_addr_out[6]~reg0.ACLR
rst => mpr121_reg_addr_out[7]~reg0.ACLR
rst => second_param_reg[0].ACLR
rst => second_param_reg[1].ACLR
rst => second_param_reg[2].ACLR
rst => second_param_reg[3].ACLR
rst => second_param_reg[4].ACLR
rst => second_param_reg[5].ACLR
rst => second_param_reg[6].ACLR
rst => second_param_reg[7].ACLR
rst => first_param_reg[0].ACLR
rst => first_param_reg[1].ACLR
rst => first_param_reg[2].ACLR
rst => first_param_reg[3].ACLR
rst => first_param_reg[4].ACLR
rst => first_param_reg[5].ACLR
rst => first_param_reg[6].ACLR
rst => first_param_reg[7].ACLR
rst => chip_set~reg0.ACLR
rst => uart_writedata_out[0]~reg0.ACLR
rst => uart_writedata_out[1]~reg0.ACLR
rst => uart_writedata_out[2]~reg0.ACLR
rst => uart_writedata_out[3]~reg0.ACLR
rst => uart_writedata_out[4]~reg0.ACLR
rst => uart_writedata_out[5]~reg0.ACLR
rst => uart_writedata_out[6]~reg0.ACLR
rst => uart_writedata_out[7]~reg0.ACLR
rst => uart_write_out~reg0.ACLR
rst => uart_read_out~reg0.ACLR
rst => uart_byteenable_out[0]~reg0.ACLR
rst => uart_byteenable_out[1]~reg0.ACLR
rst => uart_byteenable_out[2]~reg0.ACLR
rst => uart_chip_select_out~reg0.ACLR
rst => uart_addr_out~reg0.ACLR
rst => mpr121_irq_delay_reg[0].ACLR
rst => mpr121_irq_delay_reg[1].ACLR
rst => mpr121_irq_delay_reg[2].ACLR
rst => mpr121_irq_delay_reg[3].ACLR
rst => mpr121_irq_delay_reg[4].ACLR
rst => mpr121_irq_delay_reg[5].ACLR
rst => mpr121_irq_delay_reg[6].ACLR
rst => mpr121_irq_delay_reg[7].ACLR
rst => mpr121_irq_delay_reg[8].ACLR
rst => mpr121_irq_delay_reg[9].ACLR
rst => mpr121_irq_delay_reg[10].ACLR
rst => mpr121_irq_delay_reg[11].ACLR
rst => mpr121_irq_delay_reg[12].ACLR
rst => mpr121_irq_delay_reg[13].ACLR
rst => mpr121_irq_delay_reg[14].ACLR
rst => mpr121_irq_delay_reg[15].ACLR
rst => mpr121_irq_delay_reg[16].ACLR
rst => mpr121_irq_delay_reg[17].ACLR
rst => mpr121_irq_delay_reg[18].ACLR
rst => mpr121_irq_delay_reg[19].ACLR
rst => mpr121_irq_delay_reg[20].ACLR
rst => mpr121_irq_delay_reg[21].ACLR
rst => mpr121_irq_delay_reg[22].ACLR
rst => mpr121_irq_delay_reg[23].ACLR
rst => mpr121_irq_delay_reg[24].ACLR
rst => mpr121_irq_delay_reg[25].ACLR
rst => mpr121_irq_delay_reg[26].ACLR
rst => mpr121_irq_delay_reg[27].ACLR
rst => mpr121_irq_delay_reg[28].ACLR
rst => mpr121_irq_delay_reg[29].ACLR
rst => mpr121_irq_delay_reg[30].ACLR
rst => mpr121_irq_delay_reg[31].ACLR
rst => mpr121_irq_reg.ACLR
rst => ads_drdy_readed_reg.ACLR
rst => run_set~reg0.ACLR
rst => lstate~11.DATAIN
rst => pstate~3.DATAIN
rst => chip_set_counter_reg[0].ENA
rst => ads_run_set.ENA
rst => chip_set_counter_reg[4].ENA
rst => chip_set_counter_reg[3].ENA
rst => chip_set_counter_reg[2].ENA
rst => chip_set_counter_reg[1].ENA


|khu_sensor_top|mpr121_controller:mpr121_controller
clk => clk.IN1
rstn => wait_timeout_reg[0].ACLR
rstn => wait_timeout_reg[1].ACLR
rstn => wait_timeout_reg[2].ACLR
rstn => wait_timeout_reg[3].ACLR
rstn => wait_timeout_reg[4].ACLR
rstn => wait_timeout_reg[5].ACLR
rstn => wait_timeout_reg[6].ACLR
rstn => wait_timeout_reg[7].ACLR
rstn => wait_timeout_reg[8].ACLR
rstn => wait_timeout_reg[9].ACLR
rstn => wait_timeout_reg[10].ACLR
rstn => wait_timeout_reg[11].ACLR
rstn => wait_timeout_reg[12].ACLR
rstn => wait_timeout_reg[13].ACLR
rstn => wait_timeout_reg[14].ACLR
rstn => wait_timeout_reg[15].ACLR
rstn => wait_timeout_reg[16].ACLR
rstn => wait_timeout_reg[17].ACLR
rstn => wait_timeout_reg[18].ACLR
rstn => wait_timeout_reg[19].ACLR
rstn => wait_timeout_reg[20].ACLR
rstn => wait_timeout_reg[21].ACLR
rstn => wait_timeout_reg[22].ACLR
rstn => wait_timeout_reg[23].ACLR
rstn => wait_timeout_reg[24].ACLR
rstn => wait_timeout_reg[25].ACLR
rstn => wait_timeout_reg[26].ACLR
rstn => wait_timeout_reg[27].ACLR
rstn => wait_timeout_reg[28].ACLR
rstn => wait_timeout_reg[29].ACLR
rstn => wait_timeout_reg[30].ACLR
rstn => wait_timeout_reg[31].ACLR
rstn => mpr121_fail~reg0.ACLR
rstn => mpr121_busy~reg0.ACLR
rstn => mpr121_data_out[0]~reg0.ACLR
rstn => mpr121_data_out[1]~reg0.ACLR
rstn => mpr121_data_out[2]~reg0.ACLR
rstn => mpr121_data_out[3]~reg0.ACLR
rstn => mpr121_data_out[4]~reg0.ACLR
rstn => mpr121_data_out[5]~reg0.ACLR
rstn => mpr121_data_out[6]~reg0.ACLR
rstn => mpr121_data_out[7]~reg0.ACLR
rstn => i2c_data_in_last_reg.ACLR
rstn => i2c_data_in_valid_reg.ACLR
rstn => i2c_data_in_reg[0].ACLR
rstn => i2c_data_in_reg[1].ACLR
rstn => i2c_data_in_reg[2].ACLR
rstn => i2c_data_in_reg[3].ACLR
rstn => i2c_data_in_reg[4].ACLR
rstn => i2c_data_in_reg[5].ACLR
rstn => i2c_data_in_reg[6].ACLR
rstn => i2c_data_in_reg[7].ACLR
rstn => i2c_cmd_valid_reg.ACLR
rstn => i2c_stop_reg.ACLR
rstn => i2c_write_multiple_reg.ACLR
rstn => i2c_write_reg.ACLR
rstn => i2c_read_reg.ACLR
rstn => i2c_start_reg.ACLR
rstn => i2c_data_out_ready_reg.ACLR
rstn => pstate~3.DATAIN
rstn => i2c_reg_data_in_reg[0].ENA
rstn => i2c_reg_addr_reg[7].ENA
rstn => i2c_reg_addr_reg[6].ENA
rstn => i2c_reg_addr_reg[5].ENA
rstn => i2c_reg_addr_reg[4].ENA
rstn => i2c_reg_addr_reg[3].ENA
rstn => i2c_reg_addr_reg[2].ENA
rstn => i2c_reg_addr_reg[1].ENA
rstn => i2c_reg_addr_reg[0].ENA
rstn => i2c_reg_data_in_reg[7].ENA
rstn => i2c_reg_data_in_reg[6].ENA
rstn => i2c_reg_data_in_reg[5].ENA
rstn => i2c_reg_data_in_reg[4].ENA
rstn => i2c_reg_data_in_reg[3].ENA
rstn => i2c_reg_data_in_reg[2].ENA
rstn => i2c_reg_data_in_reg[1].ENA
mpr121_data_out[0] <= mpr121_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_out[1] <= mpr121_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_out[2] <= mpr121_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_out[3] <= mpr121_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_out[4] <= mpr121_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_out[5] <= mpr121_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_out[6] <= mpr121_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_data_out[7] <= mpr121_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_reg_addr[0] => i2c_reg_addr_reg.DATAB
mpr121_reg_addr[1] => i2c_reg_addr_reg.DATAB
mpr121_reg_addr[2] => i2c_reg_addr_reg.DATAB
mpr121_reg_addr[3] => i2c_reg_addr_reg.DATAB
mpr121_reg_addr[4] => i2c_reg_addr_reg.DATAB
mpr121_reg_addr[5] => i2c_reg_addr_reg.DATAB
mpr121_reg_addr[6] => i2c_reg_addr_reg.DATAB
mpr121_reg_addr[7] => i2c_reg_addr_reg.DATAB
mpr121_data_in[0] => i2c_reg_data_in_reg.DATAB
mpr121_data_in[1] => i2c_reg_data_in_reg.DATAB
mpr121_data_in[2] => i2c_reg_data_in_reg.DATAB
mpr121_data_in[3] => i2c_reg_data_in_reg.DATAB
mpr121_data_in[4] => i2c_reg_data_in_reg.DATAB
mpr121_data_in[5] => i2c_reg_data_in_reg.DATAB
mpr121_data_in[6] => i2c_reg_data_in_reg.DATAB
mpr121_data_in[7] => i2c_reg_data_in_reg.DATAB
mpr121_write_enable => mpr121_busy.OUTPUTSELECT
mpr121_write_enable => pstate.OUTPUTSELECT
mpr121_write_enable => pstate.OUTPUTSELECT
mpr121_write_enable => pstate.DATAB
mpr121_write_enable => pstate.DATAB
mpr121_write_enable => pstate.DATAB
mpr121_read_enable => mpr121_busy.DATAA
mpr121_read_enable => pstate.DATAA
mpr121_read_enable => pstate.DATAB
mpr121_read_enable => pstate.DATAA
mpr121_read_enable => pstate.DATAB
mpr121_busy <= mpr121_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
mpr121_fail <= mpr121_fail~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_scl <> i2c_scl
i2c_sda <> i2c_sda


|khu_sensor_top|mpr121_controller:mpr121_controller|i2c_master:i2c_master
clk => last_sda_i_reg.CLK
clk => sda_i_reg.CLK
clk => scl_i_reg.CLK
clk => data_out_last_reg.CLK
clk => data_out_reg[0].CLK
clk => data_out_reg[1].CLK
clk => data_out_reg[2].CLK
clk => data_out_reg[3].CLK
clk => data_out_reg[4].CLK
clk => data_out_reg[5].CLK
clk => data_out_reg[6].CLK
clk => data_out_reg[7].CLK
clk => bit_count_reg[0].CLK
clk => bit_count_reg[1].CLK
clk => bit_count_reg[2].CLK
clk => bit_count_reg[3].CLK
clk => mode_stop_reg.CLK
clk => mode_write_multiple_reg.CLK
clk => mode_read_reg.CLK
clk => last_reg.CLK
clk => data_reg[0].CLK
clk => data_reg[1].CLK
clk => data_reg[2].CLK
clk => data_reg[3].CLK
clk => data_reg[4].CLK
clk => data_reg[5].CLK
clk => data_reg[6].CLK
clk => data_reg[7].CLK
clk => addr_reg[0].CLK
clk => addr_reg[1].CLK
clk => addr_reg[2].CLK
clk => addr_reg[3].CLK
clk => addr_reg[4].CLK
clk => addr_reg[5].CLK
clk => addr_reg[6].CLK
clk => phy_rx_data_reg.CLK
clk => missed_ack_reg.CLK
clk => bus_control_reg.CLK
clk => bus_active_reg.CLK
clk => busy_reg.CLK
clk => sda_o_reg.CLK
clk => scl_o_reg.CLK
clk => data_out_valid_reg.CLK
clk => data_in_ready_reg.CLK
clk => cmd_ready_reg.CLK
clk => delay_sda_reg.CLK
clk => delay_scl_reg.CLK
clk => delay_reg[0].CLK
clk => delay_reg[1].CLK
clk => delay_reg[2].CLK
clk => delay_reg[3].CLK
clk => delay_reg[4].CLK
clk => delay_reg[5].CLK
clk => delay_reg[6].CLK
clk => delay_reg[7].CLK
clk => delay_reg[8].CLK
clk => delay_reg[9].CLK
clk => delay_reg[10].CLK
clk => delay_reg[11].CLK
clk => delay_reg[12].CLK
clk => delay_reg[13].CLK
clk => delay_reg[14].CLK
clk => delay_reg[15].CLK
clk => delay_reg[16].CLK
clk => phy_state_reg~1.DATAIN
clk => state_reg~1.DATAIN
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => phy_state_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_reg.OUTPUTSELECT
rst => delay_scl_reg.OUTPUTSELECT
rst => delay_sda_reg.OUTPUTSELECT
rst => cmd_ready_reg.OUTPUTSELECT
rst => data_in_ready_reg.OUTPUTSELECT
rst => data_out_valid_reg.OUTPUTSELECT
rst => scl_o_reg.OUTPUTSELECT
rst => sda_o_reg.OUTPUTSELECT
rst => busy_reg.OUTPUTSELECT
rst => bus_active_reg.OUTPUTSELECT
rst => bus_control_reg.OUTPUTSELECT
rst => missed_ack_reg.OUTPUTSELECT
cmd_address[0] => addr_next.DATAB
cmd_address[0] => Equal0.IN6
cmd_address[1] => addr_next.DATAB
cmd_address[1] => Equal0.IN5
cmd_address[2] => addr_next.DATAB
cmd_address[2] => Equal0.IN4
cmd_address[3] => addr_next.DATAB
cmd_address[3] => Equal0.IN3
cmd_address[4] => addr_next.DATAB
cmd_address[4] => Equal0.IN2
cmd_address[5] => addr_next.DATAB
cmd_address[5] => Equal0.IN1
cmd_address[6] => addr_next.DATAB
cmd_address[6] => Equal0.IN0
cmd_start => always0.IN1
cmd_read => always0.IN1
cmd_read => mode_read_next.DATAB
cmd_read => always0.IN1
cmd_read => always0.IN0
cmd_write => always0.IN0
cmd_write => always0.IN1
cmd_write => always0.IN1
cmd_write_multiple => always0.IN1
cmd_write_multiple => mode_write_multiple_next.DATAB
cmd_write_multiple => always0.IN1
cmd_stop => mode_stop_next.DATAB
cmd_stop => always0.IN1
cmd_valid => always0.IN1
cmd_valid => always0.IN1
cmd_ready <= cmd_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => data_next.DATAB
data_in[1] => data_next.DATAB
data_in[2] => data_next.DATAB
data_in[3] => data_next.DATAB
data_in[4] => data_next.DATAB
data_in[5] => data_next.DATAB
data_in[6] => data_next.DATAB
data_in[7] => data_next.DATAB
data_in_valid => always0.IN1
data_in_ready <= data_in_ready_reg.DB_MAX_OUTPUT_PORT_TYPE
data_in_last => last_next.DATAB
data_out[0] <= data_out_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_out_valid <= data_out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
data_out_ready => data_out_valid_next.IN1
data_out_last <= data_out_last_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_i => scl_i_reg.DATAIN
scl_o <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
scl_t <= scl_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_i => sda_i_reg.DATAIN
sda_o <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
sda_t <= sda_o_reg.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_control <= bus_control_reg.DB_MAX_OUTPUT_PORT_TYPE
bus_active <= bus_active_reg.DB_MAX_OUTPUT_PORT_TYPE
missed_ack <= missed_ack_reg.DB_MAX_OUTPUT_PORT_TYPE
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => delay_next.DATAB
prescale[0] => Selector55.IN5
prescale[0] => Selector56.IN5
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => delay_next.DATAB
prescale[1] => Selector54.IN5
prescale[1] => Selector55.IN4
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => delay_next.DATAB
prescale[2] => Selector53.IN5
prescale[2] => Selector54.IN4
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => delay_next.DATAB
prescale[3] => Selector52.IN5
prescale[3] => Selector53.IN4
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => delay_next.DATAB
prescale[4] => Selector51.IN5
prescale[4] => Selector52.IN4
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => delay_next.DATAB
prescale[5] => Selector50.IN5
prescale[5] => Selector51.IN4
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => delay_next.DATAB
prescale[6] => Selector49.IN5
prescale[6] => Selector50.IN4
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => delay_next.DATAB
prescale[7] => Selector48.IN5
prescale[7] => Selector49.IN4
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => delay_next.DATAB
prescale[8] => Selector47.IN5
prescale[8] => Selector48.IN4
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => delay_next.DATAB
prescale[9] => Selector46.IN5
prescale[9] => Selector47.IN4
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => delay_next.DATAB
prescale[10] => Selector45.IN5
prescale[10] => Selector46.IN4
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => delay_next.DATAB
prescale[11] => Selector44.IN5
prescale[11] => Selector45.IN4
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => delay_next.DATAB
prescale[12] => Selector43.IN5
prescale[12] => Selector44.IN4
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => delay_next.DATAB
prescale[13] => Selector42.IN5
prescale[13] => Selector43.IN4
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => delay_next.DATAB
prescale[14] => Selector41.IN5
prescale[14] => Selector42.IN4
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => delay_next.DATAB
prescale[15] => Selector40.IN5
prescale[15] => Selector41.IN4
stop_on_idle => always0.IN1


|khu_sensor_top|ads1292_controller:ads1292_controller
clk => clk.IN1
rstn => rstn.IN1
ads1292_data_out[0] <= ads1292_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[1] <= ads1292_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[2] <= ads1292_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[3] <= ads1292_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[4] <= ads1292_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[5] <= ads1292_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[6] <= ads1292_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[7] <= ads1292_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[8] <= ads1292_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[9] <= ads1292_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[10] <= ads1292_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[11] <= ads1292_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[12] <= ads1292_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[13] <= ads1292_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[14] <= ads1292_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[15] <= ads1292_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[16] <= ads1292_data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[17] <= ads1292_data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[18] <= ads1292_data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[19] <= ads1292_data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[20] <= ads1292_data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[21] <= ads1292_data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[22] <= ads1292_data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[23] <= ads1292_data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[24] <= ads1292_data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[25] <= ads1292_data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[26] <= ads1292_data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[27] <= ads1292_data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[28] <= ads1292_data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[29] <= ads1292_data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[30] <= ads1292_data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[31] <= ads1292_data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[32] <= ads1292_data_out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[33] <= ads1292_data_out[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[34] <= ads1292_data_out[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[35] <= ads1292_data_out[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[36] <= ads1292_data_out[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[37] <= ads1292_data_out[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[38] <= ads1292_data_out[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[39] <= ads1292_data_out[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[40] <= ads1292_data_out[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[41] <= ads1292_data_out[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[42] <= ads1292_data_out[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[43] <= ads1292_data_out[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[44] <= ads1292_data_out[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[45] <= ads1292_data_out[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[46] <= ads1292_data_out[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[47] <= ads1292_data_out[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[48] <= ads1292_data_out[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[49] <= ads1292_data_out[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[50] <= ads1292_data_out[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[51] <= ads1292_data_out[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[52] <= ads1292_data_out[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[53] <= ads1292_data_out[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[54] <= ads1292_data_out[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[55] <= ads1292_data_out[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[56] <= ads1292_data_out[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[57] <= ads1292_data_out[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[58] <= ads1292_data_out[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[59] <= ads1292_data_out[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[60] <= ads1292_data_out[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[61] <= ads1292_data_out[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[62] <= ads1292_data_out[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[63] <= ads1292_data_out[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[64] <= ads1292_data_out[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[65] <= ads1292_data_out[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[66] <= ads1292_data_out[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[67] <= ads1292_data_out[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[68] <= ads1292_data_out[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[69] <= ads1292_data_out[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[70] <= ads1292_data_out[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_data_out[71] <= ads1292_data_out[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_control[0] => Equal0.IN2
ads1292_control[0] => Equal1.IN0
ads1292_control[0] => Equal2.IN2
ads1292_control[0] => Equal3.IN1
ads1292_control[0] => Equal4.IN2
ads1292_control[0] => Equal5.IN1
ads1292_control[1] => Equal0.IN1
ads1292_control[1] => Equal1.IN2
ads1292_control[1] => Equal2.IN0
ads1292_control[1] => Equal3.IN0
ads1292_control[1] => Equal4.IN1
ads1292_control[1] => Equal5.IN2
ads1292_control[2] => Equal0.IN0
ads1292_control[2] => Equal1.IN1
ads1292_control[2] => Equal2.IN1
ads1292_control[2] => Equal3.IN2
ads1292_control[2] => Equal4.IN0
ads1292_control[2] => Equal5.IN0
ads1292_command[0] => Selector16.IN3
ads1292_command[1] => Selector15.IN3
ads1292_command[2] => Selector14.IN3
ads1292_command[3] => Selector13.IN3
ads1292_command[4] => Selector12.IN3
ads1292_command[5] => Selector11.IN3
ads1292_command[6] => Selector10.IN3
ads1292_command[7] => Selector9.IN3
ads1292_reg_addr[0] => ads_reg_addr_reg[0].DATAIN
ads1292_reg_addr[1] => ads_reg_addr_reg[1].DATAIN
ads1292_reg_addr[2] => ads_reg_addr_reg[2].DATAIN
ads1292_reg_addr[3] => ads_reg_addr_reg[3].DATAIN
ads1292_reg_addr[4] => ads_reg_addr_reg[4].DATAIN
ads1292_reg_addr[5] => ~NO_FANOUT~
ads1292_reg_addr[6] => ~NO_FANOUT~
ads1292_reg_addr[7] => ~NO_FANOUT~
ads1292_data_in[0] => ads_data_in_reg[0].DATAIN
ads1292_data_in[1] => ads_data_in_reg[1].DATAIN
ads1292_data_in[2] => ads_data_in_reg[2].DATAIN
ads1292_data_in[3] => ads_data_in_reg[3].DATAIN
ads1292_data_in[4] => ads_data_in_reg[4].DATAIN
ads1292_data_in[5] => ads_data_in_reg[5].DATAIN
ads1292_data_in[6] => ads_data_in_reg[6].DATAIN
ads1292_data_in[7] => ads_data_in_reg[7].DATAIN
ads1292_rdatac_ready <= ads1292_rdatac_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_busy <= ads1292_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_fail <= <GND>
spi_clk <= spi_master:spi_master.o_SPI_Clk
spi_miso => spi_miso.IN1
spi_mosi <= spi_master:spi_master.o_SPI_MOSI
ads1292_drdy => spi_data_in_valid_reg.OUTPUTSELECT
ads1292_drdy => pstate.OUTPUTSELECT
ads1292_drdy => pstate.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => always1.IN1
ads1292_drdy => always1.IN1
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => clk_counter_reg.OUTPUTSELECT
ads1292_drdy => pstate.OUTPUTSELECT
ads1292_drdy => pstate.OUTPUTSELECT
ads1292_drdy => ads1292_rdatac_ready.OUTPUTSELECT
ads1292_drdy => pstate.OUTPUTSELECT
ads1292_drdy => pstate.OUTPUTSELECT
ads1292_drdy => Selector48.IN3
ads1292_drdy => pstate.DATAB
ads1292_reset <= ads1292_reset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ads1292_start <= ads1292_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_csn <= spi_csn~reg0.DB_MAX_OUTPUT_PORT_TYPE


|khu_sensor_top|ads1292_controller:ads1292_controller|spi_master:spi_master
i_Rst_L => r_SPI_Clk_Count[0].ACLR
i_Rst_L => r_SPI_Clk_Count[1].ACLR
i_Rst_L => r_SPI_Clk_Count[2].ACLR
i_Rst_L => r_SPI_Clk_Count[3].ACLR
i_Rst_L => r_SPI_Clk_Count[4].ACLR
i_Rst_L => r_SPI_Clk_Count[5].ACLR
i_Rst_L => r_SPI_Clk_Count[6].ACLR
i_Rst_L => r_SPI_Clk_Count[7].ACLR
i_Rst_L => r_SPI_Clk.ALOAD
i_Rst_L => r_Trailing_Edge.ACLR
i_Rst_L => r_Leading_Edge.ACLR
i_Rst_L => r_SPI_Clk_Edges[0].ACLR
i_Rst_L => r_SPI_Clk_Edges[1].ACLR
i_Rst_L => r_SPI_Clk_Edges[2].ACLR
i_Rst_L => r_SPI_Clk_Edges[3].ACLR
i_Rst_L => r_SPI_Clk_Edges[4].ACLR
i_Rst_L => r_SPI_Clk_Edges[5].ACLR
i_Rst_L => r_SPI_Clk_Edges[6].ACLR
i_Rst_L => r_SPI_Clk_Edges[7].ACLR
i_Rst_L => o_TX_Ready~reg0.ACLR
i_Rst_L => r_RX_Bit_Count[0].PRESET
i_Rst_L => r_RX_Bit_Count[1].PRESET
i_Rst_L => r_RX_Bit_Count[2].PRESET
i_Rst_L => o_RX_DV~reg0.ACLR
i_Rst_L => o_RX_Byte[0]~reg0.ACLR
i_Rst_L => o_RX_Byte[1]~reg0.ACLR
i_Rst_L => o_RX_Byte[2]~reg0.ACLR
i_Rst_L => o_RX_Byte[3]~reg0.ACLR
i_Rst_L => o_RX_Byte[4]~reg0.ACLR
i_Rst_L => o_RX_Byte[5]~reg0.ACLR
i_Rst_L => o_RX_Byte[6]~reg0.ACLR
i_Rst_L => o_RX_Byte[7]~reg0.ACLR
i_Rst_L => o_SPI_Clk~reg0.ALOAD
i_Rst_L => r_TX_Bit_Count[0].PRESET
i_Rst_L => r_TX_Bit_Count[1].PRESET
i_Rst_L => r_TX_Bit_Count[2].PRESET
i_Rst_L => o_SPI_MOSI~reg0.ACLR
i_Rst_L => r_TX_DV.ACLR
i_Rst_L => r_TX_Byte[0].ACLR
i_Rst_L => r_TX_Byte[1].ACLR
i_Rst_L => r_TX_Byte[2].ACLR
i_Rst_L => r_TX_Byte[3].ACLR
i_Rst_L => r_TX_Byte[4].ACLR
i_Rst_L => r_TX_Byte[5].ACLR
i_Rst_L => r_TX_Byte[6].ACLR
i_Rst_L => r_TX_Byte[7].ACLR
i_Clk => o_SPI_Clk~reg0.CLK
i_Clk => r_RX_Bit_Count[0].CLK
i_Clk => r_RX_Bit_Count[1].CLK
i_Clk => r_RX_Bit_Count[2].CLK
i_Clk => o_RX_DV~reg0.CLK
i_Clk => o_RX_Byte[0]~reg0.CLK
i_Clk => o_RX_Byte[1]~reg0.CLK
i_Clk => o_RX_Byte[2]~reg0.CLK
i_Clk => o_RX_Byte[3]~reg0.CLK
i_Clk => o_RX_Byte[4]~reg0.CLK
i_Clk => o_RX_Byte[5]~reg0.CLK
i_Clk => o_RX_Byte[6]~reg0.CLK
i_Clk => o_RX_Byte[7]~reg0.CLK
i_Clk => r_TX_Bit_Count[0].CLK
i_Clk => r_TX_Bit_Count[1].CLK
i_Clk => r_TX_Bit_Count[2].CLK
i_Clk => o_SPI_MOSI~reg0.CLK
i_Clk => r_TX_DV.CLK
i_Clk => r_TX_Byte[0].CLK
i_Clk => r_TX_Byte[1].CLK
i_Clk => r_TX_Byte[2].CLK
i_Clk => r_TX_Byte[3].CLK
i_Clk => r_TX_Byte[4].CLK
i_Clk => r_TX_Byte[5].CLK
i_Clk => r_TX_Byte[6].CLK
i_Clk => r_TX_Byte[7].CLK
i_Clk => r_SPI_Clk_Count[0].CLK
i_Clk => r_SPI_Clk_Count[1].CLK
i_Clk => r_SPI_Clk_Count[2].CLK
i_Clk => r_SPI_Clk_Count[3].CLK
i_Clk => r_SPI_Clk_Count[4].CLK
i_Clk => r_SPI_Clk_Count[5].CLK
i_Clk => r_SPI_Clk_Count[6].CLK
i_Clk => r_SPI_Clk_Count[7].CLK
i_Clk => r_SPI_Clk.CLK
i_Clk => r_Trailing_Edge.CLK
i_Clk => r_Leading_Edge.CLK
i_Clk => r_SPI_Clk_Edges[0].CLK
i_Clk => r_SPI_Clk_Edges[1].CLK
i_Clk => r_SPI_Clk_Edges[2].CLK
i_Clk => r_SPI_Clk_Edges[3].CLK
i_Clk => r_SPI_Clk_Edges[4].CLK
i_Clk => r_SPI_Clk_Edges[5].CLK
i_Clk => r_SPI_Clk_Edges[6].CLK
i_Clk => r_SPI_Clk_Edges[7].CLK
i_Clk => o_TX_Ready~reg0.CLK
i_TX_Byte[0] => r_TX_Byte[0].DATAIN
i_TX_Byte[1] => r_TX_Byte[1].DATAIN
i_TX_Byte[2] => r_TX_Byte[2].DATAIN
i_TX_Byte[3] => r_TX_Byte[3].DATAIN
i_TX_Byte[4] => r_TX_Byte[4].DATAIN
i_TX_Byte[5] => r_TX_Byte[5].DATAIN
i_TX_Byte[6] => r_TX_Byte[6].DATAIN
i_TX_Byte[7] => r_TX_Byte[7].DATAIN
i_TX_DV => o_TX_Ready.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_SPI_Clk_Edges.OUTPUTSELECT
i_TX_DV => r_Trailing_Edge.OUTPUTSELECT
i_TX_DV => r_Leading_Edge.OUTPUTSELECT
i_TX_DV => r_TX_DV.DATAIN
i_TX_DV => r_SPI_Clk.ENA
i_TX_DV => r_SPI_Clk_Count[7].ENA
i_TX_DV => r_SPI_Clk_Count[6].ENA
i_TX_DV => r_SPI_Clk_Count[5].ENA
i_TX_DV => r_SPI_Clk_Count[4].ENA
i_TX_DV => r_SPI_Clk_Count[3].ENA
i_TX_DV => r_SPI_Clk_Count[2].ENA
i_TX_DV => r_SPI_Clk_Count[1].ENA
i_TX_DV => r_SPI_Clk_Count[0].ENA
i_TX_DV => r_TX_Byte[7].ENA
i_TX_DV => r_TX_Byte[6].ENA
i_TX_DV => r_TX_Byte[5].ENA
i_TX_DV => r_TX_Byte[4].ENA
i_TX_DV => r_TX_Byte[3].ENA
i_TX_DV => r_TX_Byte[2].ENA
i_TX_DV => r_TX_Byte[1].ENA
i_TX_DV => r_TX_Byte[0].ENA
o_TX_Ready <= o_TX_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_DV <= o_RX_DV~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[0] <= o_RX_Byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[1] <= o_RX_Byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[2] <= o_RX_Byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[3] <= o_RX_Byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[4] <= o_RX_Byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[5] <= o_RX_Byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[6] <= o_RX_Byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RX_Byte[7] <= o_RX_Byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_SPI_Clk <= o_SPI_Clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_SPI_MISO => o_RX_Byte.DATAB
i_SPI_MISO => o_RX_Byte.DATAB
i_SPI_MISO => o_RX_Byte.DATAB
i_SPI_MISO => o_RX_Byte.DATAB
i_SPI_MISO => o_RX_Byte.DATAB
i_SPI_MISO => o_RX_Byte.DATAB
i_SPI_MISO => o_RX_Byte.DATAB
i_SPI_MISO => o_RX_Byte.DATAB
o_SPI_MOSI <= o_SPI_MOSI~reg0.DB_MAX_OUTPUT_PORT_TYPE


