;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -704, <-20
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	CMP @121, 103
	SUB @127, 106
	ADD <-30, 9
	MOV -7, <-20
	ADD <-30, 9
	SUB @0, @0
	DAT #0, <332
	SPL 0, <2
	SPL @42, #200
	JMP <127, 106
	SLT 270, 67
	SUB #72, @200
	MOV @127, 186
	ADD 270, 60
	MOV -7, <-20
	SLT -1, <-20
	SUB @0, @2
	DAT <-30, #9
	SUB 7, <21
	JMP 0, <2
	DJN 0, <332
	CMP 12, @10
	SUB @0, @2
	JMZ 0, <2
	JMP 12, 10
	JMP @72, #200
	ADD 270, 60
	SUB -601, <-20
	SUB #72, @200
	JMP -7, @-20
	ADD 270, 60
	SUB 0, -0
	MOV -1, <-20
	JMZ 210, @81
	SPL -700, -601
	SPL -700, -600
	ADD 270, 60
	SPL 0, <332
	SLT 270, 60
	MOV -1, <-20
	MOV -1, <-20
