
snt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c10  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000254  08005ccc  08005ccc  00015ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f20  08005f20  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08005f20  08005f20  00015f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f28  08005f28  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f28  08005f28  00015f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f2c  08005f2c  00015f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005f30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a4  20000078  08005fa8  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08005fa8  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014cb2  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002de6  00000000  00000000  00034d52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  00037b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001038  00000000  00000000  00038cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa21  00000000  00000000  00039cf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000165b8  00000000  00000000  00054711  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4a57  00000000  00000000  0006acc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010f720  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cb4  00000000  00000000  0010f770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000078 	.word	0x20000078
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005cb4 	.word	0x08005cb4

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	2000007c 	.word	0x2000007c
 8000100:	08005cb4 	.word	0x08005cb4

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_shi>:
 8000114:	b403      	push	{r0, r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0040      	lsls	r0, r0, #1
 800011c:	0049      	lsls	r1, r1, #1
 800011e:	5e09      	ldrsh	r1, [r1, r0]
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	448e      	add	lr, r1
 8000124:	bc03      	pop	{r0, r1}
 8000126:	4770      	bx	lr

08000128 <__udivsi3>:
 8000128:	2200      	movs	r2, #0
 800012a:	0843      	lsrs	r3, r0, #1
 800012c:	428b      	cmp	r3, r1
 800012e:	d374      	bcc.n	800021a <__udivsi3+0xf2>
 8000130:	0903      	lsrs	r3, r0, #4
 8000132:	428b      	cmp	r3, r1
 8000134:	d35f      	bcc.n	80001f6 <__udivsi3+0xce>
 8000136:	0a03      	lsrs	r3, r0, #8
 8000138:	428b      	cmp	r3, r1
 800013a:	d344      	bcc.n	80001c6 <__udivsi3+0x9e>
 800013c:	0b03      	lsrs	r3, r0, #12
 800013e:	428b      	cmp	r3, r1
 8000140:	d328      	bcc.n	8000194 <__udivsi3+0x6c>
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d30d      	bcc.n	8000164 <__udivsi3+0x3c>
 8000148:	22ff      	movs	r2, #255	; 0xff
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	ba12      	rev	r2, r2
 800014e:	0c03      	lsrs	r3, r0, #16
 8000150:	428b      	cmp	r3, r1
 8000152:	d302      	bcc.n	800015a <__udivsi3+0x32>
 8000154:	1212      	asrs	r2, r2, #8
 8000156:	0209      	lsls	r1, r1, #8
 8000158:	d065      	beq.n	8000226 <__udivsi3+0xfe>
 800015a:	0b03      	lsrs	r3, r0, #12
 800015c:	428b      	cmp	r3, r1
 800015e:	d319      	bcc.n	8000194 <__udivsi3+0x6c>
 8000160:	e000      	b.n	8000164 <__udivsi3+0x3c>
 8000162:	0a09      	lsrs	r1, r1, #8
 8000164:	0bc3      	lsrs	r3, r0, #15
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x46>
 800016a:	03cb      	lsls	r3, r1, #15
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b83      	lsrs	r3, r0, #14
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x52>
 8000176:	038b      	lsls	r3, r1, #14
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b43      	lsrs	r3, r0, #13
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x5e>
 8000182:	034b      	lsls	r3, r1, #13
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b03      	lsrs	r3, r0, #12
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x6a>
 800018e:	030b      	lsls	r3, r1, #12
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0ac3      	lsrs	r3, r0, #11
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x76>
 800019a:	02cb      	lsls	r3, r1, #11
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a83      	lsrs	r3, r0, #10
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x82>
 80001a6:	028b      	lsls	r3, r1, #10
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a43      	lsrs	r3, r0, #9
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x8e>
 80001b2:	024b      	lsls	r3, r1, #9
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a03      	lsrs	r3, r0, #8
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x9a>
 80001be:	020b      	lsls	r3, r1, #8
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	d2cd      	bcs.n	8000162 <__udivsi3+0x3a>
 80001c6:	09c3      	lsrs	r3, r0, #7
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xa8>
 80001cc:	01cb      	lsls	r3, r1, #7
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0983      	lsrs	r3, r0, #6
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xb4>
 80001d8:	018b      	lsls	r3, r1, #6
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0943      	lsrs	r3, r0, #5
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xc0>
 80001e4:	014b      	lsls	r3, r1, #5
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0903      	lsrs	r3, r0, #4
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xcc>
 80001f0:	010b      	lsls	r3, r1, #4
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	08c3      	lsrs	r3, r0, #3
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xd8>
 80001fc:	00cb      	lsls	r3, r1, #3
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0883      	lsrs	r3, r0, #2
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xe4>
 8000208:	008b      	lsls	r3, r1, #2
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0843      	lsrs	r3, r0, #1
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xf0>
 8000214:	004b      	lsls	r3, r1, #1
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	1a41      	subs	r1, r0, r1
 800021c:	d200      	bcs.n	8000220 <__udivsi3+0xf8>
 800021e:	4601      	mov	r1, r0
 8000220:	4152      	adcs	r2, r2
 8000222:	4610      	mov	r0, r2
 8000224:	4770      	bx	lr
 8000226:	e7ff      	b.n	8000228 <__udivsi3+0x100>
 8000228:	b501      	push	{r0, lr}
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f8f0 	bl	8000410 <__aeabi_idiv0>
 8000230:	bd02      	pop	{r1, pc}
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_uidivmod>:
 8000234:	2900      	cmp	r1, #0
 8000236:	d0f7      	beq.n	8000228 <__udivsi3+0x100>
 8000238:	e776      	b.n	8000128 <__udivsi3>
 800023a:	4770      	bx	lr

0800023c <__divsi3>:
 800023c:	4603      	mov	r3, r0
 800023e:	430b      	orrs	r3, r1
 8000240:	d47f      	bmi.n	8000342 <__divsi3+0x106>
 8000242:	2200      	movs	r2, #0
 8000244:	0843      	lsrs	r3, r0, #1
 8000246:	428b      	cmp	r3, r1
 8000248:	d374      	bcc.n	8000334 <__divsi3+0xf8>
 800024a:	0903      	lsrs	r3, r0, #4
 800024c:	428b      	cmp	r3, r1
 800024e:	d35f      	bcc.n	8000310 <__divsi3+0xd4>
 8000250:	0a03      	lsrs	r3, r0, #8
 8000252:	428b      	cmp	r3, r1
 8000254:	d344      	bcc.n	80002e0 <__divsi3+0xa4>
 8000256:	0b03      	lsrs	r3, r0, #12
 8000258:	428b      	cmp	r3, r1
 800025a:	d328      	bcc.n	80002ae <__divsi3+0x72>
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d30d      	bcc.n	800027e <__divsi3+0x42>
 8000262:	22ff      	movs	r2, #255	; 0xff
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	ba12      	rev	r2, r2
 8000268:	0c03      	lsrs	r3, r0, #16
 800026a:	428b      	cmp	r3, r1
 800026c:	d302      	bcc.n	8000274 <__divsi3+0x38>
 800026e:	1212      	asrs	r2, r2, #8
 8000270:	0209      	lsls	r1, r1, #8
 8000272:	d065      	beq.n	8000340 <__divsi3+0x104>
 8000274:	0b03      	lsrs	r3, r0, #12
 8000276:	428b      	cmp	r3, r1
 8000278:	d319      	bcc.n	80002ae <__divsi3+0x72>
 800027a:	e000      	b.n	800027e <__divsi3+0x42>
 800027c:	0a09      	lsrs	r1, r1, #8
 800027e:	0bc3      	lsrs	r3, r0, #15
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x4c>
 8000284:	03cb      	lsls	r3, r1, #15
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b83      	lsrs	r3, r0, #14
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x58>
 8000290:	038b      	lsls	r3, r1, #14
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b43      	lsrs	r3, r0, #13
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x64>
 800029c:	034b      	lsls	r3, r1, #13
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b03      	lsrs	r3, r0, #12
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x70>
 80002a8:	030b      	lsls	r3, r1, #12
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0ac3      	lsrs	r3, r0, #11
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x7c>
 80002b4:	02cb      	lsls	r3, r1, #11
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a83      	lsrs	r3, r0, #10
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x88>
 80002c0:	028b      	lsls	r3, r1, #10
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a43      	lsrs	r3, r0, #9
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x94>
 80002cc:	024b      	lsls	r3, r1, #9
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a03      	lsrs	r3, r0, #8
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0xa0>
 80002d8:	020b      	lsls	r3, r1, #8
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	d2cd      	bcs.n	800027c <__divsi3+0x40>
 80002e0:	09c3      	lsrs	r3, r0, #7
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xae>
 80002e6:	01cb      	lsls	r3, r1, #7
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0983      	lsrs	r3, r0, #6
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xba>
 80002f2:	018b      	lsls	r3, r1, #6
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0943      	lsrs	r3, r0, #5
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xc6>
 80002fe:	014b      	lsls	r3, r1, #5
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0903      	lsrs	r3, r0, #4
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xd2>
 800030a:	010b      	lsls	r3, r1, #4
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	08c3      	lsrs	r3, r0, #3
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xde>
 8000316:	00cb      	lsls	r3, r1, #3
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0883      	lsrs	r3, r0, #2
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xea>
 8000322:	008b      	lsls	r3, r1, #2
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0843      	lsrs	r3, r0, #1
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xf6>
 800032e:	004b      	lsls	r3, r1, #1
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	1a41      	subs	r1, r0, r1
 8000336:	d200      	bcs.n	800033a <__divsi3+0xfe>
 8000338:	4601      	mov	r1, r0
 800033a:	4152      	adcs	r2, r2
 800033c:	4610      	mov	r0, r2
 800033e:	4770      	bx	lr
 8000340:	e05d      	b.n	80003fe <__divsi3+0x1c2>
 8000342:	0fca      	lsrs	r2, r1, #31
 8000344:	d000      	beq.n	8000348 <__divsi3+0x10c>
 8000346:	4249      	negs	r1, r1
 8000348:	1003      	asrs	r3, r0, #32
 800034a:	d300      	bcc.n	800034e <__divsi3+0x112>
 800034c:	4240      	negs	r0, r0
 800034e:	4053      	eors	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	469c      	mov	ip, r3
 8000354:	0903      	lsrs	r3, r0, #4
 8000356:	428b      	cmp	r3, r1
 8000358:	d32d      	bcc.n	80003b6 <__divsi3+0x17a>
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d312      	bcc.n	8000386 <__divsi3+0x14a>
 8000360:	22fc      	movs	r2, #252	; 0xfc
 8000362:	0189      	lsls	r1, r1, #6
 8000364:	ba12      	rev	r2, r2
 8000366:	0a03      	lsrs	r3, r0, #8
 8000368:	428b      	cmp	r3, r1
 800036a:	d30c      	bcc.n	8000386 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	1192      	asrs	r2, r2, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d308      	bcc.n	8000386 <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d304      	bcc.n	8000386 <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	d03a      	beq.n	80003f6 <__divsi3+0x1ba>
 8000380:	1192      	asrs	r2, r2, #6
 8000382:	e000      	b.n	8000386 <__divsi3+0x14a>
 8000384:	0989      	lsrs	r1, r1, #6
 8000386:	09c3      	lsrs	r3, r0, #7
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x154>
 800038c:	01cb      	lsls	r3, r1, #7
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0983      	lsrs	r3, r0, #6
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x160>
 8000398:	018b      	lsls	r3, r1, #6
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0943      	lsrs	r3, r0, #5
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x16c>
 80003a4:	014b      	lsls	r3, r1, #5
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0903      	lsrs	r3, r0, #4
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x178>
 80003b0:	010b      	lsls	r3, r1, #4
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	08c3      	lsrs	r3, r0, #3
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x184>
 80003bc:	00cb      	lsls	r3, r1, #3
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0883      	lsrs	r3, r0, #2
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x190>
 80003c8:	008b      	lsls	r3, r1, #2
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	d2d9      	bcs.n	8000384 <__divsi3+0x148>
 80003d0:	0843      	lsrs	r3, r0, #1
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d301      	bcc.n	80003da <__divsi3+0x19e>
 80003d6:	004b      	lsls	r3, r1, #1
 80003d8:	1ac0      	subs	r0, r0, r3
 80003da:	4152      	adcs	r2, r2
 80003dc:	1a41      	subs	r1, r0, r1
 80003de:	d200      	bcs.n	80003e2 <__divsi3+0x1a6>
 80003e0:	4601      	mov	r1, r0
 80003e2:	4663      	mov	r3, ip
 80003e4:	4152      	adcs	r2, r2
 80003e6:	105b      	asrs	r3, r3, #1
 80003e8:	4610      	mov	r0, r2
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x1b4>
 80003ec:	4240      	negs	r0, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d500      	bpl.n	80003f4 <__divsi3+0x1b8>
 80003f2:	4249      	negs	r1, r1
 80003f4:	4770      	bx	lr
 80003f6:	4663      	mov	r3, ip
 80003f8:	105b      	asrs	r3, r3, #1
 80003fa:	d300      	bcc.n	80003fe <__divsi3+0x1c2>
 80003fc:	4240      	negs	r0, r0
 80003fe:	b501      	push	{r0, lr}
 8000400:	2000      	movs	r0, #0
 8000402:	f000 f805 	bl	8000410 <__aeabi_idiv0>
 8000406:	bd02      	pop	{r1, pc}

08000408 <__aeabi_idivmod>:
 8000408:	2900      	cmp	r1, #0
 800040a:	d0f8      	beq.n	80003fe <__divsi3+0x1c2>
 800040c:	e716      	b.n	800023c <__divsi3>
 800040e:	4770      	bx	lr

08000410 <__aeabi_idiv0>:
 8000410:	4770      	bx	lr
 8000412:	46c0      	nop			; (mov r8, r8)

08000414 <__aeabi_uldivmod>:
 8000414:	2b00      	cmp	r3, #0
 8000416:	d111      	bne.n	800043c <__aeabi_uldivmod+0x28>
 8000418:	2a00      	cmp	r2, #0
 800041a:	d10f      	bne.n	800043c <__aeabi_uldivmod+0x28>
 800041c:	2900      	cmp	r1, #0
 800041e:	d100      	bne.n	8000422 <__aeabi_uldivmod+0xe>
 8000420:	2800      	cmp	r0, #0
 8000422:	d002      	beq.n	800042a <__aeabi_uldivmod+0x16>
 8000424:	2100      	movs	r1, #0
 8000426:	43c9      	mvns	r1, r1
 8000428:	0008      	movs	r0, r1
 800042a:	b407      	push	{r0, r1, r2}
 800042c:	4802      	ldr	r0, [pc, #8]	; (8000438 <__aeabi_uldivmod+0x24>)
 800042e:	a102      	add	r1, pc, #8	; (adr r1, 8000438 <__aeabi_uldivmod+0x24>)
 8000430:	1840      	adds	r0, r0, r1
 8000432:	9002      	str	r0, [sp, #8]
 8000434:	bd03      	pop	{r0, r1, pc}
 8000436:	46c0      	nop			; (mov r8, r8)
 8000438:	ffffffd9 	.word	0xffffffd9
 800043c:	b403      	push	{r0, r1}
 800043e:	4668      	mov	r0, sp
 8000440:	b501      	push	{r0, lr}
 8000442:	9802      	ldr	r0, [sp, #8]
 8000444:	f000 f806 	bl	8000454 <__udivmoddi4>
 8000448:	9b01      	ldr	r3, [sp, #4]
 800044a:	469e      	mov	lr, r3
 800044c:	b002      	add	sp, #8
 800044e:	bc0c      	pop	{r2, r3}
 8000450:	4770      	bx	lr
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__udivmoddi4>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	4657      	mov	r7, sl
 8000458:	464e      	mov	r6, r9
 800045a:	4645      	mov	r5, r8
 800045c:	46de      	mov	lr, fp
 800045e:	b5e0      	push	{r5, r6, r7, lr}
 8000460:	0004      	movs	r4, r0
 8000462:	000d      	movs	r5, r1
 8000464:	4692      	mov	sl, r2
 8000466:	4699      	mov	r9, r3
 8000468:	b083      	sub	sp, #12
 800046a:	428b      	cmp	r3, r1
 800046c:	d830      	bhi.n	80004d0 <__udivmoddi4+0x7c>
 800046e:	d02d      	beq.n	80004cc <__udivmoddi4+0x78>
 8000470:	4649      	mov	r1, r9
 8000472:	4650      	mov	r0, sl
 8000474:	f000 f8ba 	bl	80005ec <__clzdi2>
 8000478:	0029      	movs	r1, r5
 800047a:	0006      	movs	r6, r0
 800047c:	0020      	movs	r0, r4
 800047e:	f000 f8b5 	bl	80005ec <__clzdi2>
 8000482:	1a33      	subs	r3, r6, r0
 8000484:	4698      	mov	r8, r3
 8000486:	3b20      	subs	r3, #32
 8000488:	469b      	mov	fp, r3
 800048a:	d433      	bmi.n	80004f4 <__udivmoddi4+0xa0>
 800048c:	465a      	mov	r2, fp
 800048e:	4653      	mov	r3, sl
 8000490:	4093      	lsls	r3, r2
 8000492:	4642      	mov	r2, r8
 8000494:	001f      	movs	r7, r3
 8000496:	4653      	mov	r3, sl
 8000498:	4093      	lsls	r3, r2
 800049a:	001e      	movs	r6, r3
 800049c:	42af      	cmp	r7, r5
 800049e:	d83a      	bhi.n	8000516 <__udivmoddi4+0xc2>
 80004a0:	42af      	cmp	r7, r5
 80004a2:	d100      	bne.n	80004a6 <__udivmoddi4+0x52>
 80004a4:	e078      	b.n	8000598 <__udivmoddi4+0x144>
 80004a6:	465b      	mov	r3, fp
 80004a8:	1ba4      	subs	r4, r4, r6
 80004aa:	41bd      	sbcs	r5, r7
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	da00      	bge.n	80004b2 <__udivmoddi4+0x5e>
 80004b0:	e075      	b.n	800059e <__udivmoddi4+0x14a>
 80004b2:	2200      	movs	r2, #0
 80004b4:	2300      	movs	r3, #0
 80004b6:	9200      	str	r2, [sp, #0]
 80004b8:	9301      	str	r3, [sp, #4]
 80004ba:	2301      	movs	r3, #1
 80004bc:	465a      	mov	r2, fp
 80004be:	4093      	lsls	r3, r2
 80004c0:	9301      	str	r3, [sp, #4]
 80004c2:	2301      	movs	r3, #1
 80004c4:	4642      	mov	r2, r8
 80004c6:	4093      	lsls	r3, r2
 80004c8:	9300      	str	r3, [sp, #0]
 80004ca:	e028      	b.n	800051e <__udivmoddi4+0xca>
 80004cc:	4282      	cmp	r2, r0
 80004ce:	d9cf      	bls.n	8000470 <__udivmoddi4+0x1c>
 80004d0:	2200      	movs	r2, #0
 80004d2:	2300      	movs	r3, #0
 80004d4:	9200      	str	r2, [sp, #0]
 80004d6:	9301      	str	r3, [sp, #4]
 80004d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004da:	2b00      	cmp	r3, #0
 80004dc:	d001      	beq.n	80004e2 <__udivmoddi4+0x8e>
 80004de:	601c      	str	r4, [r3, #0]
 80004e0:	605d      	str	r5, [r3, #4]
 80004e2:	9800      	ldr	r0, [sp, #0]
 80004e4:	9901      	ldr	r1, [sp, #4]
 80004e6:	b003      	add	sp, #12
 80004e8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ea:	46bb      	mov	fp, r7
 80004ec:	46b2      	mov	sl, r6
 80004ee:	46a9      	mov	r9, r5
 80004f0:	46a0      	mov	r8, r4
 80004f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004f4:	4642      	mov	r2, r8
 80004f6:	2320      	movs	r3, #32
 80004f8:	1a9b      	subs	r3, r3, r2
 80004fa:	4652      	mov	r2, sl
 80004fc:	40da      	lsrs	r2, r3
 80004fe:	4641      	mov	r1, r8
 8000500:	0013      	movs	r3, r2
 8000502:	464a      	mov	r2, r9
 8000504:	408a      	lsls	r2, r1
 8000506:	0017      	movs	r7, r2
 8000508:	4642      	mov	r2, r8
 800050a:	431f      	orrs	r7, r3
 800050c:	4653      	mov	r3, sl
 800050e:	4093      	lsls	r3, r2
 8000510:	001e      	movs	r6, r3
 8000512:	42af      	cmp	r7, r5
 8000514:	d9c4      	bls.n	80004a0 <__udivmoddi4+0x4c>
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	9200      	str	r2, [sp, #0]
 800051c:	9301      	str	r3, [sp, #4]
 800051e:	4643      	mov	r3, r8
 8000520:	2b00      	cmp	r3, #0
 8000522:	d0d9      	beq.n	80004d8 <__udivmoddi4+0x84>
 8000524:	07fb      	lsls	r3, r7, #31
 8000526:	0872      	lsrs	r2, r6, #1
 8000528:	431a      	orrs	r2, r3
 800052a:	4646      	mov	r6, r8
 800052c:	087b      	lsrs	r3, r7, #1
 800052e:	e00e      	b.n	800054e <__udivmoddi4+0xfa>
 8000530:	42ab      	cmp	r3, r5
 8000532:	d101      	bne.n	8000538 <__udivmoddi4+0xe4>
 8000534:	42a2      	cmp	r2, r4
 8000536:	d80c      	bhi.n	8000552 <__udivmoddi4+0xfe>
 8000538:	1aa4      	subs	r4, r4, r2
 800053a:	419d      	sbcs	r5, r3
 800053c:	2001      	movs	r0, #1
 800053e:	1924      	adds	r4, r4, r4
 8000540:	416d      	adcs	r5, r5
 8000542:	2100      	movs	r1, #0
 8000544:	3e01      	subs	r6, #1
 8000546:	1824      	adds	r4, r4, r0
 8000548:	414d      	adcs	r5, r1
 800054a:	2e00      	cmp	r6, #0
 800054c:	d006      	beq.n	800055c <__udivmoddi4+0x108>
 800054e:	42ab      	cmp	r3, r5
 8000550:	d9ee      	bls.n	8000530 <__udivmoddi4+0xdc>
 8000552:	3e01      	subs	r6, #1
 8000554:	1924      	adds	r4, r4, r4
 8000556:	416d      	adcs	r5, r5
 8000558:	2e00      	cmp	r6, #0
 800055a:	d1f8      	bne.n	800054e <__udivmoddi4+0xfa>
 800055c:	9800      	ldr	r0, [sp, #0]
 800055e:	9901      	ldr	r1, [sp, #4]
 8000560:	465b      	mov	r3, fp
 8000562:	1900      	adds	r0, r0, r4
 8000564:	4169      	adcs	r1, r5
 8000566:	2b00      	cmp	r3, #0
 8000568:	db24      	blt.n	80005b4 <__udivmoddi4+0x160>
 800056a:	002b      	movs	r3, r5
 800056c:	465a      	mov	r2, fp
 800056e:	4644      	mov	r4, r8
 8000570:	40d3      	lsrs	r3, r2
 8000572:	002a      	movs	r2, r5
 8000574:	40e2      	lsrs	r2, r4
 8000576:	001c      	movs	r4, r3
 8000578:	465b      	mov	r3, fp
 800057a:	0015      	movs	r5, r2
 800057c:	2b00      	cmp	r3, #0
 800057e:	db2a      	blt.n	80005d6 <__udivmoddi4+0x182>
 8000580:	0026      	movs	r6, r4
 8000582:	409e      	lsls	r6, r3
 8000584:	0033      	movs	r3, r6
 8000586:	0026      	movs	r6, r4
 8000588:	4647      	mov	r7, r8
 800058a:	40be      	lsls	r6, r7
 800058c:	0032      	movs	r2, r6
 800058e:	1a80      	subs	r0, r0, r2
 8000590:	4199      	sbcs	r1, r3
 8000592:	9000      	str	r0, [sp, #0]
 8000594:	9101      	str	r1, [sp, #4]
 8000596:	e79f      	b.n	80004d8 <__udivmoddi4+0x84>
 8000598:	42a3      	cmp	r3, r4
 800059a:	d8bc      	bhi.n	8000516 <__udivmoddi4+0xc2>
 800059c:	e783      	b.n	80004a6 <__udivmoddi4+0x52>
 800059e:	4642      	mov	r2, r8
 80005a0:	2320      	movs	r3, #32
 80005a2:	2100      	movs	r1, #0
 80005a4:	1a9b      	subs	r3, r3, r2
 80005a6:	2200      	movs	r2, #0
 80005a8:	9100      	str	r1, [sp, #0]
 80005aa:	9201      	str	r2, [sp, #4]
 80005ac:	2201      	movs	r2, #1
 80005ae:	40da      	lsrs	r2, r3
 80005b0:	9201      	str	r2, [sp, #4]
 80005b2:	e786      	b.n	80004c2 <__udivmoddi4+0x6e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	2320      	movs	r3, #32
 80005b8:	1a9b      	subs	r3, r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	4646      	mov	r6, r8
 80005be:	409a      	lsls	r2, r3
 80005c0:	0023      	movs	r3, r4
 80005c2:	40f3      	lsrs	r3, r6
 80005c4:	4644      	mov	r4, r8
 80005c6:	4313      	orrs	r3, r2
 80005c8:	002a      	movs	r2, r5
 80005ca:	40e2      	lsrs	r2, r4
 80005cc:	001c      	movs	r4, r3
 80005ce:	465b      	mov	r3, fp
 80005d0:	0015      	movs	r5, r2
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	dad4      	bge.n	8000580 <__udivmoddi4+0x12c>
 80005d6:	4642      	mov	r2, r8
 80005d8:	002f      	movs	r7, r5
 80005da:	2320      	movs	r3, #32
 80005dc:	0026      	movs	r6, r4
 80005de:	4097      	lsls	r7, r2
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	40de      	lsrs	r6, r3
 80005e4:	003b      	movs	r3, r7
 80005e6:	4333      	orrs	r3, r6
 80005e8:	e7cd      	b.n	8000586 <__udivmoddi4+0x132>
 80005ea:	46c0      	nop			; (mov r8, r8)

080005ec <__clzdi2>:
 80005ec:	b510      	push	{r4, lr}
 80005ee:	2900      	cmp	r1, #0
 80005f0:	d103      	bne.n	80005fa <__clzdi2+0xe>
 80005f2:	f000 f807 	bl	8000604 <__clzsi2>
 80005f6:	3020      	adds	r0, #32
 80005f8:	e002      	b.n	8000600 <__clzdi2+0x14>
 80005fa:	0008      	movs	r0, r1
 80005fc:	f000 f802 	bl	8000604 <__clzsi2>
 8000600:	bd10      	pop	{r4, pc}
 8000602:	46c0      	nop			; (mov r8, r8)

08000604 <__clzsi2>:
 8000604:	211c      	movs	r1, #28
 8000606:	2301      	movs	r3, #1
 8000608:	041b      	lsls	r3, r3, #16
 800060a:	4298      	cmp	r0, r3
 800060c:	d301      	bcc.n	8000612 <__clzsi2+0xe>
 800060e:	0c00      	lsrs	r0, r0, #16
 8000610:	3910      	subs	r1, #16
 8000612:	0a1b      	lsrs	r3, r3, #8
 8000614:	4298      	cmp	r0, r3
 8000616:	d301      	bcc.n	800061c <__clzsi2+0x18>
 8000618:	0a00      	lsrs	r0, r0, #8
 800061a:	3908      	subs	r1, #8
 800061c:	091b      	lsrs	r3, r3, #4
 800061e:	4298      	cmp	r0, r3
 8000620:	d301      	bcc.n	8000626 <__clzsi2+0x22>
 8000622:	0900      	lsrs	r0, r0, #4
 8000624:	3904      	subs	r1, #4
 8000626:	a202      	add	r2, pc, #8	; (adr r2, 8000630 <__clzsi2+0x2c>)
 8000628:	5c10      	ldrb	r0, [r2, r0]
 800062a:	1840      	adds	r0, r0, r1
 800062c:	4770      	bx	lr
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	02020304 	.word	0x02020304
 8000634:	01010101 	.word	0x01010101
	...

08000640 <portInit_shiftreg>:
#include "cd4094.h"
#include "main.h"

//switches connected on encoder - D1, D4, D5, D8, D9, D12, D13, D16, D17, D20, D21, D22
void portInit_shiftreg(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0

    //default conditions
//    WDI_TOGGLE();
//    ANDgate_LOW();
//    STROBE_4094_LOW();
	HAL_GPIO_WritePin(STROBE_4094_GPIO_Port, STROBE_4094_Pin, RESET);
 8000644:	2380      	movs	r3, #128	; 0x80
 8000646:	005b      	lsls	r3, r3, #1
 8000648:	480a      	ldr	r0, [pc, #40]	; (8000674 <portInit_shiftreg+0x34>)
 800064a:	2200      	movs	r2, #0
 800064c:	0019      	movs	r1, r3
 800064e:	f001 f832 	bl	80016b6 <HAL_GPIO_WritePin>
//    CLOCK_4094_LOW();
	HAL_GPIO_WritePin(CLK_4094_GPIO_Port, CLK_4094_Pin, RESET);
 8000652:	2380      	movs	r3, #128	; 0x80
 8000654:	009b      	lsls	r3, r3, #2
 8000656:	4807      	ldr	r0, [pc, #28]	; (8000674 <portInit_shiftreg+0x34>)
 8000658:	2200      	movs	r2, #0
 800065a:	0019      	movs	r1, r3
 800065c:	f001 f82b 	bl	80016b6 <HAL_GPIO_WritePin>
//    DATA_4094_LOW();
	HAL_GPIO_WritePin(DATA_4094_GPIO_Port, DATA_4094_Pin, RESET);
 8000660:	2380      	movs	r3, #128	; 0x80
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	4804      	ldr	r0, [pc, #16]	; (8000678 <portInit_shiftreg+0x38>)
 8000666:	2200      	movs	r2, #0
 8000668:	0019      	movs	r1, r3
 800066a:	f001 f824 	bl	80016b6 <HAL_GPIO_WritePin>
}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	50000800 	.word	0x50000800
 8000678:	50000400 	.word	0x50000400

0800067c <writeToShiftRegister>:


void writeToShiftRegister(uint32_t value)
{
 800067c:	b590      	push	{r4, r7, lr}
 800067e:	b087      	sub	sp, #28
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
    uint32_t tempValue = value;
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	617b      	str	r3, [r7, #20]
    if(tempValue > MaxAllowedNum)
 8000688:	697a      	ldr	r2, [r7, #20]
 800068a:	2380      	movs	r3, #128	; 0x80
 800068c:	045b      	lsls	r3, r3, #17
 800068e:	429a      	cmp	r2, r3
 8000690:	d301      	bcc.n	8000696 <writeToShiftRegister+0x1a>
    {
        tempValue = MaxAllowedNum;
 8000692:	4b2a      	ldr	r3, [pc, #168]	; (800073c <writeToShiftRegister+0xc0>)
 8000694:	617b      	str	r3, [r7, #20]
    }
    int j;

//    STROBE_4094_LOW();
	HAL_GPIO_WritePin(STROBE_4094_GPIO_Port, STROBE_4094_Pin, RESET);
 8000696:	2380      	movs	r3, #128	; 0x80
 8000698:	005b      	lsls	r3, r3, #1
 800069a:	4829      	ldr	r0, [pc, #164]	; (8000740 <writeToShiftRegister+0xc4>)
 800069c:	2200      	movs	r2, #0
 800069e:	0019      	movs	r1, r3
 80006a0:	f001 f809 	bl	80016b6 <HAL_GPIO_WritePin>

    for(j = HCF4094_outputs-1; j>=0; j--)
 80006a4:	2317      	movs	r3, #23
 80006a6:	613b      	str	r3, [r7, #16]
 80006a8:	e03a      	b.n	8000720 <writeToShiftRegister+0xa4>
    {
        bool num = 0;
 80006aa:	210f      	movs	r1, #15
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	2200      	movs	r2, #0
 80006b0:	701a      	strb	r2, [r3, #0]
        uint32_t temp1Val = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	60bb      	str	r3, [r7, #8]
        temp1Val = (tempValue >> (j - 1));
 80006b6:	693b      	ldr	r3, [r7, #16]
 80006b8:	3b01      	subs	r3, #1
 80006ba:	697a      	ldr	r2, [r7, #20]
 80006bc:	40da      	lsrs	r2, r3
 80006be:	0013      	movs	r3, r2
 80006c0:	60bb      	str	r3, [r7, #8]
        num = (bool)(temp1Val & 0x01);
 80006c2:	68bb      	ldr	r3, [r7, #8]
 80006c4:	2201      	movs	r2, #1
 80006c6:	401a      	ands	r2, r3
 80006c8:	000c      	movs	r4, r1
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	1e51      	subs	r1, r2, #1
 80006ce:	418a      	sbcs	r2, r1
 80006d0:	701a      	strb	r2, [r3, #0]

//        CLOCK_4094_LOW();
    	HAL_GPIO_WritePin(CLK_4094_GPIO_Port, CLK_4094_Pin, RESET);
 80006d2:	2380      	movs	r3, #128	; 0x80
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	481a      	ldr	r0, [pc, #104]	; (8000740 <writeToShiftRegister+0xc4>)
 80006d8:	2200      	movs	r2, #0
 80006da:	0019      	movs	r1, r3
 80006dc:	f000 ffeb 	bl	80016b6 <HAL_GPIO_WritePin>

        if(num == 0)
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	2201      	movs	r2, #1
 80006e6:	4053      	eors	r3, r2
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d007      	beq.n	80006fe <writeToShiftRegister+0x82>
        {
//            DATA_4094_HIGH();
        	HAL_GPIO_WritePin(DATA_4094_GPIO_Port, DATA_4094_Pin, SET);
 80006ee:	2380      	movs	r3, #128	; 0x80
 80006f0:	005b      	lsls	r3, r3, #1
 80006f2:	4814      	ldr	r0, [pc, #80]	; (8000744 <writeToShiftRegister+0xc8>)
 80006f4:	2201      	movs	r2, #1
 80006f6:	0019      	movs	r1, r3
 80006f8:	f000 ffdd 	bl	80016b6 <HAL_GPIO_WritePin>
 80006fc:	e006      	b.n	800070c <writeToShiftRegister+0x90>

        }
        else
        {
//            DATA_4094_LOW();
        	HAL_GPIO_WritePin(DATA_4094_GPIO_Port, DATA_4094_Pin, RESET);
 80006fe:	2380      	movs	r3, #128	; 0x80
 8000700:	005b      	lsls	r3, r3, #1
 8000702:	4810      	ldr	r0, [pc, #64]	; (8000744 <writeToShiftRegister+0xc8>)
 8000704:	2200      	movs	r2, #0
 8000706:	0019      	movs	r1, r3
 8000708:	f000 ffd5 	bl	80016b6 <HAL_GPIO_WritePin>

        }
//        CLOCK_4094_HIGH();
    	HAL_GPIO_WritePin(CLK_4094_GPIO_Port, CLK_4094_Pin, SET);
 800070c:	2380      	movs	r3, #128	; 0x80
 800070e:	009b      	lsls	r3, r3, #2
 8000710:	480b      	ldr	r0, [pc, #44]	; (8000740 <writeToShiftRegister+0xc4>)
 8000712:	2201      	movs	r2, #1
 8000714:	0019      	movs	r1, r3
 8000716:	f000 ffce 	bl	80016b6 <HAL_GPIO_WritePin>
    for(j = HCF4094_outputs-1; j>=0; j--)
 800071a:	693b      	ldr	r3, [r7, #16]
 800071c:	3b01      	subs	r3, #1
 800071e:	613b      	str	r3, [r7, #16]
 8000720:	693b      	ldr	r3, [r7, #16]
 8000722:	2b00      	cmp	r3, #0
 8000724:	dac1      	bge.n	80006aa <writeToShiftRegister+0x2e>

    }
//    STROBE_4094_HIGH();
	HAL_GPIO_WritePin(STROBE_4094_GPIO_Port, STROBE_4094_Pin, SET);
 8000726:	2380      	movs	r3, #128	; 0x80
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	4805      	ldr	r0, [pc, #20]	; (8000740 <writeToShiftRegister+0xc4>)
 800072c:	2201      	movs	r2, #1
 800072e:	0019      	movs	r1, r3
 8000730:	f000 ffc1 	bl	80016b6 <HAL_GPIO_WritePin>

}
 8000734:	46c0      	nop			; (mov r8, r8)
 8000736:	46bd      	mov	sp, r7
 8000738:	b007      	add	sp, #28
 800073a:	bd90      	pop	{r4, r7, pc}
 800073c:	00ffffff 	.word	0x00ffffff
 8000740:	50000800 	.word	0x50000800
 8000744:	50000400 	.word	0x50000400

08000748 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000748:	b590      	push	{r4, r7, lr}
 800074a:	b08b      	sub	sp, #44	; 0x2c
 800074c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074e:	2414      	movs	r4, #20
 8000750:	193b      	adds	r3, r7, r4
 8000752:	0018      	movs	r0, r3
 8000754:	2314      	movs	r3, #20
 8000756:	001a      	movs	r2, r3
 8000758:	2100      	movs	r1, #0
 800075a:	f004 fa70 	bl	8004c3e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800075e:	4b55      	ldr	r3, [pc, #340]	; (80008b4 <MX_GPIO_Init+0x16c>)
 8000760:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000762:	4b54      	ldr	r3, [pc, #336]	; (80008b4 <MX_GPIO_Init+0x16c>)
 8000764:	2104      	movs	r1, #4
 8000766:	430a      	orrs	r2, r1
 8000768:	635a      	str	r2, [r3, #52]	; 0x34
 800076a:	4b52      	ldr	r3, [pc, #328]	; (80008b4 <MX_GPIO_Init+0x16c>)
 800076c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800076e:	2204      	movs	r2, #4
 8000770:	4013      	ands	r3, r2
 8000772:	613b      	str	r3, [r7, #16]
 8000774:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000776:	4b4f      	ldr	r3, [pc, #316]	; (80008b4 <MX_GPIO_Init+0x16c>)
 8000778:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800077a:	4b4e      	ldr	r3, [pc, #312]	; (80008b4 <MX_GPIO_Init+0x16c>)
 800077c:	2120      	movs	r1, #32
 800077e:	430a      	orrs	r2, r1
 8000780:	635a      	str	r2, [r3, #52]	; 0x34
 8000782:	4b4c      	ldr	r3, [pc, #304]	; (80008b4 <MX_GPIO_Init+0x16c>)
 8000784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000786:	2220      	movs	r2, #32
 8000788:	4013      	ands	r3, r2
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800078e:	4b49      	ldr	r3, [pc, #292]	; (80008b4 <MX_GPIO_Init+0x16c>)
 8000790:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000792:	4b48      	ldr	r3, [pc, #288]	; (80008b4 <MX_GPIO_Init+0x16c>)
 8000794:	2101      	movs	r1, #1
 8000796:	430a      	orrs	r2, r1
 8000798:	635a      	str	r2, [r3, #52]	; 0x34
 800079a:	4b46      	ldr	r3, [pc, #280]	; (80008b4 <MX_GPIO_Init+0x16c>)
 800079c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800079e:	2201      	movs	r2, #1
 80007a0:	4013      	ands	r3, r2
 80007a2:	60bb      	str	r3, [r7, #8]
 80007a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a6:	4b43      	ldr	r3, [pc, #268]	; (80008b4 <MX_GPIO_Init+0x16c>)
 80007a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007aa:	4b42      	ldr	r3, [pc, #264]	; (80008b4 <MX_GPIO_Init+0x16c>)
 80007ac:	2102      	movs	r1, #2
 80007ae:	430a      	orrs	r2, r1
 80007b0:	635a      	str	r2, [r3, #52]	; 0x34
 80007b2:	4b40      	ldr	r3, [pc, #256]	; (80008b4 <MX_GPIO_Init+0x16c>)
 80007b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007b6:	2202      	movs	r2, #2
 80007b8:	4013      	ands	r3, r2
 80007ba:	607b      	str	r3, [r7, #4]
 80007bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 80007be:	23a0      	movs	r3, #160	; 0xa0
 80007c0:	05db      	lsls	r3, r3, #23
 80007c2:	2200      	movs	r2, #0
 80007c4:	2122      	movs	r1, #34	; 0x22
 80007c6:	0018      	movs	r0, r3
 80007c8:	f000 ff75 	bl	80016b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_Pin|TRX_CE_Pin|TXEN_Pin|DATA_4094_Pin
 80007cc:	23e3      	movs	r3, #227	; 0xe3
 80007ce:	021b      	lsls	r3, r3, #8
 80007d0:	4839      	ldr	r0, [pc, #228]	; (80008b8 <MX_GPIO_Init+0x170>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	0019      	movs	r1, r3
 80007d6:	f000 ff6e 	bl	80016b6 <HAL_GPIO_WritePin>
                          |RELAY3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RELAY2_Pin|STROBE_4094_Pin|CLK_4094_Pin, GPIO_PIN_RESET);
 80007da:	23d0      	movs	r3, #208	; 0xd0
 80007dc:	009b      	lsls	r3, r3, #2
 80007de:	4837      	ldr	r0, [pc, #220]	; (80008bc <MX_GPIO_Init+0x174>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	0019      	movs	r1, r3
 80007e4:	f000 ff67 	bl	80016b6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	2202      	movs	r2, #2
 80007ec:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ee:	193b      	adds	r3, r7, r4
 80007f0:	2201      	movs	r2, #1
 80007f2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	193b      	adds	r3, r7, r4
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fa:	193b      	adds	r3, r7, r4
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8000800:	193a      	adds	r2, r7, r4
 8000802:	23a0      	movs	r3, #160	; 0xa0
 8000804:	05db      	lsls	r3, r3, #23
 8000806:	0011      	movs	r1, r2
 8000808:	0018      	movs	r0, r3
 800080a:	f000 fdd3 	bl	80013b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800080e:	193b      	adds	r3, r7, r4
 8000810:	2220      	movs	r2, #32
 8000812:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000814:	193b      	adds	r3, r7, r4
 8000816:	2201      	movs	r2, #1
 8000818:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	193b      	adds	r3, r7, r4
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000820:	193b      	adds	r3, r7, r4
 8000822:	2202      	movs	r2, #2
 8000824:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000826:	193a      	adds	r2, r7, r4
 8000828:	23a0      	movs	r3, #160	; 0xa0
 800082a:	05db      	lsls	r3, r3, #23
 800082c:	0011      	movs	r1, r2
 800082e:	0018      	movs	r0, r3
 8000830:	f000 fdc0 	bl	80013b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CD_Pin;
 8000834:	0021      	movs	r1, r4
 8000836:	187b      	adds	r3, r7, r1
 8000838:	2280      	movs	r2, #128	; 0x80
 800083a:	0152      	lsls	r2, r2, #5
 800083c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800083e:	000c      	movs	r4, r1
 8000840:	193b      	adds	r3, r7, r4
 8000842:	2200      	movs	r2, #0
 8000844:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000846:	193b      	adds	r3, r7, r4
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(CD_GPIO_Port, &GPIO_InitStruct);
 800084c:	193b      	adds	r3, r7, r4
 800084e:	4a1a      	ldr	r2, [pc, #104]	; (80008b8 <MX_GPIO_Init+0x170>)
 8000850:	0019      	movs	r1, r3
 8000852:	0010      	movs	r0, r2
 8000854:	f000 fdae 	bl	80013b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = PWR_Pin|TRX_CE_Pin|TXEN_Pin|DATA_4094_Pin
 8000858:	0021      	movs	r1, r4
 800085a:	187b      	adds	r3, r7, r1
 800085c:	22e3      	movs	r2, #227	; 0xe3
 800085e:	0212      	lsls	r2, r2, #8
 8000860:	601a      	str	r2, [r3, #0]
                          |RELAY3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000862:	000c      	movs	r4, r1
 8000864:	193b      	adds	r3, r7, r4
 8000866:	2201      	movs	r2, #1
 8000868:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	193b      	adds	r3, r7, r4
 800086c:	2200      	movs	r2, #0
 800086e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000870:	193b      	adds	r3, r7, r4
 8000872:	2200      	movs	r2, #0
 8000874:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000876:	193b      	adds	r3, r7, r4
 8000878:	4a0f      	ldr	r2, [pc, #60]	; (80008b8 <MX_GPIO_Init+0x170>)
 800087a:	0019      	movs	r1, r3
 800087c:	0010      	movs	r0, r2
 800087e:	f000 fd99 	bl	80013b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RELAY2_Pin|STROBE_4094_Pin|CLK_4094_Pin;
 8000882:	0021      	movs	r1, r4
 8000884:	187b      	adds	r3, r7, r1
 8000886:	22d0      	movs	r2, #208	; 0xd0
 8000888:	0092      	lsls	r2, r2, #2
 800088a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088c:	187b      	adds	r3, r7, r1
 800088e:	2201      	movs	r2, #1
 8000890:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	187b      	adds	r3, r7, r1
 8000894:	2200      	movs	r2, #0
 8000896:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	187b      	adds	r3, r7, r1
 800089a:	2200      	movs	r2, #0
 800089c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800089e:	187b      	adds	r3, r7, r1
 80008a0:	4a06      	ldr	r2, [pc, #24]	; (80008bc <MX_GPIO_Init+0x174>)
 80008a2:	0019      	movs	r1, r3
 80008a4:	0010      	movs	r0, r2
 80008a6:	f000 fd85 	bl	80013b4 <HAL_GPIO_Init>

}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b00b      	add	sp, #44	; 0x2c
 80008b0:	bd90      	pop	{r4, r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	40021000 	.word	0x40021000
 80008b8:	50000400 	.word	0x50000400
 80008bc:	50000800 	.word	0x50000800

080008c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b089      	sub	sp, #36	; 0x24
 80008c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 80008c6:	f004 f813 	bl	80048f0 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ca:	f000 fbff 	bl	80010cc <HAL_Init>

  /* USER CODE BEGIN Init */
  portInit_shiftreg();
 80008ce:	f7ff feb7 	bl	8000640 <portInit_shiftreg>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008d2:	f000 f939 	bl	8000b48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008d6:	f7ff ff37 	bl	8000748 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008da:	f000 fb1f 	bl	8000f1c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80008de:	f000 f981 	bl	8000be4 <MX_SPI2_Init>
  MX_TIM3_Init();
 80008e2:	f000 faa7 	bl	8000e34 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  uint32_t uid = 0x00;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61fb      	str	r3, [r7, #28]
  	for (uint8_t i = 0; i < 3; ++i) {
 80008ea:	231b      	movs	r3, #27
 80008ec:	18fb      	adds	r3, r7, r3
 80008ee:	2200      	movs	r2, #0
 80008f0:	701a      	strb	r2, [r3, #0]
 80008f2:	e00f      	b.n	8000914 <main+0x54>
  		uid += (uint32_t) (UID_BASE + i * 4);
 80008f4:	211b      	movs	r1, #27
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	009b      	lsls	r3, r3, #2
 80008fc:	001a      	movs	r2, r3
 80008fe:	69fb      	ldr	r3, [r7, #28]
 8000900:	18d3      	adds	r3, r2, r3
 8000902:	4a80      	ldr	r2, [pc, #512]	; (8000b04 <main+0x244>)
 8000904:	4694      	mov	ip, r2
 8000906:	4463      	add	r3, ip
 8000908:	61fb      	str	r3, [r7, #28]
  	for (uint8_t i = 0; i < 3; ++i) {
 800090a:	187b      	adds	r3, r7, r1
 800090c:	187a      	adds	r2, r7, r1
 800090e:	7812      	ldrb	r2, [r2, #0]
 8000910:	3201      	adds	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	231b      	movs	r3, #27
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b02      	cmp	r3, #2
 800091c:	d9ea      	bls.n	80008f4 <main+0x34>
  	}
  	srand(uid);
 800091e:	69fb      	ldr	r3, [r7, #28]
 8000920:	0018      	movs	r0, r3
 8000922:	f004 fac3 	bl	8004eac <srand>

  	NRF905_hw.gpio[NRF905_HW_GPIO_TXEN].pin = TXEN_Pin;
 8000926:	4b78      	ldr	r3, [pc, #480]	; (8000b08 <main+0x248>)
 8000928:	2280      	movs	r2, #128	; 0x80
 800092a:	0212      	lsls	r2, r2, #8
 800092c:	601a      	str	r2, [r3, #0]
  	NRF905_hw.gpio[NRF905_HW_GPIO_TXEN].port = TXEN_GPIO_Port;
 800092e:	4b76      	ldr	r3, [pc, #472]	; (8000b08 <main+0x248>)
 8000930:	4a76      	ldr	r2, [pc, #472]	; (8000b0c <main+0x24c>)
 8000932:	605a      	str	r2, [r3, #4]
  	NRF905_hw.gpio[NRF905_HW_GPIO_TRX_EN].pin = TRX_CE_Pin;
 8000934:	4b74      	ldr	r3, [pc, #464]	; (8000b08 <main+0x248>)
 8000936:	2280      	movs	r2, #128	; 0x80
 8000938:	01d2      	lsls	r2, r2, #7
 800093a:	609a      	str	r2, [r3, #8]
  	NRF905_hw.gpio[NRF905_HW_GPIO_TRX_EN].port = TRX_CE_GPIO_Port;
 800093c:	4b72      	ldr	r3, [pc, #456]	; (8000b08 <main+0x248>)
 800093e:	4a73      	ldr	r2, [pc, #460]	; (8000b0c <main+0x24c>)
 8000940:	60da      	str	r2, [r3, #12]
  	NRF905_hw.gpio[NRF905_HW_GPIO_PWR].pin = PWR_Pin;
 8000942:	4b71      	ldr	r3, [pc, #452]	; (8000b08 <main+0x248>)
 8000944:	2280      	movs	r2, #128	; 0x80
 8000946:	0192      	lsls	r2, r2, #6
 8000948:	611a      	str	r2, [r3, #16]
  	NRF905_hw.gpio[NRF905_HW_GPIO_PWR].port = PWR_GPIO_Port;
 800094a:	4b6f      	ldr	r3, [pc, #444]	; (8000b08 <main+0x248>)
 800094c:	4a6f      	ldr	r2, [pc, #444]	; (8000b0c <main+0x24c>)
 800094e:	615a      	str	r2, [r3, #20]

  	NRF905_hw.gpio[NRF905_HW_GPIO_CD].pin = CD_Pin;
 8000950:	4b6d      	ldr	r3, [pc, #436]	; (8000b08 <main+0x248>)
 8000952:	2280      	movs	r2, #128	; 0x80
 8000954:	0152      	lsls	r2, r2, #5
 8000956:	619a      	str	r2, [r3, #24]
  	NRF905_hw.gpio[NRF905_HW_GPIO_CD].port = CD_GPIO_Port;
 8000958:	4b6b      	ldr	r3, [pc, #428]	; (8000b08 <main+0x248>)
 800095a:	4a6c      	ldr	r2, [pc, #432]	; (8000b0c <main+0x24c>)
 800095c:	61da      	str	r2, [r3, #28]
  	NRF905_hw.gpio[NRF905_HW_GPIO_AM].pin = 0;
 800095e:	4b6a      	ldr	r3, [pc, #424]	; (8000b08 <main+0x248>)
 8000960:	2200      	movs	r2, #0
 8000962:	621a      	str	r2, [r3, #32]
  	NRF905_hw.gpio[NRF905_HW_GPIO_AM].port = NULL;
 8000964:	4b68      	ldr	r3, [pc, #416]	; (8000b08 <main+0x248>)
 8000966:	2200      	movs	r2, #0
 8000968:	625a      	str	r2, [r3, #36]	; 0x24
  	NRF905_hw.gpio[NRF905_HW_GPIO_DR].pin = 0;
 800096a:	4b67      	ldr	r3, [pc, #412]	; (8000b08 <main+0x248>)
 800096c:	2200      	movs	r2, #0
 800096e:	629a      	str	r2, [r3, #40]	; 0x28
  	NRF905_hw.gpio[NRF905_HW_GPIO_DR].port = NULL;
 8000970:	4b65      	ldr	r3, [pc, #404]	; (8000b08 <main+0x248>)
 8000972:	2200      	movs	r2, #0
 8000974:	62da      	str	r2, [r3, #44]	; 0x2c

  	NRF905_hw.gpio[NRF905_HW_GPIO_CS].pin = SPI_CS_Pin;
 8000976:	4b64      	ldr	r3, [pc, #400]	; (8000b08 <main+0x248>)
 8000978:	2202      	movs	r2, #2
 800097a:	631a      	str	r2, [r3, #48]	; 0x30
  	NRF905_hw.gpio[NRF905_HW_GPIO_CS].port = SPI_CS_GPIO_Port;
 800097c:	4b62      	ldr	r3, [pc, #392]	; (8000b08 <main+0x248>)
 800097e:	22a0      	movs	r2, #160	; 0xa0
 8000980:	05d2      	lsls	r2, r2, #23
 8000982:	635a      	str	r2, [r3, #52]	; 0x34

  	NRF905_hw.tim = &htim3;
 8000984:	4b60      	ldr	r3, [pc, #384]	; (8000b08 <main+0x248>)
 8000986:	4a62      	ldr	r2, [pc, #392]	; (8000b10 <main+0x250>)
 8000988:	63da      	str	r2, [r3, #60]	; 0x3c
  	NRF905_hw.spi = &hspi2;
 800098a:	4b5f      	ldr	r3, [pc, #380]	; (8000b08 <main+0x248>)
 800098c:	4a61      	ldr	r2, [pc, #388]	; (8000b14 <main+0x254>)
 800098e:	639a      	str	r2, [r3, #56]	; 0x38

  	master = 0; //HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin);
 8000990:	4b61      	ldr	r3, [pc, #388]	; (8000b18 <main+0x258>)
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
  	if (master == 1) {
 8000996:	4b60      	ldr	r3, [pc, #384]	; (8000b18 <main+0x258>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	2b01      	cmp	r3, #1
 800099c:	d106      	bne.n	80009ac <main+0xec>
  		my_address = ADDRESS_MASTER;
 800099e:	4b5f      	ldr	r3, [pc, #380]	; (8000b1c <main+0x25c>)
 80009a0:	4a5f      	ldr	r2, [pc, #380]	; (8000b20 <main+0x260>)
 80009a2:	601a      	str	r2, [r3, #0]
  		receiver_address = ADDRESS_SLAVE;
 80009a4:	4b5f      	ldr	r3, [pc, #380]	; (8000b24 <main+0x264>)
 80009a6:	4a5e      	ldr	r2, [pc, #376]	; (8000b20 <main+0x260>)
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	e005      	b.n	80009b8 <main+0xf8>
  	} else {
  		my_address = ADDRESS_SLAVE;
 80009ac:	4b5b      	ldr	r3, [pc, #364]	; (8000b1c <main+0x25c>)
 80009ae:	4a5c      	ldr	r2, [pc, #368]	; (8000b20 <main+0x260>)
 80009b0:	601a      	str	r2, [r3, #0]
  		receiver_address = ADDRESS_MASTER;
 80009b2:	4b5c      	ldr	r3, [pc, #368]	; (8000b24 <main+0x264>)
 80009b4:	4a5a      	ldr	r2, [pc, #360]	; (8000b20 <main+0x260>)
 80009b6:	601a      	str	r2, [r3, #0]
  	}

  	if (master == 1) {
 80009b8:	4b57      	ldr	r3, [pc, #348]	; (8000b18 <main+0x258>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d107      	bne.n	80009d0 <main+0x110>
  		printf("Mode: Master, TX, %08lX\r\n", my_address);
 80009c0:	4b56      	ldr	r3, [pc, #344]	; (8000b1c <main+0x25c>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	4b58      	ldr	r3, [pc, #352]	; (8000b28 <main+0x268>)
 80009c6:	0011      	movs	r1, r2
 80009c8:	0018      	movs	r0, r3
 80009ca:	f004 f9d9 	bl	8004d80 <iprintf>
 80009ce:	e006      	b.n	80009de <main+0x11e>
//  		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
  	} else {
  		printf("Mode: Slave, RX, %08lX\r\n", my_address);
 80009d0:	4b52      	ldr	r3, [pc, #328]	; (8000b1c <main+0x25c>)
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	4b55      	ldr	r3, [pc, #340]	; (8000b2c <main+0x26c>)
 80009d6:	0011      	movs	r1, r2
 80009d8:	0018      	movs	r0, r3
 80009da:	f004 f9d1 	bl	8004d80 <iprintf>
//  		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
  	}

  	NRF905_init(&NRF905, &NRF905_hw);
 80009de:	4a4a      	ldr	r2, [pc, #296]	; (8000b08 <main+0x248>)
 80009e0:	4b53      	ldr	r3, [pc, #332]	; (8000b30 <main+0x270>)
 80009e2:	0011      	movs	r1, r2
 80009e4:	0018      	movs	r0, r3
 80009e6:	f003 fb63 	bl	80040b0 <NRF905_init>
  	NRF905_set_listen_address(&NRF905, receiver_address);
 80009ea:	4b4e      	ldr	r3, [pc, #312]	; (8000b24 <main+0x264>)
 80009ec:	681a      	ldr	r2, [r3, #0]
 80009ee:	4b50      	ldr	r3, [pc, #320]	; (8000b30 <main+0x270>)
 80009f0:	0011      	movs	r1, r2
 80009f2:	0018      	movs	r0, r3
 80009f4:	f003 fad8 	bl	8003fa8 <NRF905_set_listen_address>

  	printf("Reg conf: ");
 80009f8:	4b4e      	ldr	r3, [pc, #312]	; (8000b34 <main+0x274>)
 80009fa:	0018      	movs	r0, r3
 80009fc:	f004 f9c0 	bl	8004d80 <iprintf>
  	for (int i = 0; i < 10; ++i) {
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]
 8000a04:	e013      	b.n	8000a2e <main+0x16e>
  		uint8_t d = NRF905_read_config_register(&NRF905, i);
 8000a06:	697b      	ldr	r3, [r7, #20]
 8000a08:	b2da      	uxtb	r2, r3
 8000a0a:	1d7c      	adds	r4, r7, #5
 8000a0c:	4b48      	ldr	r3, [pc, #288]	; (8000b30 <main+0x270>)
 8000a0e:	0011      	movs	r1, r2
 8000a10:	0018      	movs	r0, r3
 8000a12:	f003 f9e1 	bl	8003dd8 <NRF905_read_config_register>
 8000a16:	0003      	movs	r3, r0
 8000a18:	7023      	strb	r3, [r4, #0]
  		printf("%02X, ", d);
 8000a1a:	1d7b      	adds	r3, r7, #5
 8000a1c:	781a      	ldrb	r2, [r3, #0]
 8000a1e:	4b46      	ldr	r3, [pc, #280]	; (8000b38 <main+0x278>)
 8000a20:	0011      	movs	r1, r2
 8000a22:	0018      	movs	r0, r3
 8000a24:	f004 f9ac 	bl	8004d80 <iprintf>
  	for (int i = 0; i < 10; ++i) {
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	2b09      	cmp	r3, #9
 8000a32:	dde8      	ble.n	8000a06 <main+0x146>
  	}
  	printf("\r\n");
 8000a34:	4b41      	ldr	r3, [pc, #260]	; (8000b3c <main+0x27c>)
 8000a36:	0018      	movs	r0, r3
 8000a38:	f004 fa2e 	bl	8004e98 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	int c = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	60bb      	str	r3, [r7, #8]
//		printf("ret = %d\r\n", ret);
//		++c;
//		}

//		printf("Switching to RX (%08lX)\r\n", my_address);
		NRF905_rx(&NRF905);
 8000a40:	4b3b      	ldr	r3, [pc, #236]	; (8000b30 <main+0x270>)
 8000a42:	0018      	movs	r0, r3
 8000a44:	f003 fac6 	bl	8003fd4 <NRF905_rx>
//		uint32_t wait = rand() % 21 + 20;
//		printf("Waiting for max %ld ms\r\n", wait * 100);
		uint8_t response_ok = 0;
 8000a48:	2313      	movs	r3, #19
 8000a4a:	18fb      	adds	r3, r7, r3
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 500; ++i) {
 8000a50:	2300      	movs	r3, #0
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	e03d      	b.n	8000ad2 <main+0x212>
			uint8_t state_DR = NRF905_data_ready(&NRF905);
 8000a56:	4b36      	ldr	r3, [pc, #216]	; (8000b30 <main+0x270>)
 8000a58:	0018      	movs	r0, r3
 8000a5a:	f003 fa5d 	bl	8003f18 <NRF905_data_ready>
 8000a5e:	0002      	movs	r2, r0
 8000a60:	1dfb      	adds	r3, r7, #7
 8000a62:	701a      	strb	r2, [r3, #0]
			uint8_t state_AM = NRF905_address_matched(&NRF905);
 8000a64:	4b32      	ldr	r3, [pc, #200]	; (8000b30 <main+0x270>)
 8000a66:	0018      	movs	r0, r3
 8000a68:	f003 fa7a 	bl	8003f60 <NRF905_address_matched>
 8000a6c:	0002      	movs	r2, r0
 8000a6e:	1dbb      	adds	r3, r7, #6
 8000a70:	701a      	strb	r2, [r3, #0]

			if (state_DR && state_AM) {
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d028      	beq.n	8000acc <main+0x20c>
 8000a7a:	1dbb      	adds	r3, r7, #6
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d024      	beq.n	8000acc <main+0x20c>
				NRF905_read(&NRF905, nrf905_payload_buffer, NRF905_MAX_PAYLOAD);
 8000a82:	492f      	ldr	r1, [pc, #188]	; (8000b40 <main+0x280>)
 8000a84:	4b2a      	ldr	r3, [pc, #168]	; (8000b30 <main+0x270>)
 8000a86:	2220      	movs	r2, #32
 8000a88:	0018      	movs	r0, r3
 8000a8a:	f003 fac7 	bl	800401c <NRF905_read>
				nrf905_payload_buffer[NRF905_MAX_PAYLOAD] = 0x00;
 8000a8e:	4b2c      	ldr	r3, [pc, #176]	; (8000b40 <main+0x280>)
 8000a90:	2220      	movs	r2, #32
 8000a92:	2100      	movs	r1, #0
 8000a94:	5499      	strb	r1, [r3, r2]
				printf("Received0: %d\r\n", nrf905_payload_buffer[2]);
 8000a96:	4b2a      	ldr	r3, [pc, #168]	; (8000b40 <main+0x280>)
 8000a98:	789b      	ldrb	r3, [r3, #2]
 8000a9a:	001a      	movs	r2, r3
 8000a9c:	4b29      	ldr	r3, [pc, #164]	; (8000b44 <main+0x284>)
 8000a9e:	0011      	movs	r1, r2
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	f004 f96d 	bl	8004d80 <iprintf>
//				printf("Received1: %d\r\n", nrf905_payload_buffer[1]);
//				printf("Received2: %d\r\n", nrf905_payload_buffer[2]);
//				printf("Received3: %d\r\n", nrf905_payload_buffer[3]);
				if(nrf905_payload_buffer[2]==0xD3){
 8000aa6:	4b26      	ldr	r3, [pc, #152]	; (8000b40 <main+0x280>)
 8000aa8:	789b      	ldrb	r3, [r3, #2]
 8000aaa:	2bd3      	cmp	r3, #211	; 0xd3
 8000aac:	d109      	bne.n	8000ac2 <main+0x202>
					writeToShiftRegister(0x00000000 + RELAY07);
 8000aae:	2080      	movs	r0, #128	; 0x80
 8000ab0:	f7ff fde4 	bl	800067c <writeToShiftRegister>
					HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8000ab4:	23a0      	movs	r3, #160	; 0xa0
 8000ab6:	05db      	lsls	r3, r3, #23
 8000ab8:	2201      	movs	r2, #1
 8000aba:	2120      	movs	r1, #32
 8000abc:	0018      	movs	r0, r3
 8000abe:	f000 fdfa 	bl	80016b6 <HAL_GPIO_WritePin>
				}


//				printf("Switching to TX (%08lX)\r\n", my_address);
//				HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
				response_ok = 1;
 8000ac2:	2313      	movs	r3, #19
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	701a      	strb	r2, [r3, #0]
				break;
 8000aca:	e007      	b.n	8000adc <main+0x21c>
		for (int i = 0; i < 500; ++i) {
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	3301      	adds	r3, #1
 8000ad0:	60fb      	str	r3, [r7, #12]
 8000ad2:	68fa      	ldr	r2, [r7, #12]
 8000ad4:	23fa      	movs	r3, #250	; 0xfa
 8000ad6:	005b      	lsls	r3, r3, #1
 8000ad8:	429a      	cmp	r2, r3
 8000ada:	dbbc      	blt.n	8000a56 <main+0x196>
			}

		}
		HAL_Delay(20);
 8000adc:	2014      	movs	r0, #20
 8000ade:	f000 fb7b 	bl	80011d8 <HAL_Delay>

		if (response_ok == 0) {
 8000ae2:	2313      	movs	r3, #19
 8000ae4:	18fb      	adds	r3, r7, r3
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d1a9      	bne.n	8000a40 <main+0x180>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000aec:	23a0      	movs	r3, #160	; 0xa0
 8000aee:	05db      	lsls	r3, r3, #23
 8000af0:	2200      	movs	r2, #0
 8000af2:	2120      	movs	r1, #32
 8000af4:	0018      	movs	r0, r3
 8000af6:	f000 fdde 	bl	80016b6 <HAL_GPIO_WritePin>
			writeToShiftRegister(0x00000000);
 8000afa:	2000      	movs	r0, #0
 8000afc:	f7ff fdbe 	bl	800067c <writeToShiftRegister>
	while (1) {
 8000b00:	e79e      	b.n	8000a40 <main+0x180>
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	1fff7590 	.word	0x1fff7590
 8000b08:	20000094 	.word	0x20000094
 8000b0c:	50000400 	.word	0x50000400
 8000b10:	20000180 	.word	0x20000180
 8000b14:	20000118 	.word	0x20000118
 8000b18:	200000e8 	.word	0x200000e8
 8000b1c:	20000110 	.word	0x20000110
 8000b20:	e7e7e7e7 	.word	0xe7e7e7e7
 8000b24:	20000114 	.word	0x20000114
 8000b28:	08005ccc 	.word	0x08005ccc
 8000b2c:	08005ce8 	.word	0x08005ce8
 8000b30:	200000d4 	.word	0x200000d4
 8000b34:	08005d04 	.word	0x08005d04
 8000b38:	08005d10 	.word	0x08005d10
 8000b3c:	08005d18 	.word	0x08005d18
 8000b40:	200000ec 	.word	0x200000ec
 8000b44:	08005d1c 	.word	0x08005d1c

08000b48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b48:	b590      	push	{r4, r7, lr}
 8000b4a:	b093      	sub	sp, #76	; 0x4c
 8000b4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b4e:	2410      	movs	r4, #16
 8000b50:	193b      	adds	r3, r7, r4
 8000b52:	0018      	movs	r0, r3
 8000b54:	2338      	movs	r3, #56	; 0x38
 8000b56:	001a      	movs	r2, r3
 8000b58:	2100      	movs	r1, #0
 8000b5a:	f004 f870 	bl	8004c3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b5e:	003b      	movs	r3, r7
 8000b60:	0018      	movs	r0, r3
 8000b62:	2310      	movs	r3, #16
 8000b64:	001a      	movs	r2, r3
 8000b66:	2100      	movs	r1, #0
 8000b68:	f004 f869 	bl	8004c3e <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b6c:	2380      	movs	r3, #128	; 0x80
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	0018      	movs	r0, r3
 8000b72:	f000 fdbd 	bl	80016f0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	2202      	movs	r2, #2
 8000b7a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b7c:	193b      	adds	r3, r7, r4
 8000b7e:	2280      	movs	r2, #128	; 0x80
 8000b80:	0052      	lsls	r2, r2, #1
 8000b82:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000b84:	193b      	adds	r3, r7, r4
 8000b86:	2200      	movs	r2, #0
 8000b88:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b8a:	193b      	adds	r3, r7, r4
 8000b8c:	2240      	movs	r2, #64	; 0x40
 8000b8e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b90:	193b      	adds	r3, r7, r4
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b96:	193b      	adds	r3, r7, r4
 8000b98:	0018      	movs	r0, r3
 8000b9a:	f000 fdf5 	bl	8001788 <HAL_RCC_OscConfig>
 8000b9e:	1e03      	subs	r3, r0, #0
 8000ba0:	d001      	beq.n	8000ba6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000ba2:	f000 f819 	bl	8000bd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ba6:	003b      	movs	r3, r7
 8000ba8:	2207      	movs	r2, #7
 8000baa:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bac:	003b      	movs	r3, r7
 8000bae:	2200      	movs	r2, #0
 8000bb0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bb2:	003b      	movs	r3, r7
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bb8:	003b      	movs	r3, r7
 8000bba:	2200      	movs	r2, #0
 8000bbc:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000bbe:	003b      	movs	r3, r7
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	f001 f8fa 	bl	8001dbc <HAL_RCC_ClockConfig>
 8000bc8:	1e03      	subs	r3, r0, #0
 8000bca:	d001      	beq.n	8000bd0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000bcc:	f000 f804 	bl	8000bd8 <Error_Handler>
  }
}
 8000bd0:	46c0      	nop			; (mov r8, r8)
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	b013      	add	sp, #76	; 0x4c
 8000bd6:	bd90      	pop	{r4, r7, pc}

08000bd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bdc:	b672      	cpsid	i
}
 8000bde:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000be0:	e7fe      	b.n	8000be0 <Error_Handler+0x8>
	...

08000be4 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000be8:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000bea:	4a1c      	ldr	r2, [pc, #112]	; (8000c5c <MX_SPI2_Init+0x78>)
 8000bec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bee:	4b1a      	ldr	r3, [pc, #104]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000bf0:	2282      	movs	r2, #130	; 0x82
 8000bf2:	0052      	lsls	r2, r2, #1
 8000bf4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bf6:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bfc:	4b16      	ldr	r3, [pc, #88]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000bfe:	22e0      	movs	r2, #224	; 0xe0
 8000c00:	00d2      	lsls	r2, r2, #3
 8000c02:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c04:	4b14      	ldr	r3, [pc, #80]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c0a:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c10:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c12:	2280      	movs	r2, #128	; 0x80
 8000c14:	0092      	lsls	r2, r2, #2
 8000c16:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c18:	4b0f      	ldr	r3, [pc, #60]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c1e:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c32:	2207      	movs	r2, #7
 8000c34:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c36:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c3e:	2208      	movs	r2, #8
 8000c40:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c42:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <MX_SPI2_Init+0x74>)
 8000c44:	0018      	movs	r0, r3
 8000c46:	f001 fc1b 	bl	8002480 <HAL_SPI_Init>
 8000c4a:	1e03      	subs	r3, r0, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000c4e:	f7ff ffc3 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c52:	46c0      	nop			; (mov r8, r8)
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}
 8000c58:	20000118 	.word	0x20000118
 8000c5c:	40003800 	.word	0x40003800

08000c60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b08b      	sub	sp, #44	; 0x2c
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c68:	2414      	movs	r4, #20
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	2314      	movs	r3, #20
 8000c70:	001a      	movs	r2, r3
 8000c72:	2100      	movs	r1, #0
 8000c74:	f003 ffe3 	bl	8004c3e <memset>
  if(spiHandle->Instance==SPI2)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a2c      	ldr	r2, [pc, #176]	; (8000d30 <HAL_SPI_MspInit+0xd0>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d151      	bne.n	8000d26 <HAL_SPI_MspInit+0xc6>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c82:	4b2c      	ldr	r3, [pc, #176]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000c84:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c86:	4b2b      	ldr	r3, [pc, #172]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000c88:	2180      	movs	r1, #128	; 0x80
 8000c8a:	01c9      	lsls	r1, r1, #7
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000c90:	4b28      	ldr	r3, [pc, #160]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000c92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000c94:	2380      	movs	r3, #128	; 0x80
 8000c96:	01db      	lsls	r3, r3, #7
 8000c98:	4013      	ands	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
 8000c9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9e:	4b25      	ldr	r3, [pc, #148]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000ca0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ca2:	4b24      	ldr	r3, [pc, #144]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000ca4:	2104      	movs	r1, #4
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	635a      	str	r2, [r3, #52]	; 0x34
 8000caa:	4b22      	ldr	r3, [pc, #136]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cae:	2204      	movs	r2, #4
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cb6:	4b1f      	ldr	r3, [pc, #124]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cba:	4b1e      	ldr	r3, [pc, #120]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000cbc:	2101      	movs	r1, #1
 8000cbe:	430a      	orrs	r2, r1
 8000cc0:	635a      	str	r2, [r3, #52]	; 0x34
 8000cc2:	4b1c      	ldr	r3, [pc, #112]	; (8000d34 <HAL_SPI_MspInit+0xd4>)
 8000cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	4013      	ands	r3, r2
 8000cca:	60bb      	str	r3, [r7, #8]
 8000ccc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PA0     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cce:	193b      	adds	r3, r7, r4
 8000cd0:	220c      	movs	r2, #12
 8000cd2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd4:	193b      	adds	r3, r7, r4
 8000cd6:	2202      	movs	r2, #2
 8000cd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cda:	193b      	adds	r3, r7, r4
 8000cdc:	2200      	movs	r2, #0
 8000cde:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	193b      	adds	r3, r7, r4
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8000ce6:	193b      	adds	r3, r7, r4
 8000ce8:	2201      	movs	r2, #1
 8000cea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cec:	193b      	adds	r3, r7, r4
 8000cee:	4a12      	ldr	r2, [pc, #72]	; (8000d38 <HAL_SPI_MspInit+0xd8>)
 8000cf0:	0019      	movs	r1, r3
 8000cf2:	0010      	movs	r0, r2
 8000cf4:	f000 fb5e 	bl	80013b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cf8:	0021      	movs	r1, r4
 8000cfa:	187b      	adds	r3, r7, r1
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d00:	187b      	adds	r3, r7, r1
 8000d02:	2202      	movs	r2, #2
 8000d04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d06:	187b      	adds	r3, r7, r1
 8000d08:	2200      	movs	r2, #0
 8000d0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0c:	187b      	adds	r3, r7, r1
 8000d0e:	2200      	movs	r2, #0
 8000d10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000d12:	187b      	adds	r3, r7, r1
 8000d14:	2200      	movs	r2, #0
 8000d16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d18:	187a      	adds	r2, r7, r1
 8000d1a:	23a0      	movs	r3, #160	; 0xa0
 8000d1c:	05db      	lsls	r3, r3, #23
 8000d1e:	0011      	movs	r1, r2
 8000d20:	0018      	movs	r0, r3
 8000d22:	f000 fb47 	bl	80013b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000d26:	46c0      	nop			; (mov r8, r8)
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	b00b      	add	sp, #44	; 0x2c
 8000d2c:	bd90      	pop	{r4, r7, pc}
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	40003800 	.word	0x40003800
 8000d34:	40021000 	.word	0x40021000
 8000d38:	50000800 	.word	0x50000800

08000d3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	4b11      	ldr	r3, [pc, #68]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d46:	4b10      	ldr	r3, [pc, #64]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d48:	2101      	movs	r1, #1
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	641a      	str	r2, [r3, #64]	; 0x40
 8000d4e:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d52:	2201      	movs	r2, #1
 8000d54:	4013      	ands	r3, r2
 8000d56:	607b      	str	r3, [r7, #4]
 8000d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d5e:	4b0a      	ldr	r3, [pc, #40]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d60:	2180      	movs	r1, #128	; 0x80
 8000d62:	0549      	lsls	r1, r1, #21
 8000d64:	430a      	orrs	r2, r1
 8000d66:	63da      	str	r2, [r3, #60]	; 0x3c
 8000d68:	4b07      	ldr	r3, [pc, #28]	; (8000d88 <HAL_MspInit+0x4c>)
 8000d6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000d6c:	2380      	movs	r3, #128	; 0x80
 8000d6e:	055b      	lsls	r3, r3, #21
 8000d70:	4013      	ands	r3, r2
 8000d72:	603b      	str	r3, [r7, #0]
 8000d74:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000d76:	23c0      	movs	r3, #192	; 0xc0
 8000d78:	00db      	lsls	r3, r3, #3
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f000 fa50 	bl	8001220 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d80:	46c0      	nop			; (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b002      	add	sp, #8
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	40021000 	.word	0x40021000

08000d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <NMI_Handler+0x4>

08000d92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d92:	b580      	push	{r7, lr}
 8000d94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d96:	e7fe      	b.n	8000d96 <HardFault_Handler+0x4>

08000d98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d9c:	46c0      	nop			; (mov r8, r8)
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db0:	f000 f9f6 	bl	80011a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db4:	46c0      	nop			; (mov r8, r8)
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b086      	sub	sp, #24
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dc4:	4a14      	ldr	r2, [pc, #80]	; (8000e18 <_sbrk+0x5c>)
 8000dc6:	4b15      	ldr	r3, [pc, #84]	; (8000e1c <_sbrk+0x60>)
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dd0:	4b13      	ldr	r3, [pc, #76]	; (8000e20 <_sbrk+0x64>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d102      	bne.n	8000dde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd8:	4b11      	ldr	r3, [pc, #68]	; (8000e20 <_sbrk+0x64>)
 8000dda:	4a12      	ldr	r2, [pc, #72]	; (8000e24 <_sbrk+0x68>)
 8000ddc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dde:	4b10      	ldr	r3, [pc, #64]	; (8000e20 <_sbrk+0x64>)
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	18d3      	adds	r3, r2, r3
 8000de6:	693a      	ldr	r2, [r7, #16]
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d207      	bcs.n	8000dfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000dec:	f003 fdf8 	bl	80049e0 <__errno>
 8000df0:	0003      	movs	r3, r0
 8000df2:	220c      	movs	r2, #12
 8000df4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000df6:	2301      	movs	r3, #1
 8000df8:	425b      	negs	r3, r3
 8000dfa:	e009      	b.n	8000e10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <_sbrk+0x64>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e02:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <_sbrk+0x64>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	18d2      	adds	r2, r2, r3
 8000e0a:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <_sbrk+0x64>)
 8000e0c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e0e:	68fb      	ldr	r3, [r7, #12]
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b006      	add	sp, #24
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	20009000 	.word	0x20009000
 8000e1c:	00000400 	.word	0x00000400
 8000e20:	2000017c 	.word	0x2000017c
 8000e24:	20000320 	.word	0x20000320

08000e28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e2c:	46c0      	nop			; (mov r8, r8)
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b088      	sub	sp, #32
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e3a:	2310      	movs	r3, #16
 8000e3c:	18fb      	adds	r3, r7, r3
 8000e3e:	0018      	movs	r0, r3
 8000e40:	2310      	movs	r3, #16
 8000e42:	001a      	movs	r2, r3
 8000e44:	2100      	movs	r1, #0
 8000e46:	f003 fefa 	bl	8004c3e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e4a:	1d3b      	adds	r3, r7, #4
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	230c      	movs	r3, #12
 8000e50:	001a      	movs	r2, r3
 8000e52:	2100      	movs	r1, #0
 8000e54:	f003 fef3 	bl	8004c3e <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000e58:	4b1e      	ldr	r3, [pc, #120]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e5a:	4a1f      	ldr	r2, [pc, #124]	; (8000ed8 <MX_TIM3_Init+0xa4>)
 8000e5c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8000e5e:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e60:	224f      	movs	r2, #79	; 0x4f
 8000e62:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e64:	4b1b      	ldr	r3, [pc, #108]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000e6a:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e6c:	4a1b      	ldr	r2, [pc, #108]	; (8000edc <MX_TIM3_Init+0xa8>)
 8000e6e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e70:	4b18      	ldr	r3, [pc, #96]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e76:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e7c:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f001 fefe 	bl	8002c80 <HAL_TIM_Base_Init>
 8000e84:	1e03      	subs	r3, r0, #0
 8000e86:	d001      	beq.n	8000e8c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000e88:	f7ff fea6 	bl	8000bd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e8c:	2110      	movs	r1, #16
 8000e8e:	187b      	adds	r3, r7, r1
 8000e90:	2280      	movs	r2, #128	; 0x80
 8000e92:	0152      	lsls	r2, r2, #5
 8000e94:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e96:	187a      	adds	r2, r7, r1
 8000e98:	4b0e      	ldr	r3, [pc, #56]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000e9a:	0011      	movs	r1, r2
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	f001 ff47 	bl	8002d30 <HAL_TIM_ConfigClockSource>
 8000ea2:	1e03      	subs	r3, r0, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000ea6:	f7ff fe97 	bl	8000bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eaa:	1d3b      	adds	r3, r7, #4
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000eb0:	1d3b      	adds	r3, r7, #4
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000eb6:	1d3a      	adds	r2, r7, #4
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <MX_TIM3_Init+0xa0>)
 8000eba:	0011      	movs	r1, r2
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	f002 f929 	bl	8003114 <HAL_TIMEx_MasterConfigSynchronization>
 8000ec2:	1e03      	subs	r3, r0, #0
 8000ec4:	d001      	beq.n	8000eca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000ec6:	f7ff fe87 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000eca:	46c0      	nop			; (mov r8, r8)
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	b008      	add	sp, #32
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	20000180 	.word	0x20000180
 8000ed8:	40000400 	.word	0x40000400
 8000edc:	0000ffff 	.word	0x0000ffff

08000ee0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a09      	ldr	r2, [pc, #36]	; (8000f14 <HAL_TIM_Base_MspInit+0x34>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d10b      	bne.n	8000f0a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000ef2:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <HAL_TIM_Base_MspInit+0x38>)
 8000ef4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ef6:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <HAL_TIM_Base_MspInit+0x38>)
 8000ef8:	2102      	movs	r1, #2
 8000efa:	430a      	orrs	r2, r1
 8000efc:	63da      	str	r2, [r3, #60]	; 0x3c
 8000efe:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <HAL_TIM_Base_MspInit+0x38>)
 8000f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f02:	2202      	movs	r2, #2
 8000f04:	4013      	ands	r3, r2
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000f0a:	46c0      	nop			; (mov r8, r8)
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	b004      	add	sp, #16
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	46c0      	nop			; (mov r8, r8)
 8000f14:	40000400 	.word	0x40000400
 8000f18:	40021000 	.word	0x40021000

08000f1c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f20:	4b23      	ldr	r3, [pc, #140]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f22:	4a24      	ldr	r2, [pc, #144]	; (8000fb4 <MX_USART2_UART_Init+0x98>)
 8000f24:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f26:	4b22      	ldr	r3, [pc, #136]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f28:	22e1      	movs	r2, #225	; 0xe1
 8000f2a:	0252      	lsls	r2, r2, #9
 8000f2c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f2e:	4b20      	ldr	r3, [pc, #128]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f34:	4b1e      	ldr	r3, [pc, #120]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f3a:	4b1d      	ldr	r3, [pc, #116]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f40:	4b1b      	ldr	r3, [pc, #108]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f42:	220c      	movs	r2, #12
 8000f44:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f46:	4b1a      	ldr	r3, [pc, #104]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f4c:	4b18      	ldr	r3, [pc, #96]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f52:	4b17      	ldr	r3, [pc, #92]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f58:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000f5e:	4b14      	ldr	r3, [pc, #80]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f64:	4b12      	ldr	r3, [pc, #72]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f66:	0018      	movs	r0, r3
 8000f68:	f002 f942 	bl	80031f0 <HAL_UART_Init>
 8000f6c:	1e03      	subs	r3, r0, #0
 8000f6e:	d001      	beq.n	8000f74 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000f70:	f7ff fe32 	bl	8000bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f74:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f76:	2100      	movs	r1, #0
 8000f78:	0018      	movs	r0, r3
 8000f7a:	f002 fe4d 	bl	8003c18 <HAL_UARTEx_SetTxFifoThreshold>
 8000f7e:	1e03      	subs	r3, r0, #0
 8000f80:	d001      	beq.n	8000f86 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000f82:	f7ff fe29 	bl	8000bd8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000f86:	4b0a      	ldr	r3, [pc, #40]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f88:	2100      	movs	r1, #0
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f002 fe84 	bl	8003c98 <HAL_UARTEx_SetRxFifoThreshold>
 8000f90:	1e03      	subs	r3, r0, #0
 8000f92:	d001      	beq.n	8000f98 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000f94:	f7ff fe20 	bl	8000bd8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <MX_USART2_UART_Init+0x94>)
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f002 fe02 	bl	8003ba4 <HAL_UARTEx_DisableFifoMode>
 8000fa0:	1e03      	subs	r3, r0, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000fa4:	f7ff fe18 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fa8:	46c0      	nop			; (mov r8, r8)
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	46c0      	nop			; (mov r8, r8)
 8000fb0:	200001cc 	.word	0x200001cc
 8000fb4:	40004400 	.word	0x40004400

08000fb8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000fb8:	b590      	push	{r4, r7, lr}
 8000fba:	b097      	sub	sp, #92	; 0x5c
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	2344      	movs	r3, #68	; 0x44
 8000fc2:	18fb      	adds	r3, r7, r3
 8000fc4:	0018      	movs	r0, r3
 8000fc6:	2314      	movs	r3, #20
 8000fc8:	001a      	movs	r2, r3
 8000fca:	2100      	movs	r1, #0
 8000fcc:	f003 fe37 	bl	8004c3e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd0:	2410      	movs	r4, #16
 8000fd2:	193b      	adds	r3, r7, r4
 8000fd4:	0018      	movs	r0, r3
 8000fd6:	2334      	movs	r3, #52	; 0x34
 8000fd8:	001a      	movs	r2, r3
 8000fda:	2100      	movs	r1, #0
 8000fdc:	f003 fe2f 	bl	8004c3e <memset>
  if(uartHandle->Instance==USART2)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a22      	ldr	r2, [pc, #136]	; (8001070 <HAL_UART_MspInit+0xb8>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d13e      	bne.n	8001068 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000fea:	193b      	adds	r3, r7, r4
 8000fec:	2202      	movs	r2, #2
 8000fee:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ff0:	193b      	adds	r3, r7, r4
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff6:	193b      	adds	r3, r7, r4
 8000ff8:	0018      	movs	r0, r3
 8000ffa:	f001 f889 	bl	8002110 <HAL_RCCEx_PeriphCLKConfig>
 8000ffe:	1e03      	subs	r3, r0, #0
 8001000:	d001      	beq.n	8001006 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001002:	f7ff fde9 	bl	8000bd8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001006:	4b1b      	ldr	r3, [pc, #108]	; (8001074 <HAL_UART_MspInit+0xbc>)
 8001008:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800100a:	4b1a      	ldr	r3, [pc, #104]	; (8001074 <HAL_UART_MspInit+0xbc>)
 800100c:	2180      	movs	r1, #128	; 0x80
 800100e:	0289      	lsls	r1, r1, #10
 8001010:	430a      	orrs	r2, r1
 8001012:	63da      	str	r2, [r3, #60]	; 0x3c
 8001014:	4b17      	ldr	r3, [pc, #92]	; (8001074 <HAL_UART_MspInit+0xbc>)
 8001016:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001018:	2380      	movs	r3, #128	; 0x80
 800101a:	029b      	lsls	r3, r3, #10
 800101c:	4013      	ands	r3, r2
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b14      	ldr	r3, [pc, #80]	; (8001074 <HAL_UART_MspInit+0xbc>)
 8001024:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001026:	4b13      	ldr	r3, [pc, #76]	; (8001074 <HAL_UART_MspInit+0xbc>)
 8001028:	2101      	movs	r1, #1
 800102a:	430a      	orrs	r2, r1
 800102c:	635a      	str	r2, [r3, #52]	; 0x34
 800102e:	4b11      	ldr	r3, [pc, #68]	; (8001074 <HAL_UART_MspInit+0xbc>)
 8001030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001032:	2201      	movs	r2, #1
 8001034:	4013      	ands	r3, r2
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 800103a:	2144      	movs	r1, #68	; 0x44
 800103c:	187b      	adds	r3, r7, r1
 800103e:	220c      	movs	r2, #12
 8001040:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001042:	187b      	adds	r3, r7, r1
 8001044:	2202      	movs	r2, #2
 8001046:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001048:	187b      	adds	r3, r7, r1
 800104a:	2201      	movs	r2, #1
 800104c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	187b      	adds	r3, r7, r1
 8001050:	2200      	movs	r2, #0
 8001052:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001054:	187b      	adds	r3, r7, r1
 8001056:	2201      	movs	r2, #1
 8001058:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105a:	187a      	adds	r2, r7, r1
 800105c:	23a0      	movs	r3, #160	; 0xa0
 800105e:	05db      	lsls	r3, r3, #23
 8001060:	0011      	movs	r1, r2
 8001062:	0018      	movs	r0, r3
 8001064:	f000 f9a6 	bl	80013b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001068:	46c0      	nop			; (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	b017      	add	sp, #92	; 0x5c
 800106e:	bd90      	pop	{r4, r7, pc}
 8001070:	40004400 	.word	0x40004400
 8001074:	40021000 	.word	0x40021000

08001078 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001078:	480d      	ldr	r0, [pc, #52]	; (80010b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800107a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800107c:	f7ff fed4 	bl	8000e28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001080:	480c      	ldr	r0, [pc, #48]	; (80010b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001082:	490d      	ldr	r1, [pc, #52]	; (80010b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001084:	4a0d      	ldr	r2, [pc, #52]	; (80010bc <LoopForever+0xe>)
  movs r3, #0
 8001086:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001088:	e002      	b.n	8001090 <LoopCopyDataInit>

0800108a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800108a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800108c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800108e:	3304      	adds	r3, #4

08001090 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001090:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001092:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001094:	d3f9      	bcc.n	800108a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001096:	4a0a      	ldr	r2, [pc, #40]	; (80010c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001098:	4c0a      	ldr	r4, [pc, #40]	; (80010c4 <LoopForever+0x16>)
  movs r3, #0
 800109a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800109c:	e001      	b.n	80010a2 <LoopFillZerobss>

0800109e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800109e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010a0:	3204      	adds	r2, #4

080010a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010a4:	d3fb      	bcc.n	800109e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010a6:	f003 fda3 	bl	8004bf0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80010aa:	f7ff fc09 	bl	80008c0 <main>

080010ae <LoopForever>:

LoopForever:
  b LoopForever
 80010ae:	e7fe      	b.n	80010ae <LoopForever>
  ldr   r0, =_estack
 80010b0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80010b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010b8:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80010bc:	08005f30 	.word	0x08005f30
  ldr r2, =_sbss
 80010c0:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80010c4:	2000031c 	.word	0x2000031c

080010c8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010c8:	e7fe      	b.n	80010c8 <ADC1_COMP_IRQHandler>
	...

080010cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010d2:	1dfb      	adds	r3, r7, #7
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010d8:	4b0b      	ldr	r3, [pc, #44]	; (8001108 <HAL_Init+0x3c>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <HAL_Init+0x3c>)
 80010de:	2180      	movs	r1, #128	; 0x80
 80010e0:	0049      	lsls	r1, r1, #1
 80010e2:	430a      	orrs	r2, r1
 80010e4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010e6:	2000      	movs	r0, #0
 80010e8:	f000 f810 	bl	800110c <HAL_InitTick>
 80010ec:	1e03      	subs	r3, r0, #0
 80010ee:	d003      	beq.n	80010f8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80010f0:	1dfb      	adds	r3, r7, #7
 80010f2:	2201      	movs	r2, #1
 80010f4:	701a      	strb	r2, [r3, #0]
 80010f6:	e001      	b.n	80010fc <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80010f8:	f7ff fe20 	bl	8000d3c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010fc:	1dfb      	adds	r3, r7, #7
 80010fe:	781b      	ldrb	r3, [r3, #0]
}
 8001100:	0018      	movs	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	b002      	add	sp, #8
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40022000 	.word	0x40022000

0800110c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001114:	230f      	movs	r3, #15
 8001116:	18fb      	adds	r3, r7, r3
 8001118:	2200      	movs	r2, #0
 800111a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800111c:	4b1d      	ldr	r3, [pc, #116]	; (8001194 <HAL_InitTick+0x88>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d02b      	beq.n	800117c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8001124:	4b1c      	ldr	r3, [pc, #112]	; (8001198 <HAL_InitTick+0x8c>)
 8001126:	681c      	ldr	r4, [r3, #0]
 8001128:	4b1a      	ldr	r3, [pc, #104]	; (8001194 <HAL_InitTick+0x88>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	0019      	movs	r1, r3
 800112e:	23fa      	movs	r3, #250	; 0xfa
 8001130:	0098      	lsls	r0, r3, #2
 8001132:	f7fe fff9 	bl	8000128 <__udivsi3>
 8001136:	0003      	movs	r3, r0
 8001138:	0019      	movs	r1, r3
 800113a:	0020      	movs	r0, r4
 800113c:	f7fe fff4 	bl	8000128 <__udivsi3>
 8001140:	0003      	movs	r3, r0
 8001142:	0018      	movs	r0, r3
 8001144:	f000 f929 	bl	800139a <HAL_SYSTICK_Config>
 8001148:	1e03      	subs	r3, r0, #0
 800114a:	d112      	bne.n	8001172 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b03      	cmp	r3, #3
 8001150:	d80a      	bhi.n	8001168 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	2301      	movs	r3, #1
 8001156:	425b      	negs	r3, r3
 8001158:	2200      	movs	r2, #0
 800115a:	0018      	movs	r0, r3
 800115c:	f000 f908 	bl	8001370 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <HAL_InitTick+0x90>)
 8001162:	687a      	ldr	r2, [r7, #4]
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	e00d      	b.n	8001184 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001168:	230f      	movs	r3, #15
 800116a:	18fb      	adds	r3, r7, r3
 800116c:	2201      	movs	r2, #1
 800116e:	701a      	strb	r2, [r3, #0]
 8001170:	e008      	b.n	8001184 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001172:	230f      	movs	r3, #15
 8001174:	18fb      	adds	r3, r7, r3
 8001176:	2201      	movs	r2, #1
 8001178:	701a      	strb	r2, [r3, #0]
 800117a:	e003      	b.n	8001184 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800117c:	230f      	movs	r3, #15
 800117e:	18fb      	adds	r3, r7, r3
 8001180:	2201      	movs	r2, #1
 8001182:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001184:	230f      	movs	r3, #15
 8001186:	18fb      	adds	r3, r7, r3
 8001188:	781b      	ldrb	r3, [r3, #0]
}
 800118a:	0018      	movs	r0, r3
 800118c:	46bd      	mov	sp, r7
 800118e:	b005      	add	sp, #20
 8001190:	bd90      	pop	{r4, r7, pc}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	20000008 	.word	0x20000008
 8001198:	20000000 	.word	0x20000000
 800119c:	20000004 	.word	0x20000004

080011a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80011a4:	4b05      	ldr	r3, [pc, #20]	; (80011bc <HAL_IncTick+0x1c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	001a      	movs	r2, r3
 80011aa:	4b05      	ldr	r3, [pc, #20]	; (80011c0 <HAL_IncTick+0x20>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	18d2      	adds	r2, r2, r3
 80011b0:	4b03      	ldr	r3, [pc, #12]	; (80011c0 <HAL_IncTick+0x20>)
 80011b2:	601a      	str	r2, [r3, #0]
}
 80011b4:	46c0      	nop			; (mov r8, r8)
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	46c0      	nop			; (mov r8, r8)
 80011bc:	20000008 	.word	0x20000008
 80011c0:	2000025c 	.word	0x2000025c

080011c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  return uwTick;
 80011c8:	4b02      	ldr	r3, [pc, #8]	; (80011d4 <HAL_GetTick+0x10>)
 80011ca:	681b      	ldr	r3, [r3, #0]
}
 80011cc:	0018      	movs	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	46c0      	nop			; (mov r8, r8)
 80011d4:	2000025c 	.word	0x2000025c

080011d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011e0:	f7ff fff0 	bl	80011c4 <HAL_GetTick>
 80011e4:	0003      	movs	r3, r0
 80011e6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	3301      	adds	r3, #1
 80011f0:	d005      	beq.n	80011fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011f2:	4b0a      	ldr	r3, [pc, #40]	; (800121c <HAL_Delay+0x44>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	001a      	movs	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	189b      	adds	r3, r3, r2
 80011fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	f7ff ffe0 	bl	80011c4 <HAL_GetTick>
 8001204:	0002      	movs	r2, r0
 8001206:	68bb      	ldr	r3, [r7, #8]
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	68fa      	ldr	r2, [r7, #12]
 800120c:	429a      	cmp	r2, r3
 800120e:	d8f7      	bhi.n	8001200 <HAL_Delay+0x28>
  {
  }
}
 8001210:	46c0      	nop			; (mov r8, r8)
 8001212:	46c0      	nop			; (mov r8, r8)
 8001214:	46bd      	mov	sp, r7
 8001216:	b004      	add	sp, #16
 8001218:	bd80      	pop	{r7, pc}
 800121a:	46c0      	nop			; (mov r8, r8)
 800121c:	20000008 	.word	0x20000008

08001220 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8001228:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a06      	ldr	r2, [pc, #24]	; (8001248 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 800122e:	4013      	ands	r3, r2
 8001230:	0019      	movs	r1, r3
 8001232:	4b04      	ldr	r3, [pc, #16]	; (8001244 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	430a      	orrs	r2, r1
 8001238:	601a      	str	r2, [r3, #0]
}
 800123a:	46c0      	nop			; (mov r8, r8)
 800123c:	46bd      	mov	sp, r7
 800123e:	b002      	add	sp, #8
 8001240:	bd80      	pop	{r7, pc}
 8001242:	46c0      	nop			; (mov r8, r8)
 8001244:	40010000 	.word	0x40010000
 8001248:	fffff9ff 	.word	0xfffff9ff

0800124c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	0002      	movs	r2, r0
 8001254:	6039      	str	r1, [r7, #0]
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800125a:	1dfb      	adds	r3, r7, #7
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b7f      	cmp	r3, #127	; 0x7f
 8001260:	d828      	bhi.n	80012b4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001262:	4a2f      	ldr	r2, [pc, #188]	; (8001320 <__NVIC_SetPriority+0xd4>)
 8001264:	1dfb      	adds	r3, r7, #7
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	b25b      	sxtb	r3, r3
 800126a:	089b      	lsrs	r3, r3, #2
 800126c:	33c0      	adds	r3, #192	; 0xc0
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	589b      	ldr	r3, [r3, r2]
 8001272:	1dfa      	adds	r2, r7, #7
 8001274:	7812      	ldrb	r2, [r2, #0]
 8001276:	0011      	movs	r1, r2
 8001278:	2203      	movs	r2, #3
 800127a:	400a      	ands	r2, r1
 800127c:	00d2      	lsls	r2, r2, #3
 800127e:	21ff      	movs	r1, #255	; 0xff
 8001280:	4091      	lsls	r1, r2
 8001282:	000a      	movs	r2, r1
 8001284:	43d2      	mvns	r2, r2
 8001286:	401a      	ands	r2, r3
 8001288:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	019b      	lsls	r3, r3, #6
 800128e:	22ff      	movs	r2, #255	; 0xff
 8001290:	401a      	ands	r2, r3
 8001292:	1dfb      	adds	r3, r7, #7
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	0018      	movs	r0, r3
 8001298:	2303      	movs	r3, #3
 800129a:	4003      	ands	r3, r0
 800129c:	00db      	lsls	r3, r3, #3
 800129e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012a0:	481f      	ldr	r0, [pc, #124]	; (8001320 <__NVIC_SetPriority+0xd4>)
 80012a2:	1dfb      	adds	r3, r7, #7
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b25b      	sxtb	r3, r3
 80012a8:	089b      	lsrs	r3, r3, #2
 80012aa:	430a      	orrs	r2, r1
 80012ac:	33c0      	adds	r3, #192	; 0xc0
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80012b2:	e031      	b.n	8001318 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012b4:	4a1b      	ldr	r2, [pc, #108]	; (8001324 <__NVIC_SetPriority+0xd8>)
 80012b6:	1dfb      	adds	r3, r7, #7
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	0019      	movs	r1, r3
 80012bc:	230f      	movs	r3, #15
 80012be:	400b      	ands	r3, r1
 80012c0:	3b08      	subs	r3, #8
 80012c2:	089b      	lsrs	r3, r3, #2
 80012c4:	3306      	adds	r3, #6
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	18d3      	adds	r3, r2, r3
 80012ca:	3304      	adds	r3, #4
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	1dfa      	adds	r2, r7, #7
 80012d0:	7812      	ldrb	r2, [r2, #0]
 80012d2:	0011      	movs	r1, r2
 80012d4:	2203      	movs	r2, #3
 80012d6:	400a      	ands	r2, r1
 80012d8:	00d2      	lsls	r2, r2, #3
 80012da:	21ff      	movs	r1, #255	; 0xff
 80012dc:	4091      	lsls	r1, r2
 80012de:	000a      	movs	r2, r1
 80012e0:	43d2      	mvns	r2, r2
 80012e2:	401a      	ands	r2, r3
 80012e4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	019b      	lsls	r3, r3, #6
 80012ea:	22ff      	movs	r2, #255	; 0xff
 80012ec:	401a      	ands	r2, r3
 80012ee:	1dfb      	adds	r3, r7, #7
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	0018      	movs	r0, r3
 80012f4:	2303      	movs	r3, #3
 80012f6:	4003      	ands	r3, r0
 80012f8:	00db      	lsls	r3, r3, #3
 80012fa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012fc:	4809      	ldr	r0, [pc, #36]	; (8001324 <__NVIC_SetPriority+0xd8>)
 80012fe:	1dfb      	adds	r3, r7, #7
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	001c      	movs	r4, r3
 8001304:	230f      	movs	r3, #15
 8001306:	4023      	ands	r3, r4
 8001308:	3b08      	subs	r3, #8
 800130a:	089b      	lsrs	r3, r3, #2
 800130c:	430a      	orrs	r2, r1
 800130e:	3306      	adds	r3, #6
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	18c3      	adds	r3, r0, r3
 8001314:	3304      	adds	r3, #4
 8001316:	601a      	str	r2, [r3, #0]
}
 8001318:	46c0      	nop			; (mov r8, r8)
 800131a:	46bd      	mov	sp, r7
 800131c:	b003      	add	sp, #12
 800131e:	bd90      	pop	{r4, r7, pc}
 8001320:	e000e100 	.word	0xe000e100
 8001324:	e000ed00 	.word	0xe000ed00

08001328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	1e5a      	subs	r2, r3, #1
 8001334:	2380      	movs	r3, #128	; 0x80
 8001336:	045b      	lsls	r3, r3, #17
 8001338:	429a      	cmp	r2, r3
 800133a:	d301      	bcc.n	8001340 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800133c:	2301      	movs	r3, #1
 800133e:	e010      	b.n	8001362 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001340:	4b0a      	ldr	r3, [pc, #40]	; (800136c <SysTick_Config+0x44>)
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	3a01      	subs	r2, #1
 8001346:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001348:	2301      	movs	r3, #1
 800134a:	425b      	negs	r3, r3
 800134c:	2103      	movs	r1, #3
 800134e:	0018      	movs	r0, r3
 8001350:	f7ff ff7c 	bl	800124c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001354:	4b05      	ldr	r3, [pc, #20]	; (800136c <SysTick_Config+0x44>)
 8001356:	2200      	movs	r2, #0
 8001358:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800135a:	4b04      	ldr	r3, [pc, #16]	; (800136c <SysTick_Config+0x44>)
 800135c:	2207      	movs	r2, #7
 800135e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001360:	2300      	movs	r3, #0
}
 8001362:	0018      	movs	r0, r3
 8001364:	46bd      	mov	sp, r7
 8001366:	b002      	add	sp, #8
 8001368:	bd80      	pop	{r7, pc}
 800136a:	46c0      	nop			; (mov r8, r8)
 800136c:	e000e010 	.word	0xe000e010

08001370 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
 800137a:	210f      	movs	r1, #15
 800137c:	187b      	adds	r3, r7, r1
 800137e:	1c02      	adds	r2, r0, #0
 8001380:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8001382:	68ba      	ldr	r2, [r7, #8]
 8001384:	187b      	adds	r3, r7, r1
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b25b      	sxtb	r3, r3
 800138a:	0011      	movs	r1, r2
 800138c:	0018      	movs	r0, r3
 800138e:	f7ff ff5d 	bl	800124c <__NVIC_SetPriority>
}
 8001392:	46c0      	nop			; (mov r8, r8)
 8001394:	46bd      	mov	sp, r7
 8001396:	b004      	add	sp, #16
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	0018      	movs	r0, r3
 80013a6:	f7ff ffbf 	bl	8001328 <SysTick_Config>
 80013aa:	0003      	movs	r3, r0
}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b002      	add	sp, #8
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c2:	e147      	b.n	8001654 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2101      	movs	r1, #1
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	4091      	lsls	r1, r2
 80013ce:	000a      	movs	r2, r1
 80013d0:	4013      	ands	r3, r2
 80013d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d100      	bne.n	80013dc <HAL_GPIO_Init+0x28>
 80013da:	e138      	b.n	800164e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	2203      	movs	r2, #3
 80013e2:	4013      	ands	r3, r2
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	d005      	beq.n	80013f4 <HAL_GPIO_Init+0x40>
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2203      	movs	r2, #3
 80013ee:	4013      	ands	r3, r2
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d130      	bne.n	8001456 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	689b      	ldr	r3, [r3, #8]
 80013f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	2203      	movs	r2, #3
 8001400:	409a      	lsls	r2, r3
 8001402:	0013      	movs	r3, r2
 8001404:	43da      	mvns	r2, r3
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	4013      	ands	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	68da      	ldr	r2, [r3, #12]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	409a      	lsls	r2, r3
 8001416:	0013      	movs	r3, r2
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	4313      	orrs	r3, r2
 800141c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	693a      	ldr	r2, [r7, #16]
 8001422:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800142a:	2201      	movs	r2, #1
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	409a      	lsls	r2, r3
 8001430:	0013      	movs	r3, r2
 8001432:	43da      	mvns	r2, r3
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	4013      	ands	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	091b      	lsrs	r3, r3, #4
 8001440:	2201      	movs	r2, #1
 8001442:	401a      	ands	r2, r3
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	409a      	lsls	r2, r3
 8001448:	0013      	movs	r3, r2
 800144a:	693a      	ldr	r2, [r7, #16]
 800144c:	4313      	orrs	r3, r2
 800144e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	2203      	movs	r2, #3
 800145c:	4013      	ands	r3, r2
 800145e:	2b03      	cmp	r3, #3
 8001460:	d017      	beq.n	8001492 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	68db      	ldr	r3, [r3, #12]
 8001466:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	2203      	movs	r2, #3
 800146e:	409a      	lsls	r2, r3
 8001470:	0013      	movs	r3, r2
 8001472:	43da      	mvns	r2, r3
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	4013      	ands	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	689a      	ldr	r2, [r3, #8]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	409a      	lsls	r2, r3
 8001484:	0013      	movs	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	4313      	orrs	r3, r2
 800148a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2203      	movs	r2, #3
 8001498:	4013      	ands	r3, r2
 800149a:	2b02      	cmp	r3, #2
 800149c:	d123      	bne.n	80014e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	08da      	lsrs	r2, r3, #3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	3208      	adds	r2, #8
 80014a6:	0092      	lsls	r2, r2, #2
 80014a8:	58d3      	ldr	r3, [r2, r3]
 80014aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	2207      	movs	r2, #7
 80014b0:	4013      	ands	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	220f      	movs	r2, #15
 80014b6:	409a      	lsls	r2, r3
 80014b8:	0013      	movs	r3, r2
 80014ba:	43da      	mvns	r2, r3
 80014bc:	693b      	ldr	r3, [r7, #16]
 80014be:	4013      	ands	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	691a      	ldr	r2, [r3, #16]
 80014c6:	697b      	ldr	r3, [r7, #20]
 80014c8:	2107      	movs	r1, #7
 80014ca:	400b      	ands	r3, r1
 80014cc:	009b      	lsls	r3, r3, #2
 80014ce:	409a      	lsls	r2, r3
 80014d0:	0013      	movs	r3, r2
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	08da      	lsrs	r2, r3, #3
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	3208      	adds	r2, #8
 80014e0:	0092      	lsls	r2, r2, #2
 80014e2:	6939      	ldr	r1, [r7, #16]
 80014e4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	2203      	movs	r2, #3
 80014f2:	409a      	lsls	r2, r3
 80014f4:	0013      	movs	r3, r2
 80014f6:	43da      	mvns	r2, r3
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	4013      	ands	r3, r2
 80014fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	2203      	movs	r2, #3
 8001504:	401a      	ands	r2, r3
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	409a      	lsls	r2, r3
 800150c:	0013      	movs	r3, r2
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	23c0      	movs	r3, #192	; 0xc0
 8001520:	029b      	lsls	r3, r3, #10
 8001522:	4013      	ands	r3, r2
 8001524:	d100      	bne.n	8001528 <HAL_GPIO_Init+0x174>
 8001526:	e092      	b.n	800164e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001528:	4a50      	ldr	r2, [pc, #320]	; (800166c <HAL_GPIO_Init+0x2b8>)
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	089b      	lsrs	r3, r3, #2
 800152e:	3318      	adds	r3, #24
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	589b      	ldr	r3, [r3, r2]
 8001534:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	2203      	movs	r2, #3
 800153a:	4013      	ands	r3, r2
 800153c:	00db      	lsls	r3, r3, #3
 800153e:	220f      	movs	r2, #15
 8001540:	409a      	lsls	r2, r3
 8001542:	0013      	movs	r3, r2
 8001544:	43da      	mvns	r2, r3
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	4013      	ands	r3, r2
 800154a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	23a0      	movs	r3, #160	; 0xa0
 8001550:	05db      	lsls	r3, r3, #23
 8001552:	429a      	cmp	r2, r3
 8001554:	d013      	beq.n	800157e <HAL_GPIO_Init+0x1ca>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	4a45      	ldr	r2, [pc, #276]	; (8001670 <HAL_GPIO_Init+0x2bc>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d00d      	beq.n	800157a <HAL_GPIO_Init+0x1c6>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a44      	ldr	r2, [pc, #272]	; (8001674 <HAL_GPIO_Init+0x2c0>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d007      	beq.n	8001576 <HAL_GPIO_Init+0x1c2>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	4a43      	ldr	r2, [pc, #268]	; (8001678 <HAL_GPIO_Init+0x2c4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d101      	bne.n	8001572 <HAL_GPIO_Init+0x1be>
 800156e:	2303      	movs	r3, #3
 8001570:	e006      	b.n	8001580 <HAL_GPIO_Init+0x1cc>
 8001572:	2305      	movs	r3, #5
 8001574:	e004      	b.n	8001580 <HAL_GPIO_Init+0x1cc>
 8001576:	2302      	movs	r3, #2
 8001578:	e002      	b.n	8001580 <HAL_GPIO_Init+0x1cc>
 800157a:	2301      	movs	r3, #1
 800157c:	e000      	b.n	8001580 <HAL_GPIO_Init+0x1cc>
 800157e:	2300      	movs	r3, #0
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	2103      	movs	r1, #3
 8001584:	400a      	ands	r2, r1
 8001586:	00d2      	lsls	r2, r2, #3
 8001588:	4093      	lsls	r3, r2
 800158a:	693a      	ldr	r2, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001590:	4936      	ldr	r1, [pc, #216]	; (800166c <HAL_GPIO_Init+0x2b8>)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	089b      	lsrs	r3, r3, #2
 8001596:	3318      	adds	r3, #24
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	693a      	ldr	r2, [r7, #16]
 800159c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800159e:	4b33      	ldr	r3, [pc, #204]	; (800166c <HAL_GPIO_Init+0x2b8>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	43da      	mvns	r2, r3
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	4013      	ands	r3, r2
 80015ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	685a      	ldr	r2, [r3, #4]
 80015b2:	2380      	movs	r3, #128	; 0x80
 80015b4:	035b      	lsls	r3, r3, #13
 80015b6:	4013      	ands	r3, r2
 80015b8:	d003      	beq.n	80015c2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80015ba:	693a      	ldr	r2, [r7, #16]
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	4313      	orrs	r3, r2
 80015c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80015c2:	4b2a      	ldr	r3, [pc, #168]	; (800166c <HAL_GPIO_Init+0x2b8>)
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80015c8:	4b28      	ldr	r3, [pc, #160]	; (800166c <HAL_GPIO_Init+0x2b8>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	43da      	mvns	r2, r3
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	4013      	ands	r3, r2
 80015d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	2380      	movs	r3, #128	; 0x80
 80015de:	039b      	lsls	r3, r3, #14
 80015e0:	4013      	ands	r3, r2
 80015e2:	d003      	beq.n	80015ec <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	4313      	orrs	r3, r2
 80015ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015ec:	4b1f      	ldr	r3, [pc, #124]	; (800166c <HAL_GPIO_Init+0x2b8>)
 80015ee:	693a      	ldr	r2, [r7, #16]
 80015f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015f2:	4a1e      	ldr	r2, [pc, #120]	; (800166c <HAL_GPIO_Init+0x2b8>)
 80015f4:	2384      	movs	r3, #132	; 0x84
 80015f6:	58d3      	ldr	r3, [r2, r3]
 80015f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	43da      	mvns	r2, r3
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	4013      	ands	r3, r2
 8001602:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	685a      	ldr	r2, [r3, #4]
 8001608:	2380      	movs	r3, #128	; 0x80
 800160a:	029b      	lsls	r3, r3, #10
 800160c:	4013      	ands	r3, r2
 800160e:	d003      	beq.n	8001618 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	4313      	orrs	r3, r2
 8001616:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001618:	4914      	ldr	r1, [pc, #80]	; (800166c <HAL_GPIO_Init+0x2b8>)
 800161a:	2284      	movs	r2, #132	; 0x84
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001620:	4a12      	ldr	r2, [pc, #72]	; (800166c <HAL_GPIO_Init+0x2b8>)
 8001622:	2380      	movs	r3, #128	; 0x80
 8001624:	58d3      	ldr	r3, [r2, r3]
 8001626:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	43da      	mvns	r2, r3
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	4013      	ands	r3, r2
 8001630:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685a      	ldr	r2, [r3, #4]
 8001636:	2380      	movs	r3, #128	; 0x80
 8001638:	025b      	lsls	r3, r3, #9
 800163a:	4013      	ands	r3, r2
 800163c:	d003      	beq.n	8001646 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	4313      	orrs	r3, r2
 8001644:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001646:	4909      	ldr	r1, [pc, #36]	; (800166c <HAL_GPIO_Init+0x2b8>)
 8001648:	2280      	movs	r2, #128	; 0x80
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800164e:	697b      	ldr	r3, [r7, #20]
 8001650:	3301      	adds	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	40da      	lsrs	r2, r3
 800165c:	1e13      	subs	r3, r2, #0
 800165e:	d000      	beq.n	8001662 <HAL_GPIO_Init+0x2ae>
 8001660:	e6b0      	b.n	80013c4 <HAL_GPIO_Init+0x10>
  }
}
 8001662:	46c0      	nop			; (mov r8, r8)
 8001664:	46c0      	nop			; (mov r8, r8)
 8001666:	46bd      	mov	sp, r7
 8001668:	b006      	add	sp, #24
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40021800 	.word	0x40021800
 8001670:	50000400 	.word	0x50000400
 8001674:	50000800 	.word	0x50000800
 8001678:	50000c00 	.word	0x50000c00

0800167c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	000a      	movs	r2, r1
 8001686:	1cbb      	adds	r3, r7, #2
 8001688:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	691b      	ldr	r3, [r3, #16]
 800168e:	1cba      	adds	r2, r7, #2
 8001690:	8812      	ldrh	r2, [r2, #0]
 8001692:	4013      	ands	r3, r2
 8001694:	d004      	beq.n	80016a0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001696:	230f      	movs	r3, #15
 8001698:	18fb      	adds	r3, r7, r3
 800169a:	2201      	movs	r2, #1
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	e003      	b.n	80016a8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016a0:	230f      	movs	r3, #15
 80016a2:	18fb      	adds	r3, r7, r3
 80016a4:	2200      	movs	r2, #0
 80016a6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80016a8:	230f      	movs	r3, #15
 80016aa:	18fb      	adds	r3, r7, r3
 80016ac:	781b      	ldrb	r3, [r3, #0]
}
 80016ae:	0018      	movs	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	b004      	add	sp, #16
 80016b4:	bd80      	pop	{r7, pc}

080016b6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016b6:	b580      	push	{r7, lr}
 80016b8:	b082      	sub	sp, #8
 80016ba:	af00      	add	r7, sp, #0
 80016bc:	6078      	str	r0, [r7, #4]
 80016be:	0008      	movs	r0, r1
 80016c0:	0011      	movs	r1, r2
 80016c2:	1cbb      	adds	r3, r7, #2
 80016c4:	1c02      	adds	r2, r0, #0
 80016c6:	801a      	strh	r2, [r3, #0]
 80016c8:	1c7b      	adds	r3, r7, #1
 80016ca:	1c0a      	adds	r2, r1, #0
 80016cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016ce:	1c7b      	adds	r3, r7, #1
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d004      	beq.n	80016e0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80016d6:	1cbb      	adds	r3, r7, #2
 80016d8:	881a      	ldrh	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80016de:	e003      	b.n	80016e8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016e0:	1cbb      	adds	r3, r7, #2
 80016e2:	881a      	ldrh	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80016e8:	46c0      	nop			; (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	b002      	add	sp, #8
 80016ee:	bd80      	pop	{r7, pc}

080016f0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b084      	sub	sp, #16
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80016f8:	4b19      	ldr	r3, [pc, #100]	; (8001760 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a19      	ldr	r2, [pc, #100]	; (8001764 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80016fe:	4013      	ands	r3, r2
 8001700:	0019      	movs	r1, r3
 8001702:	4b17      	ldr	r3, [pc, #92]	; (8001760 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	430a      	orrs	r2, r1
 8001708:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	2380      	movs	r3, #128	; 0x80
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	429a      	cmp	r2, r3
 8001712:	d11f      	bne.n	8001754 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001714:	4b14      	ldr	r3, [pc, #80]	; (8001768 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	0013      	movs	r3, r2
 800171a:	005b      	lsls	r3, r3, #1
 800171c:	189b      	adds	r3, r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4912      	ldr	r1, [pc, #72]	; (800176c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001722:	0018      	movs	r0, r3
 8001724:	f7fe fd00 	bl	8000128 <__udivsi3>
 8001728:	0003      	movs	r3, r0
 800172a:	3301      	adds	r3, #1
 800172c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800172e:	e008      	b.n	8001742 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d003      	beq.n	800173e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	3b01      	subs	r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	e001      	b.n	8001742 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e009      	b.n	8001756 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001742:	4b07      	ldr	r3, [pc, #28]	; (8001760 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001744:	695a      	ldr	r2, [r3, #20]
 8001746:	2380      	movs	r3, #128	; 0x80
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	401a      	ands	r2, r3
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	429a      	cmp	r2, r3
 8001752:	d0ed      	beq.n	8001730 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	0018      	movs	r0, r3
 8001758:	46bd      	mov	sp, r7
 800175a:	b004      	add	sp, #16
 800175c:	bd80      	pop	{r7, pc}
 800175e:	46c0      	nop			; (mov r8, r8)
 8001760:	40007000 	.word	0x40007000
 8001764:	fffff9ff 	.word	0xfffff9ff
 8001768:	20000000 	.word	0x20000000
 800176c:	000f4240 	.word	0x000f4240

08001770 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001774:	4b03      	ldr	r3, [pc, #12]	; (8001784 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001776:	689a      	ldr	r2, [r3, #8]
 8001778:	23e0      	movs	r3, #224	; 0xe0
 800177a:	01db      	lsls	r3, r3, #7
 800177c:	4013      	ands	r3, r2
}
 800177e:	0018      	movs	r0, r3
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	40021000 	.word	0x40021000

08001788 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b088      	sub	sp, #32
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d101      	bne.n	800179a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e2fe      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2201      	movs	r2, #1
 80017a0:	4013      	ands	r3, r2
 80017a2:	d100      	bne.n	80017a6 <HAL_RCC_OscConfig+0x1e>
 80017a4:	e07c      	b.n	80018a0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017a6:	4bc3      	ldr	r3, [pc, #780]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2238      	movs	r2, #56	; 0x38
 80017ac:	4013      	ands	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80017b0:	4bc0      	ldr	r3, [pc, #768]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80017b2:	68db      	ldr	r3, [r3, #12]
 80017b4:	2203      	movs	r2, #3
 80017b6:	4013      	ands	r3, r2
 80017b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80017ba:	69bb      	ldr	r3, [r7, #24]
 80017bc:	2b10      	cmp	r3, #16
 80017be:	d102      	bne.n	80017c6 <HAL_RCC_OscConfig+0x3e>
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	2b03      	cmp	r3, #3
 80017c4:	d002      	beq.n	80017cc <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	2b08      	cmp	r3, #8
 80017ca:	d10b      	bne.n	80017e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017cc:	4bb9      	ldr	r3, [pc, #740]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	029b      	lsls	r3, r3, #10
 80017d4:	4013      	ands	r3, r2
 80017d6:	d062      	beq.n	800189e <HAL_RCC_OscConfig+0x116>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d15e      	bne.n	800189e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e2d9      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	2380      	movs	r3, #128	; 0x80
 80017ea:	025b      	lsls	r3, r3, #9
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d107      	bne.n	8001800 <HAL_RCC_OscConfig+0x78>
 80017f0:	4bb0      	ldr	r3, [pc, #704]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4baf      	ldr	r3, [pc, #700]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	2180      	movs	r1, #128	; 0x80
 80017f8:	0249      	lsls	r1, r1, #9
 80017fa:	430a      	orrs	r2, r1
 80017fc:	601a      	str	r2, [r3, #0]
 80017fe:	e020      	b.n	8001842 <HAL_RCC_OscConfig+0xba>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	23a0      	movs	r3, #160	; 0xa0
 8001806:	02db      	lsls	r3, r3, #11
 8001808:	429a      	cmp	r2, r3
 800180a:	d10e      	bne.n	800182a <HAL_RCC_OscConfig+0xa2>
 800180c:	4ba9      	ldr	r3, [pc, #676]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4ba8      	ldr	r3, [pc, #672]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001812:	2180      	movs	r1, #128	; 0x80
 8001814:	02c9      	lsls	r1, r1, #11
 8001816:	430a      	orrs	r2, r1
 8001818:	601a      	str	r2, [r3, #0]
 800181a:	4ba6      	ldr	r3, [pc, #664]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	4ba5      	ldr	r3, [pc, #660]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001820:	2180      	movs	r1, #128	; 0x80
 8001822:	0249      	lsls	r1, r1, #9
 8001824:	430a      	orrs	r2, r1
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	e00b      	b.n	8001842 <HAL_RCC_OscConfig+0xba>
 800182a:	4ba2      	ldr	r3, [pc, #648]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	4ba1      	ldr	r3, [pc, #644]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001830:	49a1      	ldr	r1, [pc, #644]	; (8001ab8 <HAL_RCC_OscConfig+0x330>)
 8001832:	400a      	ands	r2, r1
 8001834:	601a      	str	r2, [r3, #0]
 8001836:	4b9f      	ldr	r3, [pc, #636]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	4b9e      	ldr	r3, [pc, #632]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 800183c:	499f      	ldr	r1, [pc, #636]	; (8001abc <HAL_RCC_OscConfig+0x334>)
 800183e:	400a      	ands	r2, r1
 8001840:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d014      	beq.n	8001874 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184a:	f7ff fcbb 	bl	80011c4 <HAL_GetTick>
 800184e:	0003      	movs	r3, r0
 8001850:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001854:	f7ff fcb6 	bl	80011c4 <HAL_GetTick>
 8001858:	0002      	movs	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b64      	cmp	r3, #100	; 0x64
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e298      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001866:	4b93      	ldr	r3, [pc, #588]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	2380      	movs	r3, #128	; 0x80
 800186c:	029b      	lsls	r3, r3, #10
 800186e:	4013      	ands	r3, r2
 8001870:	d0f0      	beq.n	8001854 <HAL_RCC_OscConfig+0xcc>
 8001872:	e015      	b.n	80018a0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001874:	f7ff fca6 	bl	80011c4 <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800187e:	f7ff fca1 	bl	80011c4 <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b64      	cmp	r3, #100	; 0x64
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e283      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001890:	4b88      	ldr	r3, [pc, #544]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	2380      	movs	r3, #128	; 0x80
 8001896:	029b      	lsls	r3, r3, #10
 8001898:	4013      	ands	r3, r2
 800189a:	d1f0      	bne.n	800187e <HAL_RCC_OscConfig+0xf6>
 800189c:	e000      	b.n	80018a0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800189e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2202      	movs	r2, #2
 80018a6:	4013      	ands	r3, r2
 80018a8:	d100      	bne.n	80018ac <HAL_RCC_OscConfig+0x124>
 80018aa:	e099      	b.n	80019e0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80018ac:	4b81      	ldr	r3, [pc, #516]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	2238      	movs	r2, #56	; 0x38
 80018b2:	4013      	ands	r3, r2
 80018b4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80018b6:	4b7f      	ldr	r3, [pc, #508]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	2203      	movs	r2, #3
 80018bc:	4013      	ands	r3, r2
 80018be:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	2b10      	cmp	r3, #16
 80018c4:	d102      	bne.n	80018cc <HAL_RCC_OscConfig+0x144>
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d002      	beq.n	80018d2 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d135      	bne.n	800193e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018d2:	4b78      	ldr	r3, [pc, #480]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80018d4:	681a      	ldr	r2, [r3, #0]
 80018d6:	2380      	movs	r3, #128	; 0x80
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	4013      	ands	r3, r2
 80018dc:	d005      	beq.n	80018ea <HAL_RCC_OscConfig+0x162>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d101      	bne.n	80018ea <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80018e6:	2301      	movs	r3, #1
 80018e8:	e256      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018ea:	4b72      	ldr	r3, [pc, #456]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	4a74      	ldr	r2, [pc, #464]	; (8001ac0 <HAL_RCC_OscConfig+0x338>)
 80018f0:	4013      	ands	r3, r2
 80018f2:	0019      	movs	r1, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	021a      	lsls	r2, r3, #8
 80018fa:	4b6e      	ldr	r3, [pc, #440]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80018fc:	430a      	orrs	r2, r1
 80018fe:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d112      	bne.n	800192c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001906:	4b6b      	ldr	r3, [pc, #428]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a6e      	ldr	r2, [pc, #440]	; (8001ac4 <HAL_RCC_OscConfig+0x33c>)
 800190c:	4013      	ands	r3, r2
 800190e:	0019      	movs	r1, r3
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	691a      	ldr	r2, [r3, #16]
 8001914:	4b67      	ldr	r3, [pc, #412]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001916:	430a      	orrs	r2, r1
 8001918:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800191a:	4b66      	ldr	r3, [pc, #408]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	0adb      	lsrs	r3, r3, #11
 8001920:	2207      	movs	r2, #7
 8001922:	4013      	ands	r3, r2
 8001924:	4a68      	ldr	r2, [pc, #416]	; (8001ac8 <HAL_RCC_OscConfig+0x340>)
 8001926:	40da      	lsrs	r2, r3
 8001928:	4b68      	ldr	r3, [pc, #416]	; (8001acc <HAL_RCC_OscConfig+0x344>)
 800192a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800192c:	4b68      	ldr	r3, [pc, #416]	; (8001ad0 <HAL_RCC_OscConfig+0x348>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	0018      	movs	r0, r3
 8001932:	f7ff fbeb 	bl	800110c <HAL_InitTick>
 8001936:	1e03      	subs	r3, r0, #0
 8001938:	d051      	beq.n	80019de <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e22c      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	68db      	ldr	r3, [r3, #12]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d030      	beq.n	80019a8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001946:	4b5b      	ldr	r3, [pc, #364]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a5e      	ldr	r2, [pc, #376]	; (8001ac4 <HAL_RCC_OscConfig+0x33c>)
 800194c:	4013      	ands	r3, r2
 800194e:	0019      	movs	r1, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	691a      	ldr	r2, [r3, #16]
 8001954:	4b57      	ldr	r3, [pc, #348]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001956:	430a      	orrs	r2, r1
 8001958:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800195a:	4b56      	ldr	r3, [pc, #344]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	4b55      	ldr	r3, [pc, #340]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001960:	2180      	movs	r1, #128	; 0x80
 8001962:	0049      	lsls	r1, r1, #1
 8001964:	430a      	orrs	r2, r1
 8001966:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001968:	f7ff fc2c 	bl	80011c4 <HAL_GetTick>
 800196c:	0003      	movs	r3, r0
 800196e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001970:	e008      	b.n	8001984 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001972:	f7ff fc27 	bl	80011c4 <HAL_GetTick>
 8001976:	0002      	movs	r2, r0
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	2b02      	cmp	r3, #2
 800197e:	d901      	bls.n	8001984 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001980:	2303      	movs	r3, #3
 8001982:	e209      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001984:	4b4b      	ldr	r3, [pc, #300]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	2380      	movs	r3, #128	; 0x80
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	4013      	ands	r3, r2
 800198e:	d0f0      	beq.n	8001972 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001990:	4b48      	ldr	r3, [pc, #288]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	4a4a      	ldr	r2, [pc, #296]	; (8001ac0 <HAL_RCC_OscConfig+0x338>)
 8001996:	4013      	ands	r3, r2
 8001998:	0019      	movs	r1, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	695b      	ldr	r3, [r3, #20]
 800199e:	021a      	lsls	r2, r3, #8
 80019a0:	4b44      	ldr	r3, [pc, #272]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80019a2:	430a      	orrs	r2, r1
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	e01b      	b.n	80019e0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80019a8:	4b42      	ldr	r3, [pc, #264]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	4b41      	ldr	r3, [pc, #260]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80019ae:	4949      	ldr	r1, [pc, #292]	; (8001ad4 <HAL_RCC_OscConfig+0x34c>)
 80019b0:	400a      	ands	r2, r1
 80019b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b4:	f7ff fc06 	bl	80011c4 <HAL_GetTick>
 80019b8:	0003      	movs	r3, r0
 80019ba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019bc:	e008      	b.n	80019d0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019be:	f7ff fc01 	bl	80011c4 <HAL_GetTick>
 80019c2:	0002      	movs	r2, r0
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d901      	bls.n	80019d0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80019cc:	2303      	movs	r3, #3
 80019ce:	e1e3      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80019d0:	4b38      	ldr	r3, [pc, #224]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	2380      	movs	r3, #128	; 0x80
 80019d6:	00db      	lsls	r3, r3, #3
 80019d8:	4013      	ands	r3, r2
 80019da:	d1f0      	bne.n	80019be <HAL_RCC_OscConfig+0x236>
 80019dc:	e000      	b.n	80019e0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80019de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2208      	movs	r2, #8
 80019e6:	4013      	ands	r3, r2
 80019e8:	d047      	beq.n	8001a7a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80019ea:	4b32      	ldr	r3, [pc, #200]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	2238      	movs	r2, #56	; 0x38
 80019f0:	4013      	ands	r3, r2
 80019f2:	2b18      	cmp	r3, #24
 80019f4:	d10a      	bne.n	8001a0c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80019f6:	4b2f      	ldr	r3, [pc, #188]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 80019f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019fa:	2202      	movs	r2, #2
 80019fc:	4013      	ands	r3, r2
 80019fe:	d03c      	beq.n	8001a7a <HAL_RCC_OscConfig+0x2f2>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d138      	bne.n	8001a7a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e1c5      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d019      	beq.n	8001a48 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001a14:	4b27      	ldr	r3, [pc, #156]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a16:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a18:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a20:	f7ff fbd0 	bl	80011c4 <HAL_GetTick>
 8001a24:	0003      	movs	r3, r0
 8001a26:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a28:	e008      	b.n	8001a3c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a2a:	f7ff fbcb 	bl	80011c4 <HAL_GetTick>
 8001a2e:	0002      	movs	r2, r0
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d901      	bls.n	8001a3c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001a38:	2303      	movs	r3, #3
 8001a3a:	e1ad      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001a3c:	4b1d      	ldr	r3, [pc, #116]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a40:	2202      	movs	r2, #2
 8001a42:	4013      	ands	r3, r2
 8001a44:	d0f1      	beq.n	8001a2a <HAL_RCC_OscConfig+0x2a2>
 8001a46:	e018      	b.n	8001a7a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001a48:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a4a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a4c:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a4e:	2101      	movs	r1, #1
 8001a50:	438a      	bics	r2, r1
 8001a52:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a54:	f7ff fbb6 	bl	80011c4 <HAL_GetTick>
 8001a58:	0003      	movs	r3, r0
 8001a5a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a5e:	f7ff fbb1 	bl	80011c4 <HAL_GetTick>
 8001a62:	0002      	movs	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e193      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a70:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a74:	2202      	movs	r2, #2
 8001a76:	4013      	ands	r3, r2
 8001a78:	d1f1      	bne.n	8001a5e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2204      	movs	r2, #4
 8001a80:	4013      	ands	r3, r2
 8001a82:	d100      	bne.n	8001a86 <HAL_RCC_OscConfig+0x2fe>
 8001a84:	e0c6      	b.n	8001c14 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a86:	231f      	movs	r3, #31
 8001a88:	18fb      	adds	r3, r7, r3
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a8e:	4b09      	ldr	r3, [pc, #36]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	2238      	movs	r2, #56	; 0x38
 8001a94:	4013      	ands	r3, r2
 8001a96:	2b20      	cmp	r3, #32
 8001a98:	d11e      	bne.n	8001ad8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001a9a:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <HAL_RCC_OscConfig+0x32c>)
 8001a9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a9e:	2202      	movs	r2, #2
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	d100      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x31e>
 8001aa4:	e0b6      	b.n	8001c14 <HAL_RCC_OscConfig+0x48c>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d000      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x328>
 8001aae:	e0b1      	b.n	8001c14 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e171      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	fffeffff 	.word	0xfffeffff
 8001abc:	fffbffff 	.word	0xfffbffff
 8001ac0:	ffff80ff 	.word	0xffff80ff
 8001ac4:	ffffc7ff 	.word	0xffffc7ff
 8001ac8:	00f42400 	.word	0x00f42400
 8001acc:	20000000 	.word	0x20000000
 8001ad0:	20000004 	.word	0x20000004
 8001ad4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001ad8:	4bb1      	ldr	r3, [pc, #708]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001ada:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001adc:	2380      	movs	r3, #128	; 0x80
 8001ade:	055b      	lsls	r3, r3, #21
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x360>
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e000      	b.n	8001aea <HAL_RCC_OscConfig+0x362>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d011      	beq.n	8001b12 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001aee:	4bac      	ldr	r3, [pc, #688]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001af0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001af2:	4bab      	ldr	r3, [pc, #684]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001af4:	2180      	movs	r1, #128	; 0x80
 8001af6:	0549      	lsls	r1, r1, #21
 8001af8:	430a      	orrs	r2, r1
 8001afa:	63da      	str	r2, [r3, #60]	; 0x3c
 8001afc:	4ba8      	ldr	r3, [pc, #672]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001afe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b00:	2380      	movs	r3, #128	; 0x80
 8001b02:	055b      	lsls	r3, r3, #21
 8001b04:	4013      	ands	r3, r2
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001b0a:	231f      	movs	r3, #31
 8001b0c:	18fb      	adds	r3, r7, r3
 8001b0e:	2201      	movs	r2, #1
 8001b10:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b12:	4ba4      	ldr	r3, [pc, #656]	; (8001da4 <HAL_RCC_OscConfig+0x61c>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	2380      	movs	r3, #128	; 0x80
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	d11a      	bne.n	8001b54 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b1e:	4ba1      	ldr	r3, [pc, #644]	; (8001da4 <HAL_RCC_OscConfig+0x61c>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4ba0      	ldr	r3, [pc, #640]	; (8001da4 <HAL_RCC_OscConfig+0x61c>)
 8001b24:	2180      	movs	r1, #128	; 0x80
 8001b26:	0049      	lsls	r1, r1, #1
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001b2c:	f7ff fb4a 	bl	80011c4 <HAL_GetTick>
 8001b30:	0003      	movs	r3, r0
 8001b32:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b34:	e008      	b.n	8001b48 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b36:	f7ff fb45 	bl	80011c4 <HAL_GetTick>
 8001b3a:	0002      	movs	r2, r0
 8001b3c:	693b      	ldr	r3, [r7, #16]
 8001b3e:	1ad3      	subs	r3, r2, r3
 8001b40:	2b02      	cmp	r3, #2
 8001b42:	d901      	bls.n	8001b48 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001b44:	2303      	movs	r3, #3
 8001b46:	e127      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b48:	4b96      	ldr	r3, [pc, #600]	; (8001da4 <HAL_RCC_OscConfig+0x61c>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	2380      	movs	r3, #128	; 0x80
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	4013      	ands	r3, r2
 8001b52:	d0f0      	beq.n	8001b36 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d106      	bne.n	8001b6a <HAL_RCC_OscConfig+0x3e2>
 8001b5c:	4b90      	ldr	r3, [pc, #576]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b60:	4b8f      	ldr	r3, [pc, #572]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b62:	2101      	movs	r1, #1
 8001b64:	430a      	orrs	r2, r1
 8001b66:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b68:	e01c      	b.n	8001ba4 <HAL_RCC_OscConfig+0x41c>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	689b      	ldr	r3, [r3, #8]
 8001b6e:	2b05      	cmp	r3, #5
 8001b70:	d10c      	bne.n	8001b8c <HAL_RCC_OscConfig+0x404>
 8001b72:	4b8b      	ldr	r3, [pc, #556]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b76:	4b8a      	ldr	r3, [pc, #552]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b78:	2104      	movs	r1, #4
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b7e:	4b88      	ldr	r3, [pc, #544]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b80:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b82:	4b87      	ldr	r3, [pc, #540]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b84:	2101      	movs	r1, #1
 8001b86:	430a      	orrs	r2, r1
 8001b88:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b8a:	e00b      	b.n	8001ba4 <HAL_RCC_OscConfig+0x41c>
 8001b8c:	4b84      	ldr	r3, [pc, #528]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b90:	4b83      	ldr	r3, [pc, #524]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b92:	2101      	movs	r1, #1
 8001b94:	438a      	bics	r2, r1
 8001b96:	65da      	str	r2, [r3, #92]	; 0x5c
 8001b98:	4b81      	ldr	r3, [pc, #516]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b9a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b9c:	4b80      	ldr	r3, [pc, #512]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001b9e:	2104      	movs	r1, #4
 8001ba0:	438a      	bics	r2, r1
 8001ba2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d014      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff fb0a 	bl	80011c4 <HAL_GetTick>
 8001bb0:	0003      	movs	r3, r0
 8001bb2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bb4:	e009      	b.n	8001bca <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb6:	f7ff fb05 	bl	80011c4 <HAL_GetTick>
 8001bba:	0002      	movs	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	4a79      	ldr	r2, [pc, #484]	; (8001da8 <HAL_RCC_OscConfig+0x620>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e0e6      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bca:	4b75      	ldr	r3, [pc, #468]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001bcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bce:	2202      	movs	r2, #2
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d0f0      	beq.n	8001bb6 <HAL_RCC_OscConfig+0x42e>
 8001bd4:	e013      	b.n	8001bfe <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd6:	f7ff faf5 	bl	80011c4 <HAL_GetTick>
 8001bda:	0003      	movs	r3, r0
 8001bdc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bde:	e009      	b.n	8001bf4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001be0:	f7ff faf0 	bl	80011c4 <HAL_GetTick>
 8001be4:	0002      	movs	r2, r0
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	4a6f      	ldr	r2, [pc, #444]	; (8001da8 <HAL_RCC_OscConfig+0x620>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e0d1      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001bf4:	4b6a      	ldr	r3, [pc, #424]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bf8:	2202      	movs	r2, #2
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	d1f0      	bne.n	8001be0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001bfe:	231f      	movs	r3, #31
 8001c00:	18fb      	adds	r3, r7, r3
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d105      	bne.n	8001c14 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001c08:	4b65      	ldr	r3, [pc, #404]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c0c:	4b64      	ldr	r3, [pc, #400]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c0e:	4967      	ldr	r1, [pc, #412]	; (8001dac <HAL_RCC_OscConfig+0x624>)
 8001c10:	400a      	ands	r2, r1
 8001c12:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d100      	bne.n	8001c1e <HAL_RCC_OscConfig+0x496>
 8001c1c:	e0bb      	b.n	8001d96 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c1e:	4b60      	ldr	r3, [pc, #384]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	2238      	movs	r2, #56	; 0x38
 8001c24:	4013      	ands	r3, r2
 8001c26:	2b10      	cmp	r3, #16
 8001c28:	d100      	bne.n	8001c2c <HAL_RCC_OscConfig+0x4a4>
 8001c2a:	e07b      	b.n	8001d24 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	69db      	ldr	r3, [r3, #28]
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d156      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c34:	4b5a      	ldr	r3, [pc, #360]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b59      	ldr	r3, [pc, #356]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c3a:	495d      	ldr	r1, [pc, #372]	; (8001db0 <HAL_RCC_OscConfig+0x628>)
 8001c3c:	400a      	ands	r2, r1
 8001c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c40:	f7ff fac0 	bl	80011c4 <HAL_GetTick>
 8001c44:	0003      	movs	r3, r0
 8001c46:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c4a:	f7ff fabb 	bl	80011c4 <HAL_GetTick>
 8001c4e:	0002      	movs	r2, r0
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e09d      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c5c:	4b50      	ldr	r3, [pc, #320]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	049b      	lsls	r3, r3, #18
 8001c64:	4013      	ands	r3, r2
 8001c66:	d1f0      	bne.n	8001c4a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c68:	4b4d      	ldr	r3, [pc, #308]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	4a51      	ldr	r2, [pc, #324]	; (8001db4 <HAL_RCC_OscConfig+0x62c>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	0019      	movs	r1, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1a      	ldr	r2, [r3, #32]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c7a:	431a      	orrs	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	021b      	lsls	r3, r3, #8
 8001c82:	431a      	orrs	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c94:	431a      	orrs	r2, r3
 8001c96:	4b42      	ldr	r3, [pc, #264]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c98:	430a      	orrs	r2, r1
 8001c9a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c9c:	4b40      	ldr	r3, [pc, #256]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b3f      	ldr	r3, [pc, #252]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001ca2:	2180      	movs	r1, #128	; 0x80
 8001ca4:	0449      	lsls	r1, r1, #17
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001caa:	4b3d      	ldr	r3, [pc, #244]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	4b3c      	ldr	r3, [pc, #240]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001cb0:	2180      	movs	r1, #128	; 0x80
 8001cb2:	0549      	lsls	r1, r1, #21
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cb8:	f7ff fa84 	bl	80011c4 <HAL_GetTick>
 8001cbc:	0003      	movs	r3, r0
 8001cbe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cc0:	e008      	b.n	8001cd4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc2:	f7ff fa7f 	bl	80011c4 <HAL_GetTick>
 8001cc6:	0002      	movs	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e061      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cd4:	4b32      	ldr	r3, [pc, #200]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001cd6:	681a      	ldr	r2, [r3, #0]
 8001cd8:	2380      	movs	r3, #128	; 0x80
 8001cda:	049b      	lsls	r3, r3, #18
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d0f0      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x53a>
 8001ce0:	e059      	b.n	8001d96 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce2:	4b2f      	ldr	r3, [pc, #188]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4b2e      	ldr	r3, [pc, #184]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001ce8:	4931      	ldr	r1, [pc, #196]	; (8001db0 <HAL_RCC_OscConfig+0x628>)
 8001cea:	400a      	ands	r2, r1
 8001cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cee:	f7ff fa69 	bl	80011c4 <HAL_GetTick>
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cf6:	e008      	b.n	8001d0a <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf8:	f7ff fa64 	bl	80011c4 <HAL_GetTick>
 8001cfc:	0002      	movs	r2, r0
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	2b02      	cmp	r3, #2
 8001d04:	d901      	bls.n	8001d0a <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e046      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d0a:	4b25      	ldr	r3, [pc, #148]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	2380      	movs	r3, #128	; 0x80
 8001d10:	049b      	lsls	r3, r3, #18
 8001d12:	4013      	ands	r3, r2
 8001d14:	d1f0      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001d16:	4b22      	ldr	r3, [pc, #136]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001d18:	68da      	ldr	r2, [r3, #12]
 8001d1a:	4b21      	ldr	r3, [pc, #132]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001d1c:	4926      	ldr	r1, [pc, #152]	; (8001db8 <HAL_RCC_OscConfig+0x630>)
 8001d1e:	400a      	ands	r2, r1
 8001d20:	60da      	str	r2, [r3, #12]
 8001d22:	e038      	b.n	8001d96 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	69db      	ldr	r3, [r3, #28]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d101      	bne.n	8001d30 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e033      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001d30:	4b1b      	ldr	r3, [pc, #108]	; (8001da0 <HAL_RCC_OscConfig+0x618>)
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	2203      	movs	r2, #3
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d126      	bne.n	8001d92 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	2270      	movs	r2, #112	; 0x70
 8001d48:	401a      	ands	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d11f      	bne.n	8001d92 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d52:	697a      	ldr	r2, [r7, #20]
 8001d54:	23fe      	movs	r3, #254	; 0xfe
 8001d56:	01db      	lsls	r3, r3, #7
 8001d58:	401a      	ands	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d5e:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d116      	bne.n	8001d92 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d64:	697a      	ldr	r2, [r7, #20]
 8001d66:	23f8      	movs	r3, #248	; 0xf8
 8001d68:	039b      	lsls	r3, r3, #14
 8001d6a:	401a      	ands	r2, r3
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d10e      	bne.n	8001d92 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	23e0      	movs	r3, #224	; 0xe0
 8001d78:	051b      	lsls	r3, r3, #20
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d80:	429a      	cmp	r2, r3
 8001d82:	d106      	bne.n	8001d92 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	0f5b      	lsrs	r3, r3, #29
 8001d88:	075a      	lsls	r2, r3, #29
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	0018      	movs	r0, r3
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	b008      	add	sp, #32
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	40021000 	.word	0x40021000
 8001da4:	40007000 	.word	0x40007000
 8001da8:	00001388 	.word	0x00001388
 8001dac:	efffffff 	.word	0xefffffff
 8001db0:	feffffff 	.word	0xfeffffff
 8001db4:	11c1808c 	.word	0x11c1808c
 8001db8:	eefefffc 	.word	0xeefefffc

08001dbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d101      	bne.n	8001dd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e0e9      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dd0:	4b76      	ldr	r3, [pc, #472]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2207      	movs	r2, #7
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d91e      	bls.n	8001e1c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dde:	4b73      	ldr	r3, [pc, #460]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2207      	movs	r2, #7
 8001de4:	4393      	bics	r3, r2
 8001de6:	0019      	movs	r1, r3
 8001de8:	4b70      	ldr	r3, [pc, #448]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001dea:	683a      	ldr	r2, [r7, #0]
 8001dec:	430a      	orrs	r2, r1
 8001dee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001df0:	f7ff f9e8 	bl	80011c4 <HAL_GetTick>
 8001df4:	0003      	movs	r3, r0
 8001df6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001df8:	e009      	b.n	8001e0e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dfa:	f7ff f9e3 	bl	80011c4 <HAL_GetTick>
 8001dfe:	0002      	movs	r2, r0
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	4a6a      	ldr	r2, [pc, #424]	; (8001fb0 <HAL_RCC_ClockConfig+0x1f4>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e0ca      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001e0e:	4b67      	ldr	r3, [pc, #412]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	2207      	movs	r2, #7
 8001e14:	4013      	ands	r3, r2
 8001e16:	683a      	ldr	r2, [r7, #0]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d1ee      	bne.n	8001dfa <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2202      	movs	r2, #2
 8001e22:	4013      	ands	r3, r2
 8001e24:	d015      	beq.n	8001e52 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2204      	movs	r2, #4
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d006      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001e30:	4b60      	ldr	r3, [pc, #384]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e32:	689a      	ldr	r2, [r3, #8]
 8001e34:	4b5f      	ldr	r3, [pc, #380]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e36:	21e0      	movs	r1, #224	; 0xe0
 8001e38:	01c9      	lsls	r1, r1, #7
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e3e:	4b5d      	ldr	r3, [pc, #372]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	4a5d      	ldr	r2, [pc, #372]	; (8001fb8 <HAL_RCC_ClockConfig+0x1fc>)
 8001e44:	4013      	ands	r3, r2
 8001e46:	0019      	movs	r1, r3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689a      	ldr	r2, [r3, #8]
 8001e4c:	4b59      	ldr	r3, [pc, #356]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e4e:	430a      	orrs	r2, r1
 8001e50:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2201      	movs	r2, #1
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d057      	beq.n	8001f0c <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	2b01      	cmp	r3, #1
 8001e62:	d107      	bne.n	8001e74 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e64:	4b53      	ldr	r3, [pc, #332]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e66:	681a      	ldr	r2, [r3, #0]
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	029b      	lsls	r3, r3, #10
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d12b      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	e097      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d107      	bne.n	8001e8c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e7c:	4b4d      	ldr	r3, [pc, #308]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	2380      	movs	r3, #128	; 0x80
 8001e82:	049b      	lsls	r3, r3, #18
 8001e84:	4013      	ands	r3, r2
 8001e86:	d11f      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e08b      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d107      	bne.n	8001ea4 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e94:	4b47      	ldr	r3, [pc, #284]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	2380      	movs	r3, #128	; 0x80
 8001e9a:	00db      	lsls	r3, r3, #3
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	d113      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e07f      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	d106      	bne.n	8001eba <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001eac:	4b41      	ldr	r3, [pc, #260]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001eae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eb0:	2202      	movs	r2, #2
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	d108      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e074      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eba:	4b3e      	ldr	r3, [pc, #248]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001ebc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d101      	bne.n	8001ec8 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e06d      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ec8:	4b3a      	ldr	r3, [pc, #232]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	2207      	movs	r2, #7
 8001ece:	4393      	bics	r3, r2
 8001ed0:	0019      	movs	r1, r3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	685a      	ldr	r2, [r3, #4]
 8001ed6:	4b37      	ldr	r3, [pc, #220]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001edc:	f7ff f972 	bl	80011c4 <HAL_GetTick>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ee4:	e009      	b.n	8001efa <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ee6:	f7ff f96d 	bl	80011c4 <HAL_GetTick>
 8001eea:	0002      	movs	r2, r0
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	4a2f      	ldr	r2, [pc, #188]	; (8001fb0 <HAL_RCC_ClockConfig+0x1f4>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d901      	bls.n	8001efa <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001ef6:	2303      	movs	r3, #3
 8001ef8:	e054      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001efa:	4b2e      	ldr	r3, [pc, #184]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	2238      	movs	r2, #56	; 0x38
 8001f00:	401a      	ands	r2, r3
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d1ec      	bne.n	8001ee6 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f0c:	4b27      	ldr	r3, [pc, #156]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2207      	movs	r2, #7
 8001f12:	4013      	ands	r3, r2
 8001f14:	683a      	ldr	r2, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d21e      	bcs.n	8001f58 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1a:	4b24      	ldr	r3, [pc, #144]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2207      	movs	r2, #7
 8001f20:	4393      	bics	r3, r2
 8001f22:	0019      	movs	r1, r3
 8001f24:	4b21      	ldr	r3, [pc, #132]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001f26:	683a      	ldr	r2, [r7, #0]
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f2c:	f7ff f94a 	bl	80011c4 <HAL_GetTick>
 8001f30:	0003      	movs	r3, r0
 8001f32:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f34:	e009      	b.n	8001f4a <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f36:	f7ff f945 	bl	80011c4 <HAL_GetTick>
 8001f3a:	0002      	movs	r2, r0
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	4a1b      	ldr	r2, [pc, #108]	; (8001fb0 <HAL_RCC_ClockConfig+0x1f4>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d901      	bls.n	8001f4a <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e02c      	b.n	8001fa4 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f4a:	4b18      	ldr	r3, [pc, #96]	; (8001fac <HAL_RCC_ClockConfig+0x1f0>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2207      	movs	r2, #7
 8001f50:	4013      	ands	r3, r2
 8001f52:	683a      	ldr	r2, [r7, #0]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d1ee      	bne.n	8001f36 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2204      	movs	r2, #4
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d009      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001f62:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	4a15      	ldr	r2, [pc, #84]	; (8001fbc <HAL_RCC_ClockConfig+0x200>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	0019      	movs	r1, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	4b10      	ldr	r3, [pc, #64]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001f72:	430a      	orrs	r2, r1
 8001f74:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001f76:	f000 f829 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 8001f7a:	0001      	movs	r1, r0
 8001f7c:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <HAL_RCC_ClockConfig+0x1f8>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	0a1b      	lsrs	r3, r3, #8
 8001f82:	220f      	movs	r2, #15
 8001f84:	401a      	ands	r2, r3
 8001f86:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <HAL_RCC_ClockConfig+0x204>)
 8001f88:	0092      	lsls	r2, r2, #2
 8001f8a:	58d3      	ldr	r3, [r2, r3]
 8001f8c:	221f      	movs	r2, #31
 8001f8e:	4013      	ands	r3, r2
 8001f90:	000a      	movs	r2, r1
 8001f92:	40da      	lsrs	r2, r3
 8001f94:	4b0b      	ldr	r3, [pc, #44]	; (8001fc4 <HAL_RCC_ClockConfig+0x208>)
 8001f96:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_RCC_ClockConfig+0x20c>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f7ff f8b5 	bl	800110c <HAL_InitTick>
 8001fa2:	0003      	movs	r3, r0
}
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	b004      	add	sp, #16
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	40022000 	.word	0x40022000
 8001fb0:	00001388 	.word	0x00001388
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	fffff0ff 	.word	0xfffff0ff
 8001fbc:	ffff8fff 	.word	0xffff8fff
 8001fc0:	08005d2c 	.word	0x08005d2c
 8001fc4:	20000000 	.word	0x20000000
 8001fc8:	20000004 	.word	0x20000004

08001fcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fd2:	4b3c      	ldr	r3, [pc, #240]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2238      	movs	r2, #56	; 0x38
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d10f      	bne.n	8001ffc <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fdc:	4b39      	ldr	r3, [pc, #228]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	0adb      	lsrs	r3, r3, #11
 8001fe2:	2207      	movs	r2, #7
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	409a      	lsls	r2, r3
 8001fea:	0013      	movs	r3, r2
 8001fec:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fee:	6839      	ldr	r1, [r7, #0]
 8001ff0:	4835      	ldr	r0, [pc, #212]	; (80020c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ff2:	f7fe f899 	bl	8000128 <__udivsi3>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	613b      	str	r3, [r7, #16]
 8001ffa:	e05d      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ffc:	4b31      	ldr	r3, [pc, #196]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	2238      	movs	r2, #56	; 0x38
 8002002:	4013      	ands	r3, r2
 8002004:	2b08      	cmp	r3, #8
 8002006:	d102      	bne.n	800200e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002008:	4b30      	ldr	r3, [pc, #192]	; (80020cc <HAL_RCC_GetSysClockFreq+0x100>)
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	e054      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800200e:	4b2d      	ldr	r3, [pc, #180]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	2238      	movs	r2, #56	; 0x38
 8002014:	4013      	ands	r3, r2
 8002016:	2b10      	cmp	r3, #16
 8002018:	d138      	bne.n	800208c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800201a:	4b2a      	ldr	r3, [pc, #168]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800201c:	68db      	ldr	r3, [r3, #12]
 800201e:	2203      	movs	r2, #3
 8002020:	4013      	ands	r3, r2
 8002022:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002024:	4b27      	ldr	r3, [pc, #156]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	2207      	movs	r2, #7
 800202c:	4013      	ands	r3, r2
 800202e:	3301      	adds	r3, #1
 8002030:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2b03      	cmp	r3, #3
 8002036:	d10d      	bne.n	8002054 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	4824      	ldr	r0, [pc, #144]	; (80020cc <HAL_RCC_GetSysClockFreq+0x100>)
 800203c:	f7fe f874 	bl	8000128 <__udivsi3>
 8002040:	0003      	movs	r3, r0
 8002042:	0019      	movs	r1, r3
 8002044:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	0a1b      	lsrs	r3, r3, #8
 800204a:	227f      	movs	r2, #127	; 0x7f
 800204c:	4013      	ands	r3, r2
 800204e:	434b      	muls	r3, r1
 8002050:	617b      	str	r3, [r7, #20]
        break;
 8002052:	e00d      	b.n	8002070 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002054:	68b9      	ldr	r1, [r7, #8]
 8002056:	481c      	ldr	r0, [pc, #112]	; (80020c8 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002058:	f7fe f866 	bl	8000128 <__udivsi3>
 800205c:	0003      	movs	r3, r0
 800205e:	0019      	movs	r1, r3
 8002060:	4b18      	ldr	r3, [pc, #96]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002062:	68db      	ldr	r3, [r3, #12]
 8002064:	0a1b      	lsrs	r3, r3, #8
 8002066:	227f      	movs	r2, #127	; 0x7f
 8002068:	4013      	ands	r3, r2
 800206a:	434b      	muls	r3, r1
 800206c:	617b      	str	r3, [r7, #20]
        break;
 800206e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002070:	4b14      	ldr	r3, [pc, #80]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	0f5b      	lsrs	r3, r3, #29
 8002076:	2207      	movs	r2, #7
 8002078:	4013      	ands	r3, r2
 800207a:	3301      	adds	r3, #1
 800207c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800207e:	6879      	ldr	r1, [r7, #4]
 8002080:	6978      	ldr	r0, [r7, #20]
 8002082:	f7fe f851 	bl	8000128 <__udivsi3>
 8002086:	0003      	movs	r3, r0
 8002088:	613b      	str	r3, [r7, #16]
 800208a:	e015      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800208c:	4b0d      	ldr	r3, [pc, #52]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 800208e:	689b      	ldr	r3, [r3, #8]
 8002090:	2238      	movs	r2, #56	; 0x38
 8002092:	4013      	ands	r3, r2
 8002094:	2b20      	cmp	r3, #32
 8002096:	d103      	bne.n	80020a0 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8002098:	2380      	movs	r3, #128	; 0x80
 800209a:	021b      	lsls	r3, r3, #8
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	e00b      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80020a0:	4b08      	ldr	r3, [pc, #32]	; (80020c4 <HAL_RCC_GetSysClockFreq+0xf8>)
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	2238      	movs	r2, #56	; 0x38
 80020a6:	4013      	ands	r3, r2
 80020a8:	2b18      	cmp	r3, #24
 80020aa:	d103      	bne.n	80020b4 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80020ac:	23fa      	movs	r3, #250	; 0xfa
 80020ae:	01db      	lsls	r3, r3, #7
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	e001      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80020b4:	2300      	movs	r3, #0
 80020b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80020b8:	693b      	ldr	r3, [r7, #16]
}
 80020ba:	0018      	movs	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	b006      	add	sp, #24
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	46c0      	nop			; (mov r8, r8)
 80020c4:	40021000 	.word	0x40021000
 80020c8:	00f42400 	.word	0x00f42400
 80020cc:	007a1200 	.word	0x007a1200

080020d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020d4:	4b02      	ldr	r3, [pc, #8]	; (80020e0 <HAL_RCC_GetHCLKFreq+0x10>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	0018      	movs	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	46c0      	nop			; (mov r8, r8)
 80020e0:	20000000 	.word	0x20000000

080020e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020e4:	b5b0      	push	{r4, r5, r7, lr}
 80020e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80020e8:	f7ff fff2 	bl	80020d0 <HAL_RCC_GetHCLKFreq>
 80020ec:	0004      	movs	r4, r0
 80020ee:	f7ff fb3f 	bl	8001770 <LL_RCC_GetAPB1Prescaler>
 80020f2:	0003      	movs	r3, r0
 80020f4:	0b1a      	lsrs	r2, r3, #12
 80020f6:	4b05      	ldr	r3, [pc, #20]	; (800210c <HAL_RCC_GetPCLK1Freq+0x28>)
 80020f8:	0092      	lsls	r2, r2, #2
 80020fa:	58d3      	ldr	r3, [r2, r3]
 80020fc:	221f      	movs	r2, #31
 80020fe:	4013      	ands	r3, r2
 8002100:	40dc      	lsrs	r4, r3
 8002102:	0023      	movs	r3, r4
}
 8002104:	0018      	movs	r0, r3
 8002106:	46bd      	mov	sp, r7
 8002108:	bdb0      	pop	{r4, r5, r7, pc}
 800210a:	46c0      	nop			; (mov r8, r8)
 800210c:	08005d6c 	.word	0x08005d6c

08002110 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002118:	2313      	movs	r3, #19
 800211a:	18fb      	adds	r3, r7, r3
 800211c:	2200      	movs	r2, #0
 800211e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002120:	2312      	movs	r3, #18
 8002122:	18fb      	adds	r3, r7, r3
 8002124:	2200      	movs	r2, #0
 8002126:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	2380      	movs	r3, #128	; 0x80
 800212e:	029b      	lsls	r3, r3, #10
 8002130:	4013      	ands	r3, r2
 8002132:	d100      	bne.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8002134:	e0a3      	b.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002136:	2011      	movs	r0, #17
 8002138:	183b      	adds	r3, r7, r0
 800213a:	2200      	movs	r2, #0
 800213c:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800213e:	4bc3      	ldr	r3, [pc, #780]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002140:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002142:	2380      	movs	r3, #128	; 0x80
 8002144:	055b      	lsls	r3, r3, #21
 8002146:	4013      	ands	r3, r2
 8002148:	d110      	bne.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800214a:	4bc0      	ldr	r3, [pc, #768]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800214e:	4bbf      	ldr	r3, [pc, #764]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002150:	2180      	movs	r1, #128	; 0x80
 8002152:	0549      	lsls	r1, r1, #21
 8002154:	430a      	orrs	r2, r1
 8002156:	63da      	str	r2, [r3, #60]	; 0x3c
 8002158:	4bbc      	ldr	r3, [pc, #752]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800215a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	055b      	lsls	r3, r3, #21
 8002160:	4013      	ands	r3, r2
 8002162:	60bb      	str	r3, [r7, #8]
 8002164:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002166:	183b      	adds	r3, r7, r0
 8002168:	2201      	movs	r2, #1
 800216a:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800216c:	4bb8      	ldr	r3, [pc, #736]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	4bb7      	ldr	r3, [pc, #732]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8002172:	2180      	movs	r1, #128	; 0x80
 8002174:	0049      	lsls	r1, r1, #1
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800217a:	f7ff f823 	bl	80011c4 <HAL_GetTick>
 800217e:	0003      	movs	r3, r0
 8002180:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002182:	e00b      	b.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002184:	f7ff f81e 	bl	80011c4 <HAL_GetTick>
 8002188:	0002      	movs	r2, r0
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b02      	cmp	r3, #2
 8002190:	d904      	bls.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002192:	2313      	movs	r3, #19
 8002194:	18fb      	adds	r3, r7, r3
 8002196:	2203      	movs	r2, #3
 8002198:	701a      	strb	r2, [r3, #0]
        break;
 800219a:	e005      	b.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800219c:	4bac      	ldr	r3, [pc, #688]	; (8002450 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	005b      	lsls	r3, r3, #1
 80021a4:	4013      	ands	r3, r2
 80021a6:	d0ed      	beq.n	8002184 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80021a8:	2313      	movs	r3, #19
 80021aa:	18fb      	adds	r3, r7, r3
 80021ac:	781b      	ldrb	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d154      	bne.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80021b2:	4ba6      	ldr	r3, [pc, #664]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80021b6:	23c0      	movs	r3, #192	; 0xc0
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4013      	ands	r3, r2
 80021bc:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d019      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d014      	beq.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80021ce:	4b9f      	ldr	r3, [pc, #636]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021d2:	4aa0      	ldr	r2, [pc, #640]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80021d4:	4013      	ands	r3, r2
 80021d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80021d8:	4b9c      	ldr	r3, [pc, #624]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80021dc:	4b9b      	ldr	r3, [pc, #620]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021de:	2180      	movs	r1, #128	; 0x80
 80021e0:	0249      	lsls	r1, r1, #9
 80021e2:	430a      	orrs	r2, r1
 80021e4:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80021e6:	4b99      	ldr	r3, [pc, #612]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80021ea:	4b98      	ldr	r3, [pc, #608]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021ec:	499a      	ldr	r1, [pc, #616]	; (8002458 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80021ee:	400a      	ands	r2, r1
 80021f0:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80021f2:	4b96      	ldr	r3, [pc, #600]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80021f4:	697a      	ldr	r2, [r7, #20]
 80021f6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80021f8:	697b      	ldr	r3, [r7, #20]
 80021fa:	2201      	movs	r2, #1
 80021fc:	4013      	ands	r3, r2
 80021fe:	d016      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002200:	f7fe ffe0 	bl	80011c4 <HAL_GetTick>
 8002204:	0003      	movs	r3, r0
 8002206:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002208:	e00c      	b.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220a:	f7fe ffdb 	bl	80011c4 <HAL_GetTick>
 800220e:	0002      	movs	r2, r0
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	4a91      	ldr	r2, [pc, #580]	; (800245c <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d904      	bls.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800221a:	2313      	movs	r3, #19
 800221c:	18fb      	adds	r3, r7, r3
 800221e:	2203      	movs	r2, #3
 8002220:	701a      	strb	r2, [r3, #0]
            break;
 8002222:	e004      	b.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002224:	4b89      	ldr	r3, [pc, #548]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002228:	2202      	movs	r2, #2
 800222a:	4013      	ands	r3, r2
 800222c:	d0ed      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800222e:	2313      	movs	r3, #19
 8002230:	18fb      	adds	r3, r7, r3
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10a      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002238:	4b84      	ldr	r3, [pc, #528]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800223a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800223c:	4a85      	ldr	r2, [pc, #532]	; (8002454 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800223e:	4013      	ands	r3, r2
 8002240:	0019      	movs	r1, r3
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002246:	4b81      	ldr	r3, [pc, #516]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002248:	430a      	orrs	r2, r1
 800224a:	65da      	str	r2, [r3, #92]	; 0x5c
 800224c:	e00c      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800224e:	2312      	movs	r3, #18
 8002250:	18fb      	adds	r3, r7, r3
 8002252:	2213      	movs	r2, #19
 8002254:	18ba      	adds	r2, r7, r2
 8002256:	7812      	ldrb	r2, [r2, #0]
 8002258:	701a      	strb	r2, [r3, #0]
 800225a:	e005      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800225c:	2312      	movs	r3, #18
 800225e:	18fb      	adds	r3, r7, r3
 8002260:	2213      	movs	r2, #19
 8002262:	18ba      	adds	r2, r7, r2
 8002264:	7812      	ldrb	r2, [r2, #0]
 8002266:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002268:	2311      	movs	r3, #17
 800226a:	18fb      	adds	r3, r7, r3
 800226c:	781b      	ldrb	r3, [r3, #0]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d105      	bne.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002272:	4b76      	ldr	r3, [pc, #472]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002274:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002276:	4b75      	ldr	r3, [pc, #468]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002278:	4979      	ldr	r1, [pc, #484]	; (8002460 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 800227a:	400a      	ands	r2, r1
 800227c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2201      	movs	r2, #1
 8002284:	4013      	ands	r3, r2
 8002286:	d009      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002288:	4b70      	ldr	r3, [pc, #448]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800228a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800228c:	2203      	movs	r2, #3
 800228e:	4393      	bics	r3, r2
 8002290:	0019      	movs	r1, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	4b6d      	ldr	r3, [pc, #436]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002298:	430a      	orrs	r2, r1
 800229a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2202      	movs	r2, #2
 80022a2:	4013      	ands	r3, r2
 80022a4:	d009      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022a6:	4b69      	ldr	r3, [pc, #420]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022aa:	220c      	movs	r2, #12
 80022ac:	4393      	bics	r3, r2
 80022ae:	0019      	movs	r1, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	689a      	ldr	r2, [r3, #8]
 80022b4:	4b65      	ldr	r3, [pc, #404]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022b6:	430a      	orrs	r2, r1
 80022b8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2210      	movs	r2, #16
 80022c0:	4013      	ands	r3, r2
 80022c2:	d009      	beq.n	80022d8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022c4:	4b61      	ldr	r3, [pc, #388]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c8:	4a66      	ldr	r2, [pc, #408]	; (8002464 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 80022ca:	4013      	ands	r3, r2
 80022cc:	0019      	movs	r1, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	68da      	ldr	r2, [r3, #12]
 80022d2:	4b5e      	ldr	r3, [pc, #376]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022d4:	430a      	orrs	r2, r1
 80022d6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	2380      	movs	r3, #128	; 0x80
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	4013      	ands	r3, r2
 80022e2:	d009      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80022e4:	4b59      	ldr	r3, [pc, #356]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022e8:	4a5f      	ldr	r2, [pc, #380]	; (8002468 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80022ea:	4013      	ands	r3, r2
 80022ec:	0019      	movs	r1, r3
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	699a      	ldr	r2, [r3, #24]
 80022f2:	4b56      	ldr	r3, [pc, #344]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80022f4:	430a      	orrs	r2, r1
 80022f6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4013      	ands	r3, r2
 8002302:	d009      	beq.n	8002318 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002304:	4b51      	ldr	r3, [pc, #324]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002308:	4a58      	ldr	r2, [pc, #352]	; (800246c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800230a:	4013      	ands	r3, r2
 800230c:	0019      	movs	r1, r3
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69da      	ldr	r2, [r3, #28]
 8002312:	4b4e      	ldr	r3, [pc, #312]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002314:	430a      	orrs	r2, r1
 8002316:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2220      	movs	r2, #32
 800231e:	4013      	ands	r3, r2
 8002320:	d009      	beq.n	8002336 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002322:	4b4a      	ldr	r3, [pc, #296]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002324:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002326:	4a52      	ldr	r2, [pc, #328]	; (8002470 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002328:	4013      	ands	r3, r2
 800232a:	0019      	movs	r1, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	691a      	ldr	r2, [r3, #16]
 8002330:	4b46      	ldr	r3, [pc, #280]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002332:	430a      	orrs	r2, r1
 8002334:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	2380      	movs	r3, #128	; 0x80
 800233c:	01db      	lsls	r3, r3, #7
 800233e:	4013      	ands	r3, r2
 8002340:	d015      	beq.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002342:	4b42      	ldr	r3, [pc, #264]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002344:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002346:	009b      	lsls	r3, r3, #2
 8002348:	0899      	lsrs	r1, r3, #2
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6a1a      	ldr	r2, [r3, #32]
 800234e:	4b3f      	ldr	r3, [pc, #252]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002350:	430a      	orrs	r2, r1
 8002352:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6a1a      	ldr	r2, [r3, #32]
 8002358:	2380      	movs	r3, #128	; 0x80
 800235a:	05db      	lsls	r3, r3, #23
 800235c:	429a      	cmp	r2, r3
 800235e:	d106      	bne.n	800236e <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002360:	4b3a      	ldr	r3, [pc, #232]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002362:	68da      	ldr	r2, [r3, #12]
 8002364:	4b39      	ldr	r3, [pc, #228]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002366:	2180      	movs	r1, #128	; 0x80
 8002368:	0249      	lsls	r1, r1, #9
 800236a:	430a      	orrs	r2, r1
 800236c:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	2380      	movs	r3, #128	; 0x80
 8002374:	031b      	lsls	r3, r3, #12
 8002376:	4013      	ands	r3, r2
 8002378:	d009      	beq.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800237a:	4b34      	ldr	r3, [pc, #208]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800237c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800237e:	2240      	movs	r2, #64	; 0x40
 8002380:	4393      	bics	r3, r2
 8002382:	0019      	movs	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002388:	4b30      	ldr	r3, [pc, #192]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800238a:	430a      	orrs	r2, r1
 800238c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	2380      	movs	r3, #128	; 0x80
 8002394:	039b      	lsls	r3, r3, #14
 8002396:	4013      	ands	r3, r2
 8002398:	d016      	beq.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800239a:	4b2c      	ldr	r3, [pc, #176]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800239c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800239e:	4a35      	ldr	r2, [pc, #212]	; (8002474 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	0019      	movs	r1, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023a8:	4b28      	ldr	r3, [pc, #160]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023aa:	430a      	orrs	r2, r1
 80023ac:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023b2:	2380      	movs	r3, #128	; 0x80
 80023b4:	03db      	lsls	r3, r3, #15
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d106      	bne.n	80023c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80023ba:	4b24      	ldr	r3, [pc, #144]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023bc:	68da      	ldr	r2, [r3, #12]
 80023be:	4b23      	ldr	r3, [pc, #140]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023c0:	2180      	movs	r1, #128	; 0x80
 80023c2:	0449      	lsls	r1, r1, #17
 80023c4:	430a      	orrs	r2, r1
 80023c6:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	2380      	movs	r3, #128	; 0x80
 80023ce:	03db      	lsls	r3, r3, #15
 80023d0:	4013      	ands	r3, r2
 80023d2:	d016      	beq.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80023d4:	4b1d      	ldr	r3, [pc, #116]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d8:	4a27      	ldr	r2, [pc, #156]	; (8002478 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80023da:	4013      	ands	r3, r2
 80023dc:	0019      	movs	r1, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e2:	4b1a      	ldr	r3, [pc, #104]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023e4:	430a      	orrs	r2, r1
 80023e6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023ec:	2380      	movs	r3, #128	; 0x80
 80023ee:	045b      	lsls	r3, r3, #17
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d106      	bne.n	8002402 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80023f4:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023f6:	68da      	ldr	r2, [r3, #12]
 80023f8:	4b14      	ldr	r3, [pc, #80]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80023fa:	2180      	movs	r1, #128	; 0x80
 80023fc:	0449      	lsls	r1, r1, #17
 80023fe:	430a      	orrs	r2, r1
 8002400:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	2380      	movs	r3, #128	; 0x80
 8002408:	011b      	lsls	r3, r3, #4
 800240a:	4013      	ands	r3, r2
 800240c:	d016      	beq.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800240e:	4b0f      	ldr	r3, [pc, #60]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002412:	4a1a      	ldr	r2, [pc, #104]	; (800247c <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8002414:	4013      	ands	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	695a      	ldr	r2, [r3, #20]
 800241c:	4b0b      	ldr	r3, [pc, #44]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800241e:	430a      	orrs	r2, r1
 8002420:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	695a      	ldr	r2, [r3, #20]
 8002426:	2380      	movs	r3, #128	; 0x80
 8002428:	01db      	lsls	r3, r3, #7
 800242a:	429a      	cmp	r2, r3
 800242c:	d106      	bne.n	800243c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800242e:	4b07      	ldr	r3, [pc, #28]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	4b06      	ldr	r3, [pc, #24]	; (800244c <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002434:	2180      	movs	r1, #128	; 0x80
 8002436:	0249      	lsls	r1, r1, #9
 8002438:	430a      	orrs	r2, r1
 800243a:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800243c:	2312      	movs	r3, #18
 800243e:	18fb      	adds	r3, r7, r3
 8002440:	781b      	ldrb	r3, [r3, #0]
}
 8002442:	0018      	movs	r0, r3
 8002444:	46bd      	mov	sp, r7
 8002446:	b006      	add	sp, #24
 8002448:	bd80      	pop	{r7, pc}
 800244a:	46c0      	nop			; (mov r8, r8)
 800244c:	40021000 	.word	0x40021000
 8002450:	40007000 	.word	0x40007000
 8002454:	fffffcff 	.word	0xfffffcff
 8002458:	fffeffff 	.word	0xfffeffff
 800245c:	00001388 	.word	0x00001388
 8002460:	efffffff 	.word	0xefffffff
 8002464:	fffff3ff 	.word	0xfffff3ff
 8002468:	fff3ffff 	.word	0xfff3ffff
 800246c:	ffcfffff 	.word	0xffcfffff
 8002470:	ffffcfff 	.word	0xffffcfff
 8002474:	ffbfffff 	.word	0xffbfffff
 8002478:	feffffff 	.word	0xfeffffff
 800247c:	ffff3fff 	.word	0xffff3fff

08002480 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0a8      	b.n	80025e4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002496:	2b00      	cmp	r3, #0
 8002498:	d109      	bne.n	80024ae <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685a      	ldr	r2, [r3, #4]
 800249e:	2382      	movs	r3, #130	; 0x82
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d009      	beq.n	80024ba <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	61da      	str	r2, [r3, #28]
 80024ac:	e005      	b.n	80024ba <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	225d      	movs	r2, #93	; 0x5d
 80024c4:	5c9b      	ldrb	r3, [r3, r2]
 80024c6:	b2db      	uxtb	r3, r3
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d107      	bne.n	80024dc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	225c      	movs	r2, #92	; 0x5c
 80024d0:	2100      	movs	r1, #0
 80024d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	0018      	movs	r0, r3
 80024d8:	f7fe fbc2 	bl	8000c60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	225d      	movs	r2, #93	; 0x5d
 80024e0:	2102      	movs	r1, #2
 80024e2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2140      	movs	r1, #64	; 0x40
 80024f0:	438a      	bics	r2, r1
 80024f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68da      	ldr	r2, [r3, #12]
 80024f8:	23e0      	movs	r3, #224	; 0xe0
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d902      	bls.n	8002506 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002500:	2300      	movs	r3, #0
 8002502:	60fb      	str	r3, [r7, #12]
 8002504:	e002      	b.n	800250c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002506:	2380      	movs	r3, #128	; 0x80
 8002508:	015b      	lsls	r3, r3, #5
 800250a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	68da      	ldr	r2, [r3, #12]
 8002510:	23f0      	movs	r3, #240	; 0xf0
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	429a      	cmp	r2, r3
 8002516:	d008      	beq.n	800252a <HAL_SPI_Init+0xaa>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	68da      	ldr	r2, [r3, #12]
 800251c:	23e0      	movs	r3, #224	; 0xe0
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	429a      	cmp	r2, r3
 8002522:	d002      	beq.n	800252a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	685a      	ldr	r2, [r3, #4]
 800252e:	2382      	movs	r3, #130	; 0x82
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	401a      	ands	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6899      	ldr	r1, [r3, #8]
 8002538:	2384      	movs	r3, #132	; 0x84
 800253a:	021b      	lsls	r3, r3, #8
 800253c:	400b      	ands	r3, r1
 800253e:	431a      	orrs	r2, r3
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	2102      	movs	r1, #2
 8002546:	400b      	ands	r3, r1
 8002548:	431a      	orrs	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	2101      	movs	r1, #1
 8002550:	400b      	ands	r3, r1
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6999      	ldr	r1, [r3, #24]
 8002558:	2380      	movs	r3, #128	; 0x80
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	400b      	ands	r3, r1
 800255e:	431a      	orrs	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69db      	ldr	r3, [r3, #28]
 8002564:	2138      	movs	r1, #56	; 0x38
 8002566:	400b      	ands	r3, r1
 8002568:	431a      	orrs	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	2180      	movs	r1, #128	; 0x80
 8002570:	400b      	ands	r3, r1
 8002572:	431a      	orrs	r2, r3
 8002574:	0011      	movs	r1, r2
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800257a:	2380      	movs	r3, #128	; 0x80
 800257c:	019b      	lsls	r3, r3, #6
 800257e:	401a      	ands	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	699b      	ldr	r3, [r3, #24]
 800258c:	0c1b      	lsrs	r3, r3, #16
 800258e:	2204      	movs	r2, #4
 8002590:	401a      	ands	r2, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002596:	2110      	movs	r1, #16
 8002598:	400b      	ands	r3, r1
 800259a:	431a      	orrs	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025a0:	2108      	movs	r1, #8
 80025a2:	400b      	ands	r3, r1
 80025a4:	431a      	orrs	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	68d9      	ldr	r1, [r3, #12]
 80025aa:	23f0      	movs	r3, #240	; 0xf0
 80025ac:	011b      	lsls	r3, r3, #4
 80025ae:	400b      	ands	r3, r1
 80025b0:	431a      	orrs	r2, r3
 80025b2:	0011      	movs	r1, r2
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	2380      	movs	r3, #128	; 0x80
 80025b8:	015b      	lsls	r3, r3, #5
 80025ba:	401a      	ands	r2, r3
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	69da      	ldr	r2, [r3, #28]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4907      	ldr	r1, [pc, #28]	; (80025ec <HAL_SPI_Init+0x16c>)
 80025d0:	400a      	ands	r2, r1
 80025d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	225d      	movs	r2, #93	; 0x5d
 80025de:	2101      	movs	r1, #1
 80025e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	0018      	movs	r0, r3
 80025e6:	46bd      	mov	sp, r7
 80025e8:	b004      	add	sp, #16
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	fffff7ff 	.word	0xfffff7ff

080025f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08a      	sub	sp, #40	; 0x28
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	001a      	movs	r2, r3
 80025fe:	1cbb      	adds	r3, r7, #2
 8002600:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002602:	2301      	movs	r3, #1
 8002604:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002606:	2323      	movs	r3, #35	; 0x23
 8002608:	18fb      	adds	r3, r7, r3
 800260a:	2200      	movs	r2, #0
 800260c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	225c      	movs	r2, #92	; 0x5c
 8002612:	5c9b      	ldrb	r3, [r3, r2]
 8002614:	2b01      	cmp	r3, #1
 8002616:	d101      	bne.n	800261c <HAL_SPI_TransmitReceive+0x2c>
 8002618:	2302      	movs	r3, #2
 800261a:	e1b5      	b.n	8002988 <HAL_SPI_TransmitReceive+0x398>
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	225c      	movs	r2, #92	; 0x5c
 8002620:	2101      	movs	r1, #1
 8002622:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002624:	f7fe fdce 	bl	80011c4 <HAL_GetTick>
 8002628:	0003      	movs	r3, r0
 800262a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800262c:	201b      	movs	r0, #27
 800262e:	183b      	adds	r3, r7, r0
 8002630:	68fa      	ldr	r2, [r7, #12]
 8002632:	215d      	movs	r1, #93	; 0x5d
 8002634:	5c52      	ldrb	r2, [r2, r1]
 8002636:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800263e:	2312      	movs	r3, #18
 8002640:	18fb      	adds	r3, r7, r3
 8002642:	1cba      	adds	r2, r7, #2
 8002644:	8812      	ldrh	r2, [r2, #0]
 8002646:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002648:	183b      	adds	r3, r7, r0
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d011      	beq.n	8002674 <HAL_SPI_TransmitReceive+0x84>
 8002650:	697a      	ldr	r2, [r7, #20]
 8002652:	2382      	movs	r3, #130	; 0x82
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	429a      	cmp	r2, r3
 8002658:	d107      	bne.n	800266a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d103      	bne.n	800266a <HAL_SPI_TransmitReceive+0x7a>
 8002662:	183b      	adds	r3, r7, r0
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b04      	cmp	r3, #4
 8002668:	d004      	beq.n	8002674 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800266a:	2323      	movs	r3, #35	; 0x23
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	2202      	movs	r2, #2
 8002670:	701a      	strb	r2, [r3, #0]
    goto error;
 8002672:	e17e      	b.n	8002972 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d006      	beq.n	8002688 <HAL_SPI_TransmitReceive+0x98>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d003      	beq.n	8002688 <HAL_SPI_TransmitReceive+0x98>
 8002680:	1cbb      	adds	r3, r7, #2
 8002682:	881b      	ldrh	r3, [r3, #0]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d104      	bne.n	8002692 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002688:	2323      	movs	r3, #35	; 0x23
 800268a:	18fb      	adds	r3, r7, r3
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
    goto error;
 8002690:	e16f      	b.n	8002972 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	225d      	movs	r2, #93	; 0x5d
 8002696:	5c9b      	ldrb	r3, [r3, r2]
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b04      	cmp	r3, #4
 800269c:	d003      	beq.n	80026a6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	225d      	movs	r2, #93	; 0x5d
 80026a2:	2105      	movs	r1, #5
 80026a4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	687a      	ldr	r2, [r7, #4]
 80026b0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	1cba      	adds	r2, r7, #2
 80026b6:	2146      	movs	r1, #70	; 0x46
 80026b8:	8812      	ldrh	r2, [r2, #0]
 80026ba:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	1cba      	adds	r2, r7, #2
 80026c0:	2144      	movs	r1, #68	; 0x44
 80026c2:	8812      	ldrh	r2, [r2, #0]
 80026c4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	1cba      	adds	r2, r7, #2
 80026d0:	8812      	ldrh	r2, [r2, #0]
 80026d2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	1cba      	adds	r2, r7, #2
 80026d8:	8812      	ldrh	r2, [r2, #0]
 80026da:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2200      	movs	r2, #0
 80026e6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	23e0      	movs	r3, #224	; 0xe0
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d908      	bls.n	8002706 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	49a4      	ldr	r1, [pc, #656]	; (8002990 <HAL_SPI_TransmitReceive+0x3a0>)
 8002700:	400a      	ands	r2, r1
 8002702:	605a      	str	r2, [r3, #4]
 8002704:	e008      	b.n	8002718 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	2180      	movs	r1, #128	; 0x80
 8002712:	0149      	lsls	r1, r1, #5
 8002714:	430a      	orrs	r2, r1
 8002716:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2240      	movs	r2, #64	; 0x40
 8002720:	4013      	ands	r3, r2
 8002722:	2b40      	cmp	r3, #64	; 0x40
 8002724:	d007      	beq.n	8002736 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2140      	movs	r1, #64	; 0x40
 8002732:	430a      	orrs	r2, r1
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	68da      	ldr	r2, [r3, #12]
 800273a:	23e0      	movs	r3, #224	; 0xe0
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	429a      	cmp	r2, r3
 8002740:	d800      	bhi.n	8002744 <HAL_SPI_TransmitReceive+0x154>
 8002742:	e07f      	b.n	8002844 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d005      	beq.n	8002758 <HAL_SPI_TransmitReceive+0x168>
 800274c:	2312      	movs	r3, #18
 800274e:	18fb      	adds	r3, r7, r3
 8002750:	881b      	ldrh	r3, [r3, #0]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d000      	beq.n	8002758 <HAL_SPI_TransmitReceive+0x168>
 8002756:	e069      	b.n	800282c <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275c:	881a      	ldrh	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002768:	1c9a      	adds	r2, r3, #2
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002772:	b29b      	uxth	r3, r3
 8002774:	3b01      	subs	r3, #1
 8002776:	b29a      	uxth	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800277c:	e056      	b.n	800282c <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	2202      	movs	r2, #2
 8002786:	4013      	ands	r3, r2
 8002788:	2b02      	cmp	r3, #2
 800278a:	d11b      	bne.n	80027c4 <HAL_SPI_TransmitReceive+0x1d4>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002790:	b29b      	uxth	r3, r3
 8002792:	2b00      	cmp	r3, #0
 8002794:	d016      	beq.n	80027c4 <HAL_SPI_TransmitReceive+0x1d4>
 8002796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002798:	2b01      	cmp	r3, #1
 800279a:	d113      	bne.n	80027c4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027a0:	881a      	ldrh	r2, [r3, #0]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ac:	1c9a      	adds	r2, r3, #2
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027b6:	b29b      	uxth	r3, r3
 80027b8:	3b01      	subs	r3, #1
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80027c0:	2300      	movs	r3, #0
 80027c2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	2201      	movs	r2, #1
 80027cc:	4013      	ands	r3, r2
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d11c      	bne.n	800280c <HAL_SPI_TransmitReceive+0x21c>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2246      	movs	r2, #70	; 0x46
 80027d6:	5a9b      	ldrh	r3, [r3, r2]
 80027d8:	b29b      	uxth	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d016      	beq.n	800280c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	68da      	ldr	r2, [r3, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	b292      	uxth	r2, r2
 80027ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f0:	1c9a      	adds	r2, r3, #2
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2246      	movs	r2, #70	; 0x46
 80027fa:	5a9b      	ldrh	r3, [r3, r2]
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	3b01      	subs	r3, #1
 8002800:	b299      	uxth	r1, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2246      	movs	r2, #70	; 0x46
 8002806:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002808:	2301      	movs	r3, #1
 800280a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800280c:	f7fe fcda 	bl	80011c4 <HAL_GetTick>
 8002810:	0002      	movs	r2, r0
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002818:	429a      	cmp	r2, r3
 800281a:	d807      	bhi.n	800282c <HAL_SPI_TransmitReceive+0x23c>
 800281c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800281e:	3301      	adds	r3, #1
 8002820:	d004      	beq.n	800282c <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8002822:	2323      	movs	r3, #35	; 0x23
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	2203      	movs	r2, #3
 8002828:	701a      	strb	r2, [r3, #0]
        goto error;
 800282a:	e0a2      	b.n	8002972 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002830:	b29b      	uxth	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1a3      	bne.n	800277e <HAL_SPI_TransmitReceive+0x18e>
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2246      	movs	r2, #70	; 0x46
 800283a:	5a9b      	ldrh	r3, [r3, r2]
 800283c:	b29b      	uxth	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d19d      	bne.n	800277e <HAL_SPI_TransmitReceive+0x18e>
 8002842:	e085      	b.n	8002950 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d005      	beq.n	8002858 <HAL_SPI_TransmitReceive+0x268>
 800284c:	2312      	movs	r3, #18
 800284e:	18fb      	adds	r3, r7, r3
 8002850:	881b      	ldrh	r3, [r3, #0]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d000      	beq.n	8002858 <HAL_SPI_TransmitReceive+0x268>
 8002856:	e070      	b.n	800293a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	330c      	adds	r3, #12
 8002862:	7812      	ldrb	r2, [r2, #0]
 8002864:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002874:	b29b      	uxth	r3, r3
 8002876:	3b01      	subs	r3, #1
 8002878:	b29a      	uxth	r2, r3
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800287e:	e05c      	b.n	800293a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	2202      	movs	r2, #2
 8002888:	4013      	ands	r3, r2
 800288a:	2b02      	cmp	r3, #2
 800288c:	d11c      	bne.n	80028c8 <HAL_SPI_TransmitReceive+0x2d8>
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002892:	b29b      	uxth	r3, r3
 8002894:	2b00      	cmp	r3, #0
 8002896:	d017      	beq.n	80028c8 <HAL_SPI_TransmitReceive+0x2d8>
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	2b01      	cmp	r3, #1
 800289c:	d114      	bne.n	80028c8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	330c      	adds	r3, #12
 80028a8:	7812      	ldrb	r2, [r2, #0]
 80028aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028b0:	1c5a      	adds	r2, r3, #1
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	3b01      	subs	r3, #1
 80028be:	b29a      	uxth	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	2201      	movs	r2, #1
 80028d0:	4013      	ands	r3, r2
 80028d2:	2b01      	cmp	r3, #1
 80028d4:	d11e      	bne.n	8002914 <HAL_SPI_TransmitReceive+0x324>
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2246      	movs	r2, #70	; 0x46
 80028da:	5a9b      	ldrh	r3, [r3, r2]
 80028dc:	b29b      	uxth	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d018      	beq.n	8002914 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	330c      	adds	r3, #12
 80028e8:	001a      	movs	r2, r3
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ee:	7812      	ldrb	r2, [r2, #0]
 80028f0:	b2d2      	uxtb	r2, r2
 80028f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f8:	1c5a      	adds	r2, r3, #1
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2246      	movs	r2, #70	; 0x46
 8002902:	5a9b      	ldrh	r3, [r3, r2]
 8002904:	b29b      	uxth	r3, r3
 8002906:	3b01      	subs	r3, #1
 8002908:	b299      	uxth	r1, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2246      	movs	r2, #70	; 0x46
 800290e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002910:	2301      	movs	r3, #1
 8002912:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002914:	f7fe fc56 	bl	80011c4 <HAL_GetTick>
 8002918:	0002      	movs	r2, r0
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002920:	429a      	cmp	r2, r3
 8002922:	d802      	bhi.n	800292a <HAL_SPI_TransmitReceive+0x33a>
 8002924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002926:	3301      	adds	r3, #1
 8002928:	d102      	bne.n	8002930 <HAL_SPI_TransmitReceive+0x340>
 800292a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800292c:	2b00      	cmp	r3, #0
 800292e:	d104      	bne.n	800293a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8002930:	2323      	movs	r3, #35	; 0x23
 8002932:	18fb      	adds	r3, r7, r3
 8002934:	2203      	movs	r2, #3
 8002936:	701a      	strb	r2, [r3, #0]
        goto error;
 8002938:	e01b      	b.n	8002972 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800293e:	b29b      	uxth	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	d19d      	bne.n	8002880 <HAL_SPI_TransmitReceive+0x290>
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2246      	movs	r2, #70	; 0x46
 8002948:	5a9b      	ldrh	r3, [r3, r2]
 800294a:	b29b      	uxth	r3, r3
 800294c:	2b00      	cmp	r3, #0
 800294e:	d197      	bne.n	8002880 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002950:	69fa      	ldr	r2, [r7, #28]
 8002952:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	0018      	movs	r0, r3
 8002958:	f000 f94c 	bl	8002bf4 <SPI_EndRxTxTransaction>
 800295c:	1e03      	subs	r3, r0, #0
 800295e:	d007      	beq.n	8002970 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8002960:	2323      	movs	r3, #35	; 0x23
 8002962:	18fb      	adds	r3, r7, r3
 8002964:	2201      	movs	r2, #1
 8002966:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2220      	movs	r2, #32
 800296c:	661a      	str	r2, [r3, #96]	; 0x60
 800296e:	e000      	b.n	8002972 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8002970:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	225d      	movs	r2, #93	; 0x5d
 8002976:	2101      	movs	r1, #1
 8002978:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	225c      	movs	r2, #92	; 0x5c
 800297e:	2100      	movs	r1, #0
 8002980:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002982:	2323      	movs	r3, #35	; 0x23
 8002984:	18fb      	adds	r3, r7, r3
 8002986:	781b      	ldrb	r3, [r3, #0]
}
 8002988:	0018      	movs	r0, r3
 800298a:	46bd      	mov	sp, r7
 800298c:	b00a      	add	sp, #40	; 0x28
 800298e:	bd80      	pop	{r7, pc}
 8002990:	ffffefff 	.word	0xffffefff

08002994 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af00      	add	r7, sp, #0
 800299a:	60f8      	str	r0, [r7, #12]
 800299c:	60b9      	str	r1, [r7, #8]
 800299e:	603b      	str	r3, [r7, #0]
 80029a0:	1dfb      	adds	r3, r7, #7
 80029a2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80029a4:	f7fe fc0e 	bl	80011c4 <HAL_GetTick>
 80029a8:	0002      	movs	r2, r0
 80029aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ac:	1a9b      	subs	r3, r3, r2
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	18d3      	adds	r3, r2, r3
 80029b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80029b4:	f7fe fc06 	bl	80011c4 <HAL_GetTick>
 80029b8:	0003      	movs	r3, r0
 80029ba:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80029bc:	4b3a      	ldr	r3, [pc, #232]	; (8002aa8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	015b      	lsls	r3, r3, #5
 80029c2:	0d1b      	lsrs	r3, r3, #20
 80029c4:	69fa      	ldr	r2, [r7, #28]
 80029c6:	4353      	muls	r3, r2
 80029c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029ca:	e058      	b.n	8002a7e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	3301      	adds	r3, #1
 80029d0:	d055      	beq.n	8002a7e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029d2:	f7fe fbf7 	bl	80011c4 <HAL_GetTick>
 80029d6:	0002      	movs	r2, r0
 80029d8:	69bb      	ldr	r3, [r7, #24]
 80029da:	1ad3      	subs	r3, r2, r3
 80029dc:	69fa      	ldr	r2, [r7, #28]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d902      	bls.n	80029e8 <SPI_WaitFlagStateUntilTimeout+0x54>
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d142      	bne.n	8002a6e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685a      	ldr	r2, [r3, #4]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	21e0      	movs	r1, #224	; 0xe0
 80029f4:	438a      	bics	r2, r1
 80029f6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	2382      	movs	r3, #130	; 0x82
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d113      	bne.n	8002a2c <SPI_WaitFlagStateUntilTimeout+0x98>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	2380      	movs	r3, #128	; 0x80
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d005      	beq.n	8002a1c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	00db      	lsls	r3, r3, #3
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d107      	bne.n	8002a2c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2140      	movs	r1, #64	; 0x40
 8002a28:	438a      	bics	r2, r1
 8002a2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002a30:	2380      	movs	r3, #128	; 0x80
 8002a32:	019b      	lsls	r3, r3, #6
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d110      	bne.n	8002a5a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	491a      	ldr	r1, [pc, #104]	; (8002aac <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002a44:	400a      	ands	r2, r1
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2180      	movs	r1, #128	; 0x80
 8002a54:	0189      	lsls	r1, r1, #6
 8002a56:	430a      	orrs	r2, r1
 8002a58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	225d      	movs	r2, #93	; 0x5d
 8002a5e:	2101      	movs	r1, #1
 8002a60:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	225c      	movs	r2, #92	; 0x5c
 8002a66:	2100      	movs	r1, #0
 8002a68:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e017      	b.n	8002a9e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	68ba      	ldr	r2, [r7, #8]
 8002a86:	4013      	ands	r3, r2
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	425a      	negs	r2, r3
 8002a8e:	4153      	adcs	r3, r2
 8002a90:	b2db      	uxtb	r3, r3
 8002a92:	001a      	movs	r2, r3
 8002a94:	1dfb      	adds	r3, r7, #7
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d197      	bne.n	80029cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	0018      	movs	r0, r3
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	b008      	add	sp, #32
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	20000000 	.word	0x20000000
 8002aac:	ffffdfff 	.word	0xffffdfff

08002ab0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b08a      	sub	sp, #40	; 0x28
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002abe:	2317      	movs	r3, #23
 8002ac0:	18fb      	adds	r3, r7, r3
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002ac6:	f7fe fb7d 	bl	80011c4 <HAL_GetTick>
 8002aca:	0002      	movs	r2, r0
 8002acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	683a      	ldr	r2, [r7, #0]
 8002ad2:	18d3      	adds	r3, r2, r3
 8002ad4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002ad6:	f7fe fb75 	bl	80011c4 <HAL_GetTick>
 8002ada:	0003      	movs	r3, r0
 8002adc:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	330c      	adds	r3, #12
 8002ae4:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002ae6:	4b41      	ldr	r3, [pc, #260]	; (8002bec <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	0013      	movs	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	189b      	adds	r3, r3, r2
 8002af0:	00da      	lsls	r2, r3, #3
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	0d1b      	lsrs	r3, r3, #20
 8002af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002af8:	4353      	muls	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002afc:	e068      	b.n	8002bd0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	23c0      	movs	r3, #192	; 0xc0
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d10a      	bne.n	8002b1e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d107      	bne.n	8002b1e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	b2da      	uxtb	r2, r3
 8002b14:	2117      	movs	r1, #23
 8002b16:	187b      	adds	r3, r7, r1
 8002b18:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002b1a:	187b      	adds	r3, r7, r1
 8002b1c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	3301      	adds	r3, #1
 8002b22:	d055      	beq.n	8002bd0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b24:	f7fe fb4e 	bl	80011c4 <HAL_GetTick>
 8002b28:	0002      	movs	r2, r0
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	1ad3      	subs	r3, r2, r3
 8002b2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d902      	bls.n	8002b3a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d142      	bne.n	8002bc0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	21e0      	movs	r1, #224	; 0xe0
 8002b46:	438a      	bics	r2, r1
 8002b48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	2382      	movs	r3, #130	; 0x82
 8002b50:	005b      	lsls	r3, r3, #1
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d113      	bne.n	8002b7e <SPI_WaitFifoStateUntilTimeout+0xce>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	689a      	ldr	r2, [r3, #8]
 8002b5a:	2380      	movs	r3, #128	; 0x80
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	429a      	cmp	r2, r3
 8002b60:	d005      	beq.n	8002b6e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	689a      	ldr	r2, [r3, #8]
 8002b66:	2380      	movs	r3, #128	; 0x80
 8002b68:	00db      	lsls	r3, r3, #3
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d107      	bne.n	8002b7e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	681a      	ldr	r2, [r3, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2140      	movs	r1, #64	; 0x40
 8002b7a:	438a      	bics	r2, r1
 8002b7c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002b82:	2380      	movs	r3, #128	; 0x80
 8002b84:	019b      	lsls	r3, r3, #6
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d110      	bne.n	8002bac <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4916      	ldr	r1, [pc, #88]	; (8002bf0 <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002b96:	400a      	ands	r2, r1
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	2180      	movs	r1, #128	; 0x80
 8002ba6:	0189      	lsls	r1, r1, #6
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	225d      	movs	r2, #93	; 0x5d
 8002bb0:	2101      	movs	r1, #1
 8002bb2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	225c      	movs	r2, #92	; 0x5c
 8002bb8:	2100      	movs	r1, #0
 8002bba:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e010      	b.n	8002be2 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	4013      	ands	r3, r2
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	d18e      	bne.n	8002afe <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002be0:	2300      	movs	r3, #0
}
 8002be2:	0018      	movs	r0, r3
 8002be4:	46bd      	mov	sp, r7
 8002be6:	b00a      	add	sp, #40	; 0x28
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	46c0      	nop			; (mov r8, r8)
 8002bec:	20000000 	.word	0x20000000
 8002bf0:	ffffdfff 	.word	0xffffdfff

08002bf4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af02      	add	r7, sp, #8
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002c00:	68ba      	ldr	r2, [r7, #8]
 8002c02:	23c0      	movs	r3, #192	; 0xc0
 8002c04:	0159      	lsls	r1, r3, #5
 8002c06:	68f8      	ldr	r0, [r7, #12]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	0013      	movs	r3, r2
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f7ff ff4e 	bl	8002ab0 <SPI_WaitFifoStateUntilTimeout>
 8002c14:	1e03      	subs	r3, r0, #0
 8002c16:	d007      	beq.n	8002c28 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	431a      	orrs	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e027      	b.n	8002c78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	0013      	movs	r3, r2
 8002c32:	2200      	movs	r2, #0
 8002c34:	2180      	movs	r1, #128	; 0x80
 8002c36:	f7ff fead 	bl	8002994 <SPI_WaitFlagStateUntilTimeout>
 8002c3a:	1e03      	subs	r3, r0, #0
 8002c3c:	d007      	beq.n	8002c4e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c42:	2220      	movs	r2, #32
 8002c44:	431a      	orrs	r2, r3
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e014      	b.n	8002c78 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002c4e:	68ba      	ldr	r2, [r7, #8]
 8002c50:	23c0      	movs	r3, #192	; 0xc0
 8002c52:	00d9      	lsls	r1, r3, #3
 8002c54:	68f8      	ldr	r0, [r7, #12]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	0013      	movs	r3, r2
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f7ff ff27 	bl	8002ab0 <SPI_WaitFifoStateUntilTimeout>
 8002c62:	1e03      	subs	r3, r0, #0
 8002c64:	d007      	beq.n	8002c76 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c6a:	2220      	movs	r2, #32
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e000      	b.n	8002c78 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002c76:	2300      	movs	r3, #0
}
 8002c78:	0018      	movs	r0, r3
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	b004      	add	sp, #16
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d101      	bne.n	8002c92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e04a      	b.n	8002d28 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	223d      	movs	r2, #61	; 0x3d
 8002c96:	5c9b      	ldrb	r3, [r3, r2]
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d107      	bne.n	8002cae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	223c      	movs	r2, #60	; 0x3c
 8002ca2:	2100      	movs	r1, #0
 8002ca4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	0018      	movs	r0, r3
 8002caa:	f7fe f919 	bl	8000ee0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	223d      	movs	r2, #61	; 0x3d
 8002cb2:	2102      	movs	r1, #2
 8002cb4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681a      	ldr	r2, [r3, #0]
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	0010      	movs	r0, r2
 8002cc2:	f000 f90b 	bl	8002edc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2248      	movs	r2, #72	; 0x48
 8002cca:	2101      	movs	r1, #1
 8002ccc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	223e      	movs	r2, #62	; 0x3e
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	5499      	strb	r1, [r3, r2]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	223f      	movs	r2, #63	; 0x3f
 8002cda:	2101      	movs	r1, #1
 8002cdc:	5499      	strb	r1, [r3, r2]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2240      	movs	r2, #64	; 0x40
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	5499      	strb	r1, [r3, r2]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2241      	movs	r2, #65	; 0x41
 8002cea:	2101      	movs	r1, #1
 8002cec:	5499      	strb	r1, [r3, r2]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2242      	movs	r2, #66	; 0x42
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	5499      	strb	r1, [r3, r2]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2243      	movs	r2, #67	; 0x43
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2244      	movs	r2, #68	; 0x44
 8002d02:	2101      	movs	r1, #1
 8002d04:	5499      	strb	r1, [r3, r2]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2245      	movs	r2, #69	; 0x45
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	5499      	strb	r1, [r3, r2]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2246      	movs	r2, #70	; 0x46
 8002d12:	2101      	movs	r1, #1
 8002d14:	5499      	strb	r1, [r3, r2]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2247      	movs	r2, #71	; 0x47
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	223d      	movs	r2, #61	; 0x3d
 8002d22:	2101      	movs	r1, #1
 8002d24:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d26:	2300      	movs	r3, #0
}
 8002d28:	0018      	movs	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	b002      	add	sp, #8
 8002d2e:	bd80      	pop	{r7, pc}

08002d30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d3a:	230f      	movs	r3, #15
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	2200      	movs	r2, #0
 8002d40:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	223c      	movs	r2, #60	; 0x3c
 8002d46:	5c9b      	ldrb	r3, [r3, r2]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d101      	bne.n	8002d50 <HAL_TIM_ConfigClockSource+0x20>
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	e0bc      	b.n	8002eca <HAL_TIM_ConfigClockSource+0x19a>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	223c      	movs	r2, #60	; 0x3c
 8002d54:	2101      	movs	r1, #1
 8002d56:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	223d      	movs	r2, #61	; 0x3d
 8002d5c:	2102      	movs	r1, #2
 8002d5e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	4a5a      	ldr	r2, [pc, #360]	; (8002ed4 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	4a59      	ldr	r2, [pc, #356]	; (8002ed8 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002d74:	4013      	ands	r3, r2
 8002d76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	68ba      	ldr	r2, [r7, #8]
 8002d7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2280      	movs	r2, #128	; 0x80
 8002d86:	0192      	lsls	r2, r2, #6
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d040      	beq.n	8002e0e <HAL_TIM_ConfigClockSource+0xde>
 8002d8c:	2280      	movs	r2, #128	; 0x80
 8002d8e:	0192      	lsls	r2, r2, #6
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d900      	bls.n	8002d96 <HAL_TIM_ConfigClockSource+0x66>
 8002d94:	e088      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002d96:	2280      	movs	r2, #128	; 0x80
 8002d98:	0152      	lsls	r2, r2, #5
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d100      	bne.n	8002da0 <HAL_TIM_ConfigClockSource+0x70>
 8002d9e:	e088      	b.n	8002eb2 <HAL_TIM_ConfigClockSource+0x182>
 8002da0:	2280      	movs	r2, #128	; 0x80
 8002da2:	0152      	lsls	r2, r2, #5
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d900      	bls.n	8002daa <HAL_TIM_ConfigClockSource+0x7a>
 8002da8:	e07e      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002daa:	2b70      	cmp	r3, #112	; 0x70
 8002dac:	d018      	beq.n	8002de0 <HAL_TIM_ConfigClockSource+0xb0>
 8002dae:	d900      	bls.n	8002db2 <HAL_TIM_ConfigClockSource+0x82>
 8002db0:	e07a      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002db2:	2b60      	cmp	r3, #96	; 0x60
 8002db4:	d04f      	beq.n	8002e56 <HAL_TIM_ConfigClockSource+0x126>
 8002db6:	d900      	bls.n	8002dba <HAL_TIM_ConfigClockSource+0x8a>
 8002db8:	e076      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002dba:	2b50      	cmp	r3, #80	; 0x50
 8002dbc:	d03b      	beq.n	8002e36 <HAL_TIM_ConfigClockSource+0x106>
 8002dbe:	d900      	bls.n	8002dc2 <HAL_TIM_ConfigClockSource+0x92>
 8002dc0:	e072      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002dc2:	2b40      	cmp	r3, #64	; 0x40
 8002dc4:	d057      	beq.n	8002e76 <HAL_TIM_ConfigClockSource+0x146>
 8002dc6:	d900      	bls.n	8002dca <HAL_TIM_ConfigClockSource+0x9a>
 8002dc8:	e06e      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002dca:	2b30      	cmp	r3, #48	; 0x30
 8002dcc:	d063      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x166>
 8002dce:	d86b      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002dd0:	2b20      	cmp	r3, #32
 8002dd2:	d060      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x166>
 8002dd4:	d868      	bhi.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d05d      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x166>
 8002dda:	2b10      	cmp	r3, #16
 8002ddc:	d05b      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x166>
 8002dde:	e063      	b.n	8002ea8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6818      	ldr	r0, [r3, #0]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	6899      	ldr	r1, [r3, #8]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685a      	ldr	r2, [r3, #4]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	f000 f970 	bl	80030d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2277      	movs	r2, #119	; 0x77
 8002e00:	4313      	orrs	r3, r2
 8002e02:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68ba      	ldr	r2, [r7, #8]
 8002e0a:	609a      	str	r2, [r3, #8]
      break;
 8002e0c:	e052      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6818      	ldr	r0, [r3, #0]
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	6899      	ldr	r1, [r3, #8]
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685a      	ldr	r2, [r3, #4]
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	68db      	ldr	r3, [r3, #12]
 8002e1e:	f000 f959 	bl	80030d4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	689a      	ldr	r2, [r3, #8]
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2180      	movs	r1, #128	; 0x80
 8002e2e:	01c9      	lsls	r1, r1, #7
 8002e30:	430a      	orrs	r2, r1
 8002e32:	609a      	str	r2, [r3, #8]
      break;
 8002e34:	e03e      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	6859      	ldr	r1, [r3, #4]
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	001a      	movs	r2, r3
 8002e44:	f000 f8ca 	bl	8002fdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2150      	movs	r1, #80	; 0x50
 8002e4e:	0018      	movs	r0, r3
 8002e50:	f000 f924 	bl	800309c <TIM_ITRx_SetConfig>
      break;
 8002e54:	e02e      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6818      	ldr	r0, [r3, #0]
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	6859      	ldr	r1, [r3, #4]
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	001a      	movs	r2, r3
 8002e64:	f000 f8e8 	bl	8003038 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2160      	movs	r1, #96	; 0x60
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f000 f914 	bl	800309c <TIM_ITRx_SetConfig>
      break;
 8002e74:	e01e      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6818      	ldr	r0, [r3, #0]
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	6859      	ldr	r1, [r3, #4]
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	001a      	movs	r2, r3
 8002e84:	f000 f8aa 	bl	8002fdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2140      	movs	r1, #64	; 0x40
 8002e8e:	0018      	movs	r0, r3
 8002e90:	f000 f904 	bl	800309c <TIM_ITRx_SetConfig>
      break;
 8002e94:	e00e      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	0010      	movs	r0, r2
 8002ea2:	f000 f8fb 	bl	800309c <TIM_ITRx_SetConfig>
      break;
 8002ea6:	e005      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002ea8:	230f      	movs	r3, #15
 8002eaa:	18fb      	adds	r3, r7, r3
 8002eac:	2201      	movs	r2, #1
 8002eae:	701a      	strb	r2, [r3, #0]
      break;
 8002eb0:	e000      	b.n	8002eb4 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002eb2:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	223d      	movs	r2, #61	; 0x3d
 8002eb8:	2101      	movs	r1, #1
 8002eba:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	223c      	movs	r2, #60	; 0x3c
 8002ec0:	2100      	movs	r1, #0
 8002ec2:	5499      	strb	r1, [r3, r2]

  return status;
 8002ec4:	230f      	movs	r3, #15
 8002ec6:	18fb      	adds	r3, r7, r3
 8002ec8:	781b      	ldrb	r3, [r3, #0]
}
 8002eca:	0018      	movs	r0, r3
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b004      	add	sp, #16
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	ffceff88 	.word	0xffceff88
 8002ed8:	ffff00ff 	.word	0xffff00ff

08002edc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a34      	ldr	r2, [pc, #208]	; (8002fc0 <TIM_Base_SetConfig+0xe4>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d008      	beq.n	8002f06 <TIM_Base_SetConfig+0x2a>
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	2380      	movs	r3, #128	; 0x80
 8002ef8:	05db      	lsls	r3, r3, #23
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d003      	beq.n	8002f06 <TIM_Base_SetConfig+0x2a>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a30      	ldr	r2, [pc, #192]	; (8002fc4 <TIM_Base_SetConfig+0xe8>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d108      	bne.n	8002f18 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2270      	movs	r2, #112	; 0x70
 8002f0a:	4393      	bics	r3, r2
 8002f0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	68fa      	ldr	r2, [r7, #12]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a29      	ldr	r2, [pc, #164]	; (8002fc0 <TIM_Base_SetConfig+0xe4>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d018      	beq.n	8002f52 <TIM_Base_SetConfig+0x76>
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	2380      	movs	r3, #128	; 0x80
 8002f24:	05db      	lsls	r3, r3, #23
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d013      	beq.n	8002f52 <TIM_Base_SetConfig+0x76>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a25      	ldr	r2, [pc, #148]	; (8002fc4 <TIM_Base_SetConfig+0xe8>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d00f      	beq.n	8002f52 <TIM_Base_SetConfig+0x76>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a24      	ldr	r2, [pc, #144]	; (8002fc8 <TIM_Base_SetConfig+0xec>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d00b      	beq.n	8002f52 <TIM_Base_SetConfig+0x76>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	4a23      	ldr	r2, [pc, #140]	; (8002fcc <TIM_Base_SetConfig+0xf0>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d007      	beq.n	8002f52 <TIM_Base_SetConfig+0x76>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4a22      	ldr	r2, [pc, #136]	; (8002fd0 <TIM_Base_SetConfig+0xf4>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d003      	beq.n	8002f52 <TIM_Base_SetConfig+0x76>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a21      	ldr	r2, [pc, #132]	; (8002fd4 <TIM_Base_SetConfig+0xf8>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d108      	bne.n	8002f64 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4a20      	ldr	r2, [pc, #128]	; (8002fd8 <TIM_Base_SetConfig+0xfc>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
 8002f5e:	68fa      	ldr	r2, [r7, #12]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	2280      	movs	r2, #128	; 0x80
 8002f68:	4393      	bics	r3, r2
 8002f6a:	001a      	movs	r2, r3
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	4313      	orrs	r3, r2
 8002f72:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	689a      	ldr	r2, [r3, #8]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a0c      	ldr	r2, [pc, #48]	; (8002fc0 <TIM_Base_SetConfig+0xe4>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d00b      	beq.n	8002faa <TIM_Base_SetConfig+0xce>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a0d      	ldr	r2, [pc, #52]	; (8002fcc <TIM_Base_SetConfig+0xf0>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d007      	beq.n	8002faa <TIM_Base_SetConfig+0xce>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a0c      	ldr	r2, [pc, #48]	; (8002fd0 <TIM_Base_SetConfig+0xf4>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d003      	beq.n	8002faa <TIM_Base_SetConfig+0xce>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a0b      	ldr	r2, [pc, #44]	; (8002fd4 <TIM_Base_SetConfig+0xf8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d103      	bne.n	8002fb2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	691a      	ldr	r2, [r3, #16]
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	615a      	str	r2, [r3, #20]
}
 8002fb8:	46c0      	nop			; (mov r8, r8)
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	b004      	add	sp, #16
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	40012c00 	.word	0x40012c00
 8002fc4:	40000400 	.word	0x40000400
 8002fc8:	40002000 	.word	0x40002000
 8002fcc:	40014000 	.word	0x40014000
 8002fd0:	40014400 	.word	0x40014400
 8002fd4:	40014800 	.word	0x40014800
 8002fd8:	fffffcff 	.word	0xfffffcff

08002fdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6a1b      	ldr	r3, [r3, #32]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	4393      	bics	r3, r2
 8002ff6:	001a      	movs	r2, r3
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	22f0      	movs	r2, #240	; 0xf0
 8003006:	4393      	bics	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4313      	orrs	r3, r2
 8003012:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	220a      	movs	r2, #10
 8003018:	4393      	bics	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	4313      	orrs	r3, r2
 8003022:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	621a      	str	r2, [r3, #32]
}
 8003030:	46c0      	nop			; (mov r8, r8)
 8003032:	46bd      	mov	sp, r7
 8003034:	b006      	add	sp, #24
 8003036:	bd80      	pop	{r7, pc}

08003038 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b086      	sub	sp, #24
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	6a1b      	ldr	r3, [r3, #32]
 8003048:	2210      	movs	r2, #16
 800304a:	4393      	bics	r3, r2
 800304c:	001a      	movs	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6a1b      	ldr	r3, [r3, #32]
 800305c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800305e:	697b      	ldr	r3, [r7, #20]
 8003060:	4a0d      	ldr	r2, [pc, #52]	; (8003098 <TIM_TI2_ConfigInputStage+0x60>)
 8003062:	4013      	ands	r3, r2
 8003064:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	031b      	lsls	r3, r3, #12
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	4313      	orrs	r3, r2
 800306e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	22a0      	movs	r2, #160	; 0xa0
 8003074:	4393      	bics	r3, r2
 8003076:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	011b      	lsls	r3, r3, #4
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4313      	orrs	r3, r2
 8003080:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	697a      	ldr	r2, [r7, #20]
 8003086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	693a      	ldr	r2, [r7, #16]
 800308c:	621a      	str	r2, [r3, #32]
}
 800308e:	46c0      	nop			; (mov r8, r8)
 8003090:	46bd      	mov	sp, r7
 8003092:	b006      	add	sp, #24
 8003094:	bd80      	pop	{r7, pc}
 8003096:	46c0      	nop			; (mov r8, r8)
 8003098:	ffff0fff 	.word	0xffff0fff

0800309c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	4a08      	ldr	r2, [pc, #32]	; (80030d0 <TIM_ITRx_SetConfig+0x34>)
 80030b0:	4013      	ands	r3, r2
 80030b2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	2207      	movs	r2, #7
 80030bc:	4313      	orrs	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	609a      	str	r2, [r3, #8]
}
 80030c6:	46c0      	nop			; (mov r8, r8)
 80030c8:	46bd      	mov	sp, r7
 80030ca:	b004      	add	sp, #16
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	46c0      	nop			; (mov r8, r8)
 80030d0:	ffcfff8f 	.word	0xffcfff8f

080030d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b086      	sub	sp, #24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	60b9      	str	r1, [r7, #8]
 80030de:	607a      	str	r2, [r7, #4]
 80030e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	4a09      	ldr	r2, [pc, #36]	; (8003110 <TIM_ETR_SetConfig+0x3c>)
 80030ec:	4013      	ands	r3, r2
 80030ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	021a      	lsls	r2, r3, #8
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	431a      	orrs	r2, r3
 80030f8:	68bb      	ldr	r3, [r7, #8]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	4313      	orrs	r3, r2
 8003100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	609a      	str	r2, [r3, #8]
}
 8003108:	46c0      	nop			; (mov r8, r8)
 800310a:	46bd      	mov	sp, r7
 800310c:	b006      	add	sp, #24
 800310e:	bd80      	pop	{r7, pc}
 8003110:	ffff00ff 	.word	0xffff00ff

08003114 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	223c      	movs	r2, #60	; 0x3c
 8003122:	5c9b      	ldrb	r3, [r3, r2]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d101      	bne.n	800312c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003128:	2302      	movs	r3, #2
 800312a:	e055      	b.n	80031d8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	223c      	movs	r2, #60	; 0x3c
 8003130:	2101      	movs	r1, #1
 8003132:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	223d      	movs	r2, #61	; 0x3d
 8003138:	2102      	movs	r1, #2
 800313a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a23      	ldr	r2, [pc, #140]	; (80031e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d108      	bne.n	8003168 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	4a22      	ldr	r2, [pc, #136]	; (80031e4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800315a:	4013      	ands	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	68fa      	ldr	r2, [r7, #12]
 8003164:	4313      	orrs	r3, r2
 8003166:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2270      	movs	r2, #112	; 0x70
 800316c:	4393      	bics	r3, r2
 800316e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	4313      	orrs	r3, r2
 8003178:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a16      	ldr	r2, [pc, #88]	; (80031e0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d00f      	beq.n	80031ac <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	2380      	movs	r3, #128	; 0x80
 8003192:	05db      	lsls	r3, r3, #23
 8003194:	429a      	cmp	r2, r3
 8003196:	d009      	beq.n	80031ac <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4a12      	ldr	r2, [pc, #72]	; (80031e8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800319e:	4293      	cmp	r3, r2
 80031a0:	d004      	beq.n	80031ac <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a11      	ldr	r2, [pc, #68]	; (80031ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d10c      	bne.n	80031c6 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	2280      	movs	r2, #128	; 0x80
 80031b0:	4393      	bics	r3, r2
 80031b2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	68ba      	ldr	r2, [r7, #8]
 80031ba:	4313      	orrs	r3, r2
 80031bc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	223d      	movs	r2, #61	; 0x3d
 80031ca:	2101      	movs	r1, #1
 80031cc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	223c      	movs	r2, #60	; 0x3c
 80031d2:	2100      	movs	r1, #0
 80031d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	0018      	movs	r0, r3
 80031da:	46bd      	mov	sp, r7
 80031dc:	b004      	add	sp, #16
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	40012c00 	.word	0x40012c00
 80031e4:	ff0fffff 	.word	0xff0fffff
 80031e8:	40000400 	.word	0x40000400
 80031ec:	40014000 	.word	0x40014000

080031f0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d101      	bne.n	8003202 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e046      	b.n	8003290 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2284      	movs	r2, #132	; 0x84
 8003206:	589b      	ldr	r3, [r3, r2]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d107      	bne.n	800321c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2280      	movs	r2, #128	; 0x80
 8003210:	2100      	movs	r1, #0
 8003212:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	0018      	movs	r0, r3
 8003218:	f7fd fece 	bl	8000fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2284      	movs	r2, #132	; 0x84
 8003220:	2124      	movs	r1, #36	; 0x24
 8003222:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	2101      	movs	r1, #1
 8003230:	438a      	bics	r2, r1
 8003232:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	0018      	movs	r0, r3
 8003238:	f000 f830 	bl	800329c <UART_SetConfig>
 800323c:	0003      	movs	r3, r0
 800323e:	2b01      	cmp	r3, #1
 8003240:	d101      	bne.n	8003246 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8003242:	2301      	movs	r3, #1
 8003244:	e024      	b.n	8003290 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324a:	2b00      	cmp	r3, #0
 800324c:	d003      	beq.n	8003256 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	0018      	movs	r0, r3
 8003252:	f000 fae1 	bl	8003818 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	685a      	ldr	r2, [r3, #4]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	490d      	ldr	r1, [pc, #52]	; (8003298 <HAL_UART_Init+0xa8>)
 8003262:	400a      	ands	r2, r1
 8003264:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	212a      	movs	r1, #42	; 0x2a
 8003272:	438a      	bics	r2, r1
 8003274:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2101      	movs	r1, #1
 8003282:	430a      	orrs	r2, r1
 8003284:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	0018      	movs	r0, r3
 800328a:	f000 fb79 	bl	8003980 <UART_CheckIdleState>
 800328e:	0003      	movs	r3, r0
}
 8003290:	0018      	movs	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	b002      	add	sp, #8
 8003296:	bd80      	pop	{r7, pc}
 8003298:	ffffb7ff 	.word	0xffffb7ff

0800329c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800329c:	b5b0      	push	{r4, r5, r7, lr}
 800329e:	b090      	sub	sp, #64	; 0x40
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80032a4:	231a      	movs	r3, #26
 80032a6:	2220      	movs	r2, #32
 80032a8:	189b      	adds	r3, r3, r2
 80032aa:	19db      	adds	r3, r3, r7
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	689a      	ldr	r2, [r3, #8]
 80032b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b6:	691b      	ldr	r3, [r3, #16]
 80032b8:	431a      	orrs	r2, r3
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	695b      	ldr	r3, [r3, #20]
 80032be:	431a      	orrs	r2, r3
 80032c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c2:	69db      	ldr	r3, [r3, #28]
 80032c4:	4313      	orrs	r3, r2
 80032c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80032c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4aaf      	ldr	r2, [pc, #700]	; (800358c <UART_SetConfig+0x2f0>)
 80032d0:	4013      	ands	r3, r2
 80032d2:	0019      	movs	r1, r3
 80032d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032da:	430b      	orrs	r3, r1
 80032dc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	4aaa      	ldr	r2, [pc, #680]	; (8003590 <UART_SetConfig+0x2f4>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	0018      	movs	r0, r3
 80032ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ec:	68d9      	ldr	r1, [r3, #12]
 80032ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	0003      	movs	r3, r0
 80032f4:	430b      	orrs	r3, r1
 80032f6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4aa4      	ldr	r2, [pc, #656]	; (8003594 <UART_SetConfig+0x2f8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d004      	beq.n	8003312 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800330e:	4313      	orrs	r3, r2
 8003310:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	4a9f      	ldr	r2, [pc, #636]	; (8003598 <UART_SetConfig+0x2fc>)
 800331a:	4013      	ands	r3, r2
 800331c:	0019      	movs	r1, r3
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003324:	430b      	orrs	r3, r1
 8003326:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332e:	220f      	movs	r2, #15
 8003330:	4393      	bics	r3, r2
 8003332:	0018      	movs	r0, r3
 8003334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003336:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	0003      	movs	r3, r0
 800333e:	430b      	orrs	r3, r1
 8003340:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a95      	ldr	r2, [pc, #596]	; (800359c <UART_SetConfig+0x300>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d131      	bne.n	80033b0 <UART_SetConfig+0x114>
 800334c:	4b94      	ldr	r3, [pc, #592]	; (80035a0 <UART_SetConfig+0x304>)
 800334e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003350:	2203      	movs	r2, #3
 8003352:	4013      	ands	r3, r2
 8003354:	2b03      	cmp	r3, #3
 8003356:	d01d      	beq.n	8003394 <UART_SetConfig+0xf8>
 8003358:	d823      	bhi.n	80033a2 <UART_SetConfig+0x106>
 800335a:	2b02      	cmp	r3, #2
 800335c:	d00c      	beq.n	8003378 <UART_SetConfig+0xdc>
 800335e:	d820      	bhi.n	80033a2 <UART_SetConfig+0x106>
 8003360:	2b00      	cmp	r3, #0
 8003362:	d002      	beq.n	800336a <UART_SetConfig+0xce>
 8003364:	2b01      	cmp	r3, #1
 8003366:	d00e      	beq.n	8003386 <UART_SetConfig+0xea>
 8003368:	e01b      	b.n	80033a2 <UART_SetConfig+0x106>
 800336a:	231b      	movs	r3, #27
 800336c:	2220      	movs	r2, #32
 800336e:	189b      	adds	r3, r3, r2
 8003370:	19db      	adds	r3, r3, r7
 8003372:	2200      	movs	r2, #0
 8003374:	701a      	strb	r2, [r3, #0]
 8003376:	e0b4      	b.n	80034e2 <UART_SetConfig+0x246>
 8003378:	231b      	movs	r3, #27
 800337a:	2220      	movs	r2, #32
 800337c:	189b      	adds	r3, r3, r2
 800337e:	19db      	adds	r3, r3, r7
 8003380:	2202      	movs	r2, #2
 8003382:	701a      	strb	r2, [r3, #0]
 8003384:	e0ad      	b.n	80034e2 <UART_SetConfig+0x246>
 8003386:	231b      	movs	r3, #27
 8003388:	2220      	movs	r2, #32
 800338a:	189b      	adds	r3, r3, r2
 800338c:	19db      	adds	r3, r3, r7
 800338e:	2204      	movs	r2, #4
 8003390:	701a      	strb	r2, [r3, #0]
 8003392:	e0a6      	b.n	80034e2 <UART_SetConfig+0x246>
 8003394:	231b      	movs	r3, #27
 8003396:	2220      	movs	r2, #32
 8003398:	189b      	adds	r3, r3, r2
 800339a:	19db      	adds	r3, r3, r7
 800339c:	2208      	movs	r2, #8
 800339e:	701a      	strb	r2, [r3, #0]
 80033a0:	e09f      	b.n	80034e2 <UART_SetConfig+0x246>
 80033a2:	231b      	movs	r3, #27
 80033a4:	2220      	movs	r2, #32
 80033a6:	189b      	adds	r3, r3, r2
 80033a8:	19db      	adds	r3, r3, r7
 80033aa:	2210      	movs	r2, #16
 80033ac:	701a      	strb	r2, [r3, #0]
 80033ae:	e098      	b.n	80034e2 <UART_SetConfig+0x246>
 80033b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a7b      	ldr	r2, [pc, #492]	; (80035a4 <UART_SetConfig+0x308>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d131      	bne.n	800341e <UART_SetConfig+0x182>
 80033ba:	4b79      	ldr	r3, [pc, #484]	; (80035a0 <UART_SetConfig+0x304>)
 80033bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033be:	220c      	movs	r2, #12
 80033c0:	4013      	ands	r3, r2
 80033c2:	2b0c      	cmp	r3, #12
 80033c4:	d01d      	beq.n	8003402 <UART_SetConfig+0x166>
 80033c6:	d823      	bhi.n	8003410 <UART_SetConfig+0x174>
 80033c8:	2b08      	cmp	r3, #8
 80033ca:	d00c      	beq.n	80033e6 <UART_SetConfig+0x14a>
 80033cc:	d820      	bhi.n	8003410 <UART_SetConfig+0x174>
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d002      	beq.n	80033d8 <UART_SetConfig+0x13c>
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d00e      	beq.n	80033f4 <UART_SetConfig+0x158>
 80033d6:	e01b      	b.n	8003410 <UART_SetConfig+0x174>
 80033d8:	231b      	movs	r3, #27
 80033da:	2220      	movs	r2, #32
 80033dc:	189b      	adds	r3, r3, r2
 80033de:	19db      	adds	r3, r3, r7
 80033e0:	2200      	movs	r2, #0
 80033e2:	701a      	strb	r2, [r3, #0]
 80033e4:	e07d      	b.n	80034e2 <UART_SetConfig+0x246>
 80033e6:	231b      	movs	r3, #27
 80033e8:	2220      	movs	r2, #32
 80033ea:	189b      	adds	r3, r3, r2
 80033ec:	19db      	adds	r3, r3, r7
 80033ee:	2202      	movs	r2, #2
 80033f0:	701a      	strb	r2, [r3, #0]
 80033f2:	e076      	b.n	80034e2 <UART_SetConfig+0x246>
 80033f4:	231b      	movs	r3, #27
 80033f6:	2220      	movs	r2, #32
 80033f8:	189b      	adds	r3, r3, r2
 80033fa:	19db      	adds	r3, r3, r7
 80033fc:	2204      	movs	r2, #4
 80033fe:	701a      	strb	r2, [r3, #0]
 8003400:	e06f      	b.n	80034e2 <UART_SetConfig+0x246>
 8003402:	231b      	movs	r3, #27
 8003404:	2220      	movs	r2, #32
 8003406:	189b      	adds	r3, r3, r2
 8003408:	19db      	adds	r3, r3, r7
 800340a:	2208      	movs	r2, #8
 800340c:	701a      	strb	r2, [r3, #0]
 800340e:	e068      	b.n	80034e2 <UART_SetConfig+0x246>
 8003410:	231b      	movs	r3, #27
 8003412:	2220      	movs	r2, #32
 8003414:	189b      	adds	r3, r3, r2
 8003416:	19db      	adds	r3, r3, r7
 8003418:	2210      	movs	r2, #16
 800341a:	701a      	strb	r2, [r3, #0]
 800341c:	e061      	b.n	80034e2 <UART_SetConfig+0x246>
 800341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a61      	ldr	r2, [pc, #388]	; (80035a8 <UART_SetConfig+0x30c>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d106      	bne.n	8003436 <UART_SetConfig+0x19a>
 8003428:	231b      	movs	r3, #27
 800342a:	2220      	movs	r2, #32
 800342c:	189b      	adds	r3, r3, r2
 800342e:	19db      	adds	r3, r3, r7
 8003430:	2200      	movs	r2, #0
 8003432:	701a      	strb	r2, [r3, #0]
 8003434:	e055      	b.n	80034e2 <UART_SetConfig+0x246>
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a5c      	ldr	r2, [pc, #368]	; (80035ac <UART_SetConfig+0x310>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d106      	bne.n	800344e <UART_SetConfig+0x1b2>
 8003440:	231b      	movs	r3, #27
 8003442:	2220      	movs	r2, #32
 8003444:	189b      	adds	r3, r3, r2
 8003446:	19db      	adds	r3, r3, r7
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]
 800344c:	e049      	b.n	80034e2 <UART_SetConfig+0x246>
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a50      	ldr	r2, [pc, #320]	; (8003594 <UART_SetConfig+0x2f8>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d13e      	bne.n	80034d6 <UART_SetConfig+0x23a>
 8003458:	4b51      	ldr	r3, [pc, #324]	; (80035a0 <UART_SetConfig+0x304>)
 800345a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800345c:	23c0      	movs	r3, #192	; 0xc0
 800345e:	011b      	lsls	r3, r3, #4
 8003460:	4013      	ands	r3, r2
 8003462:	22c0      	movs	r2, #192	; 0xc0
 8003464:	0112      	lsls	r2, r2, #4
 8003466:	4293      	cmp	r3, r2
 8003468:	d027      	beq.n	80034ba <UART_SetConfig+0x21e>
 800346a:	22c0      	movs	r2, #192	; 0xc0
 800346c:	0112      	lsls	r2, r2, #4
 800346e:	4293      	cmp	r3, r2
 8003470:	d82a      	bhi.n	80034c8 <UART_SetConfig+0x22c>
 8003472:	2280      	movs	r2, #128	; 0x80
 8003474:	0112      	lsls	r2, r2, #4
 8003476:	4293      	cmp	r3, r2
 8003478:	d011      	beq.n	800349e <UART_SetConfig+0x202>
 800347a:	2280      	movs	r2, #128	; 0x80
 800347c:	0112      	lsls	r2, r2, #4
 800347e:	4293      	cmp	r3, r2
 8003480:	d822      	bhi.n	80034c8 <UART_SetConfig+0x22c>
 8003482:	2b00      	cmp	r3, #0
 8003484:	d004      	beq.n	8003490 <UART_SetConfig+0x1f4>
 8003486:	2280      	movs	r2, #128	; 0x80
 8003488:	00d2      	lsls	r2, r2, #3
 800348a:	4293      	cmp	r3, r2
 800348c:	d00e      	beq.n	80034ac <UART_SetConfig+0x210>
 800348e:	e01b      	b.n	80034c8 <UART_SetConfig+0x22c>
 8003490:	231b      	movs	r3, #27
 8003492:	2220      	movs	r2, #32
 8003494:	189b      	adds	r3, r3, r2
 8003496:	19db      	adds	r3, r3, r7
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]
 800349c:	e021      	b.n	80034e2 <UART_SetConfig+0x246>
 800349e:	231b      	movs	r3, #27
 80034a0:	2220      	movs	r2, #32
 80034a2:	189b      	adds	r3, r3, r2
 80034a4:	19db      	adds	r3, r3, r7
 80034a6:	2202      	movs	r2, #2
 80034a8:	701a      	strb	r2, [r3, #0]
 80034aa:	e01a      	b.n	80034e2 <UART_SetConfig+0x246>
 80034ac:	231b      	movs	r3, #27
 80034ae:	2220      	movs	r2, #32
 80034b0:	189b      	adds	r3, r3, r2
 80034b2:	19db      	adds	r3, r3, r7
 80034b4:	2204      	movs	r2, #4
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	e013      	b.n	80034e2 <UART_SetConfig+0x246>
 80034ba:	231b      	movs	r3, #27
 80034bc:	2220      	movs	r2, #32
 80034be:	189b      	adds	r3, r3, r2
 80034c0:	19db      	adds	r3, r3, r7
 80034c2:	2208      	movs	r2, #8
 80034c4:	701a      	strb	r2, [r3, #0]
 80034c6:	e00c      	b.n	80034e2 <UART_SetConfig+0x246>
 80034c8:	231b      	movs	r3, #27
 80034ca:	2220      	movs	r2, #32
 80034cc:	189b      	adds	r3, r3, r2
 80034ce:	19db      	adds	r3, r3, r7
 80034d0:	2210      	movs	r2, #16
 80034d2:	701a      	strb	r2, [r3, #0]
 80034d4:	e005      	b.n	80034e2 <UART_SetConfig+0x246>
 80034d6:	231b      	movs	r3, #27
 80034d8:	2220      	movs	r2, #32
 80034da:	189b      	adds	r3, r3, r2
 80034dc:	19db      	adds	r3, r3, r7
 80034de:	2210      	movs	r2, #16
 80034e0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80034e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a2b      	ldr	r2, [pc, #172]	; (8003594 <UART_SetConfig+0x2f8>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d000      	beq.n	80034ee <UART_SetConfig+0x252>
 80034ec:	e0a9      	b.n	8003642 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80034ee:	231b      	movs	r3, #27
 80034f0:	2220      	movs	r2, #32
 80034f2:	189b      	adds	r3, r3, r2
 80034f4:	19db      	adds	r3, r3, r7
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d015      	beq.n	8003528 <UART_SetConfig+0x28c>
 80034fc:	dc18      	bgt.n	8003530 <UART_SetConfig+0x294>
 80034fe:	2b04      	cmp	r3, #4
 8003500:	d00d      	beq.n	800351e <UART_SetConfig+0x282>
 8003502:	dc15      	bgt.n	8003530 <UART_SetConfig+0x294>
 8003504:	2b00      	cmp	r3, #0
 8003506:	d002      	beq.n	800350e <UART_SetConfig+0x272>
 8003508:	2b02      	cmp	r3, #2
 800350a:	d005      	beq.n	8003518 <UART_SetConfig+0x27c>
 800350c:	e010      	b.n	8003530 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800350e:	f7fe fde9 	bl	80020e4 <HAL_RCC_GetPCLK1Freq>
 8003512:	0003      	movs	r3, r0
 8003514:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003516:	e014      	b.n	8003542 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003518:	4b25      	ldr	r3, [pc, #148]	; (80035b0 <UART_SetConfig+0x314>)
 800351a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800351c:	e011      	b.n	8003542 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800351e:	f7fe fd55 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 8003522:	0003      	movs	r3, r0
 8003524:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003526:	e00c      	b.n	8003542 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003528:	2380      	movs	r3, #128	; 0x80
 800352a:	021b      	lsls	r3, r3, #8
 800352c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800352e:	e008      	b.n	8003542 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003534:	231a      	movs	r3, #26
 8003536:	2220      	movs	r2, #32
 8003538:	189b      	adds	r3, r3, r2
 800353a:	19db      	adds	r3, r3, r7
 800353c:	2201      	movs	r2, #1
 800353e:	701a      	strb	r2, [r3, #0]
        break;
 8003540:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003544:	2b00      	cmp	r3, #0
 8003546:	d100      	bne.n	800354a <UART_SetConfig+0x2ae>
 8003548:	e14b      	b.n	80037e2 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800354e:	4b19      	ldr	r3, [pc, #100]	; (80035b4 <UART_SetConfig+0x318>)
 8003550:	0052      	lsls	r2, r2, #1
 8003552:	5ad3      	ldrh	r3, [r2, r3]
 8003554:	0019      	movs	r1, r3
 8003556:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003558:	f7fc fde6 	bl	8000128 <__udivsi3>
 800355c:	0003      	movs	r3, r0
 800355e:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	0013      	movs	r3, r2
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	189b      	adds	r3, r3, r2
 800356a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800356c:	429a      	cmp	r2, r3
 800356e:	d305      	bcc.n	800357c <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003576:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003578:	429a      	cmp	r2, r3
 800357a:	d91d      	bls.n	80035b8 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 800357c:	231a      	movs	r3, #26
 800357e:	2220      	movs	r2, #32
 8003580:	189b      	adds	r3, r3, r2
 8003582:	19db      	adds	r3, r3, r7
 8003584:	2201      	movs	r2, #1
 8003586:	701a      	strb	r2, [r3, #0]
 8003588:	e12b      	b.n	80037e2 <UART_SetConfig+0x546>
 800358a:	46c0      	nop			; (mov r8, r8)
 800358c:	cfff69f3 	.word	0xcfff69f3
 8003590:	ffffcfff 	.word	0xffffcfff
 8003594:	40008000 	.word	0x40008000
 8003598:	11fff4ff 	.word	0x11fff4ff
 800359c:	40013800 	.word	0x40013800
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40004400 	.word	0x40004400
 80035a8:	40004800 	.word	0x40004800
 80035ac:	40004c00 	.word	0x40004c00
 80035b0:	00f42400 	.word	0x00f42400
 80035b4:	08005d8c 	.word	0x08005d8c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035ba:	61bb      	str	r3, [r7, #24]
 80035bc:	2300      	movs	r3, #0
 80035be:	61fb      	str	r3, [r7, #28]
 80035c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035c4:	4b92      	ldr	r3, [pc, #584]	; (8003810 <UART_SetConfig+0x574>)
 80035c6:	0052      	lsls	r2, r2, #1
 80035c8:	5ad3      	ldrh	r3, [r2, r3]
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	2300      	movs	r3, #0
 80035ce:	617b      	str	r3, [r7, #20]
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	69b8      	ldr	r0, [r7, #24]
 80035d6:	69f9      	ldr	r1, [r7, #28]
 80035d8:	f7fc ff1c 	bl	8000414 <__aeabi_uldivmod>
 80035dc:	0002      	movs	r2, r0
 80035de:	000b      	movs	r3, r1
 80035e0:	0e11      	lsrs	r1, r2, #24
 80035e2:	021d      	lsls	r5, r3, #8
 80035e4:	430d      	orrs	r5, r1
 80035e6:	0214      	lsls	r4, r2, #8
 80035e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	085b      	lsrs	r3, r3, #1
 80035ee:	60bb      	str	r3, [r7, #8]
 80035f0:	2300      	movs	r3, #0
 80035f2:	60fb      	str	r3, [r7, #12]
 80035f4:	68b8      	ldr	r0, [r7, #8]
 80035f6:	68f9      	ldr	r1, [r7, #12]
 80035f8:	1900      	adds	r0, r0, r4
 80035fa:	4169      	adcs	r1, r5
 80035fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	603b      	str	r3, [r7, #0]
 8003602:	2300      	movs	r3, #0
 8003604:	607b      	str	r3, [r7, #4]
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	f7fc ff03 	bl	8000414 <__aeabi_uldivmod>
 800360e:	0002      	movs	r2, r0
 8003610:	000b      	movs	r3, r1
 8003612:	0013      	movs	r3, r2
 8003614:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003616:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003618:	23c0      	movs	r3, #192	; 0xc0
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	429a      	cmp	r2, r3
 800361e:	d309      	bcc.n	8003634 <UART_SetConfig+0x398>
 8003620:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003622:	2380      	movs	r3, #128	; 0x80
 8003624:	035b      	lsls	r3, r3, #13
 8003626:	429a      	cmp	r2, r3
 8003628:	d204      	bcs.n	8003634 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003630:	60da      	str	r2, [r3, #12]
 8003632:	e0d6      	b.n	80037e2 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003634:	231a      	movs	r3, #26
 8003636:	2220      	movs	r2, #32
 8003638:	189b      	adds	r3, r3, r2
 800363a:	19db      	adds	r3, r3, r7
 800363c:	2201      	movs	r2, #1
 800363e:	701a      	strb	r2, [r3, #0]
 8003640:	e0cf      	b.n	80037e2 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003644:	69da      	ldr	r2, [r3, #28]
 8003646:	2380      	movs	r3, #128	; 0x80
 8003648:	021b      	lsls	r3, r3, #8
 800364a:	429a      	cmp	r2, r3
 800364c:	d000      	beq.n	8003650 <UART_SetConfig+0x3b4>
 800364e:	e070      	b.n	8003732 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003650:	231b      	movs	r3, #27
 8003652:	2220      	movs	r2, #32
 8003654:	189b      	adds	r3, r3, r2
 8003656:	19db      	adds	r3, r3, r7
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b08      	cmp	r3, #8
 800365c:	d015      	beq.n	800368a <UART_SetConfig+0x3ee>
 800365e:	dc18      	bgt.n	8003692 <UART_SetConfig+0x3f6>
 8003660:	2b04      	cmp	r3, #4
 8003662:	d00d      	beq.n	8003680 <UART_SetConfig+0x3e4>
 8003664:	dc15      	bgt.n	8003692 <UART_SetConfig+0x3f6>
 8003666:	2b00      	cmp	r3, #0
 8003668:	d002      	beq.n	8003670 <UART_SetConfig+0x3d4>
 800366a:	2b02      	cmp	r3, #2
 800366c:	d005      	beq.n	800367a <UART_SetConfig+0x3de>
 800366e:	e010      	b.n	8003692 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003670:	f7fe fd38 	bl	80020e4 <HAL_RCC_GetPCLK1Freq>
 8003674:	0003      	movs	r3, r0
 8003676:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003678:	e014      	b.n	80036a4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800367a:	4b66      	ldr	r3, [pc, #408]	; (8003814 <UART_SetConfig+0x578>)
 800367c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800367e:	e011      	b.n	80036a4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003680:	f7fe fca4 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 8003684:	0003      	movs	r3, r0
 8003686:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003688:	e00c      	b.n	80036a4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800368a:	2380      	movs	r3, #128	; 0x80
 800368c:	021b      	lsls	r3, r3, #8
 800368e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003690:	e008      	b.n	80036a4 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003696:	231a      	movs	r3, #26
 8003698:	2220      	movs	r2, #32
 800369a:	189b      	adds	r3, r3, r2
 800369c:	19db      	adds	r3, r3, r7
 800369e:	2201      	movs	r2, #1
 80036a0:	701a      	strb	r2, [r3, #0]
        break;
 80036a2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d100      	bne.n	80036ac <UART_SetConfig+0x410>
 80036aa:	e09a      	b.n	80037e2 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80036b0:	4b57      	ldr	r3, [pc, #348]	; (8003810 <UART_SetConfig+0x574>)
 80036b2:	0052      	lsls	r2, r2, #1
 80036b4:	5ad3      	ldrh	r3, [r2, r3]
 80036b6:	0019      	movs	r1, r3
 80036b8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80036ba:	f7fc fd35 	bl	8000128 <__udivsi3>
 80036be:	0003      	movs	r3, r0
 80036c0:	005a      	lsls	r2, r3, #1
 80036c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	085b      	lsrs	r3, r3, #1
 80036c8:	18d2      	adds	r2, r2, r3
 80036ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	0019      	movs	r1, r3
 80036d0:	0010      	movs	r0, r2
 80036d2:	f7fc fd29 	bl	8000128 <__udivsi3>
 80036d6:	0003      	movs	r3, r0
 80036d8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80036da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036dc:	2b0f      	cmp	r3, #15
 80036de:	d921      	bls.n	8003724 <UART_SetConfig+0x488>
 80036e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036e2:	2380      	movs	r3, #128	; 0x80
 80036e4:	025b      	lsls	r3, r3, #9
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d21c      	bcs.n	8003724 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80036ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036ec:	b29a      	uxth	r2, r3
 80036ee:	200e      	movs	r0, #14
 80036f0:	2420      	movs	r4, #32
 80036f2:	1903      	adds	r3, r0, r4
 80036f4:	19db      	adds	r3, r3, r7
 80036f6:	210f      	movs	r1, #15
 80036f8:	438a      	bics	r2, r1
 80036fa:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80036fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fe:	085b      	lsrs	r3, r3, #1
 8003700:	b29b      	uxth	r3, r3
 8003702:	2207      	movs	r2, #7
 8003704:	4013      	ands	r3, r2
 8003706:	b299      	uxth	r1, r3
 8003708:	1903      	adds	r3, r0, r4
 800370a:	19db      	adds	r3, r3, r7
 800370c:	1902      	adds	r2, r0, r4
 800370e:	19d2      	adds	r2, r2, r7
 8003710:	8812      	ldrh	r2, [r2, #0]
 8003712:	430a      	orrs	r2, r1
 8003714:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	1902      	adds	r2, r0, r4
 800371c:	19d2      	adds	r2, r2, r7
 800371e:	8812      	ldrh	r2, [r2, #0]
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	e05e      	b.n	80037e2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003724:	231a      	movs	r3, #26
 8003726:	2220      	movs	r2, #32
 8003728:	189b      	adds	r3, r3, r2
 800372a:	19db      	adds	r3, r3, r7
 800372c:	2201      	movs	r2, #1
 800372e:	701a      	strb	r2, [r3, #0]
 8003730:	e057      	b.n	80037e2 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003732:	231b      	movs	r3, #27
 8003734:	2220      	movs	r2, #32
 8003736:	189b      	adds	r3, r3, r2
 8003738:	19db      	adds	r3, r3, r7
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	2b08      	cmp	r3, #8
 800373e:	d015      	beq.n	800376c <UART_SetConfig+0x4d0>
 8003740:	dc18      	bgt.n	8003774 <UART_SetConfig+0x4d8>
 8003742:	2b04      	cmp	r3, #4
 8003744:	d00d      	beq.n	8003762 <UART_SetConfig+0x4c6>
 8003746:	dc15      	bgt.n	8003774 <UART_SetConfig+0x4d8>
 8003748:	2b00      	cmp	r3, #0
 800374a:	d002      	beq.n	8003752 <UART_SetConfig+0x4b6>
 800374c:	2b02      	cmp	r3, #2
 800374e:	d005      	beq.n	800375c <UART_SetConfig+0x4c0>
 8003750:	e010      	b.n	8003774 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003752:	f7fe fcc7 	bl	80020e4 <HAL_RCC_GetPCLK1Freq>
 8003756:	0003      	movs	r3, r0
 8003758:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800375a:	e014      	b.n	8003786 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800375c:	4b2d      	ldr	r3, [pc, #180]	; (8003814 <UART_SetConfig+0x578>)
 800375e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003760:	e011      	b.n	8003786 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003762:	f7fe fc33 	bl	8001fcc <HAL_RCC_GetSysClockFreq>
 8003766:	0003      	movs	r3, r0
 8003768:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800376a:	e00c      	b.n	8003786 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800376c:	2380      	movs	r3, #128	; 0x80
 800376e:	021b      	lsls	r3, r3, #8
 8003770:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8003772:	e008      	b.n	8003786 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8003778:	231a      	movs	r3, #26
 800377a:	2220      	movs	r2, #32
 800377c:	189b      	adds	r3, r3, r2
 800377e:	19db      	adds	r3, r3, r7
 8003780:	2201      	movs	r2, #1
 8003782:	701a      	strb	r2, [r3, #0]
        break;
 8003784:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003788:	2b00      	cmp	r3, #0
 800378a:	d02a      	beq.n	80037e2 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800378c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800378e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003790:	4b1f      	ldr	r3, [pc, #124]	; (8003810 <UART_SetConfig+0x574>)
 8003792:	0052      	lsls	r2, r2, #1
 8003794:	5ad3      	ldrh	r3, [r2, r3]
 8003796:	0019      	movs	r1, r3
 8003798:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800379a:	f7fc fcc5 	bl	8000128 <__udivsi3>
 800379e:	0003      	movs	r3, r0
 80037a0:	001a      	movs	r2, r3
 80037a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	085b      	lsrs	r3, r3, #1
 80037a8:	18d2      	adds	r2, r2, r3
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	0019      	movs	r1, r3
 80037b0:	0010      	movs	r0, r2
 80037b2:	f7fc fcb9 	bl	8000128 <__udivsi3>
 80037b6:	0003      	movs	r3, r0
 80037b8:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037bc:	2b0f      	cmp	r3, #15
 80037be:	d90a      	bls.n	80037d6 <UART_SetConfig+0x53a>
 80037c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037c2:	2380      	movs	r3, #128	; 0x80
 80037c4:	025b      	lsls	r3, r3, #9
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d205      	bcs.n	80037d6 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	60da      	str	r2, [r3, #12]
 80037d4:	e005      	b.n	80037e2 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 80037d6:	231a      	movs	r3, #26
 80037d8:	2220      	movs	r2, #32
 80037da:	189b      	adds	r3, r3, r2
 80037dc:	19db      	adds	r3, r3, r7
 80037de:	2201      	movs	r2, #1
 80037e0:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80037e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e4:	226a      	movs	r2, #106	; 0x6a
 80037e6:	2101      	movs	r1, #1
 80037e8:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 80037ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ec:	2268      	movs	r2, #104	; 0x68
 80037ee:	2101      	movs	r1, #1
 80037f0:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f4:	2200      	movs	r2, #0
 80037f6:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	2200      	movs	r2, #0
 80037fc:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80037fe:	231a      	movs	r3, #26
 8003800:	2220      	movs	r2, #32
 8003802:	189b      	adds	r3, r3, r2
 8003804:	19db      	adds	r3, r3, r7
 8003806:	781b      	ldrb	r3, [r3, #0]
}
 8003808:	0018      	movs	r0, r3
 800380a:	46bd      	mov	sp, r7
 800380c:	b010      	add	sp, #64	; 0x40
 800380e:	bdb0      	pop	{r4, r5, r7, pc}
 8003810:	08005d8c 	.word	0x08005d8c
 8003814:	00f42400 	.word	0x00f42400

08003818 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003824:	2201      	movs	r2, #1
 8003826:	4013      	ands	r3, r2
 8003828:	d00b      	beq.n	8003842 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	4a4a      	ldr	r2, [pc, #296]	; (800395c <UART_AdvFeatureConfig+0x144>)
 8003832:	4013      	ands	r3, r2
 8003834:	0019      	movs	r1, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	430a      	orrs	r2, r1
 8003840:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003846:	2202      	movs	r2, #2
 8003848:	4013      	ands	r3, r2
 800384a:	d00b      	beq.n	8003864 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	4a43      	ldr	r2, [pc, #268]	; (8003960 <UART_AdvFeatureConfig+0x148>)
 8003854:	4013      	ands	r3, r2
 8003856:	0019      	movs	r1, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	430a      	orrs	r2, r1
 8003862:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003868:	2204      	movs	r2, #4
 800386a:	4013      	ands	r3, r2
 800386c:	d00b      	beq.n	8003886 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4a3b      	ldr	r2, [pc, #236]	; (8003964 <UART_AdvFeatureConfig+0x14c>)
 8003876:	4013      	ands	r3, r2
 8003878:	0019      	movs	r1, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	430a      	orrs	r2, r1
 8003884:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388a:	2208      	movs	r2, #8
 800388c:	4013      	ands	r3, r2
 800388e:	d00b      	beq.n	80038a8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	4a34      	ldr	r2, [pc, #208]	; (8003968 <UART_AdvFeatureConfig+0x150>)
 8003898:	4013      	ands	r3, r2
 800389a:	0019      	movs	r1, r3
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	430a      	orrs	r2, r1
 80038a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ac:	2210      	movs	r2, #16
 80038ae:	4013      	ands	r3, r2
 80038b0:	d00b      	beq.n	80038ca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	4a2c      	ldr	r2, [pc, #176]	; (800396c <UART_AdvFeatureConfig+0x154>)
 80038ba:	4013      	ands	r3, r2
 80038bc:	0019      	movs	r1, r3
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ce:	2220      	movs	r2, #32
 80038d0:	4013      	ands	r3, r2
 80038d2:	d00b      	beq.n	80038ec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	4a25      	ldr	r2, [pc, #148]	; (8003970 <UART_AdvFeatureConfig+0x158>)
 80038dc:	4013      	ands	r3, r2
 80038de:	0019      	movs	r1, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	430a      	orrs	r2, r1
 80038ea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038f0:	2240      	movs	r2, #64	; 0x40
 80038f2:	4013      	ands	r3, r2
 80038f4:	d01d      	beq.n	8003932 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	4a1d      	ldr	r2, [pc, #116]	; (8003974 <UART_AdvFeatureConfig+0x15c>)
 80038fe:	4013      	ands	r3, r2
 8003900:	0019      	movs	r1, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003912:	2380      	movs	r3, #128	; 0x80
 8003914:	035b      	lsls	r3, r3, #13
 8003916:	429a      	cmp	r2, r3
 8003918:	d10b      	bne.n	8003932 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	4a15      	ldr	r2, [pc, #84]	; (8003978 <UART_AdvFeatureConfig+0x160>)
 8003922:	4013      	ands	r3, r2
 8003924:	0019      	movs	r1, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	430a      	orrs	r2, r1
 8003930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003936:	2280      	movs	r2, #128	; 0x80
 8003938:	4013      	ands	r3, r2
 800393a:	d00b      	beq.n	8003954 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	4a0e      	ldr	r2, [pc, #56]	; (800397c <UART_AdvFeatureConfig+0x164>)
 8003944:	4013      	ands	r3, r2
 8003946:	0019      	movs	r1, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	430a      	orrs	r2, r1
 8003952:	605a      	str	r2, [r3, #4]
  }
}
 8003954:	46c0      	nop			; (mov r8, r8)
 8003956:	46bd      	mov	sp, r7
 8003958:	b002      	add	sp, #8
 800395a:	bd80      	pop	{r7, pc}
 800395c:	fffdffff 	.word	0xfffdffff
 8003960:	fffeffff 	.word	0xfffeffff
 8003964:	fffbffff 	.word	0xfffbffff
 8003968:	ffff7fff 	.word	0xffff7fff
 800396c:	ffffefff 	.word	0xffffefff
 8003970:	ffffdfff 	.word	0xffffdfff
 8003974:	ffefffff 	.word	0xffefffff
 8003978:	ff9fffff 	.word	0xff9fffff
 800397c:	fff7ffff 	.word	0xfff7ffff

08003980 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af02      	add	r7, sp, #8
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	228c      	movs	r2, #140	; 0x8c
 800398c:	2100      	movs	r1, #0
 800398e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003990:	f7fd fc18 	bl	80011c4 <HAL_GetTick>
 8003994:	0003      	movs	r3, r0
 8003996:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	2208      	movs	r2, #8
 80039a0:	4013      	ands	r3, r2
 80039a2:	2b08      	cmp	r3, #8
 80039a4:	d10c      	bne.n	80039c0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2280      	movs	r2, #128	; 0x80
 80039aa:	0391      	lsls	r1, r2, #14
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	4a18      	ldr	r2, [pc, #96]	; (8003a10 <UART_CheckIdleState+0x90>)
 80039b0:	9200      	str	r2, [sp, #0]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f000 f82e 	bl	8003a14 <UART_WaitOnFlagUntilTimeout>
 80039b8:	1e03      	subs	r3, r0, #0
 80039ba:	d001      	beq.n	80039c0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e023      	b.n	8003a08 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2204      	movs	r2, #4
 80039c8:	4013      	ands	r3, r2
 80039ca:	2b04      	cmp	r3, #4
 80039cc:	d10c      	bne.n	80039e8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2280      	movs	r2, #128	; 0x80
 80039d2:	03d1      	lsls	r1, r2, #15
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	4a0e      	ldr	r2, [pc, #56]	; (8003a10 <UART_CheckIdleState+0x90>)
 80039d8:	9200      	str	r2, [sp, #0]
 80039da:	2200      	movs	r2, #0
 80039dc:	f000 f81a 	bl	8003a14 <UART_WaitOnFlagUntilTimeout>
 80039e0:	1e03      	subs	r3, r0, #0
 80039e2:	d001      	beq.n	80039e8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	e00f      	b.n	8003a08 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2284      	movs	r2, #132	; 0x84
 80039ec:	2120      	movs	r1, #32
 80039ee:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2288      	movs	r2, #136	; 0x88
 80039f4:	2120      	movs	r1, #32
 80039f6:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2200      	movs	r2, #0
 80039fc:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2280      	movs	r2, #128	; 0x80
 8003a02:	2100      	movs	r1, #0
 8003a04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	0018      	movs	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b004      	add	sp, #16
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	01ffffff 	.word	0x01ffffff

08003a14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b094      	sub	sp, #80	; 0x50
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	1dfb      	adds	r3, r7, #7
 8003a22:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a24:	e0a7      	b.n	8003b76 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a28:	3301      	adds	r3, #1
 8003a2a:	d100      	bne.n	8003a2e <UART_WaitOnFlagUntilTimeout+0x1a>
 8003a2c:	e0a3      	b.n	8003b76 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2e:	f7fd fbc9 	bl	80011c4 <HAL_GetTick>
 8003a32:	0002      	movs	r2, r0
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d302      	bcc.n	8003a44 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a3e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d13f      	bne.n	8003ac4 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a44:	f3ef 8310 	mrs	r3, PRIMASK
 8003a48:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003a4c:	647b      	str	r3, [r7, #68]	; 0x44
 8003a4e:	2301      	movs	r3, #1
 8003a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a54:	f383 8810 	msr	PRIMASK, r3
}
 8003a58:	46c0      	nop			; (mov r8, r8)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	494e      	ldr	r1, [pc, #312]	; (8003ba0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003a66:	400a      	ands	r2, r1
 8003a68:	601a      	str	r2, [r3, #0]
 8003a6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a6c:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a70:	f383 8810 	msr	PRIMASK, r3
}
 8003a74:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a76:	f3ef 8310 	mrs	r3, PRIMASK
 8003a7a:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a7e:	643b      	str	r3, [r7, #64]	; 0x40
 8003a80:	2301      	movs	r3, #1
 8003a82:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a86:	f383 8810 	msr	PRIMASK, r3
}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	689a      	ldr	r2, [r3, #8]
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	2101      	movs	r1, #1
 8003a98:	438a      	bics	r2, r1
 8003a9a:	609a      	str	r2, [r3, #8]
 8003a9c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aa2:	f383 8810 	msr	PRIMASK, r3
}
 8003aa6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2284      	movs	r2, #132	; 0x84
 8003aac:	2120      	movs	r1, #32
 8003aae:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2288      	movs	r2, #136	; 0x88
 8003ab4:	2120      	movs	r1, #32
 8003ab6:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2280      	movs	r2, #128	; 0x80
 8003abc:	2100      	movs	r1, #0
 8003abe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e069      	b.n	8003b98 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2204      	movs	r2, #4
 8003acc:	4013      	ands	r3, r2
 8003ace:	d052      	beq.n	8003b76 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	69da      	ldr	r2, [r3, #28]
 8003ad6:	2380      	movs	r3, #128	; 0x80
 8003ad8:	011b      	lsls	r3, r3, #4
 8003ada:	401a      	ands	r2, r3
 8003adc:	2380      	movs	r3, #128	; 0x80
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d148      	bne.n	8003b76 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	2280      	movs	r2, #128	; 0x80
 8003aea:	0112      	lsls	r2, r2, #4
 8003aec:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003aee:	f3ef 8310 	mrs	r3, PRIMASK
 8003af2:	613b      	str	r3, [r7, #16]
  return(result);
 8003af4:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003af6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003af8:	2301      	movs	r3, #1
 8003afa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f383 8810 	msr	PRIMASK, r3
}
 8003b02:	46c0      	nop			; (mov r8, r8)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	4924      	ldr	r1, [pc, #144]	; (8003ba0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8003b10:	400a      	ands	r2, r1
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b16:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	f383 8810 	msr	PRIMASK, r3
}
 8003b1e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b20:	f3ef 8310 	mrs	r3, PRIMASK
 8003b24:	61fb      	str	r3, [r7, #28]
  return(result);
 8003b26:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b28:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	f383 8810 	msr	PRIMASK, r3
}
 8003b34:	46c0      	nop			; (mov r8, r8)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2101      	movs	r1, #1
 8003b42:	438a      	bics	r2, r1
 8003b44:	609a      	str	r2, [r3, #8]
 8003b46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b48:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4c:	f383 8810 	msr	PRIMASK, r3
}
 8003b50:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2284      	movs	r2, #132	; 0x84
 8003b56:	2120      	movs	r1, #32
 8003b58:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2288      	movs	r2, #136	; 0x88
 8003b5e:	2120      	movs	r1, #32
 8003b60:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	228c      	movs	r2, #140	; 0x8c
 8003b66:	2120      	movs	r1, #32
 8003b68:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2280      	movs	r2, #128	; 0x80
 8003b6e:	2100      	movs	r1, #0
 8003b70:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003b72:	2303      	movs	r3, #3
 8003b74:	e010      	b.n	8003b98 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	4013      	ands	r3, r2
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	425a      	negs	r2, r3
 8003b86:	4153      	adcs	r3, r2
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	001a      	movs	r2, r3
 8003b8c:	1dfb      	adds	r3, r7, #7
 8003b8e:	781b      	ldrb	r3, [r3, #0]
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d100      	bne.n	8003b96 <UART_WaitOnFlagUntilTimeout+0x182>
 8003b94:	e747      	b.n	8003a26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	0018      	movs	r0, r3
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	b014      	add	sp, #80	; 0x50
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	fffffe5f 	.word	0xfffffe5f

08003ba4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2280      	movs	r2, #128	; 0x80
 8003bb0:	5c9b      	ldrb	r3, [r3, r2]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d101      	bne.n	8003bba <HAL_UARTEx_DisableFifoMode+0x16>
 8003bb6:	2302      	movs	r3, #2
 8003bb8:	e027      	b.n	8003c0a <HAL_UARTEx_DisableFifoMode+0x66>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2280      	movs	r2, #128	; 0x80
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2284      	movs	r2, #132	; 0x84
 8003bc6:	2124      	movs	r1, #36	; 0x24
 8003bc8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	2101      	movs	r1, #1
 8003bde:	438a      	bics	r2, r1
 8003be0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4a0b      	ldr	r2, [pc, #44]	; (8003c14 <HAL_UARTEx_DisableFifoMode+0x70>)
 8003be6:	4013      	ands	r3, r2
 8003be8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2284      	movs	r2, #132	; 0x84
 8003bfc:	2120      	movs	r1, #32
 8003bfe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2280      	movs	r2, #128	; 0x80
 8003c04:	2100      	movs	r1, #0
 8003c06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	b004      	add	sp, #16
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	46c0      	nop			; (mov r8, r8)
 8003c14:	dfffffff 	.word	0xdfffffff

08003c18 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
 8003c20:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2280      	movs	r2, #128	; 0x80
 8003c26:	5c9b      	ldrb	r3, [r3, r2]
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	e02e      	b.n	8003c8e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2280      	movs	r2, #128	; 0x80
 8003c34:	2101      	movs	r1, #1
 8003c36:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2284      	movs	r2, #132	; 0x84
 8003c3c:	2124      	movs	r1, #36	; 0x24
 8003c3e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	2101      	movs	r1, #1
 8003c54:	438a      	bics	r2, r1
 8003c56:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	08d9      	lsrs	r1, r3, #3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	683a      	ldr	r2, [r7, #0]
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	0018      	movs	r0, r3
 8003c70:	f000 f854 	bl	8003d1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68fa      	ldr	r2, [r7, #12]
 8003c7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2284      	movs	r2, #132	; 0x84
 8003c80:	2120      	movs	r1, #32
 8003c82:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2280      	movs	r2, #128	; 0x80
 8003c88:	2100      	movs	r1, #0
 8003c8a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	0018      	movs	r0, r3
 8003c90:	46bd      	mov	sp, r7
 8003c92:	b004      	add	sp, #16
 8003c94:	bd80      	pop	{r7, pc}
	...

08003c98 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b084      	sub	sp, #16
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2280      	movs	r2, #128	; 0x80
 8003ca6:	5c9b      	ldrb	r3, [r3, r2]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d101      	bne.n	8003cb0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003cac:	2302      	movs	r3, #2
 8003cae:	e02f      	b.n	8003d10 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2280      	movs	r2, #128	; 0x80
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2284      	movs	r2, #132	; 0x84
 8003cbc:	2124      	movs	r1, #36	; 0x24
 8003cbe:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2101      	movs	r1, #1
 8003cd4:	438a      	bics	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	4a0e      	ldr	r2, [pc, #56]	; (8003d18 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	430a      	orrs	r2, r1
 8003cec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	f000 f813 	bl	8003d1c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68fa      	ldr	r2, [r7, #12]
 8003cfc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2284      	movs	r2, #132	; 0x84
 8003d02:	2120      	movs	r1, #32
 8003d04:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2280      	movs	r2, #128	; 0x80
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d0e:	2300      	movs	r3, #0
}
 8003d10:	0018      	movs	r0, r3
 8003d12:	46bd      	mov	sp, r7
 8003d14:	b004      	add	sp, #16
 8003d16:	bd80      	pop	{r7, pc}
 8003d18:	f1ffffff 	.word	0xf1ffffff

08003d1c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003d1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d108      	bne.n	8003d3e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	226a      	movs	r2, #106	; 0x6a
 8003d30:	2101      	movs	r1, #1
 8003d32:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2268      	movs	r2, #104	; 0x68
 8003d38:	2101      	movs	r1, #1
 8003d3a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003d3c:	e043      	b.n	8003dc6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003d3e:	260f      	movs	r6, #15
 8003d40:	19bb      	adds	r3, r7, r6
 8003d42:	2208      	movs	r2, #8
 8003d44:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003d46:	200e      	movs	r0, #14
 8003d48:	183b      	adds	r3, r7, r0
 8003d4a:	2208      	movs	r2, #8
 8003d4c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	0e5b      	lsrs	r3, r3, #25
 8003d56:	b2da      	uxtb	r2, r3
 8003d58:	240d      	movs	r4, #13
 8003d5a:	193b      	adds	r3, r7, r4
 8003d5c:	2107      	movs	r1, #7
 8003d5e:	400a      	ands	r2, r1
 8003d60:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	0f5b      	lsrs	r3, r3, #29
 8003d6a:	b2da      	uxtb	r2, r3
 8003d6c:	250c      	movs	r5, #12
 8003d6e:	197b      	adds	r3, r7, r5
 8003d70:	2107      	movs	r1, #7
 8003d72:	400a      	ands	r2, r1
 8003d74:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d76:	183b      	adds	r3, r7, r0
 8003d78:	781b      	ldrb	r3, [r3, #0]
 8003d7a:	197a      	adds	r2, r7, r5
 8003d7c:	7812      	ldrb	r2, [r2, #0]
 8003d7e:	4914      	ldr	r1, [pc, #80]	; (8003dd0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003d80:	5c8a      	ldrb	r2, [r1, r2]
 8003d82:	435a      	muls	r2, r3
 8003d84:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8003d86:	197b      	adds	r3, r7, r5
 8003d88:	781b      	ldrb	r3, [r3, #0]
 8003d8a:	4a12      	ldr	r2, [pc, #72]	; (8003dd4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003d8c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003d8e:	0019      	movs	r1, r3
 8003d90:	f7fc fa54 	bl	800023c <__divsi3>
 8003d94:	0003      	movs	r3, r0
 8003d96:	b299      	uxth	r1, r3
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	226a      	movs	r2, #106	; 0x6a
 8003d9c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003d9e:	19bb      	adds	r3, r7, r6
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	193a      	adds	r2, r7, r4
 8003da4:	7812      	ldrb	r2, [r2, #0]
 8003da6:	490a      	ldr	r1, [pc, #40]	; (8003dd0 <UARTEx_SetNbDataToProcess+0xb4>)
 8003da8:	5c8a      	ldrb	r2, [r1, r2]
 8003daa:	435a      	muls	r2, r3
 8003dac:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003dae:	193b      	adds	r3, r7, r4
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	4a08      	ldr	r2, [pc, #32]	; (8003dd4 <UARTEx_SetNbDataToProcess+0xb8>)
 8003db4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003db6:	0019      	movs	r1, r3
 8003db8:	f7fc fa40 	bl	800023c <__divsi3>
 8003dbc:	0003      	movs	r3, r0
 8003dbe:	b299      	uxth	r1, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2268      	movs	r2, #104	; 0x68
 8003dc4:	5299      	strh	r1, [r3, r2]
}
 8003dc6:	46c0      	nop			; (mov r8, r8)
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	b005      	add	sp, #20
 8003dcc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dce:	46c0      	nop			; (mov r8, r8)
 8003dd0:	08005da4 	.word	0x08005da4
 8003dd4:	08005dac 	.word	0x08005dac

08003dd8 <NRF905_read_config_register>:
NRF905_PAYLOAD_SIZE, // RX payload size
		NRF905_PAYLOAD_SIZE, // TX payload size
		0xE7, 0xE7, 0xE7, 0xE7, // Default receive address
		NRF905_CRC | NRF905_CLK_FREQ | NRF905_OUTCLK };

uint8_t NRF905_read_config_register(NRF905_t *dev, uint8_t reg) {
 8003dd8:	b590      	push	{r4, r7, lr}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	000a      	movs	r2, r1
 8003de2:	1cfb      	adds	r3, r7, #3
 8003de4:	701a      	strb	r2, [r3, #0]
	if (dev == NULL) {
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <NRF905_read_config_register+0x18>
		return -1;
 8003dec:	23ff      	movs	r3, #255	; 0xff
 8003dee:	e025      	b.n	8003e3c <NRF905_read_config_register+0x64>
	}
	uint8_t val = 0;
 8003df0:	240f      	movs	r4, #15
 8003df2:	193b      	adds	r3, r7, r4
 8003df4:	2200      	movs	r2, #0
 8003df6:	701a      	strb	r2, [r3, #0]
	NRF905_HW_SPI_SELECT(dev->hw);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	2106      	movs	r1, #6
 8003e00:	0018      	movs	r0, r3
 8003e02:	f000 fa74 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_R_CONFIG | reg, NULL);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6818      	ldr	r0, [r3, #0]
 8003e0a:	1cfb      	adds	r3, r7, #3
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	2210      	movs	r2, #16
 8003e10:	4313      	orrs	r3, r2
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2200      	movs	r2, #0
 8003e16:	0019      	movs	r1, r3
 8003e18:	f000 fb16 	bl	8004448 <NRF905_hw_spi_transfer>
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_NOP, &val);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	193a      	adds	r2, r7, r4
 8003e22:	21ff      	movs	r1, #255	; 0xff
 8003e24:	0018      	movs	r0, r3
 8003e26:	f000 fb0f 	bl	8004448 <NRF905_hw_spi_transfer>
	NRF905_HW_SPI_DESELECT(dev->hw);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	2106      	movs	r1, #6
 8003e32:	0018      	movs	r0, r3
 8003e34:	f000 fa5b 	bl	80042ee <NRF905_hw_gpio_set>
	return val;
 8003e38:	193b      	adds	r3, r7, r4
 8003e3a:	781b      	ldrb	r3, [r3, #0]
}
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	b005      	add	sp, #20
 8003e42:	bd90      	pop	{r4, r7, pc}

08003e44 <NRF905_setAddress>:
					| val);

	return 0;
}

int NRF905_setAddress(NRF905_t *dev, uint32_t address, uint8_t cmd) {
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b087      	sub	sp, #28
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	60f8      	str	r0, [r7, #12]
 8003e4c:	60b9      	str	r1, [r7, #8]
 8003e4e:	1dfb      	adds	r3, r7, #7
 8003e50:	701a      	strb	r2, [r3, #0]
	if (dev == NULL) {
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d102      	bne.n	8003e5e <NRF905_setAddress+0x1a>
		return -1;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	425b      	negs	r3, r3
 8003e5c:	e033      	b.n	8003ec6 <NRF905_setAddress+0x82>
	}
	uint8_t i;
	NRF905_HW_SPI_SELECT(dev->hw);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	2200      	movs	r2, #0
 8003e64:	2106      	movs	r1, #6
 8003e66:	0018      	movs	r0, r3
 8003e68:	f000 fa41 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_hw_spi_transfer(dev->hw, cmd, NULL);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6818      	ldr	r0, [r3, #0]
 8003e70:	1dfb      	adds	r3, r7, #7
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	2200      	movs	r2, #0
 8003e76:	0019      	movs	r1, r3
 8003e78:	f000 fae6 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 8003e7c:	2317      	movs	r3, #23
 8003e7e:	18fb      	adds	r3, r7, r3
 8003e80:	2200      	movs	r2, #0
 8003e82:	701a      	strb	r2, [r3, #0]
 8003e84:	e012      	b.n	8003eac <NRF905_setAddress+0x68>
		NRF905_hw_spi_transfer(dev->hw, address >> (8 * i), NULL);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6818      	ldr	r0, [r3, #0]
 8003e8a:	2417      	movs	r4, #23
 8003e8c:	193b      	adds	r3, r7, r4
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	00db      	lsls	r3, r3, #3
 8003e92:	68ba      	ldr	r2, [r7, #8]
 8003e94:	40da      	lsrs	r2, r3
 8003e96:	0013      	movs	r3, r2
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	0019      	movs	r1, r3
 8003e9e:	f000 fad3 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 8003ea2:	193b      	adds	r3, r7, r4
 8003ea4:	781a      	ldrb	r2, [r3, #0]
 8003ea6:	193b      	adds	r3, r7, r4
 8003ea8:	3201      	adds	r2, #1
 8003eaa:	701a      	strb	r2, [r3, #0]
 8003eac:	2317      	movs	r3, #23
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	781b      	ldrb	r3, [r3, #0]
 8003eb2:	2b03      	cmp	r3, #3
 8003eb4:	d9e7      	bls.n	8003e86 <NRF905_setAddress+0x42>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	2106      	movs	r1, #6
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f000 fa15 	bl	80042ee <NRF905_hw_gpio_set>

	return 0;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	0018      	movs	r0, r3
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	b007      	add	sp, #28
 8003ecc:	bd90      	pop	{r4, r7, pc}

08003ece <NRF905_read_status>:

uint8_t NRF905_read_status(NRF905_t *dev) {
 8003ece:	b590      	push	{r4, r7, lr}
 8003ed0:	b085      	sub	sp, #20
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
	if (dev == NULL) {
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d101      	bne.n	8003ee0 <NRF905_read_status+0x12>
		return -1;
 8003edc:	23ff      	movs	r3, #255	; 0xff
 8003ede:	e017      	b.n	8003f10 <NRF905_read_status+0x42>
	}
	uint8_t status;

	NRF905_HW_SPI_SELECT(dev->hw);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	2106      	movs	r1, #6
 8003ee8:	0018      	movs	r0, r3
 8003eea:	f000 fa00 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_NOP, &status);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	240f      	movs	r4, #15
 8003ef4:	193a      	adds	r2, r7, r4
 8003ef6:	21ff      	movs	r1, #255	; 0xff
 8003ef8:	0018      	movs	r0, r3
 8003efa:	f000 faa5 	bl	8004448 <NRF905_hw_spi_transfer>
	NRF905_HW_SPI_DESELECT(dev->hw);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2201      	movs	r2, #1
 8003f04:	2106      	movs	r1, #6
 8003f06:	0018      	movs	r0, r3
 8003f08:	f000 f9f1 	bl	80042ee <NRF905_hw_gpio_set>

	return status;
 8003f0c:	193b      	adds	r3, r7, r4
 8003f0e:	781b      	ldrb	r3, [r3, #0]
}
 8003f10:	0018      	movs	r0, r3
 8003f12:	46bd      	mov	sp, r7
 8003f14:	b005      	add	sp, #20
 8003f16:	bd90      	pop	{r4, r7, pc}

08003f18 <NRF905_data_ready>:

// Hardware: Data ready pin high
// Software: Data ready status bit set

int NRF905_data_ready(NRF905_t *dev) {
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
	if (dev == NULL) {
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d102      	bne.n	8003f2c <NRF905_data_ready+0x14>
		return -1;
 8003f26:	2301      	movs	r3, #1
 8003f28:	425b      	negs	r3, r3
 8003f2a:	e015      	b.n	8003f58 <NRF905_data_ready+0x40>
	}

	//use software check for data ready
	if (dev->software_pin_configuration & NRF905_USE_SOFTWARE_DATA_READY) {
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	7c1b      	ldrb	r3, [r3, #16]
 8003f30:	001a      	movs	r2, r3
 8003f32:	2301      	movs	r3, #1
 8003f34:	4013      	ands	r3, r2
 8003f36:	d008      	beq.n	8003f4a <NRF905_data_ready+0x32>
		return (NRF905_read_status(dev) & (1 << NRF905_STATUS_DR));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	0018      	movs	r0, r3
 8003f3c:	f7ff ffc7 	bl	8003ece <NRF905_read_status>
 8003f40:	0003      	movs	r3, r0
 8003f42:	001a      	movs	r2, r3
 8003f44:	2320      	movs	r3, #32
 8003f46:	4013      	ands	r3, r2
 8003f48:	e006      	b.n	8003f58 <NRF905_data_ready+0x40>
	}

	//use hardware data ready
	return NRF905_hw_gpio_get(dev->hw, NRF905_HW_GPIO_DR);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	2105      	movs	r1, #5
 8003f50:	0018      	movs	r0, r3
 8003f52:	f000 f997 	bl	8004284 <NRF905_hw_gpio_get>
 8003f56:	0003      	movs	r3, r0
}
 8003f58:	0018      	movs	r0, r3
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	b002      	add	sp, #8
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <NRF905_address_matched>:

// Hardware: Address match pin high
// Software: Address match status bit set
int NRF905_address_matched(NRF905_t *dev) {
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
	if (dev == NULL) {
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d102      	bne.n	8003f74 <NRF905_address_matched+0x14>
		return -1;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	425b      	negs	r3, r3
 8003f72:	e015      	b.n	8003fa0 <NRF905_address_matched+0x40>
	}

	//use software check for data ready
	if (dev->software_pin_configuration & NRF905_USE_SOFTWARE_ADDRESS_MATCH) {
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	7c1b      	ldrb	r3, [r3, #16]
 8003f78:	001a      	movs	r2, r3
 8003f7a:	2302      	movs	r3, #2
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	d008      	beq.n	8003f92 <NRF905_address_matched+0x32>
		return (NRF905_read_status(dev) & (1 << NRF905_STATUS_AM));
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	0018      	movs	r0, r3
 8003f84:	f7ff ffa3 	bl	8003ece <NRF905_read_status>
 8003f88:	0003      	movs	r3, r0
 8003f8a:	001a      	movs	r2, r3
 8003f8c:	2380      	movs	r3, #128	; 0x80
 8003f8e:	4013      	ands	r3, r2
 8003f90:	e006      	b.n	8003fa0 <NRF905_address_matched+0x40>
	}
	//use hardware address match
	return NRF905_hw_gpio_get(dev->hw, NRF905_HW_GPIO_AM);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2104      	movs	r1, #4
 8003f98:	0018      	movs	r0, r3
 8003f9a:	f000 f973 	bl	8004284 <NRF905_hw_gpio_get>
 8003f9e:	0003      	movs	r3, r0
}
 8003fa0:	0018      	movs	r0, r3
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	b002      	add	sp, #8
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <NRF905_set_listen_address>:
	}

	return NRF905_hw_gpio_get(dev->hw, NRF905_HW_GPIO_CD);
}

int NRF905_set_listen_address(NRF905_t *dev, uint32_t address) {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
	if (dev == NULL) {
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d102      	bne.n	8003fbe <NRF905_set_listen_address+0x16>
		return -1;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	425b      	negs	r3, r3
 8003fbc:	e006      	b.n	8003fcc <NRF905_set_listen_address+0x24>
	}
	NRF905_setAddress(dev, address,
 8003fbe:	6839      	ldr	r1, [r7, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2205      	movs	r2, #5
 8003fc4:	0018      	movs	r0, r3
 8003fc6:	f7ff ff3d 	bl	8003e44 <NRF905_setAddress>
	NRF905_CMD_W_CONFIG | NRF905_REG_RX_ADDRESS);
	return 0;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	0018      	movs	r0, r3
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	b002      	add	sp, #8
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <NRF905_rx>:
	// else NRF905_NEXTMODE_TX

	return 1;
}

int NRF905_rx(NRF905_t *dev) {
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b082      	sub	sp, #8
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
	if (dev == NULL) {
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d102      	bne.n	8003fe8 <NRF905_rx+0x14>
		return -1;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	425b      	negs	r3, r3
 8003fe6:	e015      	b.n	8004014 <NRF905_rx+0x40>
	}
	NRF905_HW_MODE_RX(dev->hw);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	2200      	movs	r2, #0
 8003fee:	2100      	movs	r1, #0
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	f000 f97c 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_HW_STANDBY_LEAVE(dev->hw);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	2101      	movs	r1, #1
 8003ffe:	0018      	movs	r0, r3
 8004000:	f000 f975 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_HW_POWER_UP(dev->hw);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2201      	movs	r2, #1
 800400a:	2102      	movs	r1, #2
 800400c:	0018      	movs	r0, r3
 800400e:	f000 f96e 	bl	80042ee <NRF905_hw_gpio_set>
	return 0;
 8004012:	2300      	movs	r3, #0
}
 8004014:	0018      	movs	r0, r3
 8004016:	46bd      	mov	sp, r7
 8004018:	b002      	add	sp, #8
 800401a:	bd80      	pop	{r7, pc}

0800401c <NRF905_read>:

int NRF905_read(NRF905_t *dev, void *data, uint8_t len) {
 800401c:	b590      	push	{r4, r7, lr}
 800401e:	b087      	sub	sp, #28
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	1dfb      	adds	r3, r7, #7
 8004028:	701a      	strb	r2, [r3, #0]
	if (dev == NULL) {
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d102      	bne.n	8004036 <NRF905_read+0x1a>
		return -1;
 8004030:	2301      	movs	r3, #1
 8004032:	425b      	negs	r3, r3
 8004034:	e038      	b.n	80040a8 <NRF905_read+0x8c>
	}
	if (len > NRF905_MAX_PAYLOAD)
 8004036:	1dfb      	adds	r3, r7, #7
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b20      	cmp	r3, #32
 800403c:	d902      	bls.n	8004044 <NRF905_read+0x28>
		len = NRF905_MAX_PAYLOAD;
 800403e:	1dfb      	adds	r3, r7, #7
 8004040:	2220      	movs	r2, #32
 8004042:	701a      	strb	r2, [r3, #0]

	NRF905_HW_SPI_SELECT(dev->hw);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2200      	movs	r2, #0
 800404a:	2106      	movs	r1, #6
 800404c:	0018      	movs	r0, r3
 800404e:	f000 f94e 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_R_RX_PAYLOAD, NULL);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	2200      	movs	r2, #0
 8004058:	2124      	movs	r1, #36	; 0x24
 800405a:	0018      	movs	r0, r3
 800405c:	f000 f9f4 	bl	8004448 <NRF905_hw_spi_transfer>

	// Get received payload
	for (uint8_t i = 0; i < len; i++) {
 8004060:	2317      	movs	r3, #23
 8004062:	18fb      	adds	r3, r7, r3
 8004064:	2200      	movs	r2, #0
 8004066:	701a      	strb	r2, [r3, #0]
 8004068:	e00f      	b.n	800408a <NRF905_read+0x6e>
		NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_NOP, &((uint8_t*) data)[i]);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6818      	ldr	r0, [r3, #0]
 800406e:	2417      	movs	r4, #23
 8004070:	193b      	adds	r3, r7, r4
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	18d3      	adds	r3, r2, r3
 8004078:	001a      	movs	r2, r3
 800407a:	21ff      	movs	r1, #255	; 0xff
 800407c:	f000 f9e4 	bl	8004448 <NRF905_hw_spi_transfer>
	for (uint8_t i = 0; i < len; i++) {
 8004080:	193b      	adds	r3, r7, r4
 8004082:	781a      	ldrb	r2, [r3, #0]
 8004084:	193b      	adds	r3, r7, r4
 8004086:	3201      	adds	r2, #1
 8004088:	701a      	strb	r2, [r3, #0]
 800408a:	2317      	movs	r3, #23
 800408c:	18fa      	adds	r2, r7, r3
 800408e:	1dfb      	adds	r3, r7, #7
 8004090:	7812      	ldrb	r2, [r2, #0]
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	429a      	cmp	r2, r3
 8004096:	d3e8      	bcc.n	800406a <NRF905_read+0x4e>
	}

	NRF905_HW_SPI_DESELECT(dev->hw);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2201      	movs	r2, #1
 800409e:	2106      	movs	r1, #6
 80040a0:	0018      	movs	r0, r3
 80040a2:	f000 f924 	bl	80042ee <NRF905_hw_gpio_set>

	return 0;
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	0018      	movs	r0, r3
 80040aa:	46bd      	mov	sp, r7
 80040ac:	b007      	add	sp, #28
 80040ae:	bd90      	pop	{r4, r7, pc}

080040b0 <NRF905_init>:
	NRF905_HW_SPI_DESELECT(dev->hw);

	return 0;
}

int NRF905_init(NRF905_t *dev, NRF905_hw_t *hw) {
 80040b0:	b590      	push	{r4, r7, lr}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
	uint8_t i;

	if (dev == NULL) {
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d102      	bne.n	80040c6 <NRF905_init+0x16>
		return -1;
 80040c0:	2301      	movs	r3, #1
 80040c2:	425b      	negs	r3, r3
 80040c4:	e0d7      	b.n	8004276 <NRF905_init+0x1c6>
	}

	if (hw == NULL) {
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d102      	bne.n	80040d2 <NRF905_init+0x22>
		return -2;
 80040cc:	2302      	movs	r3, #2
 80040ce:	425b      	negs	r3, r3
 80040d0:	e0d1      	b.n	8004276 <NRF905_init+0x1c6>
	}

	dev->hw = hw;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	683a      	ldr	r2, [r7, #0]
 80040d6:	601a      	str	r2, [r3, #0]

	dev->software_pin_configuration = 0x00;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2200      	movs	r2, #0
 80040dc:	741a      	strb	r2, [r3, #16]

	NRF905_hw_enable_timer(hw);
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	0018      	movs	r0, r3
 80040e2:	f000 f996 	bl	8004412 <NRF905_hw_enable_timer>

	if (hw->gpio[NRF905_HW_GPIO_DR].port == NULL) {
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d106      	bne.n	80040fc <NRF905_init+0x4c>
		dev->software_pin_configuration |= NRF905_USE_SOFTWARE_DATA_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	7c1b      	ldrb	r3, [r3, #16]
 80040f2:	2201      	movs	r2, #1
 80040f4:	4313      	orrs	r3, r2
 80040f6:	b2da      	uxtb	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	741a      	strb	r2, [r3, #16]
	}
	if (hw->gpio[NRF905_HW_GPIO_AM].port == NULL) {
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	2b00      	cmp	r3, #0
 8004102:	d106      	bne.n	8004112 <NRF905_init+0x62>
		dev->software_pin_configuration |= NRF905_USE_SOFTWARE_ADDRESS_MATCH;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	7c1b      	ldrb	r3, [r3, #16]
 8004108:	2202      	movs	r2, #2
 800410a:	4313      	orrs	r3, r2
 800410c:	b2da      	uxtb	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	741a      	strb	r2, [r3, #16]
	}

	NRF905_HW_SPI_DESELECT(dev->hw);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2201      	movs	r2, #1
 8004118:	2106      	movs	r1, #6
 800411a:	0018      	movs	r0, r3
 800411c:	f000 f8e7 	bl	80042ee <NRF905_hw_gpio_set>

	NRF905_HW_POWER_DOWN(dev->hw);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2200      	movs	r2, #0
 8004126:	2102      	movs	r1, #2
 8004128:	0018      	movs	r0, r3
 800412a:	f000 f8e0 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_HW_STANDBY_ENTER(hw);
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2200      	movs	r2, #0
 8004132:	2101      	movs	r1, #1
 8004134:	0018      	movs	r0, r3
 8004136:	f000 f8da 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_HW_MODE_RX(hw);
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	2200      	movs	r2, #0
 800413e:	2100      	movs	r1, #0
 8004140:	0018      	movs	r0, r3
 8004142:	f000 f8d4 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_hw_delay_ms(dev->hw, 3);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2103      	movs	r1, #3
 800414c:	0018      	movs	r0, r3
 800414e:	f000 f908 	bl	8004362 <NRF905_hw_delay_ms>

	// Set control registers
	NRF905_HW_SPI_SELECT(dev->hw);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2200      	movs	r2, #0
 8004158:	2106      	movs	r1, #6
 800415a:	0018      	movs	r0, r3
 800415c:	f000 f8c7 	bl	80042ee <NRF905_hw_gpio_set>
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_W_CONFIG | 0x00, NULL);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2200      	movs	r2, #0
 8004166:	2100      	movs	r1, #0
 8004168:	0018      	movs	r0, r3
 800416a:	f000 f96d 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < sizeof(NRF905_default_config); i++) {
 800416e:	230f      	movs	r3, #15
 8004170:	18fb      	adds	r3, r7, r3
 8004172:	2200      	movs	r2, #0
 8004174:	701a      	strb	r2, [r3, #0]
 8004176:	e00f      	b.n	8004198 <NRF905_init+0xe8>
		NRF905_hw_spi_transfer(dev->hw, NRF905_default_config[i], NULL);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6818      	ldr	r0, [r3, #0]
 800417c:	240f      	movs	r4, #15
 800417e:	193b      	adds	r3, r7, r4
 8004180:	781b      	ldrb	r3, [r3, #0]
 8004182:	4a3f      	ldr	r2, [pc, #252]	; (8004280 <NRF905_init+0x1d0>)
 8004184:	5cd3      	ldrb	r3, [r2, r3]
 8004186:	2200      	movs	r2, #0
 8004188:	0019      	movs	r1, r3
 800418a:	f000 f95d 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < sizeof(NRF905_default_config); i++) {
 800418e:	193b      	adds	r3, r7, r4
 8004190:	781a      	ldrb	r2, [r3, #0]
 8004192:	193b      	adds	r3, r7, r4
 8004194:	3201      	adds	r2, #1
 8004196:	701a      	strb	r2, [r3, #0]
 8004198:	240f      	movs	r4, #15
 800419a:	193b      	adds	r3, r7, r4
 800419c:	781b      	ldrb	r3, [r3, #0]
 800419e:	2b09      	cmp	r3, #9
 80041a0:	d9ea      	bls.n	8004178 <NRF905_init+0xc8>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2201      	movs	r2, #1
 80041a8:	2106      	movs	r1, #6
 80041aa:	0018      	movs	r0, r3
 80041ac:	f000 f89f 	bl	80042ee <NRF905_hw_gpio_set>

	NRF905_hw_delay_us(dev->hw, 100);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2164      	movs	r1, #100	; 0x64
 80041b6:	0018      	movs	r0, r3
 80041b8:	f000 f8e0 	bl	800437c <NRF905_hw_delay_us>

	NRF905_HW_SPI_SELECT(dev->hw);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2200      	movs	r2, #0
 80041c2:	2106      	movs	r1, #6
 80041c4:	0018      	movs	r0, r3
 80041c6:	f000 f892 	bl	80042ee <NRF905_hw_gpio_set>
	// Default transmit address
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_W_TX_ADDRESS, NULL);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2200      	movs	r2, #0
 80041d0:	2122      	movs	r1, #34	; 0x22
 80041d2:	0018      	movs	r0, r3
 80041d4:	f000 f938 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 80041d8:	193b      	adds	r3, r7, r4
 80041da:	2200      	movs	r2, #0
 80041dc:	701a      	strb	r2, [r3, #0]
 80041de:	e00c      	b.n	80041fa <NRF905_init+0x14a>
		NRF905_hw_spi_transfer(dev->hw, 0xE7, NULL);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2200      	movs	r2, #0
 80041e6:	21e7      	movs	r1, #231	; 0xe7
 80041e8:	0018      	movs	r0, r3
 80041ea:	f000 f92d 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < 4; i++) {
 80041ee:	210f      	movs	r1, #15
 80041f0:	187b      	adds	r3, r7, r1
 80041f2:	781a      	ldrb	r2, [r3, #0]
 80041f4:	187b      	adds	r3, r7, r1
 80041f6:	3201      	adds	r2, #1
 80041f8:	701a      	strb	r2, [r3, #0]
 80041fa:	240f      	movs	r4, #15
 80041fc:	193b      	adds	r3, r7, r4
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	2b03      	cmp	r3, #3
 8004202:	d9ed      	bls.n	80041e0 <NRF905_init+0x130>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	2201      	movs	r2, #1
 800420a:	2106      	movs	r1, #6
 800420c:	0018      	movs	r0, r3
 800420e:	f000 f86e 	bl	80042ee <NRF905_hw_gpio_set>

	NRF905_hw_delay_us(dev->hw, 100);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2164      	movs	r1, #100	; 0x64
 8004218:	0018      	movs	r0, r3
 800421a:	f000 f8af 	bl	800437c <NRF905_hw_delay_us>

	NRF905_HW_SPI_SELECT(dev->hw);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2200      	movs	r2, #0
 8004224:	2106      	movs	r1, #6
 8004226:	0018      	movs	r0, r3
 8004228:	f000 f861 	bl	80042ee <NRF905_hw_gpio_set>
	// Clear transmit payload
	NRF905_hw_spi_transfer(dev->hw, NRF905_CMD_W_TX_PAYLOAD, NULL);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2200      	movs	r2, #0
 8004232:	2120      	movs	r1, #32
 8004234:	0018      	movs	r0, r3
 8004236:	f000 f907 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < NRF905_MAX_PAYLOAD; i++) {
 800423a:	193b      	adds	r3, r7, r4
 800423c:	2200      	movs	r2, #0
 800423e:	701a      	strb	r2, [r3, #0]
 8004240:	e00c      	b.n	800425c <NRF905_init+0x1ac>
		NRF905_hw_spi_transfer(dev->hw, 0x00, NULL);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	2200      	movs	r2, #0
 8004248:	2100      	movs	r1, #0
 800424a:	0018      	movs	r0, r3
 800424c:	f000 f8fc 	bl	8004448 <NRF905_hw_spi_transfer>
	for (i = 0; i < NRF905_MAX_PAYLOAD; i++) {
 8004250:	210f      	movs	r1, #15
 8004252:	187b      	adds	r3, r7, r1
 8004254:	781a      	ldrb	r2, [r3, #0]
 8004256:	187b      	adds	r3, r7, r1
 8004258:	3201      	adds	r2, #1
 800425a:	701a      	strb	r2, [r3, #0]
 800425c:	230f      	movs	r3, #15
 800425e:	18fb      	adds	r3, r7, r3
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	2b1f      	cmp	r3, #31
 8004264:	d9ed      	bls.n	8004242 <NRF905_init+0x192>
	}
	NRF905_HW_SPI_DESELECT(dev->hw);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2201      	movs	r2, #1
 800426c:	2106      	movs	r1, #6
 800426e:	0018      	movs	r0, r3
 8004270:	f000 f83d 	bl	80042ee <NRF905_hw_gpio_set>

	return 0;
 8004274:	2300      	movs	r3, #0
}
 8004276:	0018      	movs	r0, r3
 8004278:	46bd      	mov	sp, r7
 800427a:	b005      	add	sp, #20
 800427c:	bd90      	pop	{r4, r7, pc}
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	08005db4 	.word	0x08005db4

08004284 <NRF905_hw_gpio_get>:

#include "gpio.h"
#include "tim.h"
#include "spi.h"

int NRF905_hw_gpio_get(NRF905_hw_t *hw, uint8_t gpio) {
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	000a      	movs	r2, r1
 800428e:	1cfb      	adds	r3, r7, #3
 8004290:	701a      	strb	r2, [r3, #0]
	if (hw == NULL) {
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d102      	bne.n	800429e <NRF905_hw_gpio_get+0x1a>
		return -1;
 8004298:	2301      	movs	r3, #1
 800429a:	425b      	negs	r3, r3
 800429c:	e023      	b.n	80042e6 <NRF905_hw_gpio_get+0x62>
	}

	if (gpio >= 0 && gpio <= 6) {
 800429e:	1cfb      	adds	r3, r7, #3
 80042a0:	781b      	ldrb	r3, [r3, #0]
 80042a2:	2b06      	cmp	r3, #6
 80042a4:	d81d      	bhi.n	80042e2 <NRF905_hw_gpio_get+0x5e>
		if (hw->gpio[gpio].port) {
 80042a6:	1cfb      	adds	r3, r7, #3
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	00db      	lsls	r3, r3, #3
 80042ae:	18d3      	adds	r3, r2, r3
 80042b0:	3304      	adds	r3, #4
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d011      	beq.n	80042dc <NRF905_hw_gpio_get+0x58>
			return HAL_GPIO_ReadPin((GPIO_TypeDef*) hw->gpio[gpio].port,
 80042b8:	1cfb      	adds	r3, r7, #3
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	00db      	lsls	r3, r3, #3
 80042c0:	18d3      	adds	r3, r2, r3
 80042c2:	3304      	adds	r3, #4
 80042c4:	6818      	ldr	r0, [r3, #0]
					hw->gpio[gpio].pin);
 80042c6:	1cfb      	adds	r3, r7, #3
 80042c8:	781a      	ldrb	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	00d2      	lsls	r2, r2, #3
 80042ce:	58d3      	ldr	r3, [r2, r3]
			return HAL_GPIO_ReadPin((GPIO_TypeDef*) hw->gpio[gpio].port,
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	0019      	movs	r1, r3
 80042d4:	f7fd f9d2 	bl	800167c <HAL_GPIO_ReadPin>
 80042d8:	0003      	movs	r3, r0
 80042da:	e004      	b.n	80042e6 <NRF905_hw_gpio_get+0x62>
		} else {
			return -2;
 80042dc:	2302      	movs	r3, #2
 80042de:	425b      	negs	r3, r3
 80042e0:	e001      	b.n	80042e6 <NRF905_hw_gpio_get+0x62>
		}
	}

	return -3;
 80042e2:	2303      	movs	r3, #3
 80042e4:	425b      	negs	r3, r3
}
 80042e6:	0018      	movs	r0, r3
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b002      	add	sp, #8
 80042ec:	bd80      	pop	{r7, pc}

080042ee <NRF905_hw_gpio_set>:

int NRF905_hw_gpio_set(NRF905_hw_t *hw, uint8_t gpio, uint8_t value) {
 80042ee:	b580      	push	{r7, lr}
 80042f0:	b082      	sub	sp, #8
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
 80042f6:	0008      	movs	r0, r1
 80042f8:	0011      	movs	r1, r2
 80042fa:	1cfb      	adds	r3, r7, #3
 80042fc:	1c02      	adds	r2, r0, #0
 80042fe:	701a      	strb	r2, [r3, #0]
 8004300:	1cbb      	adds	r3, r7, #2
 8004302:	1c0a      	adds	r2, r1, #0
 8004304:	701a      	strb	r2, [r3, #0]
	if (hw == NULL) {
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d102      	bne.n	8004312 <NRF905_hw_gpio_set+0x24>
		return -1;
 800430c:	2301      	movs	r3, #1
 800430e:	425b      	negs	r3, r3
 8004310:	e023      	b.n	800435a <NRF905_hw_gpio_set+0x6c>
	}

	if (gpio >= 0 && gpio <= 6) {
 8004312:	1cfb      	adds	r3, r7, #3
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	2b06      	cmp	r3, #6
 8004318:	d81e      	bhi.n	8004358 <NRF905_hw_gpio_set+0x6a>
		if (hw->gpio[gpio].port) {
 800431a:	1cfb      	adds	r3, r7, #3
 800431c:	781b      	ldrb	r3, [r3, #0]
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	00db      	lsls	r3, r3, #3
 8004322:	18d3      	adds	r3, r2, r3
 8004324:	3304      	adds	r3, #4
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d012      	beq.n	8004352 <NRF905_hw_gpio_set+0x64>
			HAL_GPIO_WritePin((GPIO_TypeDef*) hw->gpio[gpio].port,
 800432c:	1cfb      	adds	r3, r7, #3
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	00db      	lsls	r3, r3, #3
 8004334:	18d3      	adds	r3, r2, r3
 8004336:	3304      	adds	r3, #4
 8004338:	6818      	ldr	r0, [r3, #0]
					hw->gpio[gpio].pin, value);
 800433a:	1cfb      	adds	r3, r7, #3
 800433c:	781a      	ldrb	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	00d2      	lsls	r2, r2, #3
 8004342:	58d3      	ldr	r3, [r2, r3]
			HAL_GPIO_WritePin((GPIO_TypeDef*) hw->gpio[gpio].port,
 8004344:	b299      	uxth	r1, r3
 8004346:	1cbb      	adds	r3, r7, #2
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	001a      	movs	r2, r3
 800434c:	f7fd f9b3 	bl	80016b6 <HAL_GPIO_WritePin>
 8004350:	e002      	b.n	8004358 <NRF905_hw_gpio_set+0x6a>
		} else {
			return -2;
 8004352:	2302      	movs	r3, #2
 8004354:	425b      	negs	r3, r3
 8004356:	e000      	b.n	800435a <NRF905_hw_gpio_set+0x6c>
		}
	}

	return 0;
 8004358:	2300      	movs	r3, #0
}
 800435a:	0018      	movs	r0, r3
 800435c:	46bd      	mov	sp, r7
 800435e:	b002      	add	sp, #8
 8004360:	bd80      	pop	{r7, pc}

08004362 <NRF905_hw_delay_ms>:

void NRF905_hw_delay_ms(NRF905_hw_t *hw, uint32_t ms) {
 8004362:	b580      	push	{r7, lr}
 8004364:	b082      	sub	sp, #8
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
 800436a:	6039      	str	r1, [r7, #0]
	HAL_Delay(ms);
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	0018      	movs	r0, r3
 8004370:	f7fc ff32 	bl	80011d8 <HAL_Delay>
}
 8004374:	46c0      	nop			; (mov r8, r8)
 8004376:	46bd      	mov	sp, r7
 8004378:	b002      	add	sp, #8
 800437a:	bd80      	pop	{r7, pc}

0800437c <NRF905_hw_delay_us>:

void NRF905_hw_delay_us(NRF905_hw_t *hw, uint16_t delay) {
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	000a      	movs	r2, r1
 8004386:	1cbb      	adds	r3, r7, #2
 8004388:	801a      	strh	r2, [r3, #0]
	if (hw->tim != NULL) {
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800438e:	2b00      	cmp	r3, #0
 8004390:	d03b      	beq.n	800440a <NRF905_hw_delay_us+0x8e>
		volatile uint16_t current_time, stop_time;
		current_time = __HAL_TIM_GET_COUNTER((TIM_HandleTypeDef* ) (hw->tim));
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439a:	b29a      	uxth	r2, r3
 800439c:	210e      	movs	r1, #14
 800439e:	187b      	adds	r3, r7, r1
 80043a0:	801a      	strh	r2, [r3, #0]
		stop_time = current_time + delay;
 80043a2:	187b      	adds	r3, r7, r1
 80043a4:	881b      	ldrh	r3, [r3, #0]
 80043a6:	b29a      	uxth	r2, r3
 80043a8:	1cbb      	adds	r3, r7, #2
 80043aa:	881b      	ldrh	r3, [r3, #0]
 80043ac:	18d3      	adds	r3, r2, r3
 80043ae:	b29a      	uxth	r2, r3
 80043b0:	200c      	movs	r0, #12
 80043b2:	183b      	adds	r3, r7, r0
 80043b4:	801a      	strh	r2, [r3, #0]

		//overflow
		if (stop_time < current_time) {
 80043b6:	183b      	adds	r3, r7, r0
 80043b8:	881b      	ldrh	r3, [r3, #0]
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	187b      	adds	r3, r7, r1
 80043be:	881b      	ldrh	r3, [r3, #0]
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d210      	bcs.n	80043e8 <NRF905_hw_delay_us+0x6c>
			do {
				current_time = __HAL_TIM_GET_COUNTER(
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	210e      	movs	r1, #14
 80043d2:	187b      	adds	r3, r7, r1
 80043d4:	801a      	strh	r2, [r3, #0]
						(TIM_HandleTypeDef* ) (hw->tim));
			} while (current_time > stop_time);
 80043d6:	187b      	adds	r3, r7, r1
 80043d8:	881b      	ldrh	r3, [r3, #0]
 80043da:	b29a      	uxth	r2, r3
 80043dc:	230c      	movs	r3, #12
 80043de:	18fb      	adds	r3, r7, r3
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d8ee      	bhi.n	80043c6 <NRF905_hw_delay_us+0x4a>
		}

		do {
			current_time = __HAL_TIM_GET_COUNTER(
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	210e      	movs	r1, #14
 80043f4:	187b      	adds	r3, r7, r1
 80043f6:	801a      	strh	r2, [r3, #0]
					(TIM_HandleTypeDef* ) (hw->tim));
		} while (current_time < stop_time);
 80043f8:	187b      	adds	r3, r7, r1
 80043fa:	881b      	ldrh	r3, [r3, #0]
 80043fc:	b29a      	uxth	r2, r3
 80043fe:	230c      	movs	r3, #12
 8004400:	18fb      	adds	r3, r7, r3
 8004402:	881b      	ldrh	r3, [r3, #0]
 8004404:	b29b      	uxth	r3, r3
 8004406:	429a      	cmp	r2, r3
 8004408:	d3ee      	bcc.n	80043e8 <NRF905_hw_delay_us+0x6c>
	}
}
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	46bd      	mov	sp, r7
 800440e:	b004      	add	sp, #16
 8004410:	bd80      	pop	{r7, pc}

08004412 <NRF905_hw_enable_timer>:

void NRF905_hw_enable_timer(NRF905_hw_t *hw) {
 8004412:	b580      	push	{r7, lr}
 8004414:	b082      	sub	sp, #8
 8004416:	af00      	add	r7, sp, #0
 8004418:	6078      	str	r0, [r7, #4]
	if (hw->tim != NULL) {
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00e      	beq.n	8004440 <NRF905_hw_enable_timer+0x2e>
		__HAL_TIM_SET_COUNTER((TIM_HandleTypeDef* )(hw->tim), 0);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2200      	movs	r2, #0
 800442a:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_ENABLE((TIM_HandleTypeDef* )hw->tim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2101      	movs	r1, #1
 800443c:	430a      	orrs	r2, r1
 800443e:	601a      	str	r2, [r3, #0]
	}
}
 8004440:	46c0      	nop			; (mov r8, r8)
 8004442:	46bd      	mov	sp, r7
 8004444:	b002      	add	sp, #8
 8004446:	bd80      	pop	{r7, pc}

08004448 <NRF905_hw_spi_transfer>:

int NRF905_hw_spi_transfer(NRF905_hw_t *hw, uint8_t data_tx, uint8_t *data_rx) {
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af02      	add	r7, sp, #8
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	607a      	str	r2, [r7, #4]
 8004452:	230b      	movs	r3, #11
 8004454:	18fb      	adds	r3, r7, r3
 8004456:	1c0a      	adds	r2, r1, #0
 8004458:	701a      	strb	r2, [r3, #0]
	uint8_t dummy;
	int ret;

	if (hw == NULL) {
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d102      	bne.n	8004466 <NRF905_hw_spi_transfer+0x1e>
		return -1;
 8004460:	2301      	movs	r3, #1
 8004462:	425b      	negs	r3, r3
 8004464:	e012      	b.n	800448c <NRF905_hw_spi_transfer+0x44>
	}

	if (data_rx == NULL) {
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d102      	bne.n	8004472 <NRF905_hw_spi_transfer+0x2a>
		data_rx = &dummy;
 800446c:	2313      	movs	r3, #19
 800446e:	18fb      	adds	r3, r7, r3
 8004470:	607b      	str	r3, [r7, #4]
	}

	ret = HAL_SPI_TransmitReceive((SPI_HandleTypeDef*) hw->spi, &data_tx,
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	230b      	movs	r3, #11
 800447a:	18f9      	adds	r1, r7, r3
 800447c:	2364      	movs	r3, #100	; 0x64
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	2301      	movs	r3, #1
 8004482:	f7fe f8b5 	bl	80025f0 <HAL_SPI_TransmitReceive>
 8004486:	0003      	movs	r3, r0
 8004488:	617b      	str	r3, [r7, #20]
			data_rx, 1, 100);

	return ret;
 800448a:	697b      	ldr	r3, [r7, #20]
}
 800448c:	0018      	movs	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	b006      	add	sp, #24
 8004492:	bd80      	pop	{r7, pc}

08004494 <findslot>:
 8004494:	4b0a      	ldr	r3, [pc, #40]	; (80044c0 <findslot+0x2c>)
 8004496:	b510      	push	{r4, lr}
 8004498:	0004      	movs	r4, r0
 800449a:	6818      	ldr	r0, [r3, #0]
 800449c:	2800      	cmp	r0, #0
 800449e:	d004      	beq.n	80044aa <findslot+0x16>
 80044a0:	6983      	ldr	r3, [r0, #24]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <findslot+0x16>
 80044a6:	f000 fb03 	bl	8004ab0 <__sinit>
 80044aa:	2000      	movs	r0, #0
 80044ac:	2c13      	cmp	r4, #19
 80044ae:	d805      	bhi.n	80044bc <findslot+0x28>
 80044b0:	4b04      	ldr	r3, [pc, #16]	; (80044c4 <findslot+0x30>)
 80044b2:	00e4      	lsls	r4, r4, #3
 80044b4:	58e2      	ldr	r2, [r4, r3]
 80044b6:	3201      	adds	r2, #1
 80044b8:	d000      	beq.n	80044bc <findslot+0x28>
 80044ba:	18e0      	adds	r0, r4, r3
 80044bc:	bd10      	pop	{r4, pc}
 80044be:	46c0      	nop			; (mov r8, r8)
 80044c0:	20000014 	.word	0x20000014
 80044c4:	2000026c 	.word	0x2000026c

080044c8 <error>:
 80044c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ca:	0004      	movs	r4, r0
 80044cc:	f000 fa88 	bl	80049e0 <__errno>
 80044d0:	2613      	movs	r6, #19
 80044d2:	0005      	movs	r5, r0
 80044d4:	2700      	movs	r7, #0
 80044d6:	1c30      	adds	r0, r6, #0
 80044d8:	1c39      	adds	r1, r7, #0
 80044da:	beab      	bkpt	0x00ab
 80044dc:	1c06      	adds	r6, r0, #0
 80044de:	602e      	str	r6, [r5, #0]
 80044e0:	0020      	movs	r0, r4
 80044e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080044e4 <checkerror>:
 80044e4:	b510      	push	{r4, lr}
 80044e6:	1c43      	adds	r3, r0, #1
 80044e8:	d101      	bne.n	80044ee <checkerror+0xa>
 80044ea:	f7ff ffed 	bl	80044c8 <error>
 80044ee:	bd10      	pop	{r4, pc}

080044f0 <_swiread>:
 80044f0:	b530      	push	{r4, r5, lr}
 80044f2:	b085      	sub	sp, #20
 80044f4:	ad01      	add	r5, sp, #4
 80044f6:	9001      	str	r0, [sp, #4]
 80044f8:	9102      	str	r1, [sp, #8]
 80044fa:	9203      	str	r2, [sp, #12]
 80044fc:	2406      	movs	r4, #6
 80044fe:	1c20      	adds	r0, r4, #0
 8004500:	1c29      	adds	r1, r5, #0
 8004502:	beab      	bkpt	0x00ab
 8004504:	1c04      	adds	r4, r0, #0
 8004506:	0020      	movs	r0, r4
 8004508:	f7ff ffec 	bl	80044e4 <checkerror>
 800450c:	b005      	add	sp, #20
 800450e:	bd30      	pop	{r4, r5, pc}

08004510 <_read>:
 8004510:	b570      	push	{r4, r5, r6, lr}
 8004512:	000e      	movs	r6, r1
 8004514:	0015      	movs	r5, r2
 8004516:	f7ff ffbd 	bl	8004494 <findslot>
 800451a:	1e04      	subs	r4, r0, #0
 800451c:	d106      	bne.n	800452c <_read+0x1c>
 800451e:	f000 fa5f 	bl	80049e0 <__errno>
 8004522:	2309      	movs	r3, #9
 8004524:	6003      	str	r3, [r0, #0]
 8004526:	2001      	movs	r0, #1
 8004528:	4240      	negs	r0, r0
 800452a:	bd70      	pop	{r4, r5, r6, pc}
 800452c:	002a      	movs	r2, r5
 800452e:	0031      	movs	r1, r6
 8004530:	6800      	ldr	r0, [r0, #0]
 8004532:	f7ff ffdd 	bl	80044f0 <_swiread>
 8004536:	1c43      	adds	r3, r0, #1
 8004538:	d0f7      	beq.n	800452a <_read+0x1a>
 800453a:	6863      	ldr	r3, [r4, #4]
 800453c:	1a28      	subs	r0, r5, r0
 800453e:	181b      	adds	r3, r3, r0
 8004540:	6063      	str	r3, [r4, #4]
 8004542:	e7f2      	b.n	800452a <_read+0x1a>

08004544 <_swilseek>:
 8004544:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004546:	000c      	movs	r4, r1
 8004548:	0016      	movs	r6, r2
 800454a:	f7ff ffa3 	bl	8004494 <findslot>
 800454e:	1e05      	subs	r5, r0, #0
 8004550:	d107      	bne.n	8004562 <_swilseek+0x1e>
 8004552:	f000 fa45 	bl	80049e0 <__errno>
 8004556:	2309      	movs	r3, #9
 8004558:	6003      	str	r3, [r0, #0]
 800455a:	2401      	movs	r4, #1
 800455c:	4264      	negs	r4, r4
 800455e:	0020      	movs	r0, r4
 8004560:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004562:	2e02      	cmp	r6, #2
 8004564:	d903      	bls.n	800456e <_swilseek+0x2a>
 8004566:	f000 fa3b 	bl	80049e0 <__errno>
 800456a:	2316      	movs	r3, #22
 800456c:	e7f4      	b.n	8004558 <_swilseek+0x14>
 800456e:	2e01      	cmp	r6, #1
 8004570:	d112      	bne.n	8004598 <_swilseek+0x54>
 8004572:	6843      	ldr	r3, [r0, #4]
 8004574:	18e4      	adds	r4, r4, r3
 8004576:	d4f6      	bmi.n	8004566 <_swilseek+0x22>
 8004578:	466f      	mov	r7, sp
 800457a:	682b      	ldr	r3, [r5, #0]
 800457c:	260a      	movs	r6, #10
 800457e:	9300      	str	r3, [sp, #0]
 8004580:	607c      	str	r4, [r7, #4]
 8004582:	1c30      	adds	r0, r6, #0
 8004584:	1c39      	adds	r1, r7, #0
 8004586:	beab      	bkpt	0x00ab
 8004588:	1c06      	adds	r6, r0, #0
 800458a:	0030      	movs	r0, r6
 800458c:	f7ff ffaa 	bl	80044e4 <checkerror>
 8004590:	2800      	cmp	r0, #0
 8004592:	dbe2      	blt.n	800455a <_swilseek+0x16>
 8004594:	606c      	str	r4, [r5, #4]
 8004596:	e7e2      	b.n	800455e <_swilseek+0x1a>
 8004598:	2e02      	cmp	r6, #2
 800459a:	d1ed      	bne.n	8004578 <_swilseek+0x34>
 800459c:	6803      	ldr	r3, [r0, #0]
 800459e:	466f      	mov	r7, sp
 80045a0:	9300      	str	r3, [sp, #0]
 80045a2:	360a      	adds	r6, #10
 80045a4:	1c30      	adds	r0, r6, #0
 80045a6:	1c39      	adds	r1, r7, #0
 80045a8:	beab      	bkpt	0x00ab
 80045aa:	1c06      	adds	r6, r0, #0
 80045ac:	0030      	movs	r0, r6
 80045ae:	f7ff ff99 	bl	80044e4 <checkerror>
 80045b2:	1824      	adds	r4, r4, r0
 80045b4:	1c43      	adds	r3, r0, #1
 80045b6:	d1df      	bne.n	8004578 <_swilseek+0x34>
 80045b8:	e7cf      	b.n	800455a <_swilseek+0x16>

080045ba <_lseek>:
 80045ba:	b510      	push	{r4, lr}
 80045bc:	f7ff ffc2 	bl	8004544 <_swilseek>
 80045c0:	bd10      	pop	{r4, pc}

080045c2 <_swiwrite>:
 80045c2:	b530      	push	{r4, r5, lr}
 80045c4:	b085      	sub	sp, #20
 80045c6:	ad01      	add	r5, sp, #4
 80045c8:	9001      	str	r0, [sp, #4]
 80045ca:	9102      	str	r1, [sp, #8]
 80045cc:	9203      	str	r2, [sp, #12]
 80045ce:	2405      	movs	r4, #5
 80045d0:	1c20      	adds	r0, r4, #0
 80045d2:	1c29      	adds	r1, r5, #0
 80045d4:	beab      	bkpt	0x00ab
 80045d6:	1c04      	adds	r4, r0, #0
 80045d8:	0020      	movs	r0, r4
 80045da:	f7ff ff83 	bl	80044e4 <checkerror>
 80045de:	b005      	add	sp, #20
 80045e0:	bd30      	pop	{r4, r5, pc}

080045e2 <_write>:
 80045e2:	b570      	push	{r4, r5, r6, lr}
 80045e4:	000e      	movs	r6, r1
 80045e6:	0015      	movs	r5, r2
 80045e8:	f7ff ff54 	bl	8004494 <findslot>
 80045ec:	1e04      	subs	r4, r0, #0
 80045ee:	d106      	bne.n	80045fe <_write+0x1c>
 80045f0:	f000 f9f6 	bl	80049e0 <__errno>
 80045f4:	2309      	movs	r3, #9
 80045f6:	6003      	str	r3, [r0, #0]
 80045f8:	2001      	movs	r0, #1
 80045fa:	4240      	negs	r0, r0
 80045fc:	e00f      	b.n	800461e <_write+0x3c>
 80045fe:	002a      	movs	r2, r5
 8004600:	0031      	movs	r1, r6
 8004602:	6800      	ldr	r0, [r0, #0]
 8004604:	f7ff ffdd 	bl	80045c2 <_swiwrite>
 8004608:	1e03      	subs	r3, r0, #0
 800460a:	dbf5      	blt.n	80045f8 <_write+0x16>
 800460c:	6862      	ldr	r2, [r4, #4]
 800460e:	1a28      	subs	r0, r5, r0
 8004610:	1812      	adds	r2, r2, r0
 8004612:	6062      	str	r2, [r4, #4]
 8004614:	42ab      	cmp	r3, r5
 8004616:	d102      	bne.n	800461e <_write+0x3c>
 8004618:	2000      	movs	r0, #0
 800461a:	f7ff ff55 	bl	80044c8 <error>
 800461e:	bd70      	pop	{r4, r5, r6, pc}

08004620 <_swiclose>:
 8004620:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004622:	2402      	movs	r4, #2
 8004624:	9001      	str	r0, [sp, #4]
 8004626:	ad01      	add	r5, sp, #4
 8004628:	1c20      	adds	r0, r4, #0
 800462a:	1c29      	adds	r1, r5, #0
 800462c:	beab      	bkpt	0x00ab
 800462e:	1c04      	adds	r4, r0, #0
 8004630:	0020      	movs	r0, r4
 8004632:	f7ff ff57 	bl	80044e4 <checkerror>
 8004636:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08004638 <_close>:
 8004638:	b570      	push	{r4, r5, r6, lr}
 800463a:	0005      	movs	r5, r0
 800463c:	f7ff ff2a 	bl	8004494 <findslot>
 8004640:	1e04      	subs	r4, r0, #0
 8004642:	d106      	bne.n	8004652 <_close+0x1a>
 8004644:	f000 f9cc 	bl	80049e0 <__errno>
 8004648:	2309      	movs	r3, #9
 800464a:	6003      	str	r3, [r0, #0]
 800464c:	2001      	movs	r0, #1
 800464e:	4240      	negs	r0, r0
 8004650:	bd70      	pop	{r4, r5, r6, pc}
 8004652:	3d01      	subs	r5, #1
 8004654:	2d01      	cmp	r5, #1
 8004656:	d809      	bhi.n	800466c <_close+0x34>
 8004658:	4b09      	ldr	r3, [pc, #36]	; (8004680 <_close+0x48>)
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	429a      	cmp	r2, r3
 8004660:	d104      	bne.n	800466c <_close+0x34>
 8004662:	2301      	movs	r3, #1
 8004664:	425b      	negs	r3, r3
 8004666:	6003      	str	r3, [r0, #0]
 8004668:	2000      	movs	r0, #0
 800466a:	e7f1      	b.n	8004650 <_close+0x18>
 800466c:	6820      	ldr	r0, [r4, #0]
 800466e:	f7ff ffd7 	bl	8004620 <_swiclose>
 8004672:	2800      	cmp	r0, #0
 8004674:	d1ec      	bne.n	8004650 <_close+0x18>
 8004676:	2301      	movs	r3, #1
 8004678:	425b      	negs	r3, r3
 800467a:	6023      	str	r3, [r4, #0]
 800467c:	e7e8      	b.n	8004650 <_close+0x18>
 800467e:	46c0      	nop			; (mov r8, r8)
 8004680:	2000026c 	.word	0x2000026c

08004684 <_getpid>:
 8004684:	2001      	movs	r0, #1
 8004686:	4770      	bx	lr

08004688 <_swistat>:
 8004688:	b570      	push	{r4, r5, r6, lr}
 800468a:	000c      	movs	r4, r1
 800468c:	f7ff ff02 	bl	8004494 <findslot>
 8004690:	1e05      	subs	r5, r0, #0
 8004692:	d106      	bne.n	80046a2 <_swistat+0x1a>
 8004694:	f000 f9a4 	bl	80049e0 <__errno>
 8004698:	2309      	movs	r3, #9
 800469a:	6003      	str	r3, [r0, #0]
 800469c:	2001      	movs	r0, #1
 800469e:	4240      	negs	r0, r0
 80046a0:	bd70      	pop	{r4, r5, r6, pc}
 80046a2:	2380      	movs	r3, #128	; 0x80
 80046a4:	6862      	ldr	r2, [r4, #4]
 80046a6:	019b      	lsls	r3, r3, #6
 80046a8:	4313      	orrs	r3, r2
 80046aa:	6063      	str	r3, [r4, #4]
 80046ac:	2380      	movs	r3, #128	; 0x80
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	260c      	movs	r6, #12
 80046b2:	64a3      	str	r3, [r4, #72]	; 0x48
 80046b4:	1c30      	adds	r0, r6, #0
 80046b6:	1c29      	adds	r1, r5, #0
 80046b8:	beab      	bkpt	0x00ab
 80046ba:	1c05      	adds	r5, r0, #0
 80046bc:	0028      	movs	r0, r5
 80046be:	f7ff ff11 	bl	80044e4 <checkerror>
 80046c2:	1c43      	adds	r3, r0, #1
 80046c4:	d0ec      	beq.n	80046a0 <_swistat+0x18>
 80046c6:	6120      	str	r0, [r4, #16]
 80046c8:	2000      	movs	r0, #0
 80046ca:	e7e9      	b.n	80046a0 <_swistat+0x18>

080046cc <_fstat>:
 80046cc:	b570      	push	{r4, r5, r6, lr}
 80046ce:	000c      	movs	r4, r1
 80046d0:	0005      	movs	r5, r0
 80046d2:	2258      	movs	r2, #88	; 0x58
 80046d4:	2100      	movs	r1, #0
 80046d6:	0020      	movs	r0, r4
 80046d8:	f000 fab1 	bl	8004c3e <memset>
 80046dc:	0028      	movs	r0, r5
 80046de:	0021      	movs	r1, r4
 80046e0:	f7ff ffd2 	bl	8004688 <_swistat>
 80046e4:	bd70      	pop	{r4, r5, r6, pc}

080046e6 <_stat>:
 80046e6:	b570      	push	{r4, r5, r6, lr}
 80046e8:	000d      	movs	r5, r1
 80046ea:	0004      	movs	r4, r0
 80046ec:	2258      	movs	r2, #88	; 0x58
 80046ee:	2100      	movs	r1, #0
 80046f0:	0028      	movs	r0, r5
 80046f2:	f000 faa4 	bl	8004c3e <memset>
 80046f6:	0020      	movs	r0, r4
 80046f8:	2100      	movs	r1, #0
 80046fa:	f000 f813 	bl	8004724 <_swiopen>
 80046fe:	0004      	movs	r4, r0
 8004700:	1c43      	adds	r3, r0, #1
 8004702:	d00c      	beq.n	800471e <_stat+0x38>
 8004704:	2381      	movs	r3, #129	; 0x81
 8004706:	686a      	ldr	r2, [r5, #4]
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	4313      	orrs	r3, r2
 800470c:	0029      	movs	r1, r5
 800470e:	606b      	str	r3, [r5, #4]
 8004710:	f7ff ffba 	bl	8004688 <_swistat>
 8004714:	0005      	movs	r5, r0
 8004716:	0020      	movs	r0, r4
 8004718:	f7ff ff8e 	bl	8004638 <_close>
 800471c:	002c      	movs	r4, r5
 800471e:	0020      	movs	r0, r4
 8004720:	bd70      	pop	{r4, r5, r6, pc}
	...

08004724 <_swiopen>:
 8004724:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004726:	000d      	movs	r5, r1
 8004728:	2600      	movs	r6, #0
 800472a:	b099      	sub	sp, #100	; 0x64
 800472c:	9000      	str	r0, [sp, #0]
 800472e:	00f3      	lsls	r3, r6, #3
 8004730:	9301      	str	r3, [sp, #4]
 8004732:	4b29      	ldr	r3, [pc, #164]	; (80047d8 <_swiopen+0xb4>)
 8004734:	00f2      	lsls	r2, r6, #3
 8004736:	589c      	ldr	r4, [r3, r2]
 8004738:	1c63      	adds	r3, r4, #1
 800473a:	d038      	beq.n	80047ae <_swiopen+0x8a>
 800473c:	3601      	adds	r6, #1
 800473e:	2e14      	cmp	r6, #20
 8004740:	d1f5      	bne.n	800472e <_swiopen+0xa>
 8004742:	f000 f94d 	bl	80049e0 <__errno>
 8004746:	2401      	movs	r4, #1
 8004748:	2318      	movs	r3, #24
 800474a:	4264      	negs	r4, r4
 800474c:	6003      	str	r3, [r0, #0]
 800474e:	e03f      	b.n	80047d0 <_swiopen+0xac>
 8004750:	2302      	movs	r3, #2
 8004752:	03ec      	lsls	r4, r5, #15
 8004754:	0fe4      	lsrs	r4, r4, #31
 8004756:	421d      	tst	r5, r3
 8004758:	d000      	beq.n	800475c <_swiopen+0x38>
 800475a:	431c      	orrs	r4, r3
 800475c:	4b1f      	ldr	r3, [pc, #124]	; (80047dc <_swiopen+0xb8>)
 800475e:	421d      	tst	r5, r3
 8004760:	d001      	beq.n	8004766 <_swiopen+0x42>
 8004762:	2304      	movs	r3, #4
 8004764:	431c      	orrs	r4, r3
 8004766:	2308      	movs	r3, #8
 8004768:	421d      	tst	r5, r3
 800476a:	d002      	beq.n	8004772 <_swiopen+0x4e>
 800476c:	2204      	movs	r2, #4
 800476e:	4394      	bics	r4, r2
 8004770:	431c      	orrs	r4, r3
 8004772:	9b00      	ldr	r3, [sp, #0]
 8004774:	0018      	movs	r0, r3
 8004776:	9302      	str	r3, [sp, #8]
 8004778:	f7fb fcc4 	bl	8000104 <strlen>
 800477c:	607c      	str	r4, [r7, #4]
 800477e:	60b8      	str	r0, [r7, #8]
 8004780:	2401      	movs	r4, #1
 8004782:	1c20      	adds	r0, r4, #0
 8004784:	1c39      	adds	r1, r7, #0
 8004786:	beab      	bkpt	0x00ab
 8004788:	1c04      	adds	r4, r0, #0
 800478a:	2c00      	cmp	r4, #0
 800478c:	db0a      	blt.n	80047a4 <_swiopen+0x80>
 800478e:	4b12      	ldr	r3, [pc, #72]	; (80047d8 <_swiopen+0xb4>)
 8004790:	00f2      	lsls	r2, r6, #3
 8004792:	509c      	str	r4, [r3, r2]
 8004794:	0013      	movs	r3, r2
 8004796:	4a10      	ldr	r2, [pc, #64]	; (80047d8 <_swiopen+0xb4>)
 8004798:	0034      	movs	r4, r6
 800479a:	4694      	mov	ip, r2
 800479c:	2200      	movs	r2, #0
 800479e:	4463      	add	r3, ip
 80047a0:	605a      	str	r2, [r3, #4]
 80047a2:	e015      	b.n	80047d0 <_swiopen+0xac>
 80047a4:	0020      	movs	r0, r4
 80047a6:	f7ff fe8f 	bl	80044c8 <error>
 80047aa:	0004      	movs	r4, r0
 80047ac:	e010      	b.n	80047d0 <_swiopen+0xac>
 80047ae:	23a0      	movs	r3, #160	; 0xa0
 80047b0:	002a      	movs	r2, r5
 80047b2:	011b      	lsls	r3, r3, #4
 80047b4:	401a      	ands	r2, r3
 80047b6:	af02      	add	r7, sp, #8
 80047b8:	429a      	cmp	r2, r3
 80047ba:	d1c9      	bne.n	8004750 <_swiopen+0x2c>
 80047bc:	0039      	movs	r1, r7
 80047be:	9800      	ldr	r0, [sp, #0]
 80047c0:	f7ff ff91 	bl	80046e6 <_stat>
 80047c4:	1c43      	adds	r3, r0, #1
 80047c6:	d0c3      	beq.n	8004750 <_swiopen+0x2c>
 80047c8:	f000 f90a 	bl	80049e0 <__errno>
 80047cc:	2311      	movs	r3, #17
 80047ce:	6003      	str	r3, [r0, #0]
 80047d0:	0020      	movs	r0, r4
 80047d2:	b019      	add	sp, #100	; 0x64
 80047d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047d6:	46c0      	nop			; (mov r8, r8)
 80047d8:	2000026c 	.word	0x2000026c
 80047dc:	00000601 	.word	0x00000601

080047e0 <_get_semihosting_exts>:
 80047e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047e2:	b085      	sub	sp, #20
 80047e4:	9000      	str	r0, [sp, #0]
 80047e6:	9101      	str	r1, [sp, #4]
 80047e8:	4827      	ldr	r0, [pc, #156]	; (8004888 <_get_semihosting_exts+0xa8>)
 80047ea:	2100      	movs	r1, #0
 80047ec:	0015      	movs	r5, r2
 80047ee:	f7ff ff99 	bl	8004724 <_swiopen>
 80047f2:	0004      	movs	r4, r0
 80047f4:	002a      	movs	r2, r5
 80047f6:	2100      	movs	r1, #0
 80047f8:	9800      	ldr	r0, [sp, #0]
 80047fa:	f000 fa20 	bl	8004c3e <memset>
 80047fe:	1c63      	adds	r3, r4, #1
 8004800:	d015      	beq.n	800482e <_get_semihosting_exts+0x4e>
 8004802:	0020      	movs	r0, r4
 8004804:	f7ff fe46 	bl	8004494 <findslot>
 8004808:	260c      	movs	r6, #12
 800480a:	0007      	movs	r7, r0
 800480c:	1c30      	adds	r0, r6, #0
 800480e:	1c39      	adds	r1, r7, #0
 8004810:	beab      	bkpt	0x00ab
 8004812:	1c06      	adds	r6, r0, #0
 8004814:	0030      	movs	r0, r6
 8004816:	f7ff fe65 	bl	80044e4 <checkerror>
 800481a:	2803      	cmp	r0, #3
 800481c:	dd02      	ble.n	8004824 <_get_semihosting_exts+0x44>
 800481e:	3803      	subs	r0, #3
 8004820:	42a8      	cmp	r0, r5
 8004822:	dc07      	bgt.n	8004834 <_get_semihosting_exts+0x54>
 8004824:	0020      	movs	r0, r4
 8004826:	2401      	movs	r4, #1
 8004828:	f7ff ff06 	bl	8004638 <_close>
 800482c:	4264      	negs	r4, r4
 800482e:	0020      	movs	r0, r4
 8004830:	b005      	add	sp, #20
 8004832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004834:	ae03      	add	r6, sp, #12
 8004836:	2204      	movs	r2, #4
 8004838:	0031      	movs	r1, r6
 800483a:	0020      	movs	r0, r4
 800483c:	f7ff fe68 	bl	8004510 <_read>
 8004840:	2803      	cmp	r0, #3
 8004842:	ddef      	ble.n	8004824 <_get_semihosting_exts+0x44>
 8004844:	7833      	ldrb	r3, [r6, #0]
 8004846:	2b53      	cmp	r3, #83	; 0x53
 8004848:	d1ec      	bne.n	8004824 <_get_semihosting_exts+0x44>
 800484a:	7873      	ldrb	r3, [r6, #1]
 800484c:	2b48      	cmp	r3, #72	; 0x48
 800484e:	d1e9      	bne.n	8004824 <_get_semihosting_exts+0x44>
 8004850:	78b3      	ldrb	r3, [r6, #2]
 8004852:	2b46      	cmp	r3, #70	; 0x46
 8004854:	d1e6      	bne.n	8004824 <_get_semihosting_exts+0x44>
 8004856:	78f3      	ldrb	r3, [r6, #3]
 8004858:	2b42      	cmp	r3, #66	; 0x42
 800485a:	d1e3      	bne.n	8004824 <_get_semihosting_exts+0x44>
 800485c:	2201      	movs	r2, #1
 800485e:	0020      	movs	r0, r4
 8004860:	9901      	ldr	r1, [sp, #4]
 8004862:	f7ff fe6f 	bl	8004544 <_swilseek>
 8004866:	2800      	cmp	r0, #0
 8004868:	dbdc      	blt.n	8004824 <_get_semihosting_exts+0x44>
 800486a:	002a      	movs	r2, r5
 800486c:	9900      	ldr	r1, [sp, #0]
 800486e:	0020      	movs	r0, r4
 8004870:	f7ff fe4e 	bl	8004510 <_read>
 8004874:	0005      	movs	r5, r0
 8004876:	0020      	movs	r0, r4
 8004878:	f7ff fede 	bl	8004638 <_close>
 800487c:	0028      	movs	r0, r5
 800487e:	f7ff fe31 	bl	80044e4 <checkerror>
 8004882:	0004      	movs	r4, r0
 8004884:	e7d3      	b.n	800482e <_get_semihosting_exts+0x4e>
 8004886:	46c0      	nop			; (mov r8, r8)
 8004888:	08005dbe 	.word	0x08005dbe

0800488c <initialise_semihosting_exts>:
 800488c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800488e:	2401      	movs	r4, #1
 8004890:	2100      	movs	r1, #0
 8004892:	4e09      	ldr	r6, [pc, #36]	; (80048b8 <initialise_semihosting_exts+0x2c>)
 8004894:	4d09      	ldr	r5, [pc, #36]	; (80048bc <initialise_semihosting_exts+0x30>)
 8004896:	af01      	add	r7, sp, #4
 8004898:	0022      	movs	r2, r4
 800489a:	0038      	movs	r0, r7
 800489c:	6031      	str	r1, [r6, #0]
 800489e:	602c      	str	r4, [r5, #0]
 80048a0:	f7ff ff9e 	bl	80047e0 <_get_semihosting_exts>
 80048a4:	2800      	cmp	r0, #0
 80048a6:	dd05      	ble.n	80048b4 <initialise_semihosting_exts+0x28>
 80048a8:	2202      	movs	r2, #2
 80048aa:	783b      	ldrb	r3, [r7, #0]
 80048ac:	401c      	ands	r4, r3
 80048ae:	4013      	ands	r3, r2
 80048b0:	6034      	str	r4, [r6, #0]
 80048b2:	602b      	str	r3, [r5, #0]
 80048b4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80048b6:	46c0      	nop			; (mov r8, r8)
 80048b8:	2000000c 	.word	0x2000000c
 80048bc:	20000010 	.word	0x20000010

080048c0 <_has_ext_exit_extended>:
 80048c0:	b510      	push	{r4, lr}
 80048c2:	4c04      	ldr	r4, [pc, #16]	; (80048d4 <_has_ext_exit_extended+0x14>)
 80048c4:	6823      	ldr	r3, [r4, #0]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	da01      	bge.n	80048ce <_has_ext_exit_extended+0xe>
 80048ca:	f7ff ffdf 	bl	800488c <initialise_semihosting_exts>
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	bd10      	pop	{r4, pc}
 80048d2:	46c0      	nop			; (mov r8, r8)
 80048d4:	2000000c 	.word	0x2000000c

080048d8 <_has_ext_stdout_stderr>:
 80048d8:	b510      	push	{r4, lr}
 80048da:	4c04      	ldr	r4, [pc, #16]	; (80048ec <_has_ext_stdout_stderr+0x14>)
 80048dc:	6823      	ldr	r3, [r4, #0]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	da01      	bge.n	80048e6 <_has_ext_stdout_stderr+0xe>
 80048e2:	f7ff ffd3 	bl	800488c <initialise_semihosting_exts>
 80048e6:	6820      	ldr	r0, [r4, #0]
 80048e8:	bd10      	pop	{r4, pc}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	20000010 	.word	0x20000010

080048f0 <initialise_monitor_handles>:
 80048f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048f2:	4b27      	ldr	r3, [pc, #156]	; (8004990 <initialise_monitor_handles+0xa0>)
 80048f4:	b085      	sub	sp, #20
 80048f6:	9301      	str	r3, [sp, #4]
 80048f8:	2500      	movs	r5, #0
 80048fa:	2303      	movs	r3, #3
 80048fc:	ac01      	add	r4, sp, #4
 80048fe:	60a3      	str	r3, [r4, #8]
 8004900:	2701      	movs	r7, #1
 8004902:	6065      	str	r5, [r4, #4]
 8004904:	1c38      	adds	r0, r7, #0
 8004906:	1c21      	adds	r1, r4, #0
 8004908:	beab      	bkpt	0x00ab
 800490a:	1c07      	adds	r7, r0, #0
 800490c:	2101      	movs	r1, #1
 800490e:	4b21      	ldr	r3, [pc, #132]	; (8004994 <initialise_monitor_handles+0xa4>)
 8004910:	4249      	negs	r1, r1
 8004912:	601f      	str	r7, [r3, #0]
 8004914:	002b      	movs	r3, r5
 8004916:	4d20      	ldr	r5, [pc, #128]	; (8004998 <initialise_monitor_handles+0xa8>)
 8004918:	00da      	lsls	r2, r3, #3
 800491a:	3301      	adds	r3, #1
 800491c:	50a9      	str	r1, [r5, r2]
 800491e:	2b14      	cmp	r3, #20
 8004920:	d1fa      	bne.n	8004918 <initialise_monitor_handles+0x28>
 8004922:	f7ff ffd9 	bl	80048d8 <_has_ext_stdout_stderr>
 8004926:	2800      	cmp	r0, #0
 8004928:	d018      	beq.n	800495c <initialise_monitor_handles+0x6c>
 800492a:	4b19      	ldr	r3, [pc, #100]	; (8004990 <initialise_monitor_handles+0xa0>)
 800492c:	2701      	movs	r7, #1
 800492e:	9301      	str	r3, [sp, #4]
 8004930:	2303      	movs	r3, #3
 8004932:	60a3      	str	r3, [r4, #8]
 8004934:	3301      	adds	r3, #1
 8004936:	6063      	str	r3, [r4, #4]
 8004938:	1c38      	adds	r0, r7, #0
 800493a:	1c21      	adds	r1, r4, #0
 800493c:	beab      	bkpt	0x00ab
 800493e:	1c06      	adds	r6, r0, #0
 8004940:	4b16      	ldr	r3, [pc, #88]	; (800499c <initialise_monitor_handles+0xac>)
 8004942:	4a13      	ldr	r2, [pc, #76]	; (8004990 <initialise_monitor_handles+0xa0>)
 8004944:	601e      	str	r6, [r3, #0]
 8004946:	2303      	movs	r3, #3
 8004948:	9201      	str	r2, [sp, #4]
 800494a:	60a3      	str	r3, [r4, #8]
 800494c:	3305      	adds	r3, #5
 800494e:	6063      	str	r3, [r4, #4]
 8004950:	1c38      	adds	r0, r7, #0
 8004952:	1c21      	adds	r1, r4, #0
 8004954:	beab      	bkpt	0x00ab
 8004956:	1c04      	adds	r4, r0, #0
 8004958:	4b11      	ldr	r3, [pc, #68]	; (80049a0 <initialise_monitor_handles+0xb0>)
 800495a:	601c      	str	r4, [r3, #0]
 800495c:	4f10      	ldr	r7, [pc, #64]	; (80049a0 <initialise_monitor_handles+0xb0>)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	3301      	adds	r3, #1
 8004962:	d102      	bne.n	800496a <initialise_monitor_handles+0x7a>
 8004964:	4b0d      	ldr	r3, [pc, #52]	; (800499c <initialise_monitor_handles+0xac>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	603b      	str	r3, [r7, #0]
 800496a:	2400      	movs	r4, #0
 800496c:	4b09      	ldr	r3, [pc, #36]	; (8004994 <initialise_monitor_handles+0xa4>)
 800496e:	606c      	str	r4, [r5, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	602b      	str	r3, [r5, #0]
 8004974:	f7ff ffb0 	bl	80048d8 <_has_ext_stdout_stderr>
 8004978:	42a0      	cmp	r0, r4
 800497a:	d006      	beq.n	800498a <initialise_monitor_handles+0x9a>
 800497c:	4b07      	ldr	r3, [pc, #28]	; (800499c <initialise_monitor_handles+0xac>)
 800497e:	60ec      	str	r4, [r5, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	616c      	str	r4, [r5, #20]
 8004984:	60ab      	str	r3, [r5, #8]
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	612b      	str	r3, [r5, #16]
 800498a:	b005      	add	sp, #20
 800498c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800498e:	46c0      	nop			; (mov r8, r8)
 8004990:	08005dd4 	.word	0x08005dd4
 8004994:	20000264 	.word	0x20000264
 8004998:	2000026c 	.word	0x2000026c
 800499c:	20000268 	.word	0x20000268
 80049a0:	20000260 	.word	0x20000260

080049a4 <_isatty>:
 80049a4:	b570      	push	{r4, r5, r6, lr}
 80049a6:	f7ff fd75 	bl	8004494 <findslot>
 80049aa:	2509      	movs	r5, #9
 80049ac:	1e04      	subs	r4, r0, #0
 80049ae:	d104      	bne.n	80049ba <_isatty+0x16>
 80049b0:	f000 f816 	bl	80049e0 <__errno>
 80049b4:	6005      	str	r5, [r0, #0]
 80049b6:	0020      	movs	r0, r4
 80049b8:	bd70      	pop	{r4, r5, r6, pc}
 80049ba:	1c28      	adds	r0, r5, #0
 80049bc:	1c21      	adds	r1, r4, #0
 80049be:	beab      	bkpt	0x00ab
 80049c0:	1c04      	adds	r4, r0, #0
 80049c2:	0020      	movs	r0, r4
 80049c4:	2c01      	cmp	r4, #1
 80049c6:	d0f7      	beq.n	80049b8 <_isatty+0x14>
 80049c8:	f000 f80a 	bl	80049e0 <__errno>
 80049cc:	2400      	movs	r4, #0
 80049ce:	0005      	movs	r5, r0
 80049d0:	2613      	movs	r6, #19
 80049d2:	1c30      	adds	r0, r6, #0
 80049d4:	1c21      	adds	r1, r4, #0
 80049d6:	beab      	bkpt	0x00ab
 80049d8:	1c06      	adds	r6, r0, #0
 80049da:	602e      	str	r6, [r5, #0]
 80049dc:	e7eb      	b.n	80049b6 <_isatty+0x12>
	...

080049e0 <__errno>:
 80049e0:	4b01      	ldr	r3, [pc, #4]	; (80049e8 <__errno+0x8>)
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	4770      	bx	lr
 80049e6:	46c0      	nop			; (mov r8, r8)
 80049e8:	20000014 	.word	0x20000014

080049ec <std>:
 80049ec:	2300      	movs	r3, #0
 80049ee:	b510      	push	{r4, lr}
 80049f0:	0004      	movs	r4, r0
 80049f2:	6003      	str	r3, [r0, #0]
 80049f4:	6043      	str	r3, [r0, #4]
 80049f6:	6083      	str	r3, [r0, #8]
 80049f8:	8181      	strh	r1, [r0, #12]
 80049fa:	6643      	str	r3, [r0, #100]	; 0x64
 80049fc:	0019      	movs	r1, r3
 80049fe:	81c2      	strh	r2, [r0, #14]
 8004a00:	6103      	str	r3, [r0, #16]
 8004a02:	6143      	str	r3, [r0, #20]
 8004a04:	6183      	str	r3, [r0, #24]
 8004a06:	2208      	movs	r2, #8
 8004a08:	305c      	adds	r0, #92	; 0x5c
 8004a0a:	f000 f918 	bl	8004c3e <memset>
 8004a0e:	4b05      	ldr	r3, [pc, #20]	; (8004a24 <std+0x38>)
 8004a10:	6224      	str	r4, [r4, #32]
 8004a12:	6263      	str	r3, [r4, #36]	; 0x24
 8004a14:	4b04      	ldr	r3, [pc, #16]	; (8004a28 <std+0x3c>)
 8004a16:	62a3      	str	r3, [r4, #40]	; 0x28
 8004a18:	4b04      	ldr	r3, [pc, #16]	; (8004a2c <std+0x40>)
 8004a1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004a1c:	4b04      	ldr	r3, [pc, #16]	; (8004a30 <std+0x44>)
 8004a1e:	6323      	str	r3, [r4, #48]	; 0x30
 8004a20:	bd10      	pop	{r4, pc}
 8004a22:	46c0      	nop			; (mov r8, r8)
 8004a24:	08004f31 	.word	0x08004f31
 8004a28:	08004f59 	.word	0x08004f59
 8004a2c:	08004f91 	.word	0x08004f91
 8004a30:	08004fbd 	.word	0x08004fbd

08004a34 <_cleanup_r>:
 8004a34:	b510      	push	{r4, lr}
 8004a36:	4902      	ldr	r1, [pc, #8]	; (8004a40 <_cleanup_r+0xc>)
 8004a38:	f000 f8ba 	bl	8004bb0 <_fwalk_reent>
 8004a3c:	bd10      	pop	{r4, pc}
 8004a3e:	46c0      	nop			; (mov r8, r8)
 8004a40:	08005305 	.word	0x08005305

08004a44 <__sfmoreglue>:
 8004a44:	b570      	push	{r4, r5, r6, lr}
 8004a46:	2568      	movs	r5, #104	; 0x68
 8004a48:	1e4a      	subs	r2, r1, #1
 8004a4a:	4355      	muls	r5, r2
 8004a4c:	000e      	movs	r6, r1
 8004a4e:	0029      	movs	r1, r5
 8004a50:	3174      	adds	r1, #116	; 0x74
 8004a52:	f000 f91f 	bl	8004c94 <_malloc_r>
 8004a56:	1e04      	subs	r4, r0, #0
 8004a58:	d008      	beq.n	8004a6c <__sfmoreglue+0x28>
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	002a      	movs	r2, r5
 8004a5e:	6001      	str	r1, [r0, #0]
 8004a60:	6046      	str	r6, [r0, #4]
 8004a62:	300c      	adds	r0, #12
 8004a64:	60a0      	str	r0, [r4, #8]
 8004a66:	3268      	adds	r2, #104	; 0x68
 8004a68:	f000 f8e9 	bl	8004c3e <memset>
 8004a6c:	0020      	movs	r0, r4
 8004a6e:	bd70      	pop	{r4, r5, r6, pc}

08004a70 <__sfp_lock_acquire>:
 8004a70:	b510      	push	{r4, lr}
 8004a72:	4802      	ldr	r0, [pc, #8]	; (8004a7c <__sfp_lock_acquire+0xc>)
 8004a74:	f000 f8e1 	bl	8004c3a <__retarget_lock_acquire_recursive>
 8004a78:	bd10      	pop	{r4, pc}
 8004a7a:	46c0      	nop			; (mov r8, r8)
 8004a7c:	2000030d 	.word	0x2000030d

08004a80 <__sfp_lock_release>:
 8004a80:	b510      	push	{r4, lr}
 8004a82:	4802      	ldr	r0, [pc, #8]	; (8004a8c <__sfp_lock_release+0xc>)
 8004a84:	f000 f8da 	bl	8004c3c <__retarget_lock_release_recursive>
 8004a88:	bd10      	pop	{r4, pc}
 8004a8a:	46c0      	nop			; (mov r8, r8)
 8004a8c:	2000030d 	.word	0x2000030d

08004a90 <__sinit_lock_acquire>:
 8004a90:	b510      	push	{r4, lr}
 8004a92:	4802      	ldr	r0, [pc, #8]	; (8004a9c <__sinit_lock_acquire+0xc>)
 8004a94:	f000 f8d1 	bl	8004c3a <__retarget_lock_acquire_recursive>
 8004a98:	bd10      	pop	{r4, pc}
 8004a9a:	46c0      	nop			; (mov r8, r8)
 8004a9c:	2000030e 	.word	0x2000030e

08004aa0 <__sinit_lock_release>:
 8004aa0:	b510      	push	{r4, lr}
 8004aa2:	4802      	ldr	r0, [pc, #8]	; (8004aac <__sinit_lock_release+0xc>)
 8004aa4:	f000 f8ca 	bl	8004c3c <__retarget_lock_release_recursive>
 8004aa8:	bd10      	pop	{r4, pc}
 8004aaa:	46c0      	nop			; (mov r8, r8)
 8004aac:	2000030e 	.word	0x2000030e

08004ab0 <__sinit>:
 8004ab0:	b513      	push	{r0, r1, r4, lr}
 8004ab2:	0004      	movs	r4, r0
 8004ab4:	f7ff ffec 	bl	8004a90 <__sinit_lock_acquire>
 8004ab8:	69a3      	ldr	r3, [r4, #24]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d002      	beq.n	8004ac4 <__sinit+0x14>
 8004abe:	f7ff ffef 	bl	8004aa0 <__sinit_lock_release>
 8004ac2:	bd13      	pop	{r0, r1, r4, pc}
 8004ac4:	64a3      	str	r3, [r4, #72]	; 0x48
 8004ac6:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004ac8:	6523      	str	r3, [r4, #80]	; 0x50
 8004aca:	4b13      	ldr	r3, [pc, #76]	; (8004b18 <__sinit+0x68>)
 8004acc:	4a13      	ldr	r2, [pc, #76]	; (8004b1c <__sinit+0x6c>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	62a2      	str	r2, [r4, #40]	; 0x28
 8004ad2:	9301      	str	r3, [sp, #4]
 8004ad4:	42a3      	cmp	r3, r4
 8004ad6:	d101      	bne.n	8004adc <__sinit+0x2c>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	61a3      	str	r3, [r4, #24]
 8004adc:	0020      	movs	r0, r4
 8004ade:	f000 f81f 	bl	8004b20 <__sfp>
 8004ae2:	6060      	str	r0, [r4, #4]
 8004ae4:	0020      	movs	r0, r4
 8004ae6:	f000 f81b 	bl	8004b20 <__sfp>
 8004aea:	60a0      	str	r0, [r4, #8]
 8004aec:	0020      	movs	r0, r4
 8004aee:	f000 f817 	bl	8004b20 <__sfp>
 8004af2:	2200      	movs	r2, #0
 8004af4:	2104      	movs	r1, #4
 8004af6:	60e0      	str	r0, [r4, #12]
 8004af8:	6860      	ldr	r0, [r4, #4]
 8004afa:	f7ff ff77 	bl	80049ec <std>
 8004afe:	2201      	movs	r2, #1
 8004b00:	2109      	movs	r1, #9
 8004b02:	68a0      	ldr	r0, [r4, #8]
 8004b04:	f7ff ff72 	bl	80049ec <std>
 8004b08:	2202      	movs	r2, #2
 8004b0a:	2112      	movs	r1, #18
 8004b0c:	68e0      	ldr	r0, [r4, #12]
 8004b0e:	f7ff ff6d 	bl	80049ec <std>
 8004b12:	2301      	movs	r3, #1
 8004b14:	61a3      	str	r3, [r4, #24]
 8004b16:	e7d2      	b.n	8004abe <__sinit+0xe>
 8004b18:	08005e38 	.word	0x08005e38
 8004b1c:	08004a35 	.word	0x08004a35

08004b20 <__sfp>:
 8004b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b22:	0007      	movs	r7, r0
 8004b24:	f7ff ffa4 	bl	8004a70 <__sfp_lock_acquire>
 8004b28:	4b1f      	ldr	r3, [pc, #124]	; (8004ba8 <__sfp+0x88>)
 8004b2a:	681e      	ldr	r6, [r3, #0]
 8004b2c:	69b3      	ldr	r3, [r6, #24]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d102      	bne.n	8004b38 <__sfp+0x18>
 8004b32:	0030      	movs	r0, r6
 8004b34:	f7ff ffbc 	bl	8004ab0 <__sinit>
 8004b38:	3648      	adds	r6, #72	; 0x48
 8004b3a:	68b4      	ldr	r4, [r6, #8]
 8004b3c:	6873      	ldr	r3, [r6, #4]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	d504      	bpl.n	8004b4c <__sfp+0x2c>
 8004b42:	6833      	ldr	r3, [r6, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d022      	beq.n	8004b8e <__sfp+0x6e>
 8004b48:	6836      	ldr	r6, [r6, #0]
 8004b4a:	e7f6      	b.n	8004b3a <__sfp+0x1a>
 8004b4c:	220c      	movs	r2, #12
 8004b4e:	5ea5      	ldrsh	r5, [r4, r2]
 8004b50:	2d00      	cmp	r5, #0
 8004b52:	d11a      	bne.n	8004b8a <__sfp+0x6a>
 8004b54:	0020      	movs	r0, r4
 8004b56:	4b15      	ldr	r3, [pc, #84]	; (8004bac <__sfp+0x8c>)
 8004b58:	3058      	adds	r0, #88	; 0x58
 8004b5a:	60e3      	str	r3, [r4, #12]
 8004b5c:	6665      	str	r5, [r4, #100]	; 0x64
 8004b5e:	f000 f86b 	bl	8004c38 <__retarget_lock_init_recursive>
 8004b62:	f7ff ff8d 	bl	8004a80 <__sfp_lock_release>
 8004b66:	0020      	movs	r0, r4
 8004b68:	2208      	movs	r2, #8
 8004b6a:	0029      	movs	r1, r5
 8004b6c:	6025      	str	r5, [r4, #0]
 8004b6e:	60a5      	str	r5, [r4, #8]
 8004b70:	6065      	str	r5, [r4, #4]
 8004b72:	6125      	str	r5, [r4, #16]
 8004b74:	6165      	str	r5, [r4, #20]
 8004b76:	61a5      	str	r5, [r4, #24]
 8004b78:	305c      	adds	r0, #92	; 0x5c
 8004b7a:	f000 f860 	bl	8004c3e <memset>
 8004b7e:	6365      	str	r5, [r4, #52]	; 0x34
 8004b80:	63a5      	str	r5, [r4, #56]	; 0x38
 8004b82:	64a5      	str	r5, [r4, #72]	; 0x48
 8004b84:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004b86:	0020      	movs	r0, r4
 8004b88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b8a:	3468      	adds	r4, #104	; 0x68
 8004b8c:	e7d7      	b.n	8004b3e <__sfp+0x1e>
 8004b8e:	2104      	movs	r1, #4
 8004b90:	0038      	movs	r0, r7
 8004b92:	f7ff ff57 	bl	8004a44 <__sfmoreglue>
 8004b96:	1e04      	subs	r4, r0, #0
 8004b98:	6030      	str	r0, [r6, #0]
 8004b9a:	d1d5      	bne.n	8004b48 <__sfp+0x28>
 8004b9c:	f7ff ff70 	bl	8004a80 <__sfp_lock_release>
 8004ba0:	230c      	movs	r3, #12
 8004ba2:	603b      	str	r3, [r7, #0]
 8004ba4:	e7ef      	b.n	8004b86 <__sfp+0x66>
 8004ba6:	46c0      	nop			; (mov r8, r8)
 8004ba8:	08005e38 	.word	0x08005e38
 8004bac:	ffff0001 	.word	0xffff0001

08004bb0 <_fwalk_reent>:
 8004bb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bb2:	0004      	movs	r4, r0
 8004bb4:	0006      	movs	r6, r0
 8004bb6:	2700      	movs	r7, #0
 8004bb8:	9101      	str	r1, [sp, #4]
 8004bba:	3448      	adds	r4, #72	; 0x48
 8004bbc:	6863      	ldr	r3, [r4, #4]
 8004bbe:	68a5      	ldr	r5, [r4, #8]
 8004bc0:	9300      	str	r3, [sp, #0]
 8004bc2:	9b00      	ldr	r3, [sp, #0]
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	d504      	bpl.n	8004bd4 <_fwalk_reent+0x24>
 8004bca:	6824      	ldr	r4, [r4, #0]
 8004bcc:	2c00      	cmp	r4, #0
 8004bce:	d1f5      	bne.n	8004bbc <_fwalk_reent+0xc>
 8004bd0:	0038      	movs	r0, r7
 8004bd2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004bd4:	89ab      	ldrh	r3, [r5, #12]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d908      	bls.n	8004bec <_fwalk_reent+0x3c>
 8004bda:	220e      	movs	r2, #14
 8004bdc:	5eab      	ldrsh	r3, [r5, r2]
 8004bde:	3301      	adds	r3, #1
 8004be0:	d004      	beq.n	8004bec <_fwalk_reent+0x3c>
 8004be2:	0029      	movs	r1, r5
 8004be4:	0030      	movs	r0, r6
 8004be6:	9b01      	ldr	r3, [sp, #4]
 8004be8:	4798      	blx	r3
 8004bea:	4307      	orrs	r7, r0
 8004bec:	3568      	adds	r5, #104	; 0x68
 8004bee:	e7e8      	b.n	8004bc2 <_fwalk_reent+0x12>

08004bf0 <__libc_init_array>:
 8004bf0:	b570      	push	{r4, r5, r6, lr}
 8004bf2:	2600      	movs	r6, #0
 8004bf4:	4d0c      	ldr	r5, [pc, #48]	; (8004c28 <__libc_init_array+0x38>)
 8004bf6:	4c0d      	ldr	r4, [pc, #52]	; (8004c2c <__libc_init_array+0x3c>)
 8004bf8:	1b64      	subs	r4, r4, r5
 8004bfa:	10a4      	asrs	r4, r4, #2
 8004bfc:	42a6      	cmp	r6, r4
 8004bfe:	d109      	bne.n	8004c14 <__libc_init_array+0x24>
 8004c00:	2600      	movs	r6, #0
 8004c02:	f001 f857 	bl	8005cb4 <_init>
 8004c06:	4d0a      	ldr	r5, [pc, #40]	; (8004c30 <__libc_init_array+0x40>)
 8004c08:	4c0a      	ldr	r4, [pc, #40]	; (8004c34 <__libc_init_array+0x44>)
 8004c0a:	1b64      	subs	r4, r4, r5
 8004c0c:	10a4      	asrs	r4, r4, #2
 8004c0e:	42a6      	cmp	r6, r4
 8004c10:	d105      	bne.n	8004c1e <__libc_init_array+0x2e>
 8004c12:	bd70      	pop	{r4, r5, r6, pc}
 8004c14:	00b3      	lsls	r3, r6, #2
 8004c16:	58eb      	ldr	r3, [r5, r3]
 8004c18:	4798      	blx	r3
 8004c1a:	3601      	adds	r6, #1
 8004c1c:	e7ee      	b.n	8004bfc <__libc_init_array+0xc>
 8004c1e:	00b3      	lsls	r3, r6, #2
 8004c20:	58eb      	ldr	r3, [r5, r3]
 8004c22:	4798      	blx	r3
 8004c24:	3601      	adds	r6, #1
 8004c26:	e7f2      	b.n	8004c0e <__libc_init_array+0x1e>
 8004c28:	08005f28 	.word	0x08005f28
 8004c2c:	08005f28 	.word	0x08005f28
 8004c30:	08005f28 	.word	0x08005f28
 8004c34:	08005f2c 	.word	0x08005f2c

08004c38 <__retarget_lock_init_recursive>:
 8004c38:	4770      	bx	lr

08004c3a <__retarget_lock_acquire_recursive>:
 8004c3a:	4770      	bx	lr

08004c3c <__retarget_lock_release_recursive>:
 8004c3c:	4770      	bx	lr

08004c3e <memset>:
 8004c3e:	0003      	movs	r3, r0
 8004c40:	1882      	adds	r2, r0, r2
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d100      	bne.n	8004c48 <memset+0xa>
 8004c46:	4770      	bx	lr
 8004c48:	7019      	strb	r1, [r3, #0]
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	e7f9      	b.n	8004c42 <memset+0x4>
	...

08004c50 <sbrk_aligned>:
 8004c50:	b570      	push	{r4, r5, r6, lr}
 8004c52:	4e0f      	ldr	r6, [pc, #60]	; (8004c90 <sbrk_aligned+0x40>)
 8004c54:	000d      	movs	r5, r1
 8004c56:	6831      	ldr	r1, [r6, #0]
 8004c58:	0004      	movs	r4, r0
 8004c5a:	2900      	cmp	r1, #0
 8004c5c:	d102      	bne.n	8004c64 <sbrk_aligned+0x14>
 8004c5e:	f000 f955 	bl	8004f0c <_sbrk_r>
 8004c62:	6030      	str	r0, [r6, #0]
 8004c64:	0029      	movs	r1, r5
 8004c66:	0020      	movs	r0, r4
 8004c68:	f000 f950 	bl	8004f0c <_sbrk_r>
 8004c6c:	1c43      	adds	r3, r0, #1
 8004c6e:	d00a      	beq.n	8004c86 <sbrk_aligned+0x36>
 8004c70:	2303      	movs	r3, #3
 8004c72:	1cc5      	adds	r5, r0, #3
 8004c74:	439d      	bics	r5, r3
 8004c76:	42a8      	cmp	r0, r5
 8004c78:	d007      	beq.n	8004c8a <sbrk_aligned+0x3a>
 8004c7a:	1a29      	subs	r1, r5, r0
 8004c7c:	0020      	movs	r0, r4
 8004c7e:	f000 f945 	bl	8004f0c <_sbrk_r>
 8004c82:	1c43      	adds	r3, r0, #1
 8004c84:	d101      	bne.n	8004c8a <sbrk_aligned+0x3a>
 8004c86:	2501      	movs	r5, #1
 8004c88:	426d      	negs	r5, r5
 8004c8a:	0028      	movs	r0, r5
 8004c8c:	bd70      	pop	{r4, r5, r6, pc}
 8004c8e:	46c0      	nop			; (mov r8, r8)
 8004c90:	20000314 	.word	0x20000314

08004c94 <_malloc_r>:
 8004c94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c96:	2203      	movs	r2, #3
 8004c98:	1ccb      	adds	r3, r1, #3
 8004c9a:	4393      	bics	r3, r2
 8004c9c:	3308      	adds	r3, #8
 8004c9e:	0006      	movs	r6, r0
 8004ca0:	001f      	movs	r7, r3
 8004ca2:	2b0c      	cmp	r3, #12
 8004ca4:	d232      	bcs.n	8004d0c <_malloc_r+0x78>
 8004ca6:	270c      	movs	r7, #12
 8004ca8:	42b9      	cmp	r1, r7
 8004caa:	d831      	bhi.n	8004d10 <_malloc_r+0x7c>
 8004cac:	0030      	movs	r0, r6
 8004cae:	f000 fc03 	bl	80054b8 <__malloc_lock>
 8004cb2:	4d32      	ldr	r5, [pc, #200]	; (8004d7c <_malloc_r+0xe8>)
 8004cb4:	682b      	ldr	r3, [r5, #0]
 8004cb6:	001c      	movs	r4, r3
 8004cb8:	2c00      	cmp	r4, #0
 8004cba:	d12e      	bne.n	8004d1a <_malloc_r+0x86>
 8004cbc:	0039      	movs	r1, r7
 8004cbe:	0030      	movs	r0, r6
 8004cc0:	f7ff ffc6 	bl	8004c50 <sbrk_aligned>
 8004cc4:	0004      	movs	r4, r0
 8004cc6:	1c43      	adds	r3, r0, #1
 8004cc8:	d11e      	bne.n	8004d08 <_malloc_r+0x74>
 8004cca:	682c      	ldr	r4, [r5, #0]
 8004ccc:	0025      	movs	r5, r4
 8004cce:	2d00      	cmp	r5, #0
 8004cd0:	d14a      	bne.n	8004d68 <_malloc_r+0xd4>
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	0029      	movs	r1, r5
 8004cd6:	18e3      	adds	r3, r4, r3
 8004cd8:	0030      	movs	r0, r6
 8004cda:	9301      	str	r3, [sp, #4]
 8004cdc:	f000 f916 	bl	8004f0c <_sbrk_r>
 8004ce0:	9b01      	ldr	r3, [sp, #4]
 8004ce2:	4283      	cmp	r3, r0
 8004ce4:	d143      	bne.n	8004d6e <_malloc_r+0xda>
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	3703      	adds	r7, #3
 8004cea:	1aff      	subs	r7, r7, r3
 8004cec:	2303      	movs	r3, #3
 8004cee:	439f      	bics	r7, r3
 8004cf0:	3708      	adds	r7, #8
 8004cf2:	2f0c      	cmp	r7, #12
 8004cf4:	d200      	bcs.n	8004cf8 <_malloc_r+0x64>
 8004cf6:	270c      	movs	r7, #12
 8004cf8:	0039      	movs	r1, r7
 8004cfa:	0030      	movs	r0, r6
 8004cfc:	f7ff ffa8 	bl	8004c50 <sbrk_aligned>
 8004d00:	1c43      	adds	r3, r0, #1
 8004d02:	d034      	beq.n	8004d6e <_malloc_r+0xda>
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	19df      	adds	r7, r3, r7
 8004d08:	6027      	str	r7, [r4, #0]
 8004d0a:	e013      	b.n	8004d34 <_malloc_r+0xa0>
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	dacb      	bge.n	8004ca8 <_malloc_r+0x14>
 8004d10:	230c      	movs	r3, #12
 8004d12:	2500      	movs	r5, #0
 8004d14:	6033      	str	r3, [r6, #0]
 8004d16:	0028      	movs	r0, r5
 8004d18:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d1a:	6822      	ldr	r2, [r4, #0]
 8004d1c:	1bd1      	subs	r1, r2, r7
 8004d1e:	d420      	bmi.n	8004d62 <_malloc_r+0xce>
 8004d20:	290b      	cmp	r1, #11
 8004d22:	d917      	bls.n	8004d54 <_malloc_r+0xc0>
 8004d24:	19e2      	adds	r2, r4, r7
 8004d26:	6027      	str	r7, [r4, #0]
 8004d28:	42a3      	cmp	r3, r4
 8004d2a:	d111      	bne.n	8004d50 <_malloc_r+0xbc>
 8004d2c:	602a      	str	r2, [r5, #0]
 8004d2e:	6863      	ldr	r3, [r4, #4]
 8004d30:	6011      	str	r1, [r2, #0]
 8004d32:	6053      	str	r3, [r2, #4]
 8004d34:	0030      	movs	r0, r6
 8004d36:	0025      	movs	r5, r4
 8004d38:	f000 fbc6 	bl	80054c8 <__malloc_unlock>
 8004d3c:	2207      	movs	r2, #7
 8004d3e:	350b      	adds	r5, #11
 8004d40:	1d23      	adds	r3, r4, #4
 8004d42:	4395      	bics	r5, r2
 8004d44:	1aea      	subs	r2, r5, r3
 8004d46:	429d      	cmp	r5, r3
 8004d48:	d0e5      	beq.n	8004d16 <_malloc_r+0x82>
 8004d4a:	1b5b      	subs	r3, r3, r5
 8004d4c:	50a3      	str	r3, [r4, r2]
 8004d4e:	e7e2      	b.n	8004d16 <_malloc_r+0x82>
 8004d50:	605a      	str	r2, [r3, #4]
 8004d52:	e7ec      	b.n	8004d2e <_malloc_r+0x9a>
 8004d54:	6862      	ldr	r2, [r4, #4]
 8004d56:	42a3      	cmp	r3, r4
 8004d58:	d101      	bne.n	8004d5e <_malloc_r+0xca>
 8004d5a:	602a      	str	r2, [r5, #0]
 8004d5c:	e7ea      	b.n	8004d34 <_malloc_r+0xa0>
 8004d5e:	605a      	str	r2, [r3, #4]
 8004d60:	e7e8      	b.n	8004d34 <_malloc_r+0xa0>
 8004d62:	0023      	movs	r3, r4
 8004d64:	6864      	ldr	r4, [r4, #4]
 8004d66:	e7a7      	b.n	8004cb8 <_malloc_r+0x24>
 8004d68:	002c      	movs	r4, r5
 8004d6a:	686d      	ldr	r5, [r5, #4]
 8004d6c:	e7af      	b.n	8004cce <_malloc_r+0x3a>
 8004d6e:	230c      	movs	r3, #12
 8004d70:	0030      	movs	r0, r6
 8004d72:	6033      	str	r3, [r6, #0]
 8004d74:	f000 fba8 	bl	80054c8 <__malloc_unlock>
 8004d78:	e7cd      	b.n	8004d16 <_malloc_r+0x82>
 8004d7a:	46c0      	nop			; (mov r8, r8)
 8004d7c:	20000310 	.word	0x20000310

08004d80 <iprintf>:
 8004d80:	b40f      	push	{r0, r1, r2, r3}
 8004d82:	4b0b      	ldr	r3, [pc, #44]	; (8004db0 <iprintf+0x30>)
 8004d84:	b513      	push	{r0, r1, r4, lr}
 8004d86:	681c      	ldr	r4, [r3, #0]
 8004d88:	2c00      	cmp	r4, #0
 8004d8a:	d005      	beq.n	8004d98 <iprintf+0x18>
 8004d8c:	69a3      	ldr	r3, [r4, #24]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d102      	bne.n	8004d98 <iprintf+0x18>
 8004d92:	0020      	movs	r0, r4
 8004d94:	f7ff fe8c 	bl	8004ab0 <__sinit>
 8004d98:	ab05      	add	r3, sp, #20
 8004d9a:	0020      	movs	r0, r4
 8004d9c:	9a04      	ldr	r2, [sp, #16]
 8004d9e:	68a1      	ldr	r1, [r4, #8]
 8004da0:	9301      	str	r3, [sp, #4]
 8004da2:	f000 fc0b 	bl	80055bc <_vfiprintf_r>
 8004da6:	bc16      	pop	{r1, r2, r4}
 8004da8:	bc08      	pop	{r3}
 8004daa:	b004      	add	sp, #16
 8004dac:	4718      	bx	r3
 8004dae:	46c0      	nop			; (mov r8, r8)
 8004db0:	20000014 	.word	0x20000014

08004db4 <_puts_r>:
 8004db4:	b570      	push	{r4, r5, r6, lr}
 8004db6:	0005      	movs	r5, r0
 8004db8:	000e      	movs	r6, r1
 8004dba:	2800      	cmp	r0, #0
 8004dbc:	d004      	beq.n	8004dc8 <_puts_r+0x14>
 8004dbe:	6983      	ldr	r3, [r0, #24]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d101      	bne.n	8004dc8 <_puts_r+0x14>
 8004dc4:	f7ff fe74 	bl	8004ab0 <__sinit>
 8004dc8:	69ab      	ldr	r3, [r5, #24]
 8004dca:	68ac      	ldr	r4, [r5, #8]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d102      	bne.n	8004dd6 <_puts_r+0x22>
 8004dd0:	0028      	movs	r0, r5
 8004dd2:	f7ff fe6d 	bl	8004ab0 <__sinit>
 8004dd6:	4b2d      	ldr	r3, [pc, #180]	; (8004e8c <_puts_r+0xd8>)
 8004dd8:	429c      	cmp	r4, r3
 8004dda:	d122      	bne.n	8004e22 <_puts_r+0x6e>
 8004ddc:	686c      	ldr	r4, [r5, #4]
 8004dde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004de0:	07db      	lsls	r3, r3, #31
 8004de2:	d405      	bmi.n	8004df0 <_puts_r+0x3c>
 8004de4:	89a3      	ldrh	r3, [r4, #12]
 8004de6:	059b      	lsls	r3, r3, #22
 8004de8:	d402      	bmi.n	8004df0 <_puts_r+0x3c>
 8004dea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dec:	f7ff ff25 	bl	8004c3a <__retarget_lock_acquire_recursive>
 8004df0:	89a3      	ldrh	r3, [r4, #12]
 8004df2:	071b      	lsls	r3, r3, #28
 8004df4:	d502      	bpl.n	8004dfc <_puts_r+0x48>
 8004df6:	6923      	ldr	r3, [r4, #16]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d129      	bne.n	8004e50 <_puts_r+0x9c>
 8004dfc:	0021      	movs	r1, r4
 8004dfe:	0028      	movs	r0, r5
 8004e00:	f000 f94c 	bl	800509c <__swsetup_r>
 8004e04:	2800      	cmp	r0, #0
 8004e06:	d023      	beq.n	8004e50 <_puts_r+0x9c>
 8004e08:	2501      	movs	r5, #1
 8004e0a:	426d      	negs	r5, r5
 8004e0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004e0e:	07db      	lsls	r3, r3, #31
 8004e10:	d405      	bmi.n	8004e1e <_puts_r+0x6a>
 8004e12:	89a3      	ldrh	r3, [r4, #12]
 8004e14:	059b      	lsls	r3, r3, #22
 8004e16:	d402      	bmi.n	8004e1e <_puts_r+0x6a>
 8004e18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004e1a:	f7ff ff0f 	bl	8004c3c <__retarget_lock_release_recursive>
 8004e1e:	0028      	movs	r0, r5
 8004e20:	bd70      	pop	{r4, r5, r6, pc}
 8004e22:	4b1b      	ldr	r3, [pc, #108]	; (8004e90 <_puts_r+0xdc>)
 8004e24:	429c      	cmp	r4, r3
 8004e26:	d101      	bne.n	8004e2c <_puts_r+0x78>
 8004e28:	68ac      	ldr	r4, [r5, #8]
 8004e2a:	e7d8      	b.n	8004dde <_puts_r+0x2a>
 8004e2c:	4b19      	ldr	r3, [pc, #100]	; (8004e94 <_puts_r+0xe0>)
 8004e2e:	429c      	cmp	r4, r3
 8004e30:	d1d5      	bne.n	8004dde <_puts_r+0x2a>
 8004e32:	68ec      	ldr	r4, [r5, #12]
 8004e34:	e7d3      	b.n	8004dde <_puts_r+0x2a>
 8004e36:	3601      	adds	r6, #1
 8004e38:	60a3      	str	r3, [r4, #8]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	da04      	bge.n	8004e48 <_puts_r+0x94>
 8004e3e:	69a2      	ldr	r2, [r4, #24]
 8004e40:	429a      	cmp	r2, r3
 8004e42:	dc16      	bgt.n	8004e72 <_puts_r+0xbe>
 8004e44:	290a      	cmp	r1, #10
 8004e46:	d014      	beq.n	8004e72 <_puts_r+0xbe>
 8004e48:	6823      	ldr	r3, [r4, #0]
 8004e4a:	1c5a      	adds	r2, r3, #1
 8004e4c:	6022      	str	r2, [r4, #0]
 8004e4e:	7019      	strb	r1, [r3, #0]
 8004e50:	68a3      	ldr	r3, [r4, #8]
 8004e52:	7831      	ldrb	r1, [r6, #0]
 8004e54:	3b01      	subs	r3, #1
 8004e56:	2900      	cmp	r1, #0
 8004e58:	d1ed      	bne.n	8004e36 <_puts_r+0x82>
 8004e5a:	60a3      	str	r3, [r4, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	da0f      	bge.n	8004e80 <_puts_r+0xcc>
 8004e60:	0028      	movs	r0, r5
 8004e62:	0022      	movs	r2, r4
 8004e64:	310a      	adds	r1, #10
 8004e66:	f000 f8af 	bl	8004fc8 <__swbuf_r>
 8004e6a:	250a      	movs	r5, #10
 8004e6c:	1c43      	adds	r3, r0, #1
 8004e6e:	d1cd      	bne.n	8004e0c <_puts_r+0x58>
 8004e70:	e7ca      	b.n	8004e08 <_puts_r+0x54>
 8004e72:	0022      	movs	r2, r4
 8004e74:	0028      	movs	r0, r5
 8004e76:	f000 f8a7 	bl	8004fc8 <__swbuf_r>
 8004e7a:	1c43      	adds	r3, r0, #1
 8004e7c:	d1e8      	bne.n	8004e50 <_puts_r+0x9c>
 8004e7e:	e7c3      	b.n	8004e08 <_puts_r+0x54>
 8004e80:	250a      	movs	r5, #10
 8004e82:	6823      	ldr	r3, [r4, #0]
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	6022      	str	r2, [r4, #0]
 8004e88:	701d      	strb	r5, [r3, #0]
 8004e8a:	e7bf      	b.n	8004e0c <_puts_r+0x58>
 8004e8c:	08005df8 	.word	0x08005df8
 8004e90:	08005e18 	.word	0x08005e18
 8004e94:	08005dd8 	.word	0x08005dd8

08004e98 <puts>:
 8004e98:	b510      	push	{r4, lr}
 8004e9a:	4b03      	ldr	r3, [pc, #12]	; (8004ea8 <puts+0x10>)
 8004e9c:	0001      	movs	r1, r0
 8004e9e:	6818      	ldr	r0, [r3, #0]
 8004ea0:	f7ff ff88 	bl	8004db4 <_puts_r>
 8004ea4:	bd10      	pop	{r4, pc}
 8004ea6:	46c0      	nop			; (mov r8, r8)
 8004ea8:	20000014 	.word	0x20000014

08004eac <srand>:
 8004eac:	4b11      	ldr	r3, [pc, #68]	; (8004ef4 <srand+0x48>)
 8004eae:	b570      	push	{r4, r5, r6, lr}
 8004eb0:	681d      	ldr	r5, [r3, #0]
 8004eb2:	0004      	movs	r4, r0
 8004eb4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d116      	bne.n	8004ee8 <srand+0x3c>
 8004eba:	2018      	movs	r0, #24
 8004ebc:	f000 faf2 	bl	80054a4 <malloc>
 8004ec0:	1e02      	subs	r2, r0, #0
 8004ec2:	63a8      	str	r0, [r5, #56]	; 0x38
 8004ec4:	d104      	bne.n	8004ed0 <srand+0x24>
 8004ec6:	2142      	movs	r1, #66	; 0x42
 8004ec8:	4b0b      	ldr	r3, [pc, #44]	; (8004ef8 <srand+0x4c>)
 8004eca:	480c      	ldr	r0, [pc, #48]	; (8004efc <srand+0x50>)
 8004ecc:	f000 f95e 	bl	800518c <__assert_func>
 8004ed0:	4b0b      	ldr	r3, [pc, #44]	; (8004f00 <srand+0x54>)
 8004ed2:	2100      	movs	r1, #0
 8004ed4:	6003      	str	r3, [r0, #0]
 8004ed6:	4b0b      	ldr	r3, [pc, #44]	; (8004f04 <srand+0x58>)
 8004ed8:	6043      	str	r3, [r0, #4]
 8004eda:	4b0b      	ldr	r3, [pc, #44]	; (8004f08 <srand+0x5c>)
 8004edc:	6083      	str	r3, [r0, #8]
 8004ede:	230b      	movs	r3, #11
 8004ee0:	8183      	strh	r3, [r0, #12]
 8004ee2:	2001      	movs	r0, #1
 8004ee4:	6110      	str	r0, [r2, #16]
 8004ee6:	6151      	str	r1, [r2, #20]
 8004ee8:	2200      	movs	r2, #0
 8004eea:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004eec:	611c      	str	r4, [r3, #16]
 8004eee:	615a      	str	r2, [r3, #20]
 8004ef0:	bd70      	pop	{r4, r5, r6, pc}
 8004ef2:	46c0      	nop			; (mov r8, r8)
 8004ef4:	20000014 	.word	0x20000014
 8004ef8:	08005e3c 	.word	0x08005e3c
 8004efc:	08005e53 	.word	0x08005e53
 8004f00:	abcd330e 	.word	0xabcd330e
 8004f04:	e66d1234 	.word	0xe66d1234
 8004f08:	0005deec 	.word	0x0005deec

08004f0c <_sbrk_r>:
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	b570      	push	{r4, r5, r6, lr}
 8004f10:	4d06      	ldr	r5, [pc, #24]	; (8004f2c <_sbrk_r+0x20>)
 8004f12:	0004      	movs	r4, r0
 8004f14:	0008      	movs	r0, r1
 8004f16:	602b      	str	r3, [r5, #0]
 8004f18:	f7fb ff50 	bl	8000dbc <_sbrk>
 8004f1c:	1c43      	adds	r3, r0, #1
 8004f1e:	d103      	bne.n	8004f28 <_sbrk_r+0x1c>
 8004f20:	682b      	ldr	r3, [r5, #0]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d000      	beq.n	8004f28 <_sbrk_r+0x1c>
 8004f26:	6023      	str	r3, [r4, #0]
 8004f28:	bd70      	pop	{r4, r5, r6, pc}
 8004f2a:	46c0      	nop			; (mov r8, r8)
 8004f2c:	20000318 	.word	0x20000318

08004f30 <__sread>:
 8004f30:	b570      	push	{r4, r5, r6, lr}
 8004f32:	000c      	movs	r4, r1
 8004f34:	250e      	movs	r5, #14
 8004f36:	5f49      	ldrsh	r1, [r1, r5]
 8004f38:	f000 fdfc 	bl	8005b34 <_read_r>
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	db03      	blt.n	8004f48 <__sread+0x18>
 8004f40:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8004f42:	181b      	adds	r3, r3, r0
 8004f44:	6563      	str	r3, [r4, #84]	; 0x54
 8004f46:	bd70      	pop	{r4, r5, r6, pc}
 8004f48:	89a3      	ldrh	r3, [r4, #12]
 8004f4a:	4a02      	ldr	r2, [pc, #8]	; (8004f54 <__sread+0x24>)
 8004f4c:	4013      	ands	r3, r2
 8004f4e:	81a3      	strh	r3, [r4, #12]
 8004f50:	e7f9      	b.n	8004f46 <__sread+0x16>
 8004f52:	46c0      	nop			; (mov r8, r8)
 8004f54:	ffffefff 	.word	0xffffefff

08004f58 <__swrite>:
 8004f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f5a:	001f      	movs	r7, r3
 8004f5c:	898b      	ldrh	r3, [r1, #12]
 8004f5e:	0005      	movs	r5, r0
 8004f60:	000c      	movs	r4, r1
 8004f62:	0016      	movs	r6, r2
 8004f64:	05db      	lsls	r3, r3, #23
 8004f66:	d505      	bpl.n	8004f74 <__swrite+0x1c>
 8004f68:	230e      	movs	r3, #14
 8004f6a:	5ec9      	ldrsh	r1, [r1, r3]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	2302      	movs	r3, #2
 8004f70:	f000 fa18 	bl	80053a4 <_lseek_r>
 8004f74:	89a3      	ldrh	r3, [r4, #12]
 8004f76:	4a05      	ldr	r2, [pc, #20]	; (8004f8c <__swrite+0x34>)
 8004f78:	0028      	movs	r0, r5
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	81a3      	strh	r3, [r4, #12]
 8004f7e:	0032      	movs	r2, r6
 8004f80:	230e      	movs	r3, #14
 8004f82:	5ee1      	ldrsh	r1, [r4, r3]
 8004f84:	003b      	movs	r3, r7
 8004f86:	f000 f875 	bl	8005074 <_write_r>
 8004f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f8c:	ffffefff 	.word	0xffffefff

08004f90 <__sseek>:
 8004f90:	b570      	push	{r4, r5, r6, lr}
 8004f92:	000c      	movs	r4, r1
 8004f94:	250e      	movs	r5, #14
 8004f96:	5f49      	ldrsh	r1, [r1, r5]
 8004f98:	f000 fa04 	bl	80053a4 <_lseek_r>
 8004f9c:	89a3      	ldrh	r3, [r4, #12]
 8004f9e:	1c42      	adds	r2, r0, #1
 8004fa0:	d103      	bne.n	8004faa <__sseek+0x1a>
 8004fa2:	4a05      	ldr	r2, [pc, #20]	; (8004fb8 <__sseek+0x28>)
 8004fa4:	4013      	ands	r3, r2
 8004fa6:	81a3      	strh	r3, [r4, #12]
 8004fa8:	bd70      	pop	{r4, r5, r6, pc}
 8004faa:	2280      	movs	r2, #128	; 0x80
 8004fac:	0152      	lsls	r2, r2, #5
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	81a3      	strh	r3, [r4, #12]
 8004fb2:	6560      	str	r0, [r4, #84]	; 0x54
 8004fb4:	e7f8      	b.n	8004fa8 <__sseek+0x18>
 8004fb6:	46c0      	nop			; (mov r8, r8)
 8004fb8:	ffffefff 	.word	0xffffefff

08004fbc <__sclose>:
 8004fbc:	b510      	push	{r4, lr}
 8004fbe:	230e      	movs	r3, #14
 8004fc0:	5ec9      	ldrsh	r1, [r1, r3]
 8004fc2:	f000 f901 	bl	80051c8 <_close_r>
 8004fc6:	bd10      	pop	{r4, pc}

08004fc8 <__swbuf_r>:
 8004fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fca:	0005      	movs	r5, r0
 8004fcc:	000e      	movs	r6, r1
 8004fce:	0014      	movs	r4, r2
 8004fd0:	2800      	cmp	r0, #0
 8004fd2:	d004      	beq.n	8004fde <__swbuf_r+0x16>
 8004fd4:	6983      	ldr	r3, [r0, #24]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d101      	bne.n	8004fde <__swbuf_r+0x16>
 8004fda:	f7ff fd69 	bl	8004ab0 <__sinit>
 8004fde:	4b22      	ldr	r3, [pc, #136]	; (8005068 <__swbuf_r+0xa0>)
 8004fe0:	429c      	cmp	r4, r3
 8004fe2:	d12e      	bne.n	8005042 <__swbuf_r+0x7a>
 8004fe4:	686c      	ldr	r4, [r5, #4]
 8004fe6:	69a3      	ldr	r3, [r4, #24]
 8004fe8:	60a3      	str	r3, [r4, #8]
 8004fea:	89a3      	ldrh	r3, [r4, #12]
 8004fec:	071b      	lsls	r3, r3, #28
 8004fee:	d532      	bpl.n	8005056 <__swbuf_r+0x8e>
 8004ff0:	6923      	ldr	r3, [r4, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d02f      	beq.n	8005056 <__swbuf_r+0x8e>
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	6922      	ldr	r2, [r4, #16]
 8004ffa:	b2f7      	uxtb	r7, r6
 8004ffc:	1a98      	subs	r0, r3, r2
 8004ffe:	6963      	ldr	r3, [r4, #20]
 8005000:	b2f6      	uxtb	r6, r6
 8005002:	4283      	cmp	r3, r0
 8005004:	dc05      	bgt.n	8005012 <__swbuf_r+0x4a>
 8005006:	0021      	movs	r1, r4
 8005008:	0028      	movs	r0, r5
 800500a:	f000 f97b 	bl	8005304 <_fflush_r>
 800500e:	2800      	cmp	r0, #0
 8005010:	d127      	bne.n	8005062 <__swbuf_r+0x9a>
 8005012:	68a3      	ldr	r3, [r4, #8]
 8005014:	3001      	adds	r0, #1
 8005016:	3b01      	subs	r3, #1
 8005018:	60a3      	str	r3, [r4, #8]
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	1c5a      	adds	r2, r3, #1
 800501e:	6022      	str	r2, [r4, #0]
 8005020:	701f      	strb	r7, [r3, #0]
 8005022:	6963      	ldr	r3, [r4, #20]
 8005024:	4283      	cmp	r3, r0
 8005026:	d004      	beq.n	8005032 <__swbuf_r+0x6a>
 8005028:	89a3      	ldrh	r3, [r4, #12]
 800502a:	07db      	lsls	r3, r3, #31
 800502c:	d507      	bpl.n	800503e <__swbuf_r+0x76>
 800502e:	2e0a      	cmp	r6, #10
 8005030:	d105      	bne.n	800503e <__swbuf_r+0x76>
 8005032:	0021      	movs	r1, r4
 8005034:	0028      	movs	r0, r5
 8005036:	f000 f965 	bl	8005304 <_fflush_r>
 800503a:	2800      	cmp	r0, #0
 800503c:	d111      	bne.n	8005062 <__swbuf_r+0x9a>
 800503e:	0030      	movs	r0, r6
 8005040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005042:	4b0a      	ldr	r3, [pc, #40]	; (800506c <__swbuf_r+0xa4>)
 8005044:	429c      	cmp	r4, r3
 8005046:	d101      	bne.n	800504c <__swbuf_r+0x84>
 8005048:	68ac      	ldr	r4, [r5, #8]
 800504a:	e7cc      	b.n	8004fe6 <__swbuf_r+0x1e>
 800504c:	4b08      	ldr	r3, [pc, #32]	; (8005070 <__swbuf_r+0xa8>)
 800504e:	429c      	cmp	r4, r3
 8005050:	d1c9      	bne.n	8004fe6 <__swbuf_r+0x1e>
 8005052:	68ec      	ldr	r4, [r5, #12]
 8005054:	e7c7      	b.n	8004fe6 <__swbuf_r+0x1e>
 8005056:	0021      	movs	r1, r4
 8005058:	0028      	movs	r0, r5
 800505a:	f000 f81f 	bl	800509c <__swsetup_r>
 800505e:	2800      	cmp	r0, #0
 8005060:	d0c9      	beq.n	8004ff6 <__swbuf_r+0x2e>
 8005062:	2601      	movs	r6, #1
 8005064:	4276      	negs	r6, r6
 8005066:	e7ea      	b.n	800503e <__swbuf_r+0x76>
 8005068:	08005df8 	.word	0x08005df8
 800506c:	08005e18 	.word	0x08005e18
 8005070:	08005dd8 	.word	0x08005dd8

08005074 <_write_r>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	0004      	movs	r4, r0
 8005078:	0008      	movs	r0, r1
 800507a:	0011      	movs	r1, r2
 800507c:	001a      	movs	r2, r3
 800507e:	2300      	movs	r3, #0
 8005080:	4d05      	ldr	r5, [pc, #20]	; (8005098 <_write_r+0x24>)
 8005082:	602b      	str	r3, [r5, #0]
 8005084:	f7ff faad 	bl	80045e2 <_write>
 8005088:	1c43      	adds	r3, r0, #1
 800508a:	d103      	bne.n	8005094 <_write_r+0x20>
 800508c:	682b      	ldr	r3, [r5, #0]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d000      	beq.n	8005094 <_write_r+0x20>
 8005092:	6023      	str	r3, [r4, #0]
 8005094:	bd70      	pop	{r4, r5, r6, pc}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	20000318 	.word	0x20000318

0800509c <__swsetup_r>:
 800509c:	4b37      	ldr	r3, [pc, #220]	; (800517c <__swsetup_r+0xe0>)
 800509e:	b570      	push	{r4, r5, r6, lr}
 80050a0:	681d      	ldr	r5, [r3, #0]
 80050a2:	0006      	movs	r6, r0
 80050a4:	000c      	movs	r4, r1
 80050a6:	2d00      	cmp	r5, #0
 80050a8:	d005      	beq.n	80050b6 <__swsetup_r+0x1a>
 80050aa:	69ab      	ldr	r3, [r5, #24]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d102      	bne.n	80050b6 <__swsetup_r+0x1a>
 80050b0:	0028      	movs	r0, r5
 80050b2:	f7ff fcfd 	bl	8004ab0 <__sinit>
 80050b6:	4b32      	ldr	r3, [pc, #200]	; (8005180 <__swsetup_r+0xe4>)
 80050b8:	429c      	cmp	r4, r3
 80050ba:	d10f      	bne.n	80050dc <__swsetup_r+0x40>
 80050bc:	686c      	ldr	r4, [r5, #4]
 80050be:	230c      	movs	r3, #12
 80050c0:	5ee2      	ldrsh	r2, [r4, r3]
 80050c2:	b293      	uxth	r3, r2
 80050c4:	0711      	lsls	r1, r2, #28
 80050c6:	d42d      	bmi.n	8005124 <__swsetup_r+0x88>
 80050c8:	06d9      	lsls	r1, r3, #27
 80050ca:	d411      	bmi.n	80050f0 <__swsetup_r+0x54>
 80050cc:	2309      	movs	r3, #9
 80050ce:	2001      	movs	r0, #1
 80050d0:	6033      	str	r3, [r6, #0]
 80050d2:	3337      	adds	r3, #55	; 0x37
 80050d4:	4313      	orrs	r3, r2
 80050d6:	81a3      	strh	r3, [r4, #12]
 80050d8:	4240      	negs	r0, r0
 80050da:	bd70      	pop	{r4, r5, r6, pc}
 80050dc:	4b29      	ldr	r3, [pc, #164]	; (8005184 <__swsetup_r+0xe8>)
 80050de:	429c      	cmp	r4, r3
 80050e0:	d101      	bne.n	80050e6 <__swsetup_r+0x4a>
 80050e2:	68ac      	ldr	r4, [r5, #8]
 80050e4:	e7eb      	b.n	80050be <__swsetup_r+0x22>
 80050e6:	4b28      	ldr	r3, [pc, #160]	; (8005188 <__swsetup_r+0xec>)
 80050e8:	429c      	cmp	r4, r3
 80050ea:	d1e8      	bne.n	80050be <__swsetup_r+0x22>
 80050ec:	68ec      	ldr	r4, [r5, #12]
 80050ee:	e7e6      	b.n	80050be <__swsetup_r+0x22>
 80050f0:	075b      	lsls	r3, r3, #29
 80050f2:	d513      	bpl.n	800511c <__swsetup_r+0x80>
 80050f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050f6:	2900      	cmp	r1, #0
 80050f8:	d008      	beq.n	800510c <__swsetup_r+0x70>
 80050fa:	0023      	movs	r3, r4
 80050fc:	3344      	adds	r3, #68	; 0x44
 80050fe:	4299      	cmp	r1, r3
 8005100:	d002      	beq.n	8005108 <__swsetup_r+0x6c>
 8005102:	0030      	movs	r0, r6
 8005104:	f000 f9e8 	bl	80054d8 <_free_r>
 8005108:	2300      	movs	r3, #0
 800510a:	6363      	str	r3, [r4, #52]	; 0x34
 800510c:	2224      	movs	r2, #36	; 0x24
 800510e:	89a3      	ldrh	r3, [r4, #12]
 8005110:	4393      	bics	r3, r2
 8005112:	81a3      	strh	r3, [r4, #12]
 8005114:	2300      	movs	r3, #0
 8005116:	6063      	str	r3, [r4, #4]
 8005118:	6923      	ldr	r3, [r4, #16]
 800511a:	6023      	str	r3, [r4, #0]
 800511c:	2308      	movs	r3, #8
 800511e:	89a2      	ldrh	r2, [r4, #12]
 8005120:	4313      	orrs	r3, r2
 8005122:	81a3      	strh	r3, [r4, #12]
 8005124:	6923      	ldr	r3, [r4, #16]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10b      	bne.n	8005142 <__swsetup_r+0xa6>
 800512a:	21a0      	movs	r1, #160	; 0xa0
 800512c:	2280      	movs	r2, #128	; 0x80
 800512e:	89a3      	ldrh	r3, [r4, #12]
 8005130:	0089      	lsls	r1, r1, #2
 8005132:	0092      	lsls	r2, r2, #2
 8005134:	400b      	ands	r3, r1
 8005136:	4293      	cmp	r3, r2
 8005138:	d003      	beq.n	8005142 <__swsetup_r+0xa6>
 800513a:	0021      	movs	r1, r4
 800513c:	0030      	movs	r0, r6
 800513e:	f000 f96d 	bl	800541c <__smakebuf_r>
 8005142:	220c      	movs	r2, #12
 8005144:	5ea3      	ldrsh	r3, [r4, r2]
 8005146:	2001      	movs	r0, #1
 8005148:	001a      	movs	r2, r3
 800514a:	b299      	uxth	r1, r3
 800514c:	4002      	ands	r2, r0
 800514e:	4203      	tst	r3, r0
 8005150:	d00f      	beq.n	8005172 <__swsetup_r+0xd6>
 8005152:	2200      	movs	r2, #0
 8005154:	60a2      	str	r2, [r4, #8]
 8005156:	6962      	ldr	r2, [r4, #20]
 8005158:	4252      	negs	r2, r2
 800515a:	61a2      	str	r2, [r4, #24]
 800515c:	2000      	movs	r0, #0
 800515e:	6922      	ldr	r2, [r4, #16]
 8005160:	4282      	cmp	r2, r0
 8005162:	d1ba      	bne.n	80050da <__swsetup_r+0x3e>
 8005164:	060a      	lsls	r2, r1, #24
 8005166:	d5b8      	bpl.n	80050da <__swsetup_r+0x3e>
 8005168:	2240      	movs	r2, #64	; 0x40
 800516a:	4313      	orrs	r3, r2
 800516c:	81a3      	strh	r3, [r4, #12]
 800516e:	3801      	subs	r0, #1
 8005170:	e7b3      	b.n	80050da <__swsetup_r+0x3e>
 8005172:	0788      	lsls	r0, r1, #30
 8005174:	d400      	bmi.n	8005178 <__swsetup_r+0xdc>
 8005176:	6962      	ldr	r2, [r4, #20]
 8005178:	60a2      	str	r2, [r4, #8]
 800517a:	e7ef      	b.n	800515c <__swsetup_r+0xc0>
 800517c:	20000014 	.word	0x20000014
 8005180:	08005df8 	.word	0x08005df8
 8005184:	08005e18 	.word	0x08005e18
 8005188:	08005dd8 	.word	0x08005dd8

0800518c <__assert_func>:
 800518c:	b530      	push	{r4, r5, lr}
 800518e:	0014      	movs	r4, r2
 8005190:	001a      	movs	r2, r3
 8005192:	4b09      	ldr	r3, [pc, #36]	; (80051b8 <__assert_func+0x2c>)
 8005194:	0005      	movs	r5, r0
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	b085      	sub	sp, #20
 800519a:	68d8      	ldr	r0, [r3, #12]
 800519c:	4b07      	ldr	r3, [pc, #28]	; (80051bc <__assert_func+0x30>)
 800519e:	2c00      	cmp	r4, #0
 80051a0:	d101      	bne.n	80051a6 <__assert_func+0x1a>
 80051a2:	4b07      	ldr	r3, [pc, #28]	; (80051c0 <__assert_func+0x34>)
 80051a4:	001c      	movs	r4, r3
 80051a6:	9301      	str	r3, [sp, #4]
 80051a8:	9100      	str	r1, [sp, #0]
 80051aa:	002b      	movs	r3, r5
 80051ac:	4905      	ldr	r1, [pc, #20]	; (80051c4 <__assert_func+0x38>)
 80051ae:	9402      	str	r4, [sp, #8]
 80051b0:	f000 f8e8 	bl	8005384 <fiprintf>
 80051b4:	f000 fcd2 	bl	8005b5c <abort>
 80051b8:	20000014 	.word	0x20000014
 80051bc:	08005eae 	.word	0x08005eae
 80051c0:	08005ee9 	.word	0x08005ee9
 80051c4:	08005ebb 	.word	0x08005ebb

080051c8 <_close_r>:
 80051c8:	2300      	movs	r3, #0
 80051ca:	b570      	push	{r4, r5, r6, lr}
 80051cc:	4d06      	ldr	r5, [pc, #24]	; (80051e8 <_close_r+0x20>)
 80051ce:	0004      	movs	r4, r0
 80051d0:	0008      	movs	r0, r1
 80051d2:	602b      	str	r3, [r5, #0]
 80051d4:	f7ff fa30 	bl	8004638 <_close>
 80051d8:	1c43      	adds	r3, r0, #1
 80051da:	d103      	bne.n	80051e4 <_close_r+0x1c>
 80051dc:	682b      	ldr	r3, [r5, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d000      	beq.n	80051e4 <_close_r+0x1c>
 80051e2:	6023      	str	r3, [r4, #0]
 80051e4:	bd70      	pop	{r4, r5, r6, pc}
 80051e6:	46c0      	nop			; (mov r8, r8)
 80051e8:	20000318 	.word	0x20000318

080051ec <__sflush_r>:
 80051ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051ee:	898b      	ldrh	r3, [r1, #12]
 80051f0:	0005      	movs	r5, r0
 80051f2:	000c      	movs	r4, r1
 80051f4:	071a      	lsls	r2, r3, #28
 80051f6:	d45f      	bmi.n	80052b8 <__sflush_r+0xcc>
 80051f8:	684a      	ldr	r2, [r1, #4]
 80051fa:	2a00      	cmp	r2, #0
 80051fc:	dc04      	bgt.n	8005208 <__sflush_r+0x1c>
 80051fe:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8005200:	2a00      	cmp	r2, #0
 8005202:	dc01      	bgt.n	8005208 <__sflush_r+0x1c>
 8005204:	2000      	movs	r0, #0
 8005206:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005208:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800520a:	2f00      	cmp	r7, #0
 800520c:	d0fa      	beq.n	8005204 <__sflush_r+0x18>
 800520e:	2200      	movs	r2, #0
 8005210:	2180      	movs	r1, #128	; 0x80
 8005212:	682e      	ldr	r6, [r5, #0]
 8005214:	602a      	str	r2, [r5, #0]
 8005216:	001a      	movs	r2, r3
 8005218:	0149      	lsls	r1, r1, #5
 800521a:	400a      	ands	r2, r1
 800521c:	420b      	tst	r3, r1
 800521e:	d034      	beq.n	800528a <__sflush_r+0x9e>
 8005220:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005222:	89a3      	ldrh	r3, [r4, #12]
 8005224:	075b      	lsls	r3, r3, #29
 8005226:	d506      	bpl.n	8005236 <__sflush_r+0x4a>
 8005228:	6863      	ldr	r3, [r4, #4]
 800522a:	1ac0      	subs	r0, r0, r3
 800522c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800522e:	2b00      	cmp	r3, #0
 8005230:	d001      	beq.n	8005236 <__sflush_r+0x4a>
 8005232:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005234:	1ac0      	subs	r0, r0, r3
 8005236:	0002      	movs	r2, r0
 8005238:	6a21      	ldr	r1, [r4, #32]
 800523a:	2300      	movs	r3, #0
 800523c:	0028      	movs	r0, r5
 800523e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8005240:	47b8      	blx	r7
 8005242:	89a1      	ldrh	r1, [r4, #12]
 8005244:	1c43      	adds	r3, r0, #1
 8005246:	d106      	bne.n	8005256 <__sflush_r+0x6a>
 8005248:	682b      	ldr	r3, [r5, #0]
 800524a:	2b1d      	cmp	r3, #29
 800524c:	d831      	bhi.n	80052b2 <__sflush_r+0xc6>
 800524e:	4a2c      	ldr	r2, [pc, #176]	; (8005300 <__sflush_r+0x114>)
 8005250:	40da      	lsrs	r2, r3
 8005252:	07d3      	lsls	r3, r2, #31
 8005254:	d52d      	bpl.n	80052b2 <__sflush_r+0xc6>
 8005256:	2300      	movs	r3, #0
 8005258:	6063      	str	r3, [r4, #4]
 800525a:	6923      	ldr	r3, [r4, #16]
 800525c:	6023      	str	r3, [r4, #0]
 800525e:	04cb      	lsls	r3, r1, #19
 8005260:	d505      	bpl.n	800526e <__sflush_r+0x82>
 8005262:	1c43      	adds	r3, r0, #1
 8005264:	d102      	bne.n	800526c <__sflush_r+0x80>
 8005266:	682b      	ldr	r3, [r5, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d100      	bne.n	800526e <__sflush_r+0x82>
 800526c:	6560      	str	r0, [r4, #84]	; 0x54
 800526e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005270:	602e      	str	r6, [r5, #0]
 8005272:	2900      	cmp	r1, #0
 8005274:	d0c6      	beq.n	8005204 <__sflush_r+0x18>
 8005276:	0023      	movs	r3, r4
 8005278:	3344      	adds	r3, #68	; 0x44
 800527a:	4299      	cmp	r1, r3
 800527c:	d002      	beq.n	8005284 <__sflush_r+0x98>
 800527e:	0028      	movs	r0, r5
 8005280:	f000 f92a 	bl	80054d8 <_free_r>
 8005284:	2000      	movs	r0, #0
 8005286:	6360      	str	r0, [r4, #52]	; 0x34
 8005288:	e7bd      	b.n	8005206 <__sflush_r+0x1a>
 800528a:	2301      	movs	r3, #1
 800528c:	0028      	movs	r0, r5
 800528e:	6a21      	ldr	r1, [r4, #32]
 8005290:	47b8      	blx	r7
 8005292:	1c43      	adds	r3, r0, #1
 8005294:	d1c5      	bne.n	8005222 <__sflush_r+0x36>
 8005296:	682b      	ldr	r3, [r5, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d0c2      	beq.n	8005222 <__sflush_r+0x36>
 800529c:	2b1d      	cmp	r3, #29
 800529e:	d001      	beq.n	80052a4 <__sflush_r+0xb8>
 80052a0:	2b16      	cmp	r3, #22
 80052a2:	d101      	bne.n	80052a8 <__sflush_r+0xbc>
 80052a4:	602e      	str	r6, [r5, #0]
 80052a6:	e7ad      	b.n	8005204 <__sflush_r+0x18>
 80052a8:	2340      	movs	r3, #64	; 0x40
 80052aa:	89a2      	ldrh	r2, [r4, #12]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	81a3      	strh	r3, [r4, #12]
 80052b0:	e7a9      	b.n	8005206 <__sflush_r+0x1a>
 80052b2:	2340      	movs	r3, #64	; 0x40
 80052b4:	430b      	orrs	r3, r1
 80052b6:	e7fa      	b.n	80052ae <__sflush_r+0xc2>
 80052b8:	690f      	ldr	r7, [r1, #16]
 80052ba:	2f00      	cmp	r7, #0
 80052bc:	d0a2      	beq.n	8005204 <__sflush_r+0x18>
 80052be:	680a      	ldr	r2, [r1, #0]
 80052c0:	600f      	str	r7, [r1, #0]
 80052c2:	1bd2      	subs	r2, r2, r7
 80052c4:	9201      	str	r2, [sp, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	079b      	lsls	r3, r3, #30
 80052ca:	d100      	bne.n	80052ce <__sflush_r+0xe2>
 80052cc:	694a      	ldr	r2, [r1, #20]
 80052ce:	60a2      	str	r2, [r4, #8]
 80052d0:	9b01      	ldr	r3, [sp, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	dc00      	bgt.n	80052d8 <__sflush_r+0xec>
 80052d6:	e795      	b.n	8005204 <__sflush_r+0x18>
 80052d8:	003a      	movs	r2, r7
 80052da:	0028      	movs	r0, r5
 80052dc:	9b01      	ldr	r3, [sp, #4]
 80052de:	6a21      	ldr	r1, [r4, #32]
 80052e0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80052e2:	47b0      	blx	r6
 80052e4:	2800      	cmp	r0, #0
 80052e6:	dc06      	bgt.n	80052f6 <__sflush_r+0x10a>
 80052e8:	2340      	movs	r3, #64	; 0x40
 80052ea:	2001      	movs	r0, #1
 80052ec:	89a2      	ldrh	r2, [r4, #12]
 80052ee:	4240      	negs	r0, r0
 80052f0:	4313      	orrs	r3, r2
 80052f2:	81a3      	strh	r3, [r4, #12]
 80052f4:	e787      	b.n	8005206 <__sflush_r+0x1a>
 80052f6:	9b01      	ldr	r3, [sp, #4]
 80052f8:	183f      	adds	r7, r7, r0
 80052fa:	1a1b      	subs	r3, r3, r0
 80052fc:	9301      	str	r3, [sp, #4]
 80052fe:	e7e7      	b.n	80052d0 <__sflush_r+0xe4>
 8005300:	20400001 	.word	0x20400001

08005304 <_fflush_r>:
 8005304:	690b      	ldr	r3, [r1, #16]
 8005306:	b570      	push	{r4, r5, r6, lr}
 8005308:	0005      	movs	r5, r0
 800530a:	000c      	movs	r4, r1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d102      	bne.n	8005316 <_fflush_r+0x12>
 8005310:	2500      	movs	r5, #0
 8005312:	0028      	movs	r0, r5
 8005314:	bd70      	pop	{r4, r5, r6, pc}
 8005316:	2800      	cmp	r0, #0
 8005318:	d004      	beq.n	8005324 <_fflush_r+0x20>
 800531a:	6983      	ldr	r3, [r0, #24]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d101      	bne.n	8005324 <_fflush_r+0x20>
 8005320:	f7ff fbc6 	bl	8004ab0 <__sinit>
 8005324:	4b14      	ldr	r3, [pc, #80]	; (8005378 <_fflush_r+0x74>)
 8005326:	429c      	cmp	r4, r3
 8005328:	d11b      	bne.n	8005362 <_fflush_r+0x5e>
 800532a:	686c      	ldr	r4, [r5, #4]
 800532c:	220c      	movs	r2, #12
 800532e:	5ea3      	ldrsh	r3, [r4, r2]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d0ed      	beq.n	8005310 <_fflush_r+0xc>
 8005334:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005336:	07d2      	lsls	r2, r2, #31
 8005338:	d404      	bmi.n	8005344 <_fflush_r+0x40>
 800533a:	059b      	lsls	r3, r3, #22
 800533c:	d402      	bmi.n	8005344 <_fflush_r+0x40>
 800533e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005340:	f7ff fc7b 	bl	8004c3a <__retarget_lock_acquire_recursive>
 8005344:	0028      	movs	r0, r5
 8005346:	0021      	movs	r1, r4
 8005348:	f7ff ff50 	bl	80051ec <__sflush_r>
 800534c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800534e:	0005      	movs	r5, r0
 8005350:	07db      	lsls	r3, r3, #31
 8005352:	d4de      	bmi.n	8005312 <_fflush_r+0xe>
 8005354:	89a3      	ldrh	r3, [r4, #12]
 8005356:	059b      	lsls	r3, r3, #22
 8005358:	d4db      	bmi.n	8005312 <_fflush_r+0xe>
 800535a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800535c:	f7ff fc6e 	bl	8004c3c <__retarget_lock_release_recursive>
 8005360:	e7d7      	b.n	8005312 <_fflush_r+0xe>
 8005362:	4b06      	ldr	r3, [pc, #24]	; (800537c <_fflush_r+0x78>)
 8005364:	429c      	cmp	r4, r3
 8005366:	d101      	bne.n	800536c <_fflush_r+0x68>
 8005368:	68ac      	ldr	r4, [r5, #8]
 800536a:	e7df      	b.n	800532c <_fflush_r+0x28>
 800536c:	4b04      	ldr	r3, [pc, #16]	; (8005380 <_fflush_r+0x7c>)
 800536e:	429c      	cmp	r4, r3
 8005370:	d1dc      	bne.n	800532c <_fflush_r+0x28>
 8005372:	68ec      	ldr	r4, [r5, #12]
 8005374:	e7da      	b.n	800532c <_fflush_r+0x28>
 8005376:	46c0      	nop			; (mov r8, r8)
 8005378:	08005df8 	.word	0x08005df8
 800537c:	08005e18 	.word	0x08005e18
 8005380:	08005dd8 	.word	0x08005dd8

08005384 <fiprintf>:
 8005384:	b40e      	push	{r1, r2, r3}
 8005386:	b503      	push	{r0, r1, lr}
 8005388:	0001      	movs	r1, r0
 800538a:	ab03      	add	r3, sp, #12
 800538c:	4804      	ldr	r0, [pc, #16]	; (80053a0 <fiprintf+0x1c>)
 800538e:	cb04      	ldmia	r3!, {r2}
 8005390:	6800      	ldr	r0, [r0, #0]
 8005392:	9301      	str	r3, [sp, #4]
 8005394:	f000 f912 	bl	80055bc <_vfiprintf_r>
 8005398:	b002      	add	sp, #8
 800539a:	bc08      	pop	{r3}
 800539c:	b003      	add	sp, #12
 800539e:	4718      	bx	r3
 80053a0:	20000014 	.word	0x20000014

080053a4 <_lseek_r>:
 80053a4:	b570      	push	{r4, r5, r6, lr}
 80053a6:	0004      	movs	r4, r0
 80053a8:	0008      	movs	r0, r1
 80053aa:	0011      	movs	r1, r2
 80053ac:	001a      	movs	r2, r3
 80053ae:	2300      	movs	r3, #0
 80053b0:	4d05      	ldr	r5, [pc, #20]	; (80053c8 <_lseek_r+0x24>)
 80053b2:	602b      	str	r3, [r5, #0]
 80053b4:	f7ff f901 	bl	80045ba <_lseek>
 80053b8:	1c43      	adds	r3, r0, #1
 80053ba:	d103      	bne.n	80053c4 <_lseek_r+0x20>
 80053bc:	682b      	ldr	r3, [r5, #0]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d000      	beq.n	80053c4 <_lseek_r+0x20>
 80053c2:	6023      	str	r3, [r4, #0]
 80053c4:	bd70      	pop	{r4, r5, r6, pc}
 80053c6:	46c0      	nop			; (mov r8, r8)
 80053c8:	20000318 	.word	0x20000318

080053cc <__swhatbuf_r>:
 80053cc:	b570      	push	{r4, r5, r6, lr}
 80053ce:	000e      	movs	r6, r1
 80053d0:	001d      	movs	r5, r3
 80053d2:	230e      	movs	r3, #14
 80053d4:	5ec9      	ldrsh	r1, [r1, r3]
 80053d6:	0014      	movs	r4, r2
 80053d8:	b096      	sub	sp, #88	; 0x58
 80053da:	2900      	cmp	r1, #0
 80053dc:	da08      	bge.n	80053f0 <__swhatbuf_r+0x24>
 80053de:	220c      	movs	r2, #12
 80053e0:	5eb3      	ldrsh	r3, [r6, r2]
 80053e2:	2200      	movs	r2, #0
 80053e4:	602a      	str	r2, [r5, #0]
 80053e6:	061b      	lsls	r3, r3, #24
 80053e8:	d411      	bmi.n	800540e <__swhatbuf_r+0x42>
 80053ea:	2380      	movs	r3, #128	; 0x80
 80053ec:	00db      	lsls	r3, r3, #3
 80053ee:	e00f      	b.n	8005410 <__swhatbuf_r+0x44>
 80053f0:	466a      	mov	r2, sp
 80053f2:	f000 fbbb 	bl	8005b6c <_fstat_r>
 80053f6:	2800      	cmp	r0, #0
 80053f8:	dbf1      	blt.n	80053de <__swhatbuf_r+0x12>
 80053fa:	23f0      	movs	r3, #240	; 0xf0
 80053fc:	9901      	ldr	r1, [sp, #4]
 80053fe:	021b      	lsls	r3, r3, #8
 8005400:	4019      	ands	r1, r3
 8005402:	4b05      	ldr	r3, [pc, #20]	; (8005418 <__swhatbuf_r+0x4c>)
 8005404:	18c9      	adds	r1, r1, r3
 8005406:	424b      	negs	r3, r1
 8005408:	4159      	adcs	r1, r3
 800540a:	6029      	str	r1, [r5, #0]
 800540c:	e7ed      	b.n	80053ea <__swhatbuf_r+0x1e>
 800540e:	2340      	movs	r3, #64	; 0x40
 8005410:	2000      	movs	r0, #0
 8005412:	6023      	str	r3, [r4, #0]
 8005414:	b016      	add	sp, #88	; 0x58
 8005416:	bd70      	pop	{r4, r5, r6, pc}
 8005418:	ffffe000 	.word	0xffffe000

0800541c <__smakebuf_r>:
 800541c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800541e:	2602      	movs	r6, #2
 8005420:	898b      	ldrh	r3, [r1, #12]
 8005422:	0005      	movs	r5, r0
 8005424:	000c      	movs	r4, r1
 8005426:	4233      	tst	r3, r6
 8005428:	d006      	beq.n	8005438 <__smakebuf_r+0x1c>
 800542a:	0023      	movs	r3, r4
 800542c:	3347      	adds	r3, #71	; 0x47
 800542e:	6023      	str	r3, [r4, #0]
 8005430:	6123      	str	r3, [r4, #16]
 8005432:	2301      	movs	r3, #1
 8005434:	6163      	str	r3, [r4, #20]
 8005436:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005438:	466a      	mov	r2, sp
 800543a:	ab01      	add	r3, sp, #4
 800543c:	f7ff ffc6 	bl	80053cc <__swhatbuf_r>
 8005440:	9900      	ldr	r1, [sp, #0]
 8005442:	0007      	movs	r7, r0
 8005444:	0028      	movs	r0, r5
 8005446:	f7ff fc25 	bl	8004c94 <_malloc_r>
 800544a:	2800      	cmp	r0, #0
 800544c:	d108      	bne.n	8005460 <__smakebuf_r+0x44>
 800544e:	220c      	movs	r2, #12
 8005450:	5ea3      	ldrsh	r3, [r4, r2]
 8005452:	059a      	lsls	r2, r3, #22
 8005454:	d4ef      	bmi.n	8005436 <__smakebuf_r+0x1a>
 8005456:	2203      	movs	r2, #3
 8005458:	4393      	bics	r3, r2
 800545a:	431e      	orrs	r6, r3
 800545c:	81a6      	strh	r6, [r4, #12]
 800545e:	e7e4      	b.n	800542a <__smakebuf_r+0xe>
 8005460:	4b0f      	ldr	r3, [pc, #60]	; (80054a0 <__smakebuf_r+0x84>)
 8005462:	62ab      	str	r3, [r5, #40]	; 0x28
 8005464:	2380      	movs	r3, #128	; 0x80
 8005466:	89a2      	ldrh	r2, [r4, #12]
 8005468:	6020      	str	r0, [r4, #0]
 800546a:	4313      	orrs	r3, r2
 800546c:	81a3      	strh	r3, [r4, #12]
 800546e:	9b00      	ldr	r3, [sp, #0]
 8005470:	6120      	str	r0, [r4, #16]
 8005472:	6163      	str	r3, [r4, #20]
 8005474:	9b01      	ldr	r3, [sp, #4]
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00d      	beq.n	8005496 <__smakebuf_r+0x7a>
 800547a:	0028      	movs	r0, r5
 800547c:	230e      	movs	r3, #14
 800547e:	5ee1      	ldrsh	r1, [r4, r3]
 8005480:	f000 fb86 	bl	8005b90 <_isatty_r>
 8005484:	2800      	cmp	r0, #0
 8005486:	d006      	beq.n	8005496 <__smakebuf_r+0x7a>
 8005488:	2203      	movs	r2, #3
 800548a:	89a3      	ldrh	r3, [r4, #12]
 800548c:	4393      	bics	r3, r2
 800548e:	001a      	movs	r2, r3
 8005490:	2301      	movs	r3, #1
 8005492:	4313      	orrs	r3, r2
 8005494:	81a3      	strh	r3, [r4, #12]
 8005496:	89a0      	ldrh	r0, [r4, #12]
 8005498:	4307      	orrs	r7, r0
 800549a:	81a7      	strh	r7, [r4, #12]
 800549c:	e7cb      	b.n	8005436 <__smakebuf_r+0x1a>
 800549e:	46c0      	nop			; (mov r8, r8)
 80054a0:	08004a35 	.word	0x08004a35

080054a4 <malloc>:
 80054a4:	b510      	push	{r4, lr}
 80054a6:	4b03      	ldr	r3, [pc, #12]	; (80054b4 <malloc+0x10>)
 80054a8:	0001      	movs	r1, r0
 80054aa:	6818      	ldr	r0, [r3, #0]
 80054ac:	f7ff fbf2 	bl	8004c94 <_malloc_r>
 80054b0:	bd10      	pop	{r4, pc}
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	20000014 	.word	0x20000014

080054b8 <__malloc_lock>:
 80054b8:	b510      	push	{r4, lr}
 80054ba:	4802      	ldr	r0, [pc, #8]	; (80054c4 <__malloc_lock+0xc>)
 80054bc:	f7ff fbbd 	bl	8004c3a <__retarget_lock_acquire_recursive>
 80054c0:	bd10      	pop	{r4, pc}
 80054c2:	46c0      	nop			; (mov r8, r8)
 80054c4:	2000030c 	.word	0x2000030c

080054c8 <__malloc_unlock>:
 80054c8:	b510      	push	{r4, lr}
 80054ca:	4802      	ldr	r0, [pc, #8]	; (80054d4 <__malloc_unlock+0xc>)
 80054cc:	f7ff fbb6 	bl	8004c3c <__retarget_lock_release_recursive>
 80054d0:	bd10      	pop	{r4, pc}
 80054d2:	46c0      	nop			; (mov r8, r8)
 80054d4:	2000030c 	.word	0x2000030c

080054d8 <_free_r>:
 80054d8:	b570      	push	{r4, r5, r6, lr}
 80054da:	0005      	movs	r5, r0
 80054dc:	2900      	cmp	r1, #0
 80054de:	d010      	beq.n	8005502 <_free_r+0x2a>
 80054e0:	1f0c      	subs	r4, r1, #4
 80054e2:	6823      	ldr	r3, [r4, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	da00      	bge.n	80054ea <_free_r+0x12>
 80054e8:	18e4      	adds	r4, r4, r3
 80054ea:	0028      	movs	r0, r5
 80054ec:	f7ff ffe4 	bl	80054b8 <__malloc_lock>
 80054f0:	4a1d      	ldr	r2, [pc, #116]	; (8005568 <_free_r+0x90>)
 80054f2:	6813      	ldr	r3, [r2, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d105      	bne.n	8005504 <_free_r+0x2c>
 80054f8:	6063      	str	r3, [r4, #4]
 80054fa:	6014      	str	r4, [r2, #0]
 80054fc:	0028      	movs	r0, r5
 80054fe:	f7ff ffe3 	bl	80054c8 <__malloc_unlock>
 8005502:	bd70      	pop	{r4, r5, r6, pc}
 8005504:	42a3      	cmp	r3, r4
 8005506:	d908      	bls.n	800551a <_free_r+0x42>
 8005508:	6821      	ldr	r1, [r4, #0]
 800550a:	1860      	adds	r0, r4, r1
 800550c:	4283      	cmp	r3, r0
 800550e:	d1f3      	bne.n	80054f8 <_free_r+0x20>
 8005510:	6818      	ldr	r0, [r3, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	1841      	adds	r1, r0, r1
 8005516:	6021      	str	r1, [r4, #0]
 8005518:	e7ee      	b.n	80054f8 <_free_r+0x20>
 800551a:	001a      	movs	r2, r3
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d001      	beq.n	8005526 <_free_r+0x4e>
 8005522:	42a3      	cmp	r3, r4
 8005524:	d9f9      	bls.n	800551a <_free_r+0x42>
 8005526:	6811      	ldr	r1, [r2, #0]
 8005528:	1850      	adds	r0, r2, r1
 800552a:	42a0      	cmp	r0, r4
 800552c:	d10b      	bne.n	8005546 <_free_r+0x6e>
 800552e:	6820      	ldr	r0, [r4, #0]
 8005530:	1809      	adds	r1, r1, r0
 8005532:	1850      	adds	r0, r2, r1
 8005534:	6011      	str	r1, [r2, #0]
 8005536:	4283      	cmp	r3, r0
 8005538:	d1e0      	bne.n	80054fc <_free_r+0x24>
 800553a:	6818      	ldr	r0, [r3, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	1841      	adds	r1, r0, r1
 8005540:	6011      	str	r1, [r2, #0]
 8005542:	6053      	str	r3, [r2, #4]
 8005544:	e7da      	b.n	80054fc <_free_r+0x24>
 8005546:	42a0      	cmp	r0, r4
 8005548:	d902      	bls.n	8005550 <_free_r+0x78>
 800554a:	230c      	movs	r3, #12
 800554c:	602b      	str	r3, [r5, #0]
 800554e:	e7d5      	b.n	80054fc <_free_r+0x24>
 8005550:	6821      	ldr	r1, [r4, #0]
 8005552:	1860      	adds	r0, r4, r1
 8005554:	4283      	cmp	r3, r0
 8005556:	d103      	bne.n	8005560 <_free_r+0x88>
 8005558:	6818      	ldr	r0, [r3, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	1841      	adds	r1, r0, r1
 800555e:	6021      	str	r1, [r4, #0]
 8005560:	6063      	str	r3, [r4, #4]
 8005562:	6054      	str	r4, [r2, #4]
 8005564:	e7ca      	b.n	80054fc <_free_r+0x24>
 8005566:	46c0      	nop			; (mov r8, r8)
 8005568:	20000310 	.word	0x20000310

0800556c <__sfputc_r>:
 800556c:	6893      	ldr	r3, [r2, #8]
 800556e:	b510      	push	{r4, lr}
 8005570:	3b01      	subs	r3, #1
 8005572:	6093      	str	r3, [r2, #8]
 8005574:	2b00      	cmp	r3, #0
 8005576:	da04      	bge.n	8005582 <__sfputc_r+0x16>
 8005578:	6994      	ldr	r4, [r2, #24]
 800557a:	42a3      	cmp	r3, r4
 800557c:	db07      	blt.n	800558e <__sfputc_r+0x22>
 800557e:	290a      	cmp	r1, #10
 8005580:	d005      	beq.n	800558e <__sfputc_r+0x22>
 8005582:	6813      	ldr	r3, [r2, #0]
 8005584:	1c58      	adds	r0, r3, #1
 8005586:	6010      	str	r0, [r2, #0]
 8005588:	7019      	strb	r1, [r3, #0]
 800558a:	0008      	movs	r0, r1
 800558c:	bd10      	pop	{r4, pc}
 800558e:	f7ff fd1b 	bl	8004fc8 <__swbuf_r>
 8005592:	0001      	movs	r1, r0
 8005594:	e7f9      	b.n	800558a <__sfputc_r+0x1e>

08005596 <__sfputs_r>:
 8005596:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005598:	0006      	movs	r6, r0
 800559a:	000f      	movs	r7, r1
 800559c:	0014      	movs	r4, r2
 800559e:	18d5      	adds	r5, r2, r3
 80055a0:	42ac      	cmp	r4, r5
 80055a2:	d101      	bne.n	80055a8 <__sfputs_r+0x12>
 80055a4:	2000      	movs	r0, #0
 80055a6:	e007      	b.n	80055b8 <__sfputs_r+0x22>
 80055a8:	7821      	ldrb	r1, [r4, #0]
 80055aa:	003a      	movs	r2, r7
 80055ac:	0030      	movs	r0, r6
 80055ae:	f7ff ffdd 	bl	800556c <__sfputc_r>
 80055b2:	3401      	adds	r4, #1
 80055b4:	1c43      	adds	r3, r0, #1
 80055b6:	d1f3      	bne.n	80055a0 <__sfputs_r+0xa>
 80055b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080055bc <_vfiprintf_r>:
 80055bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055be:	b0a1      	sub	sp, #132	; 0x84
 80055c0:	0006      	movs	r6, r0
 80055c2:	000c      	movs	r4, r1
 80055c4:	001f      	movs	r7, r3
 80055c6:	9203      	str	r2, [sp, #12]
 80055c8:	2800      	cmp	r0, #0
 80055ca:	d004      	beq.n	80055d6 <_vfiprintf_r+0x1a>
 80055cc:	6983      	ldr	r3, [r0, #24]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <_vfiprintf_r+0x1a>
 80055d2:	f7ff fa6d 	bl	8004ab0 <__sinit>
 80055d6:	4b8e      	ldr	r3, [pc, #568]	; (8005810 <_vfiprintf_r+0x254>)
 80055d8:	429c      	cmp	r4, r3
 80055da:	d11c      	bne.n	8005616 <_vfiprintf_r+0x5a>
 80055dc:	6874      	ldr	r4, [r6, #4]
 80055de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055e0:	07db      	lsls	r3, r3, #31
 80055e2:	d405      	bmi.n	80055f0 <_vfiprintf_r+0x34>
 80055e4:	89a3      	ldrh	r3, [r4, #12]
 80055e6:	059b      	lsls	r3, r3, #22
 80055e8:	d402      	bmi.n	80055f0 <_vfiprintf_r+0x34>
 80055ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055ec:	f7ff fb25 	bl	8004c3a <__retarget_lock_acquire_recursive>
 80055f0:	89a3      	ldrh	r3, [r4, #12]
 80055f2:	071b      	lsls	r3, r3, #28
 80055f4:	d502      	bpl.n	80055fc <_vfiprintf_r+0x40>
 80055f6:	6923      	ldr	r3, [r4, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d11d      	bne.n	8005638 <_vfiprintf_r+0x7c>
 80055fc:	0021      	movs	r1, r4
 80055fe:	0030      	movs	r0, r6
 8005600:	f7ff fd4c 	bl	800509c <__swsetup_r>
 8005604:	2800      	cmp	r0, #0
 8005606:	d017      	beq.n	8005638 <_vfiprintf_r+0x7c>
 8005608:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800560a:	07db      	lsls	r3, r3, #31
 800560c:	d50d      	bpl.n	800562a <_vfiprintf_r+0x6e>
 800560e:	2001      	movs	r0, #1
 8005610:	4240      	negs	r0, r0
 8005612:	b021      	add	sp, #132	; 0x84
 8005614:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005616:	4b7f      	ldr	r3, [pc, #508]	; (8005814 <_vfiprintf_r+0x258>)
 8005618:	429c      	cmp	r4, r3
 800561a:	d101      	bne.n	8005620 <_vfiprintf_r+0x64>
 800561c:	68b4      	ldr	r4, [r6, #8]
 800561e:	e7de      	b.n	80055de <_vfiprintf_r+0x22>
 8005620:	4b7d      	ldr	r3, [pc, #500]	; (8005818 <_vfiprintf_r+0x25c>)
 8005622:	429c      	cmp	r4, r3
 8005624:	d1db      	bne.n	80055de <_vfiprintf_r+0x22>
 8005626:	68f4      	ldr	r4, [r6, #12]
 8005628:	e7d9      	b.n	80055de <_vfiprintf_r+0x22>
 800562a:	89a3      	ldrh	r3, [r4, #12]
 800562c:	059b      	lsls	r3, r3, #22
 800562e:	d4ee      	bmi.n	800560e <_vfiprintf_r+0x52>
 8005630:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005632:	f7ff fb03 	bl	8004c3c <__retarget_lock_release_recursive>
 8005636:	e7ea      	b.n	800560e <_vfiprintf_r+0x52>
 8005638:	2300      	movs	r3, #0
 800563a:	ad08      	add	r5, sp, #32
 800563c:	616b      	str	r3, [r5, #20]
 800563e:	3320      	adds	r3, #32
 8005640:	766b      	strb	r3, [r5, #25]
 8005642:	3310      	adds	r3, #16
 8005644:	76ab      	strb	r3, [r5, #26]
 8005646:	9707      	str	r7, [sp, #28]
 8005648:	9f03      	ldr	r7, [sp, #12]
 800564a:	783b      	ldrb	r3, [r7, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d001      	beq.n	8005654 <_vfiprintf_r+0x98>
 8005650:	2b25      	cmp	r3, #37	; 0x25
 8005652:	d14e      	bne.n	80056f2 <_vfiprintf_r+0x136>
 8005654:	9b03      	ldr	r3, [sp, #12]
 8005656:	1afb      	subs	r3, r7, r3
 8005658:	9305      	str	r3, [sp, #20]
 800565a:	9b03      	ldr	r3, [sp, #12]
 800565c:	429f      	cmp	r7, r3
 800565e:	d00d      	beq.n	800567c <_vfiprintf_r+0xc0>
 8005660:	9b05      	ldr	r3, [sp, #20]
 8005662:	0021      	movs	r1, r4
 8005664:	0030      	movs	r0, r6
 8005666:	9a03      	ldr	r2, [sp, #12]
 8005668:	f7ff ff95 	bl	8005596 <__sfputs_r>
 800566c:	1c43      	adds	r3, r0, #1
 800566e:	d100      	bne.n	8005672 <_vfiprintf_r+0xb6>
 8005670:	e0b5      	b.n	80057de <_vfiprintf_r+0x222>
 8005672:	696a      	ldr	r2, [r5, #20]
 8005674:	9b05      	ldr	r3, [sp, #20]
 8005676:	4694      	mov	ip, r2
 8005678:	4463      	add	r3, ip
 800567a:	616b      	str	r3, [r5, #20]
 800567c:	783b      	ldrb	r3, [r7, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d100      	bne.n	8005684 <_vfiprintf_r+0xc8>
 8005682:	e0ac      	b.n	80057de <_vfiprintf_r+0x222>
 8005684:	2201      	movs	r2, #1
 8005686:	1c7b      	adds	r3, r7, #1
 8005688:	9303      	str	r3, [sp, #12]
 800568a:	2300      	movs	r3, #0
 800568c:	4252      	negs	r2, r2
 800568e:	606a      	str	r2, [r5, #4]
 8005690:	a904      	add	r1, sp, #16
 8005692:	3254      	adds	r2, #84	; 0x54
 8005694:	1852      	adds	r2, r2, r1
 8005696:	602b      	str	r3, [r5, #0]
 8005698:	60eb      	str	r3, [r5, #12]
 800569a:	60ab      	str	r3, [r5, #8]
 800569c:	7013      	strb	r3, [r2, #0]
 800569e:	65ab      	str	r3, [r5, #88]	; 0x58
 80056a0:	9b03      	ldr	r3, [sp, #12]
 80056a2:	2205      	movs	r2, #5
 80056a4:	7819      	ldrb	r1, [r3, #0]
 80056a6:	485d      	ldr	r0, [pc, #372]	; (800581c <_vfiprintf_r+0x260>)
 80056a8:	f000 fa84 	bl	8005bb4 <memchr>
 80056ac:	9b03      	ldr	r3, [sp, #12]
 80056ae:	1c5f      	adds	r7, r3, #1
 80056b0:	2800      	cmp	r0, #0
 80056b2:	d120      	bne.n	80056f6 <_vfiprintf_r+0x13a>
 80056b4:	682a      	ldr	r2, [r5, #0]
 80056b6:	06d3      	lsls	r3, r2, #27
 80056b8:	d504      	bpl.n	80056c4 <_vfiprintf_r+0x108>
 80056ba:	2353      	movs	r3, #83	; 0x53
 80056bc:	a904      	add	r1, sp, #16
 80056be:	185b      	adds	r3, r3, r1
 80056c0:	2120      	movs	r1, #32
 80056c2:	7019      	strb	r1, [r3, #0]
 80056c4:	0713      	lsls	r3, r2, #28
 80056c6:	d504      	bpl.n	80056d2 <_vfiprintf_r+0x116>
 80056c8:	2353      	movs	r3, #83	; 0x53
 80056ca:	a904      	add	r1, sp, #16
 80056cc:	185b      	adds	r3, r3, r1
 80056ce:	212b      	movs	r1, #43	; 0x2b
 80056d0:	7019      	strb	r1, [r3, #0]
 80056d2:	9b03      	ldr	r3, [sp, #12]
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	2b2a      	cmp	r3, #42	; 0x2a
 80056d8:	d016      	beq.n	8005708 <_vfiprintf_r+0x14c>
 80056da:	2100      	movs	r1, #0
 80056dc:	68eb      	ldr	r3, [r5, #12]
 80056de:	9f03      	ldr	r7, [sp, #12]
 80056e0:	783a      	ldrb	r2, [r7, #0]
 80056e2:	1c78      	adds	r0, r7, #1
 80056e4:	3a30      	subs	r2, #48	; 0x30
 80056e6:	4684      	mov	ip, r0
 80056e8:	2a09      	cmp	r2, #9
 80056ea:	d94f      	bls.n	800578c <_vfiprintf_r+0x1d0>
 80056ec:	2900      	cmp	r1, #0
 80056ee:	d111      	bne.n	8005714 <_vfiprintf_r+0x158>
 80056f0:	e017      	b.n	8005722 <_vfiprintf_r+0x166>
 80056f2:	3701      	adds	r7, #1
 80056f4:	e7a9      	b.n	800564a <_vfiprintf_r+0x8e>
 80056f6:	4b49      	ldr	r3, [pc, #292]	; (800581c <_vfiprintf_r+0x260>)
 80056f8:	682a      	ldr	r2, [r5, #0]
 80056fa:	1ac0      	subs	r0, r0, r3
 80056fc:	2301      	movs	r3, #1
 80056fe:	4083      	lsls	r3, r0
 8005700:	4313      	orrs	r3, r2
 8005702:	602b      	str	r3, [r5, #0]
 8005704:	9703      	str	r7, [sp, #12]
 8005706:	e7cb      	b.n	80056a0 <_vfiprintf_r+0xe4>
 8005708:	9b07      	ldr	r3, [sp, #28]
 800570a:	1d19      	adds	r1, r3, #4
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	9107      	str	r1, [sp, #28]
 8005710:	2b00      	cmp	r3, #0
 8005712:	db01      	blt.n	8005718 <_vfiprintf_r+0x15c>
 8005714:	930b      	str	r3, [sp, #44]	; 0x2c
 8005716:	e004      	b.n	8005722 <_vfiprintf_r+0x166>
 8005718:	425b      	negs	r3, r3
 800571a:	60eb      	str	r3, [r5, #12]
 800571c:	2302      	movs	r3, #2
 800571e:	4313      	orrs	r3, r2
 8005720:	602b      	str	r3, [r5, #0]
 8005722:	783b      	ldrb	r3, [r7, #0]
 8005724:	2b2e      	cmp	r3, #46	; 0x2e
 8005726:	d10a      	bne.n	800573e <_vfiprintf_r+0x182>
 8005728:	787b      	ldrb	r3, [r7, #1]
 800572a:	2b2a      	cmp	r3, #42	; 0x2a
 800572c:	d137      	bne.n	800579e <_vfiprintf_r+0x1e2>
 800572e:	9b07      	ldr	r3, [sp, #28]
 8005730:	3702      	adds	r7, #2
 8005732:	1d1a      	adds	r2, r3, #4
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	9207      	str	r2, [sp, #28]
 8005738:	2b00      	cmp	r3, #0
 800573a:	db2d      	blt.n	8005798 <_vfiprintf_r+0x1dc>
 800573c:	9309      	str	r3, [sp, #36]	; 0x24
 800573e:	2203      	movs	r2, #3
 8005740:	7839      	ldrb	r1, [r7, #0]
 8005742:	4837      	ldr	r0, [pc, #220]	; (8005820 <_vfiprintf_r+0x264>)
 8005744:	f000 fa36 	bl	8005bb4 <memchr>
 8005748:	2800      	cmp	r0, #0
 800574a:	d007      	beq.n	800575c <_vfiprintf_r+0x1a0>
 800574c:	4b34      	ldr	r3, [pc, #208]	; (8005820 <_vfiprintf_r+0x264>)
 800574e:	682a      	ldr	r2, [r5, #0]
 8005750:	1ac0      	subs	r0, r0, r3
 8005752:	2340      	movs	r3, #64	; 0x40
 8005754:	4083      	lsls	r3, r0
 8005756:	4313      	orrs	r3, r2
 8005758:	3701      	adds	r7, #1
 800575a:	602b      	str	r3, [r5, #0]
 800575c:	7839      	ldrb	r1, [r7, #0]
 800575e:	1c7b      	adds	r3, r7, #1
 8005760:	2206      	movs	r2, #6
 8005762:	4830      	ldr	r0, [pc, #192]	; (8005824 <_vfiprintf_r+0x268>)
 8005764:	9303      	str	r3, [sp, #12]
 8005766:	7629      	strb	r1, [r5, #24]
 8005768:	f000 fa24 	bl	8005bb4 <memchr>
 800576c:	2800      	cmp	r0, #0
 800576e:	d045      	beq.n	80057fc <_vfiprintf_r+0x240>
 8005770:	4b2d      	ldr	r3, [pc, #180]	; (8005828 <_vfiprintf_r+0x26c>)
 8005772:	2b00      	cmp	r3, #0
 8005774:	d127      	bne.n	80057c6 <_vfiprintf_r+0x20a>
 8005776:	2207      	movs	r2, #7
 8005778:	9b07      	ldr	r3, [sp, #28]
 800577a:	3307      	adds	r3, #7
 800577c:	4393      	bics	r3, r2
 800577e:	3308      	adds	r3, #8
 8005780:	9307      	str	r3, [sp, #28]
 8005782:	696b      	ldr	r3, [r5, #20]
 8005784:	9a04      	ldr	r2, [sp, #16]
 8005786:	189b      	adds	r3, r3, r2
 8005788:	616b      	str	r3, [r5, #20]
 800578a:	e75d      	b.n	8005648 <_vfiprintf_r+0x8c>
 800578c:	210a      	movs	r1, #10
 800578e:	434b      	muls	r3, r1
 8005790:	4667      	mov	r7, ip
 8005792:	189b      	adds	r3, r3, r2
 8005794:	3909      	subs	r1, #9
 8005796:	e7a3      	b.n	80056e0 <_vfiprintf_r+0x124>
 8005798:	2301      	movs	r3, #1
 800579a:	425b      	negs	r3, r3
 800579c:	e7ce      	b.n	800573c <_vfiprintf_r+0x180>
 800579e:	2300      	movs	r3, #0
 80057a0:	001a      	movs	r2, r3
 80057a2:	3701      	adds	r7, #1
 80057a4:	606b      	str	r3, [r5, #4]
 80057a6:	7839      	ldrb	r1, [r7, #0]
 80057a8:	1c78      	adds	r0, r7, #1
 80057aa:	3930      	subs	r1, #48	; 0x30
 80057ac:	4684      	mov	ip, r0
 80057ae:	2909      	cmp	r1, #9
 80057b0:	d903      	bls.n	80057ba <_vfiprintf_r+0x1fe>
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0c3      	beq.n	800573e <_vfiprintf_r+0x182>
 80057b6:	9209      	str	r2, [sp, #36]	; 0x24
 80057b8:	e7c1      	b.n	800573e <_vfiprintf_r+0x182>
 80057ba:	230a      	movs	r3, #10
 80057bc:	435a      	muls	r2, r3
 80057be:	4667      	mov	r7, ip
 80057c0:	1852      	adds	r2, r2, r1
 80057c2:	3b09      	subs	r3, #9
 80057c4:	e7ef      	b.n	80057a6 <_vfiprintf_r+0x1ea>
 80057c6:	ab07      	add	r3, sp, #28
 80057c8:	9300      	str	r3, [sp, #0]
 80057ca:	0022      	movs	r2, r4
 80057cc:	0029      	movs	r1, r5
 80057ce:	0030      	movs	r0, r6
 80057d0:	4b16      	ldr	r3, [pc, #88]	; (800582c <_vfiprintf_r+0x270>)
 80057d2:	e000      	b.n	80057d6 <_vfiprintf_r+0x21a>
 80057d4:	bf00      	nop
 80057d6:	9004      	str	r0, [sp, #16]
 80057d8:	9b04      	ldr	r3, [sp, #16]
 80057da:	3301      	adds	r3, #1
 80057dc:	d1d1      	bne.n	8005782 <_vfiprintf_r+0x1c6>
 80057de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057e0:	07db      	lsls	r3, r3, #31
 80057e2:	d405      	bmi.n	80057f0 <_vfiprintf_r+0x234>
 80057e4:	89a3      	ldrh	r3, [r4, #12]
 80057e6:	059b      	lsls	r3, r3, #22
 80057e8:	d402      	bmi.n	80057f0 <_vfiprintf_r+0x234>
 80057ea:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057ec:	f7ff fa26 	bl	8004c3c <__retarget_lock_release_recursive>
 80057f0:	89a3      	ldrh	r3, [r4, #12]
 80057f2:	065b      	lsls	r3, r3, #25
 80057f4:	d500      	bpl.n	80057f8 <_vfiprintf_r+0x23c>
 80057f6:	e70a      	b.n	800560e <_vfiprintf_r+0x52>
 80057f8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80057fa:	e70a      	b.n	8005612 <_vfiprintf_r+0x56>
 80057fc:	ab07      	add	r3, sp, #28
 80057fe:	9300      	str	r3, [sp, #0]
 8005800:	0022      	movs	r2, r4
 8005802:	0029      	movs	r1, r5
 8005804:	0030      	movs	r0, r6
 8005806:	4b09      	ldr	r3, [pc, #36]	; (800582c <_vfiprintf_r+0x270>)
 8005808:	f000 f882 	bl	8005910 <_printf_i>
 800580c:	e7e3      	b.n	80057d6 <_vfiprintf_r+0x21a>
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	08005df8 	.word	0x08005df8
 8005814:	08005e18 	.word	0x08005e18
 8005818:	08005dd8 	.word	0x08005dd8
 800581c:	08005eea 	.word	0x08005eea
 8005820:	08005ef0 	.word	0x08005ef0
 8005824:	08005ef4 	.word	0x08005ef4
 8005828:	00000000 	.word	0x00000000
 800582c:	08005597 	.word	0x08005597

08005830 <_printf_common>:
 8005830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005832:	0015      	movs	r5, r2
 8005834:	9301      	str	r3, [sp, #4]
 8005836:	688a      	ldr	r2, [r1, #8]
 8005838:	690b      	ldr	r3, [r1, #16]
 800583a:	000c      	movs	r4, r1
 800583c:	9000      	str	r0, [sp, #0]
 800583e:	4293      	cmp	r3, r2
 8005840:	da00      	bge.n	8005844 <_printf_common+0x14>
 8005842:	0013      	movs	r3, r2
 8005844:	0022      	movs	r2, r4
 8005846:	602b      	str	r3, [r5, #0]
 8005848:	3243      	adds	r2, #67	; 0x43
 800584a:	7812      	ldrb	r2, [r2, #0]
 800584c:	2a00      	cmp	r2, #0
 800584e:	d001      	beq.n	8005854 <_printf_common+0x24>
 8005850:	3301      	adds	r3, #1
 8005852:	602b      	str	r3, [r5, #0]
 8005854:	6823      	ldr	r3, [r4, #0]
 8005856:	069b      	lsls	r3, r3, #26
 8005858:	d502      	bpl.n	8005860 <_printf_common+0x30>
 800585a:	682b      	ldr	r3, [r5, #0]
 800585c:	3302      	adds	r3, #2
 800585e:	602b      	str	r3, [r5, #0]
 8005860:	6822      	ldr	r2, [r4, #0]
 8005862:	2306      	movs	r3, #6
 8005864:	0017      	movs	r7, r2
 8005866:	401f      	ands	r7, r3
 8005868:	421a      	tst	r2, r3
 800586a:	d027      	beq.n	80058bc <_printf_common+0x8c>
 800586c:	0023      	movs	r3, r4
 800586e:	3343      	adds	r3, #67	; 0x43
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	1e5a      	subs	r2, r3, #1
 8005874:	4193      	sbcs	r3, r2
 8005876:	6822      	ldr	r2, [r4, #0]
 8005878:	0692      	lsls	r2, r2, #26
 800587a:	d430      	bmi.n	80058de <_printf_common+0xae>
 800587c:	0022      	movs	r2, r4
 800587e:	9901      	ldr	r1, [sp, #4]
 8005880:	9800      	ldr	r0, [sp, #0]
 8005882:	9e08      	ldr	r6, [sp, #32]
 8005884:	3243      	adds	r2, #67	; 0x43
 8005886:	47b0      	blx	r6
 8005888:	1c43      	adds	r3, r0, #1
 800588a:	d025      	beq.n	80058d8 <_printf_common+0xa8>
 800588c:	2306      	movs	r3, #6
 800588e:	6820      	ldr	r0, [r4, #0]
 8005890:	682a      	ldr	r2, [r5, #0]
 8005892:	68e1      	ldr	r1, [r4, #12]
 8005894:	2500      	movs	r5, #0
 8005896:	4003      	ands	r3, r0
 8005898:	2b04      	cmp	r3, #4
 800589a:	d103      	bne.n	80058a4 <_printf_common+0x74>
 800589c:	1a8d      	subs	r5, r1, r2
 800589e:	43eb      	mvns	r3, r5
 80058a0:	17db      	asrs	r3, r3, #31
 80058a2:	401d      	ands	r5, r3
 80058a4:	68a3      	ldr	r3, [r4, #8]
 80058a6:	6922      	ldr	r2, [r4, #16]
 80058a8:	4293      	cmp	r3, r2
 80058aa:	dd01      	ble.n	80058b0 <_printf_common+0x80>
 80058ac:	1a9b      	subs	r3, r3, r2
 80058ae:	18ed      	adds	r5, r5, r3
 80058b0:	2700      	movs	r7, #0
 80058b2:	42bd      	cmp	r5, r7
 80058b4:	d120      	bne.n	80058f8 <_printf_common+0xc8>
 80058b6:	2000      	movs	r0, #0
 80058b8:	e010      	b.n	80058dc <_printf_common+0xac>
 80058ba:	3701      	adds	r7, #1
 80058bc:	68e3      	ldr	r3, [r4, #12]
 80058be:	682a      	ldr	r2, [r5, #0]
 80058c0:	1a9b      	subs	r3, r3, r2
 80058c2:	42bb      	cmp	r3, r7
 80058c4:	ddd2      	ble.n	800586c <_printf_common+0x3c>
 80058c6:	0022      	movs	r2, r4
 80058c8:	2301      	movs	r3, #1
 80058ca:	9901      	ldr	r1, [sp, #4]
 80058cc:	9800      	ldr	r0, [sp, #0]
 80058ce:	9e08      	ldr	r6, [sp, #32]
 80058d0:	3219      	adds	r2, #25
 80058d2:	47b0      	blx	r6
 80058d4:	1c43      	adds	r3, r0, #1
 80058d6:	d1f0      	bne.n	80058ba <_printf_common+0x8a>
 80058d8:	2001      	movs	r0, #1
 80058da:	4240      	negs	r0, r0
 80058dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80058de:	2030      	movs	r0, #48	; 0x30
 80058e0:	18e1      	adds	r1, r4, r3
 80058e2:	3143      	adds	r1, #67	; 0x43
 80058e4:	7008      	strb	r0, [r1, #0]
 80058e6:	0021      	movs	r1, r4
 80058e8:	1c5a      	adds	r2, r3, #1
 80058ea:	3145      	adds	r1, #69	; 0x45
 80058ec:	7809      	ldrb	r1, [r1, #0]
 80058ee:	18a2      	adds	r2, r4, r2
 80058f0:	3243      	adds	r2, #67	; 0x43
 80058f2:	3302      	adds	r3, #2
 80058f4:	7011      	strb	r1, [r2, #0]
 80058f6:	e7c1      	b.n	800587c <_printf_common+0x4c>
 80058f8:	0022      	movs	r2, r4
 80058fa:	2301      	movs	r3, #1
 80058fc:	9901      	ldr	r1, [sp, #4]
 80058fe:	9800      	ldr	r0, [sp, #0]
 8005900:	9e08      	ldr	r6, [sp, #32]
 8005902:	321a      	adds	r2, #26
 8005904:	47b0      	blx	r6
 8005906:	1c43      	adds	r3, r0, #1
 8005908:	d0e6      	beq.n	80058d8 <_printf_common+0xa8>
 800590a:	3701      	adds	r7, #1
 800590c:	e7d1      	b.n	80058b2 <_printf_common+0x82>
	...

08005910 <_printf_i>:
 8005910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005912:	b08b      	sub	sp, #44	; 0x2c
 8005914:	9206      	str	r2, [sp, #24]
 8005916:	000a      	movs	r2, r1
 8005918:	3243      	adds	r2, #67	; 0x43
 800591a:	9307      	str	r3, [sp, #28]
 800591c:	9005      	str	r0, [sp, #20]
 800591e:	9204      	str	r2, [sp, #16]
 8005920:	7e0a      	ldrb	r2, [r1, #24]
 8005922:	000c      	movs	r4, r1
 8005924:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005926:	2a78      	cmp	r2, #120	; 0x78
 8005928:	d807      	bhi.n	800593a <_printf_i+0x2a>
 800592a:	2a62      	cmp	r2, #98	; 0x62
 800592c:	d809      	bhi.n	8005942 <_printf_i+0x32>
 800592e:	2a00      	cmp	r2, #0
 8005930:	d100      	bne.n	8005934 <_printf_i+0x24>
 8005932:	e0c1      	b.n	8005ab8 <_printf_i+0x1a8>
 8005934:	2a58      	cmp	r2, #88	; 0x58
 8005936:	d100      	bne.n	800593a <_printf_i+0x2a>
 8005938:	e08c      	b.n	8005a54 <_printf_i+0x144>
 800593a:	0026      	movs	r6, r4
 800593c:	3642      	adds	r6, #66	; 0x42
 800593e:	7032      	strb	r2, [r6, #0]
 8005940:	e022      	b.n	8005988 <_printf_i+0x78>
 8005942:	0010      	movs	r0, r2
 8005944:	3863      	subs	r0, #99	; 0x63
 8005946:	2815      	cmp	r0, #21
 8005948:	d8f7      	bhi.n	800593a <_printf_i+0x2a>
 800594a:	f7fa fbe3 	bl	8000114 <__gnu_thumb1_case_shi>
 800594e:	0016      	.short	0x0016
 8005950:	fff6001f 	.word	0xfff6001f
 8005954:	fff6fff6 	.word	0xfff6fff6
 8005958:	001ffff6 	.word	0x001ffff6
 800595c:	fff6fff6 	.word	0xfff6fff6
 8005960:	fff6fff6 	.word	0xfff6fff6
 8005964:	003600a8 	.word	0x003600a8
 8005968:	fff6009a 	.word	0xfff6009a
 800596c:	00b9fff6 	.word	0x00b9fff6
 8005970:	0036fff6 	.word	0x0036fff6
 8005974:	fff6fff6 	.word	0xfff6fff6
 8005978:	009e      	.short	0x009e
 800597a:	0026      	movs	r6, r4
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	3642      	adds	r6, #66	; 0x42
 8005980:	1d11      	adds	r1, r2, #4
 8005982:	6019      	str	r1, [r3, #0]
 8005984:	6813      	ldr	r3, [r2, #0]
 8005986:	7033      	strb	r3, [r6, #0]
 8005988:	2301      	movs	r3, #1
 800598a:	e0a7      	b.n	8005adc <_printf_i+0x1cc>
 800598c:	6808      	ldr	r0, [r1, #0]
 800598e:	6819      	ldr	r1, [r3, #0]
 8005990:	1d0a      	adds	r2, r1, #4
 8005992:	0605      	lsls	r5, r0, #24
 8005994:	d50b      	bpl.n	80059ae <_printf_i+0x9e>
 8005996:	680d      	ldr	r5, [r1, #0]
 8005998:	601a      	str	r2, [r3, #0]
 800599a:	2d00      	cmp	r5, #0
 800599c:	da03      	bge.n	80059a6 <_printf_i+0x96>
 800599e:	232d      	movs	r3, #45	; 0x2d
 80059a0:	9a04      	ldr	r2, [sp, #16]
 80059a2:	426d      	negs	r5, r5
 80059a4:	7013      	strb	r3, [r2, #0]
 80059a6:	4b61      	ldr	r3, [pc, #388]	; (8005b2c <_printf_i+0x21c>)
 80059a8:	270a      	movs	r7, #10
 80059aa:	9303      	str	r3, [sp, #12]
 80059ac:	e01b      	b.n	80059e6 <_printf_i+0xd6>
 80059ae:	680d      	ldr	r5, [r1, #0]
 80059b0:	601a      	str	r2, [r3, #0]
 80059b2:	0641      	lsls	r1, r0, #25
 80059b4:	d5f1      	bpl.n	800599a <_printf_i+0x8a>
 80059b6:	b22d      	sxth	r5, r5
 80059b8:	e7ef      	b.n	800599a <_printf_i+0x8a>
 80059ba:	680d      	ldr	r5, [r1, #0]
 80059bc:	6819      	ldr	r1, [r3, #0]
 80059be:	1d08      	adds	r0, r1, #4
 80059c0:	6018      	str	r0, [r3, #0]
 80059c2:	062e      	lsls	r6, r5, #24
 80059c4:	d501      	bpl.n	80059ca <_printf_i+0xba>
 80059c6:	680d      	ldr	r5, [r1, #0]
 80059c8:	e003      	b.n	80059d2 <_printf_i+0xc2>
 80059ca:	066d      	lsls	r5, r5, #25
 80059cc:	d5fb      	bpl.n	80059c6 <_printf_i+0xb6>
 80059ce:	680d      	ldr	r5, [r1, #0]
 80059d0:	b2ad      	uxth	r5, r5
 80059d2:	4b56      	ldr	r3, [pc, #344]	; (8005b2c <_printf_i+0x21c>)
 80059d4:	2708      	movs	r7, #8
 80059d6:	9303      	str	r3, [sp, #12]
 80059d8:	2a6f      	cmp	r2, #111	; 0x6f
 80059da:	d000      	beq.n	80059de <_printf_i+0xce>
 80059dc:	3702      	adds	r7, #2
 80059de:	0023      	movs	r3, r4
 80059e0:	2200      	movs	r2, #0
 80059e2:	3343      	adds	r3, #67	; 0x43
 80059e4:	701a      	strb	r2, [r3, #0]
 80059e6:	6863      	ldr	r3, [r4, #4]
 80059e8:	60a3      	str	r3, [r4, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	db03      	blt.n	80059f6 <_printf_i+0xe6>
 80059ee:	2204      	movs	r2, #4
 80059f0:	6821      	ldr	r1, [r4, #0]
 80059f2:	4391      	bics	r1, r2
 80059f4:	6021      	str	r1, [r4, #0]
 80059f6:	2d00      	cmp	r5, #0
 80059f8:	d102      	bne.n	8005a00 <_printf_i+0xf0>
 80059fa:	9e04      	ldr	r6, [sp, #16]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00c      	beq.n	8005a1a <_printf_i+0x10a>
 8005a00:	9e04      	ldr	r6, [sp, #16]
 8005a02:	0028      	movs	r0, r5
 8005a04:	0039      	movs	r1, r7
 8005a06:	f7fa fc15 	bl	8000234 <__aeabi_uidivmod>
 8005a0a:	9b03      	ldr	r3, [sp, #12]
 8005a0c:	3e01      	subs	r6, #1
 8005a0e:	5c5b      	ldrb	r3, [r3, r1]
 8005a10:	7033      	strb	r3, [r6, #0]
 8005a12:	002b      	movs	r3, r5
 8005a14:	0005      	movs	r5, r0
 8005a16:	429f      	cmp	r7, r3
 8005a18:	d9f3      	bls.n	8005a02 <_printf_i+0xf2>
 8005a1a:	2f08      	cmp	r7, #8
 8005a1c:	d109      	bne.n	8005a32 <_printf_i+0x122>
 8005a1e:	6823      	ldr	r3, [r4, #0]
 8005a20:	07db      	lsls	r3, r3, #31
 8005a22:	d506      	bpl.n	8005a32 <_printf_i+0x122>
 8005a24:	6863      	ldr	r3, [r4, #4]
 8005a26:	6922      	ldr	r2, [r4, #16]
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	dc02      	bgt.n	8005a32 <_printf_i+0x122>
 8005a2c:	2330      	movs	r3, #48	; 0x30
 8005a2e:	3e01      	subs	r6, #1
 8005a30:	7033      	strb	r3, [r6, #0]
 8005a32:	9b04      	ldr	r3, [sp, #16]
 8005a34:	1b9b      	subs	r3, r3, r6
 8005a36:	6123      	str	r3, [r4, #16]
 8005a38:	9b07      	ldr	r3, [sp, #28]
 8005a3a:	0021      	movs	r1, r4
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	9805      	ldr	r0, [sp, #20]
 8005a40:	9b06      	ldr	r3, [sp, #24]
 8005a42:	aa09      	add	r2, sp, #36	; 0x24
 8005a44:	f7ff fef4 	bl	8005830 <_printf_common>
 8005a48:	1c43      	adds	r3, r0, #1
 8005a4a:	d14c      	bne.n	8005ae6 <_printf_i+0x1d6>
 8005a4c:	2001      	movs	r0, #1
 8005a4e:	4240      	negs	r0, r0
 8005a50:	b00b      	add	sp, #44	; 0x2c
 8005a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a54:	3145      	adds	r1, #69	; 0x45
 8005a56:	700a      	strb	r2, [r1, #0]
 8005a58:	4a34      	ldr	r2, [pc, #208]	; (8005b2c <_printf_i+0x21c>)
 8005a5a:	9203      	str	r2, [sp, #12]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	6821      	ldr	r1, [r4, #0]
 8005a60:	ca20      	ldmia	r2!, {r5}
 8005a62:	601a      	str	r2, [r3, #0]
 8005a64:	0608      	lsls	r0, r1, #24
 8005a66:	d516      	bpl.n	8005a96 <_printf_i+0x186>
 8005a68:	07cb      	lsls	r3, r1, #31
 8005a6a:	d502      	bpl.n	8005a72 <_printf_i+0x162>
 8005a6c:	2320      	movs	r3, #32
 8005a6e:	4319      	orrs	r1, r3
 8005a70:	6021      	str	r1, [r4, #0]
 8005a72:	2710      	movs	r7, #16
 8005a74:	2d00      	cmp	r5, #0
 8005a76:	d1b2      	bne.n	80059de <_printf_i+0xce>
 8005a78:	2320      	movs	r3, #32
 8005a7a:	6822      	ldr	r2, [r4, #0]
 8005a7c:	439a      	bics	r2, r3
 8005a7e:	6022      	str	r2, [r4, #0]
 8005a80:	e7ad      	b.n	80059de <_printf_i+0xce>
 8005a82:	2220      	movs	r2, #32
 8005a84:	6809      	ldr	r1, [r1, #0]
 8005a86:	430a      	orrs	r2, r1
 8005a88:	6022      	str	r2, [r4, #0]
 8005a8a:	0022      	movs	r2, r4
 8005a8c:	2178      	movs	r1, #120	; 0x78
 8005a8e:	3245      	adds	r2, #69	; 0x45
 8005a90:	7011      	strb	r1, [r2, #0]
 8005a92:	4a27      	ldr	r2, [pc, #156]	; (8005b30 <_printf_i+0x220>)
 8005a94:	e7e1      	b.n	8005a5a <_printf_i+0x14a>
 8005a96:	0648      	lsls	r0, r1, #25
 8005a98:	d5e6      	bpl.n	8005a68 <_printf_i+0x158>
 8005a9a:	b2ad      	uxth	r5, r5
 8005a9c:	e7e4      	b.n	8005a68 <_printf_i+0x158>
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	680d      	ldr	r5, [r1, #0]
 8005aa2:	1d10      	adds	r0, r2, #4
 8005aa4:	6949      	ldr	r1, [r1, #20]
 8005aa6:	6018      	str	r0, [r3, #0]
 8005aa8:	6813      	ldr	r3, [r2, #0]
 8005aaa:	062e      	lsls	r6, r5, #24
 8005aac:	d501      	bpl.n	8005ab2 <_printf_i+0x1a2>
 8005aae:	6019      	str	r1, [r3, #0]
 8005ab0:	e002      	b.n	8005ab8 <_printf_i+0x1a8>
 8005ab2:	066d      	lsls	r5, r5, #25
 8005ab4:	d5fb      	bpl.n	8005aae <_printf_i+0x19e>
 8005ab6:	8019      	strh	r1, [r3, #0]
 8005ab8:	2300      	movs	r3, #0
 8005aba:	9e04      	ldr	r6, [sp, #16]
 8005abc:	6123      	str	r3, [r4, #16]
 8005abe:	e7bb      	b.n	8005a38 <_printf_i+0x128>
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	1d11      	adds	r1, r2, #4
 8005ac4:	6019      	str	r1, [r3, #0]
 8005ac6:	6816      	ldr	r6, [r2, #0]
 8005ac8:	2100      	movs	r1, #0
 8005aca:	0030      	movs	r0, r6
 8005acc:	6862      	ldr	r2, [r4, #4]
 8005ace:	f000 f871 	bl	8005bb4 <memchr>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d001      	beq.n	8005ada <_printf_i+0x1ca>
 8005ad6:	1b80      	subs	r0, r0, r6
 8005ad8:	6060      	str	r0, [r4, #4]
 8005ada:	6863      	ldr	r3, [r4, #4]
 8005adc:	6123      	str	r3, [r4, #16]
 8005ade:	2300      	movs	r3, #0
 8005ae0:	9a04      	ldr	r2, [sp, #16]
 8005ae2:	7013      	strb	r3, [r2, #0]
 8005ae4:	e7a8      	b.n	8005a38 <_printf_i+0x128>
 8005ae6:	6923      	ldr	r3, [r4, #16]
 8005ae8:	0032      	movs	r2, r6
 8005aea:	9906      	ldr	r1, [sp, #24]
 8005aec:	9805      	ldr	r0, [sp, #20]
 8005aee:	9d07      	ldr	r5, [sp, #28]
 8005af0:	47a8      	blx	r5
 8005af2:	1c43      	adds	r3, r0, #1
 8005af4:	d0aa      	beq.n	8005a4c <_printf_i+0x13c>
 8005af6:	6823      	ldr	r3, [r4, #0]
 8005af8:	079b      	lsls	r3, r3, #30
 8005afa:	d415      	bmi.n	8005b28 <_printf_i+0x218>
 8005afc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afe:	68e0      	ldr	r0, [r4, #12]
 8005b00:	4298      	cmp	r0, r3
 8005b02:	daa5      	bge.n	8005a50 <_printf_i+0x140>
 8005b04:	0018      	movs	r0, r3
 8005b06:	e7a3      	b.n	8005a50 <_printf_i+0x140>
 8005b08:	0022      	movs	r2, r4
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	9906      	ldr	r1, [sp, #24]
 8005b0e:	9805      	ldr	r0, [sp, #20]
 8005b10:	9e07      	ldr	r6, [sp, #28]
 8005b12:	3219      	adds	r2, #25
 8005b14:	47b0      	blx	r6
 8005b16:	1c43      	adds	r3, r0, #1
 8005b18:	d098      	beq.n	8005a4c <_printf_i+0x13c>
 8005b1a:	3501      	adds	r5, #1
 8005b1c:	68e3      	ldr	r3, [r4, #12]
 8005b1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b20:	1a9b      	subs	r3, r3, r2
 8005b22:	42ab      	cmp	r3, r5
 8005b24:	dcf0      	bgt.n	8005b08 <_printf_i+0x1f8>
 8005b26:	e7e9      	b.n	8005afc <_printf_i+0x1ec>
 8005b28:	2500      	movs	r5, #0
 8005b2a:	e7f7      	b.n	8005b1c <_printf_i+0x20c>
 8005b2c:	08005efb 	.word	0x08005efb
 8005b30:	08005f0c 	.word	0x08005f0c

08005b34 <_read_r>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	0004      	movs	r4, r0
 8005b38:	0008      	movs	r0, r1
 8005b3a:	0011      	movs	r1, r2
 8005b3c:	001a      	movs	r2, r3
 8005b3e:	2300      	movs	r3, #0
 8005b40:	4d05      	ldr	r5, [pc, #20]	; (8005b58 <_read_r+0x24>)
 8005b42:	602b      	str	r3, [r5, #0]
 8005b44:	f7fe fce4 	bl	8004510 <_read>
 8005b48:	1c43      	adds	r3, r0, #1
 8005b4a:	d103      	bne.n	8005b54 <_read_r+0x20>
 8005b4c:	682b      	ldr	r3, [r5, #0]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d000      	beq.n	8005b54 <_read_r+0x20>
 8005b52:	6023      	str	r3, [r4, #0]
 8005b54:	bd70      	pop	{r4, r5, r6, pc}
 8005b56:	46c0      	nop			; (mov r8, r8)
 8005b58:	20000318 	.word	0x20000318

08005b5c <abort>:
 8005b5c:	2006      	movs	r0, #6
 8005b5e:	b510      	push	{r4, lr}
 8005b60:	f000 f85e 	bl	8005c20 <raise>
 8005b64:	2001      	movs	r0, #1
 8005b66:	f000 f87b 	bl	8005c60 <_exit>
	...

08005b6c <_fstat_r>:
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	b570      	push	{r4, r5, r6, lr}
 8005b70:	4d06      	ldr	r5, [pc, #24]	; (8005b8c <_fstat_r+0x20>)
 8005b72:	0004      	movs	r4, r0
 8005b74:	0008      	movs	r0, r1
 8005b76:	0011      	movs	r1, r2
 8005b78:	602b      	str	r3, [r5, #0]
 8005b7a:	f7fe fda7 	bl	80046cc <_fstat>
 8005b7e:	1c43      	adds	r3, r0, #1
 8005b80:	d103      	bne.n	8005b8a <_fstat_r+0x1e>
 8005b82:	682b      	ldr	r3, [r5, #0]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d000      	beq.n	8005b8a <_fstat_r+0x1e>
 8005b88:	6023      	str	r3, [r4, #0]
 8005b8a:	bd70      	pop	{r4, r5, r6, pc}
 8005b8c:	20000318 	.word	0x20000318

08005b90 <_isatty_r>:
 8005b90:	2300      	movs	r3, #0
 8005b92:	b570      	push	{r4, r5, r6, lr}
 8005b94:	4d06      	ldr	r5, [pc, #24]	; (8005bb0 <_isatty_r+0x20>)
 8005b96:	0004      	movs	r4, r0
 8005b98:	0008      	movs	r0, r1
 8005b9a:	602b      	str	r3, [r5, #0]
 8005b9c:	f7fe ff02 	bl	80049a4 <_isatty>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d103      	bne.n	8005bac <_isatty_r+0x1c>
 8005ba4:	682b      	ldr	r3, [r5, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d000      	beq.n	8005bac <_isatty_r+0x1c>
 8005baa:	6023      	str	r3, [r4, #0]
 8005bac:	bd70      	pop	{r4, r5, r6, pc}
 8005bae:	46c0      	nop			; (mov r8, r8)
 8005bb0:	20000318 	.word	0x20000318

08005bb4 <memchr>:
 8005bb4:	b2c9      	uxtb	r1, r1
 8005bb6:	1882      	adds	r2, r0, r2
 8005bb8:	4290      	cmp	r0, r2
 8005bba:	d101      	bne.n	8005bc0 <memchr+0xc>
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	4770      	bx	lr
 8005bc0:	7803      	ldrb	r3, [r0, #0]
 8005bc2:	428b      	cmp	r3, r1
 8005bc4:	d0fb      	beq.n	8005bbe <memchr+0xa>
 8005bc6:	3001      	adds	r0, #1
 8005bc8:	e7f6      	b.n	8005bb8 <memchr+0x4>

08005bca <_raise_r>:
 8005bca:	b570      	push	{r4, r5, r6, lr}
 8005bcc:	0004      	movs	r4, r0
 8005bce:	000d      	movs	r5, r1
 8005bd0:	291f      	cmp	r1, #31
 8005bd2:	d904      	bls.n	8005bde <_raise_r+0x14>
 8005bd4:	2316      	movs	r3, #22
 8005bd6:	6003      	str	r3, [r0, #0]
 8005bd8:	2001      	movs	r0, #1
 8005bda:	4240      	negs	r0, r0
 8005bdc:	bd70      	pop	{r4, r5, r6, pc}
 8005bde:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d004      	beq.n	8005bee <_raise_r+0x24>
 8005be4:	008a      	lsls	r2, r1, #2
 8005be6:	189b      	adds	r3, r3, r2
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	2a00      	cmp	r2, #0
 8005bec:	d108      	bne.n	8005c00 <_raise_r+0x36>
 8005bee:	0020      	movs	r0, r4
 8005bf0:	f000 f832 	bl	8005c58 <_getpid_r>
 8005bf4:	002a      	movs	r2, r5
 8005bf6:	0001      	movs	r1, r0
 8005bf8:	0020      	movs	r0, r4
 8005bfa:	f000 f81b 	bl	8005c34 <_kill_r>
 8005bfe:	e7ed      	b.n	8005bdc <_raise_r+0x12>
 8005c00:	2000      	movs	r0, #0
 8005c02:	2a01      	cmp	r2, #1
 8005c04:	d0ea      	beq.n	8005bdc <_raise_r+0x12>
 8005c06:	1c51      	adds	r1, r2, #1
 8005c08:	d103      	bne.n	8005c12 <_raise_r+0x48>
 8005c0a:	2316      	movs	r3, #22
 8005c0c:	3001      	adds	r0, #1
 8005c0e:	6023      	str	r3, [r4, #0]
 8005c10:	e7e4      	b.n	8005bdc <_raise_r+0x12>
 8005c12:	2400      	movs	r4, #0
 8005c14:	0028      	movs	r0, r5
 8005c16:	601c      	str	r4, [r3, #0]
 8005c18:	4790      	blx	r2
 8005c1a:	0020      	movs	r0, r4
 8005c1c:	e7de      	b.n	8005bdc <_raise_r+0x12>
	...

08005c20 <raise>:
 8005c20:	b510      	push	{r4, lr}
 8005c22:	4b03      	ldr	r3, [pc, #12]	; (8005c30 <raise+0x10>)
 8005c24:	0001      	movs	r1, r0
 8005c26:	6818      	ldr	r0, [r3, #0]
 8005c28:	f7ff ffcf 	bl	8005bca <_raise_r>
 8005c2c:	bd10      	pop	{r4, pc}
 8005c2e:	46c0      	nop			; (mov r8, r8)
 8005c30:	20000014 	.word	0x20000014

08005c34 <_kill_r>:
 8005c34:	2300      	movs	r3, #0
 8005c36:	b570      	push	{r4, r5, r6, lr}
 8005c38:	4d06      	ldr	r5, [pc, #24]	; (8005c54 <_kill_r+0x20>)
 8005c3a:	0004      	movs	r4, r0
 8005c3c:	0008      	movs	r0, r1
 8005c3e:	0011      	movs	r1, r2
 8005c40:	602b      	str	r3, [r5, #0]
 8005c42:	f000 f82b 	bl	8005c9c <_kill>
 8005c46:	1c43      	adds	r3, r0, #1
 8005c48:	d103      	bne.n	8005c52 <_kill_r+0x1e>
 8005c4a:	682b      	ldr	r3, [r5, #0]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d000      	beq.n	8005c52 <_kill_r+0x1e>
 8005c50:	6023      	str	r3, [r4, #0]
 8005c52:	bd70      	pop	{r4, r5, r6, pc}
 8005c54:	20000318 	.word	0x20000318

08005c58 <_getpid_r>:
 8005c58:	b510      	push	{r4, lr}
 8005c5a:	f7fe fd13 	bl	8004684 <_getpid>
 8005c5e:	bd10      	pop	{r4, pc}

08005c60 <_exit>:
 8005c60:	0001      	movs	r1, r0
 8005c62:	2001      	movs	r0, #1
 8005c64:	b510      	push	{r4, lr}
 8005c66:	4a02      	ldr	r2, [pc, #8]	; (8005c70 <_exit+0x10>)
 8005c68:	4240      	negs	r0, r0
 8005c6a:	f000 f803 	bl	8005c74 <_kill_shared>
 8005c6e:	46c0      	nop			; (mov r8, r8)
 8005c70:	00020026 	.word	0x00020026

08005c74 <_kill_shared>:
 8005c74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c76:	466d      	mov	r5, sp
 8005c78:	6069      	str	r1, [r5, #4]
 8005c7a:	9200      	str	r2, [sp, #0]
 8005c7c:	f7fe fe20 	bl	80048c0 <_has_ext_exit_extended>
 8005c80:	2420      	movs	r4, #32
 8005c82:	2800      	cmp	r0, #0
 8005c84:	d100      	bne.n	8005c88 <_kill_shared+0x14>
 8005c86:	3c08      	subs	r4, #8
 8005c88:	f7fe fe1a 	bl	80048c0 <_has_ext_exit_extended>
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d003      	beq.n	8005c98 <_kill_shared+0x24>
 8005c90:	1c20      	adds	r0, r4, #0
 8005c92:	1c29      	adds	r1, r5, #0
 8005c94:	beab      	bkpt	0x00ab
 8005c96:	1c04      	adds	r4, r0, #0
 8005c98:	9d00      	ldr	r5, [sp, #0]
 8005c9a:	e7f9      	b.n	8005c90 <_kill_shared+0x1c>

08005c9c <_kill>:
 8005c9c:	b510      	push	{r4, lr}
 8005c9e:	2906      	cmp	r1, #6
 8005ca0:	d102      	bne.n	8005ca8 <_kill+0xc>
 8005ca2:	4a02      	ldr	r2, [pc, #8]	; (8005cac <_kill+0x10>)
 8005ca4:	f7ff ffe6 	bl	8005c74 <_kill_shared>
 8005ca8:	4a01      	ldr	r2, [pc, #4]	; (8005cb0 <_kill+0x14>)
 8005caa:	e7fb      	b.n	8005ca4 <_kill+0x8>
 8005cac:	00020023 	.word	0x00020023
 8005cb0:	00020026 	.word	0x00020026

08005cb4 <_init>:
 8005cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cb6:	46c0      	nop			; (mov r8, r8)
 8005cb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cba:	bc08      	pop	{r3}
 8005cbc:	469e      	mov	lr, r3
 8005cbe:	4770      	bx	lr

08005cc0 <_fini>:
 8005cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cc2:	46c0      	nop			; (mov r8, r8)
 8005cc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005cc6:	bc08      	pop	{r3}
 8005cc8:	469e      	mov	lr, r3
 8005cca:	4770      	bx	lr
