// Seed: 1755835078
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  logic id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_7 = 32'd66
) (
    input wor id_0,
    output wand id_1,
    output supply0 id_2,
    input uwire id_3,
    output logic id_4,
    output wire id_5
);
  static logic _id_7;
  parameter id_8 = (1);
  always begin : LABEL_0
    id_4 = 1;
  end
  wire  [  -1 'b0 :  id_7  ]  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ;
  module_0 modCall_1 (
      id_20,
      id_11
  );
endmodule
