<h1 id="Carbontestplan-Toolsused"><span class="legacy-color-text-default">Tools used</span></h1><h2 id="Carbontestplan-Modelstudio:"><span class="legacy-color-text-default">Modelstudio:</span></h2><p><span class="legacy-color-text-default">Home directory is in /engr/dev/tools/carbon/ModelStudio/8.2.2</span></p><p><span class="legacy-color-text-default">Used to create the models.</span></p><h2 id="Carbontestplan-SocDesigner:"><span class="legacy-color-text-default">SocDesigner: </span></h2><p><span class="legacy-color-text-default">Home directory is in /engr/dev/tools/carbon/SoCDesigner/8.4.1</span></p><p><span class="legacy-color-text-default">Used to design the System consisting of processors and memory along with Ncore.</span></p><p> </p><h1 id="Carbontestplan-Configurations:">Configurations: </h1><p><span class="legacy-color-text-default">Currently there are 6 configurations being used to build the model.</span></p><p><span class="legacy-color-text-default">1.</span><span class="legacy-color-text-default">       </span><span class="legacy-color-text-default">Carbon_4ace_eos_eos_sbsb</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">2.</span><span class="legacy-color-text-default">       </span><span class="legacy-color-text-default">Carbon_4ace_eos_null_sbsb</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">3.</span><span class="legacy-color-text-default">       </span><span class="legacy-color-text-default">Carbon_4ace_eos_pv_sbsb</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">4.</span><span class="legacy-color-text-default">       </span><span class="legacy-color-text-default">Carbon_4ace_pv_null_sbsb</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">5.</span><span class="legacy-color-text-default">       </span><span class="legacy-color-text-default">Carbon_4ace_eos_eos_sbsb_4_bridges</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">6.</span><span class="legacy-color-text-default">       </span><span class="legacy-color-text-default">Maligpu_ncore</span></p><h1 id="Carbontestplan-"><span class="legacy-color-text-default"> </span></h1><p><span style="font-size: 20.0px;" class="legacy-color-text-default">Carbon_4ace_eos_eos_sbsb:</span></p><ul><li><span class="legacy-color-text-default">1 DMI with 3 ports of size 16TB with Coherent memory cache enabled.</span></li><li><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">4 Coherent agent interfaces with support for DVM transactions.</span></li><li><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">Directory with 2 tag filters.</span></li><li><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">Resiliency enabled.</span></li></ul><h2 id="Carbontestplan-Carbon_4ace_eos_null_sbsb:">Carbon_4ace_eos_null_sbsb:</h2><ul><li><span class="legacy-color-text-default">1 DMI with 1 port of size 16TB with coherent memory cache enabled.</span></li><li><p><span class="legacy-color-text-default"> </span>4 Coherent agent interfaces with support for DVM transactions.</p></li><li><p><span class="legacy-color-text-default"> </span>Directory with 2 filters, 1 tag and 1 null filter.</p></li><li><p><span class="legacy-color-text-default"> </span>Resiliency enabled.</p></li></ul><h2 id="Carbontestplan-Carbon_4ace_eos_pv_sbsb:"><span class="legacy-color-text-default"> </span>Carbon_4ace_eos_pv_sbsb:</h2><ul><li><span class="legacy-color-text-default">1 DMI with 1 port of size 16TB with coherent memory cache enabled.</span></li><li><p><span class="legacy-color-text-default"> </span>4 Coherent agent interfaces with support for DVM transactions.</p></li><li><p><span class="legacy-color-text-default"> </span>Directory with 2 tag filters</p></li><li><p><span class="legacy-color-text-default"> </span>Resiliency enabled.</p></li></ul><h2 id="Carbontestplan-Carbon_4ace_pv_null_sbsb">Carbon_4ace_pv_null_sbsb</h2><ul><li><p>1 DMI with 1 port of size 16TB with coherent memory cache enabled.</p></li><li><p><span class="legacy-color-text-default"> </span>4 Coherent agent interfaces with support for DVM transactions.</p></li><li><p><span class="legacy-color-text-default"> </span>Directory with 2 filters, 1 tag and 1 null filter.</p></li><li><p><span class="legacy-color-text-default"> </span>Resiliency enabled.</p><span class="legacy-color-text-default"><br/></span></li></ul><h2 id="Carbontestplan-Carbon_4ace_eos_eos_sbsb_4_bridges">Carbon_4ace_eos_eos_sbsb_4_bridges</h2><ul><li><span class="legacy-color-text-default">1 DMI with 1 port of size 16TB with coherent memory cache enabled.</span></li><li><span class="legacy-color-text-default">4 Coherent agent interfaces with support for DVM transactions.</span></li><li><span class="legacy-color-text-default">Directory with 2 filters, 1 tag and 1 null filter.</span></li><li><span class="legacy-color-text-default">Resiliency enabled.</span></li><li><span class="legacy-color-text-default">1 Non Coherent Bridge.</span></li></ul><h2 id="Carbontestplan-Maligpu_Ncore">Maligpu_Ncore</h2><ul><li><span class="legacy-color-text-default">1CMI of size 4GB</span></li><li><p><span class="legacy-color-text-default"> </span>2 AceLite and 1 ACE agent interfaces</p></li><li><p><span class="legacy-color-text-default"> </span>1 Null filter</p></li><li><p><span class="legacy-color-text-default"> </span>Resiliency is not enabled.</p><span class="legacy-color-text-default"><br/></span></li></ul><h1 id="Carbontestplan-.1"><span class="legacy-color-text-default"> </span></h1><h1 id="Carbontestplan-Creatingthemodel"><span class="legacy-color-text-default">Creating the model</span></h1><p>The model is created using the modelstudio.</p><p><span class="legacy-color-text-default"> </span>Steps for building a model using ModelStudio</p><h3 id="Carbontestplan-Step1:Openmodelstudiofromthecommandline."><span class="legacy-color-text-default">Step1:</span><span class="legacy-color-text-default"> Open modelstudio from the command line.</span></h3><h3 id="Carbontestplan-Step2:Setthecompilerpropertiesasfollowsandsaveit."><span class="legacy-color-text-default"> </span><span style="font-size: 16.0px;font-weight: bold;">Step2:</span><span class="legacy-color-text-default"> Set the compiler properties as follows and save it.</span></h3><ul><li><span class="legacy-color-text-default"> </span>set Input File Control -&gt; directive : observerSignals.dir (this sets observable signals which can be dumped to waveform in the carbon simulation)</li><li>set Input File Control -&gt; f : rtl.f (rtl file path)</li><li>set Verilog Options -&gt; 2001 : true</li><li>set Verilog Options -&gt; vlogTop : carbon_4ace_eos_eos_sbsb (top module name)</li></ul><h1 id="Carbontestplan-.2"><span class="legacy-color-text-default"><span><span><br/></span></span></span></h1><p><span class="legacy-color-text-default"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="337" width="624" src="https://lh3.googleusercontent.com/jqJx2eYycodYbC76HdJiOnQJeWqtX0zrzRivfh2irm60g2zuK8cMpjez5boSTNUuImBOd9aS8-joy6lIo-ifp1IZ4uoflWM37F1NDHj9k5SuTh0fR3wESV-CY4wBpJWhkfCLjV6y" data-image-src="https://lh3.googleusercontent.com/jqJx2eYycodYbC76HdJiOnQJeWqtX0zrzRivfh2irm60g2zuK8cMpjez5boSTNUuImBOd9aS8-joy6lIo-ifp1IZ4uoflWM37F1NDHj9k5SuTh0fR3wESV-CY4wBpJWhkfCLjV6y" loading="lazy"></span></span></p><h3 id="Carbontestplan-Step3:Onceyouhavefilledinthenecessaryinput,clickonthecompilebutton.">Step3:<span class="legacy-color-text-default"> Once you have filled in the necessary input, click on the compile button.</span></h3><p><span class="legacy-color-text-default"> </span>This compile creates .a file, and takes a couple of hours to compile.</p><h3 id="Carbontestplan-Step4:Oncethecompileiscompleted,clickontheSoCDesigner"><span class="legacy-color-text-default">Step4: </span><span class="legacy-color-text-default">Once the compile is completed, click on the SoCDesigner</span></h3><h1 id="Carbontestplan-.3"><span class="legacy-color-text-default"> </span></h1><p><span class="legacy-color-text-default"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="276" width="412" src="https://lh3.googleusercontent.com/3WdMHTEqvq4wg_Y6rwDuWS02xVbV1nMKNjq6ggiuYg6uMZ6BItNCww1VzkevUtPqwiZh1zYDKZaw8ZdL7pbpjDrv9Iu_wEki1SWcZLubfXtol2V10aimOh-GFZ0WGQE0AwgTd15P" data-image-src="https://lh3.googleusercontent.com/3WdMHTEqvq4wg_Y6rwDuWS02xVbV1nMKNjq6ggiuYg6uMZ6BItNCww1VzkevUtPqwiZh1zYDKZaw8ZdL7pbpjDrv9Iu_wEki1SWcZLubfXtol2V10aimOh-GFZ0WGQE0AwgTd15P" loading="lazy"></span></span></p><h1 id="Carbontestplan-.4"><span class="legacy-color-text-default"> </span></h1><h3 id="Carbontestplan-Step5:Createthetransactorsforthecomponent.click“AddTransactor”"><span class="legacy-color-text-default">Step5: </span><span class="legacy-color-text-default">Create the transactors for the component. click “Add Transactor”</span></h3><p><span class="legacy-color-text-default"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="360" width="624" src="https://lh5.googleusercontent.com/OqGhvdE0_UHLmqN8PmnDQOQG6aV4vkNMmQxrjfpsgEmu5Tmo3XNrI4aXnTS6zL3b0QewVGwBELNsh7MXRHe0lM1d3rypqBRZY0BMvOYpgJ-D1B1caYwrLF7MCZ0r6kZMJ8ZGXN-x" data-image-src="https://lh5.googleusercontent.com/OqGhvdE0_UHLmqN8PmnDQOQG6aV4vkNMmQxrjfpsgEmu5Tmo3XNrI4aXnTS6zL3b0QewVGwBELNsh7MXRHe0lM1d3rypqBRZY0BMvOYpgJ-D1B1caYwrLF7MCZ0r6kZMJ8ZGXN-x" loading="lazy"></span></span></p><p><span class="legacy-color-text-default">Select “Advanced matching” and enter the following.</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">Select the interface as AXI4 Slave.</span></p><p><span class="legacy-color-text-default"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="393" width="624" src="https://lh4.googleusercontent.com/sfa4UZ3nnZTlCwIPG7yv8jc8BZb6d7f_XVNi9zVfT7h2Dfjkwi-jUFmVzgQ3UH0w7G02WXoTaYTebSLYJq5-iEtTXH3k9IehrIBshe9y0nsKPXBkWGNNNBUXIuwggAxLHgvMIAUp" data-image-src="https://lh4.googleusercontent.com/sfa4UZ3nnZTlCwIPG7yv8jc8BZb6d7f_XVNi9zVfT7h2Dfjkwi-jUFmVzgQ3UH0w7G02WXoTaYTebSLYJq5-iEtTXH3k9IehrIBshe9y0nsKPXBkWGNNNBUXIuwggAxLHgvMIAUp" loading="lazy"></span></span></p><p><span class="legacy-color-text-default">Click Apply and OK.</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">Repeat the same for all other ports.</span></p><h3 id="Carbontestplan-Step6:Clock/ResetGenerator"><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">Step6: </span><span class="legacy-color-text-default">Clock/Reset Generator</span></h3><p><span class="legacy-color-text-default"> </span>Mouse right click on the clock, then select Create Clock Generator. Nothing to do for clock Generator.</p><p>Mouse right click on the reset, then select Create Reset Generator.</p><p>Change active value to 0x0, inactive to 0x1 (to make negative edge reset), and cycles asserted to 100.</p><h3 id="Carbontestplan-Step7:Compileitwiththechanges">Step7<span class="legacy-color-text-default">: Compile it with the changes</span></h3><p><span class="legacy-color-text-default"> </span>Make changes to the Reset Generator and compile it.</p><h3 id="Carbontestplan-Step8:Addthememorymaptothecppfile."><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">Step8: Add</span><span class="legacy-color-text-default"> the memory map to the cpp file.</span></h3><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">After adding the memory map, compile it finally and the model will be generated.</span></p><p><span class="legacy-color-text-default">The output directory shows the location of the generated model.</span></p><p><span class="legacy-color-text-default"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="281" width="624" src="https://lh3.googleusercontent.com/aw6wiE7JF69-y0jQnydLSov013YbzUjffG_txp3NT1DPMpmcrJVR6YdMYA-kcwOCrljWef8UtiUcH66z_ZovTGgehN9jqEHDgtzv_1svCKsfYt0ZJdL25SoBH2ccJ5upS9AvWAXI" data-image-src="https://lh3.googleusercontent.com/aw6wiE7JF69-y0jQnydLSov013YbzUjffG_txp3NT1DPMpmcrJVR6YdMYA-kcwOCrljWef8UtiUcH66z_ZovTGgehN9jqEHDgtzv_1svCKsfYt0ZJdL25SoBH2ccJ5upS9AvWAXI" loading="lazy"></span></span></p><h1 id="Carbontestplan-.5"><span class="legacy-color-text-default"> </span></h1><h1 id="Carbontestplan-SoCDesigner"><span class="legacy-color-text-default">SoCDesigner</span></h1><p><span class="legacy-color-text-default"> </span>We simulate the entire System on Chip using the model we generated and the Processors and Memory provided from ARM.</p><h2 id="Carbontestplan-SystemusingtheNcoremodel"><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">System using the Ncore model</span></h2><p><span class="legacy-color-text-default"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="363" width="624" src="https://lh5.googleusercontent.com/baBVS99CDH9wK2n8YauZDHqorp3sYvGX9QQLDj1FmXwjEf28NcbFlsYGw28-DUiMYvZEp6cQNK3XoPce4ywO4qkfJGedjtl4JaFvLXMlVxHq47-Y1LeaH-fl16LtBx_wIyoVWCAM" data-image-src="https://lh5.googleusercontent.com/baBVS99CDH9wK2n8YauZDHqorp3sYvGX9QQLDj1FmXwjEf28NcbFlsYGw28-DUiMYvZEp6cQNK3XoPce4ywO4qkfJGedjtl4JaFvLXMlVxHq47-Y1LeaH-fl16LtBx_wIyoVWCAM" loading="lazy"></span></span></p><h2 id="Carbontestplan-SystemusingMaliGPUmodel"><span class="legacy-color-text-default">System using MaliGPU model</span></h2><p><span class="legacy-color-text-default"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-external-resource" height="347" width="624" src="https://lh6.googleusercontent.com/oqk-3W_EOXi-Lvn1vsiJh64m0pip6B6jX-T3-amnjoHvJ6tsvBJpndbn1oc-iheCRUn73BTdCYkV215fToHWaKrRGTwBG4HQGHnfhxB_JtyxZgQfME0jDNeUYVvdn_mFW2x2Q038" data-image-src="https://lh6.googleusercontent.com/oqk-3W_EOXi-Lvn1vsiJh64m0pip6B6jX-T3-amnjoHvJ6tsvBJpndbn1oc-iheCRUn73BTdCYkV215fToHWaKrRGTwBG4HQGHnfhxB_JtyxZgQfME0jDNeUYVvdn_mFW2x2Q038" loading="lazy"></span></span></p><h1 id="Carbontestplan-TestApplications">Test Applications</h1><h2 id="Carbontestplan-.6"><span class="legacy-color-text-default"> </span></h2><h2 id="Carbontestplan-ApplicationswritteninAssembly"><span class="legacy-color-text-default">Applications written in Assembly</span></h2><h3 id="Carbontestplan-1.False_sharing:"><span class="legacy-color-text-default">1. False_sharing: </span></h3><p><span class="legacy-color-text-default">Two clusters concurrently trying to access memory locations in the same cache line.</span></p><h2 id="Carbontestplan-2.Messagepassing:"><span class="legacy-color-text-default"> </span><span style="font-size: 16.0px;font-weight: bold;" class="legacy-color-text-default">2. Message passing:</span></h2><p><span class="legacy-color-text-default">The load and store order is preserved across all clusters.</span></p><h2 id="Carbontestplan-3.Resourceallocation:"><span class="legacy-color-text-default"> </span><span style="font-size: 16.0px;font-weight: bold;" class="legacy-color-text-default">3. Resource allocation:</span></h2><p><span class="legacy-color-text-default">The same memory locations are accessed by all the clusters. The allocation of the resources to all the clusters without any fault.</span></p><h2 id="Carbontestplan-4.Storeacknowledgement:"><span class="legacy-color-text-default"> </span><span style="font-size: 16.0px;font-weight: bold;" class="legacy-color-text-default">4. Store acknowledgement:</span></h2><p><span class="legacy-color-text-default">Use of barriers to avoid potential deadlock</span></p><h1 id="Carbontestplan-.7"><span class="legacy-color-text-default"> </span></h1><h2 id="Carbontestplan-ApplicationswritteninC"><span class="legacy-color-text-default">Applications written in C</span></h2><h3 id="Carbontestplan-1.Dekker:"><span class="legacy-color-text-default"> </span>1. <span class="legacy-color-text-default">Dekker</span><span class="legacy-color-text-default">: </span></h3><p><span class="legacy-color-text-default">Uses Dekkers algorithm to protect shared access to the memory. Test uses a single counter being concurrently accessed by two different clusters. If two processes attempt to enter a critical section at the same time, the algorithm will allow only one process in, based on whose turn it is. If one process is already in the critical section, the other process will busy wait for the first process to exit. This is done by the use of two flags, wants_to_enter and wants_to_enter, which indicate an intention to enter the critical section on the part of processes 0 and 1, respectively, and a variable turn that indicates who has priority between the two processes.</span></p><h3 id="Carbontestplan-2.Peterson:"><span class="legacy-color-text-default"> </span>2. <span class="legacy-color-text-default">Peterson</span><span class="legacy-color-text-default">: </span></h3><p><span class="legacy-color-text-default">Uses Peterson algorithm to protect shared access to memory. The test uses a single counter which is concurrently being accessed by two different clusters. The algorithm uses two variables, ‘flag’ and ‘turn’. A flag[n] value of true indicates that the process ‘n’ wants to enter the critical section. Entrance to the critical section is granted for process P0 if P1 does not want to enter its critical section or if P1 has given priority to P0 by setting ‘turn’ to 0.</span></p><h3 id="Carbontestplan-3.Lamport:">3. Lamport:</h3><p>Uses Lamport Bakery algorithm to provide mutual access to shared resource. Test uses a single counter being concurrently accessed and incremented by all the four clusters. Every cluster who wants to enter the critical section will be given a number n. When a cluster wants to enter the critical section, it has to check whether now is its turn to do so. It should check the number n of every other cluster to make sure that it has the <span class="legacy-color-text-default">smallest one. In case another cluster has the same number, the cluster with the smallest i will enter the critical section first.</span></p><h3 id="Carbontestplan-4.Eis_mcg:">4. <span class="legacy-color-text-default">Eis_mcg</span><span class="legacy-color-text-default">:</span></h3><p><span class="legacy-color-text-default"> </span>Uses Eisenberg &amp; McGuire algorithm to protect shared access to the memory. Test uses a single counter being concurrently accessed and incremented by multiple clusters. The variable turn is set arbitrarily to a number between 0 and n-1 at the start of the algorithm. The flags variable for each process is set to WAITING whenever it intends to enter the critical section. The value flags take either IDLE or WAITING or ACTIVE. Initially the flags variable for each process is initialized to IDLE.</p><h3 id="Carbontestplan-5.Szymanski:">5. <span class="legacy-color-text-default">Szymanski</span><span class="legacy-color-text-default">:</span></h3><p><span class="legacy-color-text-default"> </span>Uses Szymanski's algorithm to protect shared access to the memory. Test uses a single counter being concurrently accessed and incremented by four clusters. The algorithm is modeled on a waiting room with an entry and exit doorway. Initially the entry door is open and the exit door is closed. All processes which request entry into the critical section at roughly the same time enter the waiting room; the last of them closes the entry door and opens the exit door. The processes then enter the critical section one by one (or in larger groups if the critical section permits this). The last process to leave the critical section closes the exit door and reopens the entry door, so the next batch of processes may enter. The implementation consists of each process having a flag variable which is written by that process and read by all others (this single-writer property is desirable for efficient cache usage). The status of the entry door is computed by reading the flags of all processes.</p><h3 id="Carbontestplan-6.Buffer_passing:">6. <span class="legacy-color-text-default">Buffer_passing</span><span class="legacy-color-text-default">:</span></h3><p><span class="legacy-color-text-default"> </span>The clusters send messages to each other over a 1-to-N queue and an N-to-1 queue. Cluster 0 can only write to 1-to-N queue and read from N-to-1 queue, whereas the remaining clusters can write to N-to-1 queue and read from 1-to-N queue. Two mutexes are used respectively for accessing each buffer.</p><h3 id="Carbontestplan-7.Reader_writer:">7. <span class="legacy-color-text-default">Reader_writer</span><span class="legacy-color-text-default">: </span></h3><p><span class="legacy-color-text-default">Each cluster sends tokens to every other cluster and the receiving cluster reads the tokens sent to it. The mutex enables synchronization between the data.</span></p><h2 id="Carbontestplan-DCEregisterinitialisation"><span class="legacy-color-text-default"> </span>DCE register initialisation</h2><p>Some DCE register values need to be set according to the platform type. </p><p>The test application <span class="legacy-color-text-default">(/scratch3/bhavyak/carbon_perl/platforms/Scripts/AHB_Config.mxscr</span><span class="legacy-color-text-default">) will initialize these registers at start-up.  </span></p><h1 id="Carbontestplan-UsingCheckertovalidatethesignals."><span class="legacy-color-text-default"> </span>Using Checker to validate the signals.</h1><p>The prep files are used to generate the .h files</p><p>The prep files are present in the directory</p><p><span class="legacy-color-text-default">/scratch3/bhavyak/crt_checker_dec/build/carbon/eslapi</span></p><p><span class="legacy-color-text-default"> </span>Use the following to generate the .h files</p><p><span class="legacy-color-text-default"># Create arteris checker integration api source files</span></p><p><span class="legacy-color-text-default">${CONCERTO_TOP}/dv/scripts/node_modules/.bin/prep -p /scratch3/bhavyak/crt_checker_dec/build/checker_carbon/rsim_rtl/carbon_4ace_eos_eos_sbsb/json/dv_sys_params,carbon.json -t ${CONCERTO_TOP}/dv/carbon/eslapi/art_checker_include.prep -o art_checker_include.h<br/></span></p><p>Run the script eslapi.py to make the necessary changes in the cpp file and mx files.</p><p>Set LD_LIBRARY_PATH to point to the lib64 in your directory.</p><p>Set the environment variables</p><p><span class="legacy-color-text-default">setenv ART_CHECKER 0x3</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">setenv ART_CHECKER_TIMEOUT 30000</span></p><p><span class="legacy-color-text-default"> </span>Run the simulation in sdcanvas using sdsim.</p><p><span class="legacy-color-text-default">The checker.trc.gz file is generated.</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">Run this trace file against the cpp checker by running the following in the command line</span></p><p><span class="legacy-color-text-default"> </span><span class="legacy-color-text-default">~chirag/codegen_workdir2/hw/dv/common/checker/lib64/checker</span></p><p><span class="legacy-color-text-default"><br/></span></p><h1 id="Carbontestplan-Regressions"><span class="legacy-color-text-default">Regressions</span></h1><p>The regressions for the above mentioned applications are run once in a week.</p><p>The Breker tests are randomly generated with every compilation and it is run manually once a week on different configurations(eg. 2 clusters and 4cores)</p><p> </p><h1 id="Carbontestplan-.8"><span class="legacy-color-text-default"><br/></span></h1><div><span class="legacy-color-text-default"><br/></span></div>