--------------- Rebuild Started: 03/26/2015 03:09:36 Project: Car, Configuration: DP8051 Keil 9.51 Release ---------------
Deleting file ".\DP8051\DP8051_Keil_951\Release\main.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\cyfitter_cfg.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\HE_ISR.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\CyBootAsmKeil.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\CyDmac.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\CyFlash.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\CyLib.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\cymem.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\cyPm.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\CySpc.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\cyutils.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\KeilStart.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\LCD.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\LCD_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\LCD_LCDPort.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\HE_IN_PIN.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\PWM_OUT_PIN.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\HE_TIMER.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\HE_TIMER_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\HE_TIMER_CLK.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\COM_SYNC_OUT_PIN.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\COM_VID_IN_PIN.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\MOTOR_PWM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\MOTOR_PWM_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\MOTOR_PWM_CLK.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\STEERING_PWM_OUT_PIN.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\STEERING_PWM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\STEERING_PWM_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\STEERING_PWM_CLK.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\VERT_SYNC_OUT_PIN.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\LINE_COUNTER.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\LINE_COUNTER_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\VID_COMPARE_CLK.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\VID_COMPARE.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\VID_COMPARE_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\VID_VDAC.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\VID_VDAC_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\SECOND_LINE_IN_FRAME_ISR.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\FIRST_LINE_IN_FRAME_ISR.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\BLACK_POSITION_TIMER.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\BLACK_POSITION_TIMER_PM.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\FIRST_BLACK_PIXEL_READ_ISR.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\COMPARE_OUT.obj"
Deleting file ".\DP8051\DP8051_Keil_951\Release\Car.hex"
Deleting file ".\DP8051\DP8051_Keil_951\Release\Car.elf"
Deleting file ".\DP8051\DP8051_Keil_951\Release\Car.map"
Deleting file ".\Car.cycdx"
Deleting file ".\Car.svd"
Deleting file ".\Car.rpt"
Deleting file ".\Car_timing.html"
Deleting file ".\DP8051\DP8051_Keil_951\Release\.deps\C_FILE.P"
Deleting file ".\DP8051\DP8051_Keil_951\Release\.deps\DP8051_C_FILE.P"
Deleting file ".\DP8051\DP8051_Keil_951\Release\.deps\KEIL_8051_ASM_FILE.P"
cydsfit.exe -.appdatapath "C:\Users\Yicheng\AppData\Local\Cypress Semiconductor\PSoC Creator\3.1" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car.cyprj -d CY8C3866AXI-040 -s C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Generated_Source\PSoC3 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=BE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
Warning: sta.M0021: Car_timing.html: Warning-1350: Asynchronous path(s) exist from "VID_COMPARE_CLK(fixed-function)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\Yicheng\Dropbox\Princeton\Junior\ELE302\ELE302-Carlab\Design02\Car.cydsn\Car_timing.html)
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
c51.exe .\main.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP "INCDIR(., .\Generated_Source\PSoC3)" FF(3) DB WL(2) PR(.\DP8051\DP8051_Keil_951\Release/main.lst) CD "OT(8, Size)" OJ(.\DP8051\DP8051_Keil_951\Release\main.obj)
*** MESSAGE C286 IN LINE 0 OF (null): license limits optimization to level 5
ERROR: .\main.c:71: syntax error near 'LINE_COUNTER_Stop'
The command 'c51.exe' failed with exit code '2'.
--------------- Rebuild Failed: 03/26/2015 03:10:02 ---------------
