--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.799 ns
From           : SPI_SI
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 18.263 ns
From           : led_blinker:BLINK_D1|led_timer[1]
To             : DEBUG_LED0
From Clock     : IF_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.337 ns
From           : SDOBACK
To             : FX2_PE1
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.850 ns
From           : SPI_SI
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
Slack          : -0.393 ns
Required Time  : 144.01 MHz ( period = 6.944 ns )
Actual Time    : 136.30 MHz ( period = 7.337 ns )
From           : NWire_rcv:M_IQ|tb_width[1]
To             : NWire_rcv:M_IQ|pass[1]
From Clock     : clkmult3:cm3|altpll:altpll_component|_clk0
To Clock       : clkmult3:cm3|altpll:altpll_component|_clk0
Failed Paths   : 84

Type           : Clock Setup: 'IF_clk'
Slack          : 0.287 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : NWire_rcv:M_IQ|idata[34]
To             : NWire_rcv:M_IQ|DIFF_CLK.xd0[34]
From Clock     : clkmult3:cm3|altpll:altpll_component|_clk0
To Clock       : IF_clk
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : N/A
Required Time  : None
Actual Time    : 135.65 MHz ( period = 7.372 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'C5'
Slack          : N/A
Required Time  : None
Actual Time    : 163.88 MHz ( period = 6.102 ns )
From           : clk_lrclk_gen:clrgen|BCLK_cnt[10]
To             : clk_lrclk_gen:clrgen|BCLK_cnt[3]
From Clock     : C5
To Clock       : C5
Failed Paths   : 0

Type           : Clock Hold: 'IF_clk'
Slack          : -1.313 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : PLL_freq[15]
To             : Previous_PLL_freq[15]
From Clock     : IF_clk
To Clock       : IF_clk
Failed Paths   : 32

Type           : Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
Slack          : 0.499 ns
Required Time  : 144.01 MHz ( period = 6.944 ns )
Actual Time    : N/A
From           : NWire_xmit:M_LRAudio|id[31]
To             : NWire_xmit:M_LRAudio|id[31]
From Clock     : clkmult3:cm3|altpll:altpll_component|_clk0
To Clock       : clkmult3:cm3|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'C5'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : cdc_sync:cdc_jack|sigb[0]
To             : I2S_xmit:J_LRAudio|xmit_rdy
From Clock     : C5
To Clock       : C5
Failed Paths   : 89

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 205

--------------------------------------------------------------------------------------

