Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version N-2017.12-SP2-1_Full64; Runtime version N-2017.12-SP2-1_Full64;  Apr 20 19:23 2019
VCD+ Writer N-2017.12-SP2-1_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
@@
@@
@@                     0  Asserting System reset......
@@
@@                     0 : System STILL at reset, can't show anything
@@
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 203f100020bf000a : 2323593525481897994
@@@ mem[    8] = 47ff041f47ff041f : 5187869828152493087
@@@ mem[   16] = 47ff041f47ff041f : 5187869828152493087
@@@ mem[   24] = a4c1000047ff041f : 11871770093933233183
@@@ mem[   32] = 0000055540c50402 : 5863717012482
@@@
@@@
@@                  5320 : System halted
@@
@@@ System halted on HALT instruction
@@@
@@
@@  50 cycles / 9 instrs = 5.555556 CPI
@@
@@  1470.00 ns total time to execute
@@

$finish called from file "testbench/testbench.v", line 257.
$finish at simulation time                 6320
           V C S   S i m u l a t i o n   R e p o r t 
Time: 632000 ps
CPU Time:      0.290 seconds;       Data structure size:   0.2Mb
Sat Apr 20 19:23:05 2019
