<?xml version="1.0" encoding="UTF-8" ?>
<SynplifyOutput>
	<result>Success</result>
	<design>board_deploy</design>
	<target_verilog>C:\Libero\Projects\board_deploy\board_deploy\synthesis\board_deploy.vm</target_verilog>
</SynplifyOutput>
