#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: ?????
Generated by Fabric Compiler (version 2020.3 build 62942) at Tue May 30 13:29:20 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL_S' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 's0/clk_out/Q[0]_Inferred'  from 's0/clk_out_ce_mux[0]/gateop_perm/L3' to: 's0/clk_out_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4087: Port 'clk_out' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_seg[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'dis_shu[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'score[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'en_score' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_column[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'key_row[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue May 30 13:29:23 2023
| Design       : top_basketball
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk_in_Inferred          1000.000     {0 500}        Declared                59           0  {clk_in}
 s0/clk_out/Q[0]_Inferred 1000.000     {0 500}        Declared                 5           1  {s0/clk_out/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               clk_in_Inferred                         
 Inferred_clock_group_0        asynchronous               s0/clk_out/Q[0]_Inferred                
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 clk_in_Inferred              1.000 MHz     213.311 MHz       1000.000          4.688        995.312
 s0/clk_out/Q[0]_Inferred
                              1.000 MHz     706.714 MHz       1000.000          1.415        998.585
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            995.312       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.585       0.000              0              5
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.344       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.374       0.000              0              5
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.289       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.433       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred            996.198       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                   998.874       0.000              0              5
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred        clk_in_Inferred              0.317       0.000              0            184
 s0/clk_out/Q[0]_Inferred
                        s0/clk_out/Q[0]_Inferred
                                                     0.344       0.000              0              5
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 clk_in_Inferred                                   499.653       0.000              0             59
 s0/clk_out/Q[0]_Inferred                          499.652       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       3.939         ntclkbufg_0      
 CLMA_126_200/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_126_200/Q1                   tco                   0.261       4.200 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.591       4.791         s0/cnt [13]      
 CLMS_126_205/Y0                   td                    0.282       5.073 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.572       5.645         s0/_N461         
 CLMA_130_216/Y0                   td                    0.164       5.809 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.585       6.394         s0/_N466         
 CLMA_130_200/Y0                   td                    0.282       6.676 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       7.265         s0/N34           
                                                         0.334       7.599 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.599         s0/_N100         
 CLMA_126_188/COUT                 td                    0.097       7.696 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.696         s0/_N102         
                                                         0.060       7.756 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.756         s0/_N104         
 CLMA_126_192/COUT                 td                    0.097       7.853 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.853         s0/_N106         
                                                         0.060       7.913 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.913         s0/_N108         
 CLMA_126_196/COUT                 td                    0.097       8.010 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         s0/_N110         
                                                         0.060       8.070 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.070         s0/_N112         
 CLMA_126_200/COUT                 td                    0.097       8.167 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.167         s0/_N114         
                                                         0.060       8.227 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.227         s0/_N116         
 CLMA_126_204/COUT                 td                    0.097       8.324 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.324         s0/_N118         
                                                         0.059       8.383 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.383         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.383         Logic Levels: 8  
                                                                                   Logic: 2.107ns(47.412%), Route: 2.337ns(52.588%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.533    1003.359         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.916                          
 clock uncertainty                                      -0.050    1003.866                          

 Setup time                                             -0.171    1003.695                          

 Data required time                                               1003.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.695                          
 Data arrival time                                                  -8.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.312                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.359
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       3.939         ntclkbufg_0      
 CLMA_126_200/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_126_200/Q1                   tco                   0.261       4.200 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.591       4.791         s0/cnt [13]      
 CLMS_126_205/Y0                   td                    0.282       5.073 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.572       5.645         s0/_N461         
 CLMA_130_216/Y0                   td                    0.164       5.809 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.585       6.394         s0/_N466         
 CLMA_130_200/Y0                   td                    0.282       6.676 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       7.265         s0/N34           
                                                         0.334       7.599 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.599         s0/_N100         
 CLMA_126_188/COUT                 td                    0.097       7.696 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.696         s0/_N102         
                                                         0.060       7.756 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.756         s0/_N104         
 CLMA_126_192/COUT                 td                    0.097       7.853 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.853         s0/_N106         
                                                         0.060       7.913 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.913         s0/_N108         
 CLMA_126_196/COUT                 td                    0.097       8.010 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         s0/_N110         
                                                         0.060       8.070 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.070         s0/_N112         
 CLMA_126_200/COUT                 td                    0.097       8.167 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.167         s0/_N114         
                                                         0.060       8.227 r       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.227         s0/_N116         
 CLMA_126_204/COUT                 td                    0.095       8.322 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.322         s0/_N118         
 CLMA_126_208/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.322         Logic Levels: 8  
                                                                                   Logic: 2.046ns(46.680%), Route: 2.337ns(53.320%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.533    1003.359         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.916                          
 clock uncertainty                                      -0.050    1003.866                          

 Setup time                                             -0.171    1003.695                          

 Data required time                                               1003.695                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.695                          
 Data arrival time                                                  -8.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.373                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[13]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.028  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.354
  Launch Clock Delay      :  3.939
  Clock Pessimism Removal :  0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.801       3.939         ntclkbufg_0      
 CLMA_126_200/CLK                                                          r       s0/cnt[13]/opit_0_inv_A2Q21/CLK

 CLMA_126_200/Q1                   tco                   0.261       4.200 r       s0/cnt[13]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.591       4.791         s0/cnt [13]      
 CLMS_126_205/Y0                   td                    0.282       5.073 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.572       5.645         s0/_N461         
 CLMA_130_216/Y0                   td                    0.164       5.809 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.585       6.394         s0/_N466         
 CLMA_130_200/Y0                   td                    0.282       6.676 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.589       7.265         s0/N34           
                                                         0.334       7.599 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.599         s0/_N100         
 CLMA_126_188/COUT                 td                    0.097       7.696 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.696         s0/_N102         
                                                         0.060       7.756 r       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.756         s0/_N104         
 CLMA_126_192/COUT                 td                    0.097       7.853 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.853         s0/_N106         
                                                         0.060       7.913 r       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.913         s0/_N108         
 CLMA_126_196/COUT                 td                    0.097       8.010 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.010         s0/_N110         
                                                         0.060       8.070 r       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.070         s0/_N112         
 CLMA_126_200/COUT                 td                    0.097       8.167 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.167         s0/_N114         
                                                         0.059       8.226 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       8.226         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   8.226         Logic Levels: 7  
                                                                                   Logic: 1.950ns(45.486%), Route: 2.337ns(54.514%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935    1001.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056    1001.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.528    1003.354         ntclkbufg_0      
 CLMA_126_204/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.557    1003.911                          
 clock uncertainty                                      -0.050    1003.861                          

 Setup time                                             -0.171    1003.690                          

 Data required time                                               1003.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.690                          
 Data arrival time                                                  -8.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.464                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.989
  Launch Clock Delay      :  3.399
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.573       3.399         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q2                   tco                   0.224       3.623 r       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.141       3.764         nt_score[7]      
 CLMA_146_228/M0                                                           r       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.764         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.851       3.989         ntclkbufg_0      
 CLMA_146_228/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.432                          
 clock uncertainty                                       0.000       3.432                          

 Hold time                                              -0.012       3.420                          

 Data required time                                                  3.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.420                          
 Data arrival time                                                  -3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[0]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.979
  Launch Clock Delay      :  3.386
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.560       3.386         ntclkbufg_0      
 CLMA_142_220/CLK                                                          r       s1/red_score[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_142_220/Q0                   tco                   0.223       3.609 f       s1/red_score[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=16)       0.220       3.829         nt_score[0]      
 CLMA_146_220/AD                                                           f       s2/dis_num[0]/opit_0_inv/D

 Data arrival time                                                   3.829         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.841       3.979         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s2/dis_num[0]/opit_0_inv/CLK
 clock pessimism                                        -0.538       3.441                          
 clock uncertainty                                       0.000       3.441                          

 Hold time                                               0.033       3.474                          

 Data required time                                                  3.474                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.474                          
 Data arrival time                                                  -3.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[15]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.969
  Launch Clock Delay      :  3.359
  Clock Pessimism Removal :  -0.557

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.935       1.000 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.000         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.056       1.056 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.826         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.826 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.533       3.359         ntclkbufg_0      
 CLMA_146_197/CLK                                                          r       s1/yellow_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_197/Q0                   tco                   0.223       3.582 f       s1/yellow_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.220       3.802         nt_score[15]     
 CLMA_146_213/AD                                                           f       s2/dis_num[15]/opit_0_inv/D

 Data arrival time                                                   3.802         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[15]/opit_0_inv/CLK
 clock pessimism                                        -0.557       3.412                          
 clock uncertainty                                       0.000       3.412                          

 Hold time                                               0.033       3.445                          

 Data required time                                                  3.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.445                          
 Data arrival time                                                  -3.802                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.357                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.868
  Clock Pessimism Removal :  0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.868       0.868         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q0                   tco                   0.261       1.129 r       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.801       1.930         s2/dis_lin [0]   
 CLMA_146_209/M3                                                           r       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.930         Logic Levels: 0  
                                                                                   Logic: 0.261ns(24.576%), Route: 0.801ns(75.424%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.064    1000.632                          
 clock uncertainty                                      -0.050    1000.582                          

 Setup time                                             -0.067    1000.515                          

 Data required time                                               1000.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.515                          
 Data arrival time                                                  -1.930                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.585                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.675
  Launch Clock Delay      :  0.713
  Clock Pessimism Removal :  0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.261       0.974 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.501       1.475         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.475         Logic Levels: 0  
                                                                                   Logic: 0.261ns(34.252%), Route: 0.501ns(65.748%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.675    1000.675         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.064    1000.739                          
 clock uncertainty                                      -0.050    1000.689                          

 Setup time                                             -0.067    1000.622                          

 Data required time                                               1000.622                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.622                          
 Data arrival time                                                  -1.475                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.147                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.568
  Launch Clock Delay      :  0.713
  Clock Pessimism Removal :  0.145

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.261       0.974 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.183       1.157         s2/dis_sel [6]   
 CLMA_146_209/M1                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   1.157         Logic Levels: 0  
                                                                                   Logic: 0.261ns(58.784%), Route: 0.183ns(41.216%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568    1000.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.145    1000.713                          
 clock uncertainty                                      -0.050    1000.663                          

 Setup time                                             -0.067    1000.596                          

 Data required time                                               1000.596                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.596                          
 Data arrival time                                                  -1.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.439                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.868
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  -0.064

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.223       0.791 f       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.371       1.162         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           f       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.162         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.542%), Route: 0.371ns(62.458%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.868       0.868         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                        -0.064       0.804                          
 clock uncertainty                                       0.000       0.804                          

 Hold time                                              -0.016       0.788                          

 Data required time                                                  0.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.788                          
 Data arrival time                                                  -1.162                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.713
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  -0.145

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_209/Q1                   tco                   0.224       0.792 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.141       0.933         s2/dis_sel [7]   
 CLMA_146_209/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.933         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.145       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                              -0.012       0.556                          

 Data required time                                                  0.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.556                          
 Data arrival time                                                  -0.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.713
  Launch Clock Delay      :  0.568
  Clock Pessimism Removal :  -0.145

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.568       0.568         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.224       0.792 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.142       0.934         s2/dis_sel [0]   
 CLMA_146_209/M2                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.934         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.202%), Route: 0.142ns(38.798%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.713       0.713         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.145       0.568                          
 clock uncertainty                                       0.000       0.568                          

 Hold time                                              -0.012       0.556                          

 Data required time                                                  0.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.556                          
 Data arrival time                                                  -0.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.378                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.261       4.230 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.876       5.106         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.377       5.483 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.780       6.263         s2/dis_tmp [1]   
 CLMA_146_241/Y0                   td                    0.371       6.634 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.227       7.861         _N252            
 IOL_151_325/DO                    td                    0.122       7.983 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       7.983         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.788      10.771 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069      10.840         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                  10.840         Logic Levels: 4  
                                                                                   Logic: 3.919ns(57.037%), Route: 2.952ns(42.963%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.261       4.230 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.876       5.106         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.377       5.483 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.921       6.404         s2/dis_tmp [1]   
 CLMA_146_241/Y1                   td                    0.230       6.634 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.190       7.824         _N248            
 IOL_151_326/DO                    td                    0.122       7.946 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       7.946         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.788      10.734 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074      10.808         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                  10.808         Logic Levels: 4  
                                                                                   Logic: 3.778ns(55.242%), Route: 3.061ns(44.758%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    1.100       1.165 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.165         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.067       1.232 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.138         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.138 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.831       3.969         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.261       4.230 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.876       5.106         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.377       5.483 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.921       6.404         s2/dis_tmp [1]   
 CLMA_146_241/Y2                   td                    0.348       6.752 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.787       7.539         _N251            
 IOL_151_297/DO                    td                    0.122       7.661 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.661         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.788      10.449 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073      10.522         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                  10.522         Logic Levels: 4  
                                                                                   Logic: 3.896ns(59.454%), Route: 2.657ns(40.546%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.220       1.275         nt_key_row[0]    
 CLMA_146_212/D1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.275         Logic Levels: 2  
                                                                                   Logic: 1.029ns(80.706%), Route: 0.246ns(19.294%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.935       0.961 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.961         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.094       1.055 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.309       1.364         nt_key_row[0]    
 CLMA_146_208/A1                                                           r       s1/key_2/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.364         Logic Levels: 2  
                                                                                   Logic: 1.029ns(75.440%), Route: 0.335ns(24.560%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[1] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G18                                                     0.000       0.000 r       key_column[1] (port)
                                   net (fanout=1)        0.065       0.065         key_column[1]    
 IOBD_152_214/DIN                  td                    0.935       1.000 r       key_column_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.000         key_column_ibuf[1]/ntD
 IOL_151_214/RX_DATA_DD            td                    0.094       1.094 r       key_column_ibuf[1]/opit_1/OUT
                                   net (fanout=1)        0.305       1.399         nt_key_column[1] 
 CLMA_146_208/A4                                                           r       s1/key_2/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.399         Logic Levels: 2  
                                                                                   Logic: 1.029ns(73.553%), Route: 0.370ns(26.447%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[23]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_126_196/Q3                   tco                   0.209       3.393 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.364       3.757         s0/cnt [11]      
 CLMS_126_205/Y0                   td                    0.308       4.065 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.469       4.534         s0/_N461         
 CLMA_130_216/Y0                   td                    0.131       4.665 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.480       5.145         s0/_N466         
 CLMA_130_200/Y0                   td                    0.226       5.371 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.485       5.856         s0/N34           
                                                         0.267       6.123 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.123         s0/_N100         
 CLMA_126_188/COUT                 td                    0.083       6.206 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.206         s0/_N102         
                                                         0.055       6.261 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.261         s0/_N104         
 CLMA_126_192/COUT                 td                    0.083       6.344 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.344         s0/_N106         
                                                         0.055       6.399 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.399         s0/_N108         
 CLMA_126_196/COUT                 td                    0.083       6.482 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.482         s0/_N110         
                                                         0.055       6.537 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.537         s0/_N112         
 CLMA_126_200/COUT                 td                    0.083       6.620 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.620         s0/_N114         
                                                         0.055       6.675 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.675         s0/_N116         
 CLMA_126_204/COUT                 td                    0.083       6.758 r       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.758         s0/_N118         
                                                         0.055       6.813 f       s0/cnt[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.813         s0/_N120         
                                                                           f       s0/cnt[23]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.813         Logic Levels: 8  
                                                                                   Logic: 1.831ns(50.455%), Route: 1.798ns(49.545%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.270    1002.783         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[23]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.171                          
 clock uncertainty                                      -0.050    1003.121                          

 Setup time                                             -0.110    1003.011                          

 Data required time                                               1003.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.011                          
 Data arrival time                                                  -6.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.198                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[21]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.783
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_126_196/Q3                   tco                   0.209       3.393 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.364       3.757         s0/cnt [11]      
 CLMS_126_205/Y0                   td                    0.308       4.065 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.469       4.534         s0/_N461         
 CLMA_130_216/Y0                   td                    0.131       4.665 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.480       5.145         s0/_N466         
 CLMA_130_200/Y0                   td                    0.226       5.371 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.485       5.856         s0/N34           
                                                         0.267       6.123 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.123         s0/_N100         
 CLMA_126_188/COUT                 td                    0.083       6.206 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.206         s0/_N102         
                                                         0.055       6.261 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.261         s0/_N104         
 CLMA_126_192/COUT                 td                    0.083       6.344 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.344         s0/_N106         
                                                         0.055       6.399 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.399         s0/_N108         
 CLMA_126_196/COUT                 td                    0.083       6.482 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.482         s0/_N110         
                                                         0.055       6.537 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.537         s0/_N112         
 CLMA_126_200/COUT                 td                    0.083       6.620 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.620         s0/_N114         
                                                         0.055       6.675 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.675         s0/_N116         
 CLMA_126_204/COUT                 td                    0.082       6.757 f       s0/cnt[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.757         s0/_N118         
 CLMA_126_208/CIN                                                          f       s0/cnt[21]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.757         Logic Levels: 8  
                                                                                   Logic: 1.775ns(49.678%), Route: 1.798ns(50.322%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.270    1002.783         ntclkbufg_0      
 CLMA_126_208/CLK                                                          r       s0/cnt[21]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.171                          
 clock uncertainty                                      -0.050    1003.121                          

 Setup time                                             -0.110    1003.011                          

 Data required time                                               1003.011                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.011                          
 Data arrival time                                                  -6.757                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.254                          
====================================================================================================

====================================================================================================

Startpoint  : s0/cnt[11]/opit_0_inv_A2Q21/CLK
Endpoint    : s0/cnt[19]/opit_0_inv_A2Q21/Cin
Path Group  : clk_in_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.779
  Launch Clock Delay      :  3.184
  Clock Pessimism Removal :  0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.453       3.184         ntclkbufg_0      
 CLMA_126_196/CLK                                                          r       s0/cnt[11]/opit_0_inv_A2Q21/CLK

 CLMA_126_196/Q3                   tco                   0.209       3.393 r       s0/cnt[11]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.364       3.757         s0/cnt [11]      
 CLMS_126_205/Y0                   td                    0.308       4.065 r       s0/N34_16/gateop_perm/Z
                                   net (fanout=1)        0.469       4.534         s0/_N461         
 CLMA_130_216/Y0                   td                    0.131       4.665 r       s0/N34_21/gateop_perm/Z
                                   net (fanout=2)        0.480       5.145         s0/_N466         
 CLMA_130_200/Y0                   td                    0.226       5.371 r       s0/N34_24/gateop_perm/Z
                                   net (fanout=24)       0.485       5.856         s0/N34           
                                                         0.267       6.123 r       s0/cnt[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.123         s0/_N100         
 CLMA_126_188/COUT                 td                    0.083       6.206 r       s0/cnt[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.206         s0/_N102         
                                                         0.055       6.261 f       s0/cnt[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.261         s0/_N104         
 CLMA_126_192/COUT                 td                    0.083       6.344 r       s0/cnt[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.344         s0/_N106         
                                                         0.055       6.399 f       s0/cnt[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.399         s0/_N108         
 CLMA_126_196/COUT                 td                    0.083       6.482 r       s0/cnt[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.482         s0/_N110         
                                                         0.055       6.537 f       s0/cnt[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.537         s0/_N112         
 CLMA_126_200/COUT                 td                    0.083       6.620 r       s0/cnt[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.620         s0/_N114         
                                                         0.055       6.675 f       s0/cnt[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.675         s0/_N116         
                                                                           f       s0/cnt[19]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.675         Logic Levels: 7  
                                                                                   Logic: 1.693ns(48.496%), Route: 1.798ns(51.504%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 U1                                                      0.000    1000.000 r       clk_in (port)    
                                   net (fanout=1)        0.065    1000.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781    1000.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041    1000.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.266    1002.779         ntclkbufg_0      
 CLMA_126_204/CLK                                                          r       s0/cnt[19]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.388    1003.167                          
 clock uncertainty                                      -0.050    1003.117                          

 Setup time                                             -0.110    1003.007                          

 Data required time                                               1003.007                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.007                          
 Data arrival time                                                  -6.675                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.332                          
====================================================================================================

====================================================================================================

Startpoint  : s1/red_score[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[7]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.238
  Launch Clock Delay      :  2.823
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.310       2.823         ntclkbufg_0      
 CLMA_146_229/CLK                                                          r       s1/red_score[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_229/Q2                   tco                   0.198       3.021 r       s1/red_score[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.143       3.164         nt_score[7]      
 CLMA_146_228/M0                                                           r       s2/dis_num[7]/opit_0_inv/D

 Data arrival time                                                   3.164         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.507       3.238         ntclkbufg_0      
 CLMA_146_228/CLK                                                          r       s2/dis_num[7]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.850                          
 clock uncertainty                                       0.000       2.850                          

 Hold time                                              -0.003       2.847                          

 Data required time                                                  2.847                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.847                          
 Data arrival time                                                  -3.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.317                          
====================================================================================================

====================================================================================================

Startpoint  : s1/yellow_score[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : s2/dis_num[14]/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.206
  Launch Clock Delay      :  2.787
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.274       2.787         ntclkbufg_0      
 CLMA_146_197/CLK                                                          r       s1/yellow_score[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_146_197/Q1                   tco                   0.198       2.985 r       s1/yellow_score[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.162       3.147         nt_score[14]     
 CLMA_146_200/M0                                                           r       s2/dis_num[14]/opit_0_inv/D

 Data arrival time                                                   3.147         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.000%), Route: 0.162ns(45.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.475       3.206         ntclkbufg_0      
 CLMA_146_200/CLK                                                          r       s2/dis_num[14]/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.818                          
 clock uncertainty                                       0.000       2.818                          

 Hold time                                              -0.003       2.815                          

 Data required time                                                  2.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.815                          
 Data arrival time                                                  -3.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : s1/t6/opit_0_inv/CLK
Endpoint    : s1/t5/opit_0_inv/D
Path Group  : clk_in_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.224
  Launch Clock Delay      :  2.814
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.781       0.846 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.846         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.041       0.887 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.513         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.513 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.301       2.814         ntclkbufg_0      
 CLMA_146_220/CLK                                                          r       s1/t6/opit_0_inv/CLK

 CLMA_146_220/Q3                   tco                   0.198       3.012 r       s1/t6/opit_0_inv/Q
                                   net (fanout=2)        0.156       3.168         s1/t6            
 CLMA_146_217/M3                                                           r       s1/t5/opit_0_inv/D

 Data arrival time                                                   3.168         Logic Levels: 0  
                                                                                   Logic: 0.198ns(55.932%), Route: 0.156ns(44.068%)
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.493       3.224         ntclkbufg_0      
 CLMA_146_217/CLK                                                          r       s1/t5/opit_0_inv/CLK
 clock pessimism                                        -0.388       2.836                          
 clock uncertainty                                       0.000       2.836                          

 Hold time                                              -0.003       2.833                          

 Data required time                                                  2.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.833                          
 Data arrival time                                                  -3.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[0]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[3]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.182  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.464
  Launch Clock Delay      :  0.677
  Clock Pessimism Removal :  0.031

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.677       0.677         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK

 CLMA_146_216/Q0                   tco                   0.206       0.883 f       s2/dis_lin[0]/opit_0_inv/Q
                                   net (fanout=1)        0.653       1.536         s2/dis_lin [0]   
 CLMA_146_209/M3                                                           f       s2/dis_lin[3]/opit_0_inv/D

 Data arrival time                                                   1.536         Logic Levels: 0  
                                                                                   Logic: 0.206ns(23.981%), Route: 0.653ns(76.019%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464    1000.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK
 clock pessimism                                         0.031    1000.495                          
 clock uncertainty                                      -0.050    1000.445                          

 Setup time                                             -0.035    1000.410                          

 Data required time                                               1000.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.410                          
 Data arrival time                                                  -1.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.874                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[0]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.560
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.031

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.209       0.750 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.416       1.166         s2/dis_sel [6]   
 CLMA_146_216/M0                                                           r       s2/dis_lin[0]/opit_0_inv/D

 Data arrival time                                                   1.166         Logic Levels: 0  
                                                                                   Logic: 0.209ns(33.440%), Route: 0.416ns(66.560%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.560    1000.560         nt_clk_out       
 CLMA_146_216/CLK                                                          r       s2/dis_lin[0]/opit_0_inv/CLK
 clock pessimism                                         0.031    1000.591                          
 clock uncertainty                                      -0.050    1000.541                          

 Setup time                                             -0.027    1000.514                          

 Data required time                                               1000.514                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.514                          
 Data arrival time                                                  -1.166                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.348                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.464
  Launch Clock Delay      :  0.541
  Clock Pessimism Removal :  0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.209       0.750 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.181       0.931         s2/dis_sel [6]   
 CLMA_146_209/M1                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   0.931         Logic Levels: 0  
                                                                                   Logic: 0.209ns(53.590%), Route: 0.181ns(46.410%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_196/Q0                                         0.000    1000.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464    1000.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                         0.077    1000.541                          
 clock uncertainty                                      -0.050    1000.491                          

 Setup time                                             -0.027    1000.464                          

 Data required time                                               1000.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.464                          
 Data arrival time                                                  -0.931                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       999.533                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[2]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.464
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464       0.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK

 CLMA_146_209/Q1                   tco                   0.198       0.662 r       s2/dis_lin[2]/opit_0_inv/Q
                                   net (fanout=9)        0.143       0.805         s2/dis_sel [7]   
 CLMA_146_209/M0                                                           r       s2/dis_lin[1]/opit_0_inv/D

 Data arrival time                                                   0.805         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.464                          
 clock uncertainty                                       0.000       0.464                          

 Hold time                                              -0.003       0.461                          

 Data required time                                                  0.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.461                          
 Data arrival time                                                  -0.805                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[3]/opit_0_inv/CLK
Endpoint    : s2/dis_lin[2]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.464
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464       0.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[3]/opit_0_inv/CLK

 CLMA_146_209/Q3                   tco                   0.198       0.662 r       s2/dis_lin[3]/opit_0_inv/Q
                                   net (fanout=12)       0.144       0.806         s2/dis_sel [0]   
 CLMA_146_209/M2                                                           r       s2/dis_lin[2]/opit_0_inv/D

 Data arrival time                                                   0.806         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.895%), Route: 0.144ns(42.105%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[2]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.464                          
 clock uncertainty                                       0.000       0.464                          

 Hold time                                              -0.003       0.461                          

 Data required time                                                  0.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.461                          
 Data arrival time                                                  -0.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_lin[1]/opit_0_inv/CLK
Endpoint    : s2/dis_sel[1]/opit_0_inv/D
Path Group  : s0/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.541
  Launch Clock Delay      :  0.464
  Clock Pessimism Removal :  -0.077

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.464       0.464         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_lin[1]/opit_0_inv/CLK

 CLMA_146_209/Q0                   tco                   0.198       0.662 r       s2/dis_lin[1]/opit_0_inv/Q
                                   net (fanout=13)       0.146       0.808         s2/dis_sel [6]   
 CLMA_146_209/M1                                                           r       s2/dis_sel[1]/opit_0_inv/D

 Data arrival time                                                   0.808         Logic Levels: 0  
                                                                                   Logic: 0.198ns(57.558%), Route: 0.146ns(42.442%)
----------------------------------------------------------------------------------------------------

 Clock s0/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_196/Q0                                         0.000       0.000 r       s0/clk_out/opit_0_inv/Q
                                   net (fanout=7)        0.541       0.541         nt_clk_out       
 CLMA_146_209/CLK                                                          r       s2/dis_sel[1]/opit_0_inv/CLK
 clock pessimism                                        -0.077       0.464                          
 clock uncertainty                                       0.000       0.464                          

 Hold time                                              -0.003       0.461                          

 Data required time                                                  0.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.461                          
 Data arrival time                                                  -0.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.209       3.429 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.669       4.098         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.302       4.400 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.595       4.995         s2/dis_tmp [1]   
 CLMA_146_241/Y0                   td                    0.297       5.292 f       s2/N80[1]/gateop_perm/Z
                                   net (fanout=1)        1.129       6.421         _N252            
 IOL_151_325/DO                    td                    0.081       6.502 f       dis_seg_obuf[1]/opit_1/O
                                   net (fanout=1)        0.000       6.502         dis_seg_obuf[1]/ntO
 IOBS_152_325/PAD                  td                    2.049       8.551 f       dis_seg_obuf[1]/opit_0/O
                                   net (fanout=1)        0.069       8.620         dis_seg[1]       
 A15                                                                       f       dis_seg[1] (port)

 Data arrival time                                                   8.620         Logic Levels: 4  
                                                                                   Logic: 2.938ns(54.407%), Route: 2.462ns(45.593%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.209       3.429 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.669       4.098         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.302       4.400 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.701       5.101         s2/dis_tmp [1]   
 CLMA_146_241/Y1                   td                    0.185       5.286 f       s2/N80[0]/gateop_perm/Z
                                   net (fanout=1)        1.095       6.381         _N248            
 IOL_151_326/DO                    td                    0.081       6.462 f       dis_seg_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       6.462         dis_seg_obuf[0]/ntO
 IOBD_152_326/PAD                  td                    2.049       8.511 f       dis_seg_obuf[0]/opit_0/O
                                   net (fanout=1)        0.074       8.585         dis_seg[0]       
 B15                                                                       f       dis_seg[0] (port)

 Data arrival time                                                   8.585         Logic Levels: 4  
                                                                                   Logic: 2.826ns(52.675%), Route: 2.539ns(47.325%)
====================================================================================================

====================================================================================================

Startpoint  : s2/dis_num[9]/opit_0_inv/CLK
Endpoint    : dis_seg[3] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_in_Inferred (rising edge)
                                                         0.000       0.000 r                        
 U1                                                      0.000       0.000 r       clk_in (port)    
                                   net (fanout=1)        0.065       0.065         clk_in           
 IOBD_0_74/DIN                     td                    0.898       0.963 r       clk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.963         clk_in_ibuf/ntD  
 IOL_7_74/INCK                     td                    0.047       1.010 r       clk_in_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.731         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.731 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=59)       1.489       3.220         ntclkbufg_0      
 CLMA_146_213/CLK                                                          r       s2/dis_num[9]/opit_0_inv/CLK

 CLMA_146_213/Q2                   tco                   0.209       3.429 r       s2/dis_num[9]/opit_0_inv/Q
                                   net (fanout=1)        0.669       4.098         s2/dis_num [9]   
 CLMA_146_217/Y6AB                 td                    0.302       4.400 r       s2/N27_16[1]_muxf6/F
                                   net (fanout=7)        0.701       5.101         s2/dis_tmp [1]   
 CLMA_146_241/Y2                   td                    0.279       5.380 f       s2/N80[3]/gateop_perm/Z
                                   net (fanout=1)        0.724       6.104         _N251            
 IOL_151_297/DO                    td                    0.081       6.185 f       dis_seg_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       6.185         dis_seg_obuf[3]/ntO
 IOBS_152_297/PAD                  td                    2.049       8.234 f       dis_seg_obuf[3]/opit_0/O
                                   net (fanout=1)        0.073       8.307         dis_seg[3]       
 A16                                                                       f       dis_seg[3] (port)

 Data arrival time                                                   8.307         Logic Levels: 4  
                                                                                   Logic: 2.920ns(57.401%), Route: 2.167ns(42.599%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.192       1.070         nt_key_row[0]    
 CLMA_146_212/D1                                                           r       s1/key_3/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.070         Logic Levels: 2  
                                                                                   Logic: 0.852ns(79.626%), Route: 0.218ns(20.374%)
====================================================================================================

====================================================================================================

Startpoint  : key_row[0] (port)
Endpoint    : s1/key_2/opit_0_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J15                                                     0.000       0.000 r       key_row[0] (port)
                                   net (fanout=1)        0.026       0.026         key_row[0]       
 IOBD_152_210/DIN                  td                    0.781       0.807 r       key_row_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.807         key_row_ibuf[0]/ntD
 IOL_151_210/RX_DATA_DD            td                    0.071       0.878 r       key_row_ibuf[0]/opit_1/OUT
                                   net (fanout=3)        0.272       1.150         nt_key_row[0]    
 CLMA_146_208/A1                                                           r       s1/key_2/opit_0_L5Q_perm/L1

 Data arrival time                                                   1.150         Logic Levels: 2  
                                                                                   Logic: 0.852ns(74.087%), Route: 0.298ns(25.913%)
====================================================================================================

====================================================================================================

Startpoint  : key_column[2] (port)
Endpoint    : s1/key_3/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H14                                                     0.000       0.000 r       key_column[2] (port)
                                   net (fanout=1)        0.033       0.033         key_column[2]    
 IOBD_152_226/DIN                  td                    0.781       0.814 r       key_column_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.814         key_column_ibuf[2]/ntD
 IOL_151_226/RX_DATA_DD            td                    0.071       0.885 r       key_column_ibuf[2]/opit_1/OUT
                                   net (fanout=2)        0.284       1.169         nt_key_column[2] 
 CLMA_146_212/D4                                                           r       s1/key_3/opit_0_L5Q_perm/L4

 Data arrival time                                                   1.169         Logic Levels: 2  
                                                                                   Logic: 0.852ns(72.883%), Route: 0.317ns(27.117%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 5.000 sec
Action report_timing: CPU time elapsed is 3.594 sec
Current time: Tue May 30 13:29:23 2023
Action report_timing: Peak memory pool usage is 279,678,976 bytes
Report timing is finished successfully.
