--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 81588 paths analyzed, 2535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.499ns.
--------------------------------------------------------------------------------
Slack:                  8.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13_1 (FF)
  Destination:          M_r_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.435ns (Levels of Logic = 5)
  Clock Path Skew:      -0.029ns (0.715 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13_1 to M_r_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_state_q_FSM_FFd13_0
                                                       M_state_q_FSM_FFd13_1
    SLICE_X8Y35.A5       net (fanout=1)        0.937   M_state_q_FSM_FFd13_0
    SLICE_X8Y35.A        Tilo                  0.254   M_state_q_M_alumodule_a<0>3
                                                       M_state_q_M_alumodule_a<0>31
    SLICE_X15Y32.B4      net (fanout=17)       1.161   M_state_q_M_alumodule_a<0>3
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X9Y28.C2       net (fanout=3)        1.859   n0041[4]
    SLICE_X9Y28.CLK      Tas                   0.373   M_r_q[37]
                                                       M_state_q__n0388<92>1
                                                       M_r_q_36
    -------------------------------------------------  ---------------------------
    Total                                     11.435ns (5.469ns logic, 5.966ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  8.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13_1 (FF)
  Destination:          M_r_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.416ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.722 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13_1 to M_r_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_state_q_FSM_FFd13_0
                                                       M_state_q_FSM_FFd13_1
    SLICE_X8Y35.A5       net (fanout=1)        0.937   M_state_q_FSM_FFd13_0
    SLICE_X8Y35.A        Tilo                  0.254   M_state_q_M_alumodule_a<0>3
                                                       M_state_q_M_alumodule_a<0>31
    SLICE_X15Y32.B4      net (fanout=17)       1.161   M_state_q_M_alumodule_a<0>3
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X6Y28.C1       net (fanout=3)        1.864   n0041[6]
    SLICE_X6Y28.CLK      Tas                   0.349   M_r_q[55]
                                                       M_state_q__n0388<74>1
                                                       M_r_q_54
    -------------------------------------------------  ---------------------------
    Total                                     11.416ns (5.445ns logic, 5.971ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack:                  8.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_r_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.399ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.715 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_r_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4
    SLICE_X12Y28.C2      net (fanout=45)       2.454   M_state_q_FSM_FFd4
    SLICE_X12Y28.C       Tilo                  0.255   N213
                                                       M_state_q_M_alumodule_a<3>3_SW0
    SLICE_X12Y28.A2      net (fanout=1)        0.717   N213
    SLICE_X12Y28.A       Tilo                  0.254   N213
                                                       M_state_q_M_alumodule_a<3>3
    DSP48_X0Y7.B3        net (fanout=7)        1.163   M_alumodule_a[3]
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X9Y28.C2       net (fanout=3)        1.859   n0041[4]
    SLICE_X9Y28.CLK      Tas                   0.373   M_r_q[37]
                                                       M_state_q__n0388<92>1
                                                       M_r_q_36
    -------------------------------------------------  ---------------------------
    Total                                     11.399ns (5.206ns logic, 6.193ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack:                  8.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.381ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X4Y27.A6       net (fanout=17)       2.349   M_state_q_M_alumodule_a<0>2
    SLICE_X4Y27.A        Tilo                  0.254   N215
                                                       M_state_q_M_alumodule_a<4>3
    DSP48_X0Y7.B4        net (fanout=7)        0.717   M_alumodule_a[4]
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X9Y28.C2       net (fanout=3)        1.859   n0041[4]
    SLICE_X9Y28.CLK      Tas                   0.373   M_r_q[37]
                                                       M_state_q__n0388<92>1
                                                       M_r_q_36
    -------------------------------------------------  ---------------------------
    Total                                     11.381ns (5.274ns logic, 6.107ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  8.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_r_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.380ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.722 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_r_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4
    SLICE_X12Y28.C2      net (fanout=45)       2.454   M_state_q_FSM_FFd4
    SLICE_X12Y28.C       Tilo                  0.255   N213
                                                       M_state_q_M_alumodule_a<3>3_SW0
    SLICE_X12Y28.A2      net (fanout=1)        0.717   N213
    SLICE_X12Y28.A       Tilo                  0.254   N213
                                                       M_state_q_M_alumodule_a<3>3
    DSP48_X0Y7.B3        net (fanout=7)        1.163   M_alumodule_a[3]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X6Y28.C1       net (fanout=3)        1.864   n0041[6]
    SLICE_X6Y28.CLK      Tas                   0.349   M_r_q[55]
                                                       M_state_q__n0388<74>1
                                                       M_r_q_54
    -------------------------------------------------  ---------------------------
    Total                                     11.380ns (5.182ns logic, 6.198ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  8.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13_1 (FF)
  Destination:          M_p_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.049ns (0.602 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13_1 to M_p_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_state_q_FSM_FFd13_0
                                                       M_state_q_FSM_FFd13_1
    SLICE_X8Y35.A5       net (fanout=1)        0.937   M_state_q_FSM_FFd13_0
    SLICE_X8Y35.A        Tilo                  0.254   M_state_q_M_alumodule_a<0>3
                                                       M_state_q_M_alumodule_a<0>31
    SLICE_X15Y32.B4      net (fanout=17)       1.161   M_state_q_M_alumodule_a<0>3
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X17Y32.D6      net (fanout=3)        1.764   n0041[0]
    SLICE_X17Y32.CLK     Tas                   0.373   M_p_q[48]
                                                       M_state_q_M_p_d<48>2
                                                       M_p_q_48
    -------------------------------------------------  ---------------------------
    Total                                     11.340ns (5.469ns logic, 5.871ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  8.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.362ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.722 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X4Y27.A6       net (fanout=17)       2.349   M_state_q_M_alumodule_a<0>2
    SLICE_X4Y27.A        Tilo                  0.254   N215
                                                       M_state_q_M_alumodule_a<4>3
    DSP48_X0Y7.B4        net (fanout=7)        0.717   M_alumodule_a[4]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X6Y28.C1       net (fanout=3)        1.864   n0041[6]
    SLICE_X6Y28.CLK      Tas                   0.349   M_r_q[55]
                                                       M_state_q__n0388<74>1
                                                       M_r_q_54
    -------------------------------------------------  ---------------------------
    Total                                     11.362ns (5.250ns logic, 6.112ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  8.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13_1 (FF)
  Destination:          M_r_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.328ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13_1 to M_r_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_state_q_FSM_FFd13_0
                                                       M_state_q_FSM_FFd13_1
    SLICE_X8Y35.A5       net (fanout=1)        0.937   M_state_q_FSM_FFd13_0
    SLICE_X8Y35.A        Tilo                  0.254   M_state_q_M_alumodule_a<0>3
                                                       M_state_q_M_alumodule_a<0>31
    SLICE_X15Y32.B4      net (fanout=17)       1.161   M_state_q_M_alumodule_a<0>3
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.D4      net (fanout=3)        1.752   n0041[1]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<95>1
                                                       M_r_q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.328ns (5.469ns logic, 5.859ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  8.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X6Y27.A1       net (fanout=17)       2.534   M_state_q_M_alumodule_a<0>2
    SLICE_X6Y27.A        Tilo                  0.235   N217
                                                       M_state_q_M_alumodule_a<5>3
    DSP48_X0Y7.B5        net (fanout=7)        0.505   M_alumodule_a[5]
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X9Y28.C2       net (fanout=3)        1.859   n0041[4]
    SLICE_X9Y28.CLK      Tas                   0.373   M_r_q[37]
                                                       M_state_q__n0388<92>1
                                                       M_r_q_36
    -------------------------------------------------  ---------------------------
    Total                                     11.335ns (5.255ns logic, 6.080ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  8.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13_1 (FF)
  Destination:          M_r_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.050ns (0.601 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13_1 to M_r_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_state_q_FSM_FFd13_0
                                                       M_state_q_FSM_FFd13_1
    SLICE_X8Y35.A5       net (fanout=1)        0.937   M_state_q_FSM_FFd13_0
    SLICE_X8Y35.A        Tilo                  0.254   M_state_q_M_alumodule_a<0>3
                                                       M_state_q_M_alumodule_a<0>31
    SLICE_X15Y32.B4      net (fanout=17)       1.161   M_state_q_M_alumodule_a<0>3
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.C3      net (fanout=3)        1.737   n0041[0]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<96>1
                                                       M_r_q_32
    -------------------------------------------------  ---------------------------
    Total                                     11.313ns (5.469ns logic, 5.844ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack:                  8.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_p_q_25 (FF)
  Destination:          M_r_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.359ns (Levels of Logic = 4)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_p_q_25 to M_r_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   M_p_q[26]
                                                       M_p_q_25
    SLICE_X10Y36.B3      net (fanout=7)        1.419   M_p_q[25]
    SLICE_X10Y36.B       Tilo                  0.235   N225
                                                       M_state_q_M_alumodule_a<9>3_SW0
    SLICE_X11Y37.B1      net (fanout=1)        0.705   N225
    SLICE_X11Y37.B       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>3
    DSP48_X0Y7.B9        net (fanout=8)        2.139   M_alumodule_a[9]
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X9Y28.C2       net (fanout=3)        1.859   n0041[4]
    SLICE_X9Y28.CLK      Tas                   0.373   M_r_q[37]
                                                       M_state_q__n0388<92>1
                                                       M_r_q_36
    -------------------------------------------------  ---------------------------
    Total                                     11.359ns (5.237ns logic, 6.122ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  8.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_p_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.304ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.602 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_p_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4
    SLICE_X12Y28.C2      net (fanout=45)       2.454   M_state_q_FSM_FFd4
    SLICE_X12Y28.C       Tilo                  0.255   N213
                                                       M_state_q_M_alumodule_a<3>3_SW0
    SLICE_X12Y28.A2      net (fanout=1)        0.717   N213
    SLICE_X12Y28.A       Tilo                  0.254   N213
                                                       M_state_q_M_alumodule_a<3>3
    DSP48_X0Y7.B3        net (fanout=7)        1.163   M_alumodule_a[3]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X17Y32.D6      net (fanout=3)        1.764   n0041[0]
    SLICE_X17Y32.CLK     Tas                   0.373   M_p_q[48]
                                                       M_state_q_M_p_d<48>2
                                                       M_p_q_48
    -------------------------------------------------  ---------------------------
    Total                                     11.304ns (5.206ns logic, 6.098ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  8.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.316ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.722 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X6Y27.A1       net (fanout=17)       2.534   M_state_q_M_alumodule_a<0>2
    SLICE_X6Y27.A        Tilo                  0.235   N217
                                                       M_state_q_M_alumodule_a<5>3
    DSP48_X0Y7.B5        net (fanout=7)        0.505   M_alumodule_a[5]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X6Y28.C1       net (fanout=3)        1.864   n0041[6]
    SLICE_X6Y28.CLK      Tas                   0.349   M_r_q[55]
                                                       M_state_q__n0388<74>1
                                                       M_r_q_54
    -------------------------------------------------  ---------------------------
    Total                                     11.316ns (5.231ns logic, 6.085ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  8.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_r_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.292ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.601 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_r_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4
    SLICE_X12Y28.C2      net (fanout=45)       2.454   M_state_q_FSM_FFd4
    SLICE_X12Y28.C       Tilo                  0.255   N213
                                                       M_state_q_M_alumodule_a<3>3_SW0
    SLICE_X12Y28.A2      net (fanout=1)        0.717   N213
    SLICE_X12Y28.A       Tilo                  0.254   N213
                                                       M_state_q_M_alumodule_a<3>3
    DSP48_X0Y7.B3        net (fanout=7)        1.163   M_alumodule_a[3]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.D4      net (fanout=3)        1.752   n0041[1]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<95>1
                                                       M_r_q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.292ns (5.206ns logic, 6.086ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  8.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_p_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.286ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.602 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_p_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X4Y27.A6       net (fanout=17)       2.349   M_state_q_M_alumodule_a<0>2
    SLICE_X4Y27.A        Tilo                  0.254   N215
                                                       M_state_q_M_alumodule_a<4>3
    DSP48_X0Y7.B4        net (fanout=7)        0.717   M_alumodule_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X17Y32.D6      net (fanout=3)        1.764   n0041[0]
    SLICE_X17Y32.CLK     Tas                   0.373   M_p_q[48]
                                                       M_state_q_M_p_d<48>2
                                                       M_p_q_48
    -------------------------------------------------  ---------------------------
    Total                                     11.286ns (5.274ns logic, 6.012ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  8.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd13_1 (FF)
  Destination:          M_r_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.275ns (Levels of Logic = 5)
  Clock Path Skew:      -0.058ns (0.686 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd13_1 to M_r_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.AQ       Tcko                  0.430   M_state_q_FSM_FFd13_0
                                                       M_state_q_FSM_FFd13_1
    SLICE_X8Y35.A5       net (fanout=1)        0.937   M_state_q_FSM_FFd13_0
    SLICE_X8Y35.A        Tilo                  0.254   M_state_q_M_alumodule_a<0>3
                                                       M_state_q_M_alumodule_a<0>31
    SLICE_X15Y32.B4      net (fanout=17)       1.161   M_state_q_M_alumodule_a<0>3
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M3        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y28.D3      net (fanout=3)        1.699   n0041[3]
    SLICE_X13Y28.CLK     Tas                   0.373   M_r_q[51]
                                                       M_state_q__n0388<77>1
                                                       M_r_q_51
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (5.469ns logic, 5.806ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack:                  8.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_p_q_25 (FF)
  Destination:          M_r_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.340ns (Levels of Logic = 4)
  Clock Path Skew:      0.009ns (0.634 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_p_q_25 to M_r_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   M_p_q[26]
                                                       M_p_q_25
    SLICE_X10Y36.B3      net (fanout=7)        1.419   M_p_q[25]
    SLICE_X10Y36.B       Tilo                  0.235   N225
                                                       M_state_q_M_alumodule_a<9>3_SW0
    SLICE_X11Y37.B1      net (fanout=1)        0.705   N225
    SLICE_X11Y37.B       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>3
    DSP48_X0Y7.B9        net (fanout=8)        2.139   M_alumodule_a[9]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X6Y28.C1       net (fanout=3)        1.864   n0041[6]
    SLICE_X6Y28.CLK      Tas                   0.349   M_r_q[55]
                                                       M_state_q__n0388<74>1
                                                       M_r_q_54
    -------------------------------------------------  ---------------------------
    Total                                     11.340ns (5.213ns logic, 6.127ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  8.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.299ns (Levels of Logic = 5)
  Clock Path Skew:      -0.031ns (0.715 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X15Y32.B5      net (fanout=17)       0.711   M_state_q_M_alumodule_a<0>2
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X9Y28.C2       net (fanout=3)        1.859   n0041[4]
    SLICE_X9Y28.CLK      Tas                   0.373   M_r_q[37]
                                                       M_state_q__n0388<92>1
                                                       M_r_q_36
    -------------------------------------------------  ---------------------------
    Total                                     11.299ns (5.538ns logic, 5.761ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  8.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.274ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X4Y27.A6       net (fanout=17)       2.349   M_state_q_M_alumodule_a<0>2
    SLICE_X4Y27.A        Tilo                  0.254   N215
                                                       M_state_q_M_alumodule_a<4>3
    DSP48_X0Y7.B4        net (fanout=7)        0.717   M_alumodule_a[4]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.D4      net (fanout=3)        1.752   n0041[1]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<95>1
                                                       M_r_q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.274ns (5.274ns logic, 6.000ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  8.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_r_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.277ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.601 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_r_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4
    SLICE_X12Y28.C2      net (fanout=45)       2.454   M_state_q_FSM_FFd4
    SLICE_X12Y28.C       Tilo                  0.255   N213
                                                       M_state_q_M_alumodule_a<3>3_SW0
    SLICE_X12Y28.A2      net (fanout=1)        0.717   N213
    SLICE_X12Y28.A       Tilo                  0.254   N213
                                                       M_state_q_M_alumodule_a<3>3
    DSP48_X0Y7.B3        net (fanout=7)        1.163   M_alumodule_a[3]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.C3      net (fanout=3)        1.737   n0041[0]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<96>1
                                                       M_r_q_32
    -------------------------------------------------  ---------------------------
    Total                                     11.277ns (5.206ns logic, 6.071ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  8.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r_q_9 (FF)
  Destination:          M_r_q_36 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.288ns (Levels of Logic = 4)
  Clock Path Skew:      -0.032ns (0.715 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r_q_9 to M_r_q_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   M_r_q[11]
                                                       M_r_q_9
    SLICE_X11Y37.C2      net (fanout=7)        1.628   M_r_q[9]
    SLICE_X11Y37.C       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>2
    SLICE_X11Y37.B4      net (fanout=1)        0.352   M_state_q_M_alumodule_a<9>1
    SLICE_X11Y37.B       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>3
    DSP48_X0Y7.B9        net (fanout=8)        2.139   M_alumodule_a[9]
    DSP48_X0Y7.M4        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X9Y28.C2       net (fanout=3)        1.859   n0041[4]
    SLICE_X9Y28.CLK      Tas                   0.373   M_r_q[37]
                                                       M_state_q__n0388<92>1
                                                       M_r_q_36
    -------------------------------------------------  ---------------------------
    Total                                     11.288ns (5.310ns logic, 5.978ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  8.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_32 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X4Y27.A6       net (fanout=17)       2.349   M_state_q_M_alumodule_a<0>2
    SLICE_X4Y27.A        Tilo                  0.254   N215
                                                       M_state_q_M_alumodule_a<4>3
    DSP48_X0Y7.B4        net (fanout=7)        0.717   M_alumodule_a[4]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.C3      net (fanout=3)        1.737   n0041[0]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<96>1
                                                       M_r_q_32
    -------------------------------------------------  ---------------------------
    Total                                     11.259ns (5.274ns logic, 5.985ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  8.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.722 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X15Y32.B5      net (fanout=17)       0.711   M_state_q_M_alumodule_a<0>2
    SLICE_X15Y32.B       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>1
    SLICE_X15Y32.A2      net (fanout=1)        0.931   M_state_q_M_alumodule_a[0]
    SLICE_X15Y32.A       Tilo                  0.259   M_state_q_M_alumodule_a[0]
                                                       M_state_q_M_alumodule_a<0>3
    DSP48_X0Y7.B0        net (fanout=12)       1.078   M_alumodule_a[0]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X6Y28.C1       net (fanout=3)        1.864   n0041[6]
    SLICE_X6Y28.CLK      Tas                   0.349   M_r_q[55]
                                                       M_state_q__n0388<74>1
                                                       M_r_q_54
    -------------------------------------------------  ---------------------------
    Total                                     11.280ns (5.514ns logic, 5.766ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack:                  8.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_r_q_9 (FF)
  Destination:          M_r_q_54 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.722 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_r_q_9 to M_r_q_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   M_r_q[11]
                                                       M_r_q_9
    SLICE_X11Y37.C2      net (fanout=7)        1.628   M_r_q[9]
    SLICE_X11Y37.C       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>2
    SLICE_X11Y37.B4      net (fanout=1)        0.352   M_state_q_M_alumodule_a<9>1
    SLICE_X11Y37.B       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>3
    DSP48_X0Y7.B9        net (fanout=8)        2.139   M_alumodule_a[9]
    DSP48_X0Y7.M6        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X6Y28.C1       net (fanout=3)        1.864   n0041[6]
    SLICE_X6Y28.CLK      Tas                   0.349   M_r_q[55]
                                                       M_state_q__n0388<74>1
                                                       M_r_q_54
    -------------------------------------------------  ---------------------------
    Total                                     11.269ns (5.286ns logic, 5.983ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  8.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_p_q_25 (FF)
  Destination:          M_p_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.690 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_p_q_25 to M_p_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   M_p_q[26]
                                                       M_p_q_25
    SLICE_X10Y36.B3      net (fanout=7)        1.419   M_p_q[25]
    SLICE_X10Y36.B       Tilo                  0.235   N225
                                                       M_state_q_M_alumodule_a<9>3_SW0
    SLICE_X11Y37.B1      net (fanout=1)        0.705   N225
    SLICE_X11Y37.B       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>3
    DSP48_X0Y7.B9        net (fanout=8)        2.139   M_alumodule_a[9]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X17Y32.D6      net (fanout=3)        1.764   n0041[0]
    SLICE_X17Y32.CLK     Tas                   0.373   M_p_q[48]
                                                       M_state_q_M_p_d<48>2
                                                       M_p_q_48
    -------------------------------------------------  ---------------------------
    Total                                     11.264ns (5.237ns logic, 6.027ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  8.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4 (FF)
  Destination:          M_r_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.239ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.686 - 0.739)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4 to M_r_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y37.CQ      Tcko                  0.430   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4
    SLICE_X12Y28.C2      net (fanout=45)       2.454   M_state_q_FSM_FFd4
    SLICE_X12Y28.C       Tilo                  0.255   N213
                                                       M_state_q_M_alumodule_a<3>3_SW0
    SLICE_X12Y28.A2      net (fanout=1)        0.717   N213
    SLICE_X12Y28.A       Tilo                  0.254   N213
                                                       M_state_q_M_alumodule_a<3>3
    DSP48_X0Y7.B3        net (fanout=7)        1.163   M_alumodule_a[3]
    DSP48_X0Y7.M3        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y28.D3      net (fanout=3)        1.699   n0041[3]
    SLICE_X13Y28.CLK     Tas                   0.373   M_r_q[51]
                                                       M_state_q__n0388<77>1
                                                       M_r_q_51
    -------------------------------------------------  ---------------------------
    Total                                     11.239ns (5.206ns logic, 6.033ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  8.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_p_q_48 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.051ns (0.602 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_p_q_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X6Y27.A1       net (fanout=17)       2.534   M_state_q_M_alumodule_a<0>2
    SLICE_X6Y27.A        Tilo                  0.235   N217
                                                       M_state_q_M_alumodule_a<5>3
    DSP48_X0Y7.B5        net (fanout=7)        0.505   M_alumodule_a[5]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X17Y32.D6      net (fanout=3)        1.764   n0041[0]
    SLICE_X17Y32.CLK     Tas                   0.373   M_p_q[48]
                                                       M_state_q_M_p_d<48>2
                                                       M_p_q_48
    -------------------------------------------------  ---------------------------
    Total                                     11.240ns (5.255ns logic, 5.985ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  8.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_51 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.221ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.686 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X4Y27.A6       net (fanout=17)       2.349   M_state_q_M_alumodule_a<0>2
    SLICE_X4Y27.A        Tilo                  0.254   N215
                                                       M_state_q_M_alumodule_a<4>3
    DSP48_X0Y7.B4        net (fanout=7)        0.717   M_alumodule_a[4]
    DSP48_X0Y7.M3        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y28.D3      net (fanout=3)        1.699   n0041[3]
    SLICE_X13Y28.CLK     Tas                   0.373   M_r_q[51]
                                                       M_state_q__n0388<77>1
                                                       M_r_q_51
    -------------------------------------------------  ---------------------------
    Total                                     11.221ns (5.274ns logic, 5.947ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  8.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_p_q_25 (FF)
  Destination:          M_r_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.252ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_p_q_25 to M_r_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   M_p_q[26]
                                                       M_p_q_25
    SLICE_X10Y36.B3      net (fanout=7)        1.419   M_p_q[25]
    SLICE_X10Y36.B       Tilo                  0.235   N225
                                                       M_state_q_M_alumodule_a<9>3_SW0
    SLICE_X11Y37.B1      net (fanout=1)        0.705   N225
    SLICE_X11Y37.B       Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_M_alumodule_a<9>3
    DSP48_X0Y7.B9        net (fanout=8)        2.139   M_alumodule_a[9]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.D4      net (fanout=3)        1.752   n0041[1]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<95>1
                                                       M_r_q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.252ns (5.237ns logic, 6.015ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  8.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd9 (FF)
  Destination:          M_r_q_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.228ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.601 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd9 to M_r_q_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CMUX     Tshcko                0.518   M_state_q_FSM_FFd13
                                                       M_state_q_FSM_FFd9
    SLICE_X14Y37.A4      net (fanout=15)       1.182   M_state_q_FSM_FFd9
    SLICE_X14Y37.A       Tilo                  0.235   M_state_q_M_alumodule_a<0>2
                                                       M_state_q_M_alumodule_a<0>21
    SLICE_X6Y27.A1       net (fanout=17)       2.534   M_state_q_M_alumodule_a<0>2
    SLICE_X6Y27.A        Tilo                  0.235   N217
                                                       M_state_q_M_alumodule_a<5>3
    DSP48_X0Y7.B5        net (fanout=7)        0.505   M_alumodule_a[5]
    DSP48_X0Y7.M1        Tdspdo_B_M            3.894   alumodule/adderalu/Mmult_n0041
                                                       alumodule/adderalu/Mmult_n0041
    SLICE_X13Y32.D4      net (fanout=3)        1.752   n0041[1]
    SLICE_X13Y32.CLK     Tas                   0.373   M_r_q[33]
                                                       M_state_q__n0388<95>1
                                                       M_r_q_33
    -------------------------------------------------  ---------------------------
    Total                                     11.228ns (5.255ns logic, 5.973ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[11]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_10/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[11]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_11/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[15]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_12/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[15]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_13/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[15]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_14/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[15]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_15/CK
  Location pin: SLICE_X16Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[19]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_16/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[19]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_17/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[19]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_18/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: color_cycle_cnt/M_ctr_q[19]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_19/CK
  Location pin: SLICE_X16Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_color_cycle_cnt_value[1]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_20/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_color_cycle_cnt_value[1]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_21/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_color_cycle_cnt_value[1]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_22/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_color_cycle_cnt_value[1]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_23/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_color_cycle_cnt_value[2]/CLK
  Logical resource: color_cycle_cnt/M_ctr_q_24/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_soloqc_q[3]/CLK
  Logical resource: M_soloqc_q_0/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_soloqc_q[3]/CLK
  Logical resource: M_soloqc_q_1/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_soloqc_q[3]/CLK
  Logical resource: M_soloqc_q_2/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_soloqc_q[3]/CLK
  Logical resource: M_soloqc_q_3/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_soloqc_q[4]/CLK
  Logical resource: M_soloqc_q_4/CK
  Location pin: SLICE_X8Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg2/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg2/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg2/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg2/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg2/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg2/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg2/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg2/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_9/CLK
  Logical resource: seg2/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.499|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 81588 paths, 0 nets, and 3106 connections

Design statistics:
   Minimum period:  11.499ns{1}   (Maximum frequency:  86.964MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 02:03:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



