
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ddc0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007dc  0800e060  0800e060  0000f060  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e83c  0800e83c  000101d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e83c  0800e83c  0000f83c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e844  0800e844  000101d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e844  0800e844  0000f844  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e848  0800e848  0000f848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  0800e84c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d4c  240001d8  0800ea24  000101d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000f24  0800ea24  00010f24  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000101d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a390  00000000  00000000  00010206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c86  00000000  00000000  0002a596  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014b0  00000000  00000000  0002d220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001023  00000000  00000000  0002e6d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c6bf  00000000  00000000  0002f6f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a635  00000000  00000000  0006bdb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001917cc  00000000  00000000  000863e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00217bb3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cb8  00000000  00000000  00217bf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0021e8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e048 	.word	0x0800e048

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800e048 	.word	0x0800e048

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000aa8:	4b49      	ldr	r3, [pc, #292]	@ (8000bd0 <SystemInit+0x12c>)
 8000aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000aae:	4a48      	ldr	r2, [pc, #288]	@ (8000bd0 <SystemInit+0x12c>)
 8000ab0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ab4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ab8:	4b45      	ldr	r3, [pc, #276]	@ (8000bd0 <SystemInit+0x12c>)
 8000aba:	691b      	ldr	r3, [r3, #16]
 8000abc:	4a44      	ldr	r2, [pc, #272]	@ (8000bd0 <SystemInit+0x12c>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ac4:	4b43      	ldr	r3, [pc, #268]	@ (8000bd4 <SystemInit+0x130>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 030f 	and.w	r3, r3, #15
 8000acc:	2b06      	cmp	r3, #6
 8000ace:	d807      	bhi.n	8000ae0 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ad0:	4b40      	ldr	r3, [pc, #256]	@ (8000bd4 <SystemInit+0x130>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f023 030f 	bic.w	r3, r3, #15
 8000ad8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bd4 <SystemInit+0x130>)
 8000ada:	f043 0307 	orr.w	r3, r3, #7
 8000ade:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ae0:	4b3d      	ldr	r3, [pc, #244]	@ (8000bd8 <SystemInit+0x134>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a3c      	ldr	r2, [pc, #240]	@ (8000bd8 <SystemInit+0x134>)
 8000ae6:	f043 0301 	orr.w	r3, r3, #1
 8000aea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000aec:	4b3a      	ldr	r3, [pc, #232]	@ (8000bd8 <SystemInit+0x134>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000af2:	4b39      	ldr	r3, [pc, #228]	@ (8000bd8 <SystemInit+0x134>)
 8000af4:	681a      	ldr	r2, [r3, #0]
 8000af6:	4938      	ldr	r1, [pc, #224]	@ (8000bd8 <SystemInit+0x134>)
 8000af8:	4b38      	ldr	r3, [pc, #224]	@ (8000bdc <SystemInit+0x138>)
 8000afa:	4013      	ands	r3, r2
 8000afc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000afe:	4b35      	ldr	r3, [pc, #212]	@ (8000bd4 <SystemInit+0x130>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f003 0308 	and.w	r3, r3, #8
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d007      	beq.n	8000b1a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b0a:	4b32      	ldr	r3, [pc, #200]	@ (8000bd4 <SystemInit+0x130>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f023 030f 	bic.w	r3, r3, #15
 8000b12:	4a30      	ldr	r2, [pc, #192]	@ (8000bd4 <SystemInit+0x130>)
 8000b14:	f043 0307 	orr.w	r3, r3, #7
 8000b18:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b1a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bd8 <SystemInit+0x134>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b20:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd8 <SystemInit+0x134>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b26:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd8 <SystemInit+0x134>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b2c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd8 <SystemInit+0x134>)
 8000b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8000be0 <SystemInit+0x13c>)
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b32:	4b29      	ldr	r3, [pc, #164]	@ (8000bd8 <SystemInit+0x134>)
 8000b34:	4a2b      	ldr	r2, [pc, #172]	@ (8000be4 <SystemInit+0x140>)
 8000b36:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b38:	4b27      	ldr	r3, [pc, #156]	@ (8000bd8 <SystemInit+0x134>)
 8000b3a:	4a2b      	ldr	r2, [pc, #172]	@ (8000be8 <SystemInit+0x144>)
 8000b3c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b3e:	4b26      	ldr	r3, [pc, #152]	@ (8000bd8 <SystemInit+0x134>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b44:	4b24      	ldr	r3, [pc, #144]	@ (8000bd8 <SystemInit+0x134>)
 8000b46:	4a28      	ldr	r2, [pc, #160]	@ (8000be8 <SystemInit+0x144>)
 8000b48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b4a:	4b23      	ldr	r3, [pc, #140]	@ (8000bd8 <SystemInit+0x134>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b50:	4b21      	ldr	r3, [pc, #132]	@ (8000bd8 <SystemInit+0x134>)
 8000b52:	4a25      	ldr	r2, [pc, #148]	@ (8000be8 <SystemInit+0x144>)
 8000b54:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b56:	4b20      	ldr	r3, [pc, #128]	@ (8000bd8 <SystemInit+0x134>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <SystemInit+0x134>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a1d      	ldr	r2, [pc, #116]	@ (8000bd8 <SystemInit+0x134>)
 8000b62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b68:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd8 <SystemInit+0x134>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <SystemInit+0x148>)
 8000b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b72:	4a1e      	ldr	r2, [pc, #120]	@ (8000bec <SystemInit+0x148>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b78:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b7a:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf0 <SystemInit+0x14c>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000bf4 <SystemInit+0x150>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b86:	d202      	bcs.n	8000b8e <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x154>)
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000b8e:	4b12      	ldr	r3, [pc, #72]	@ (8000bd8 <SystemInit+0x134>)
 8000b90:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000b94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d113      	bne.n	8000bc4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bd8 <SystemInit+0x134>)
 8000b9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd8 <SystemInit+0x134>)
 8000ba4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ba8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <SystemInit+0x158>)
 8000bae:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bb2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bb4:	4b08      	ldr	r3, [pc, #32]	@ (8000bd8 <SystemInit+0x134>)
 8000bb6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bba:	4a07      	ldr	r2, [pc, #28]	@ (8000bd8 <SystemInit+0x134>)
 8000bbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000bc0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00
 8000bd4:	52002000 	.word	0x52002000
 8000bd8:	58024400 	.word	0x58024400
 8000bdc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000be0:	02020200 	.word	0x02020200
 8000be4:	01ff0000 	.word	0x01ff0000
 8000be8:	01010280 	.word	0x01010280
 8000bec:	580000c0 	.word	0x580000c0
 8000bf0:	5c001000 	.word	0x5c001000
 8000bf4:	ffff0000 	.word	0xffff0000
 8000bf8:	51008108 	.word	0x51008108
 8000bfc:	52004000 	.word	0x52004000

08000c00 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c04:	4b09      	ldr	r3, [pc, #36]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c0a:	f023 0302 	bic.w	r3, r3, #2
 8000c0e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c10:	bf00      	nop
 8000c12:	4b06      	ldr	r3, [pc, #24]	@ (8000c2c <ExitRun0Mode+0x2c>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d0f9      	beq.n	8000c12 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c1e:	bf00      	nop
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	58024800 	.word	0x58024800

08000c30 <uart_mb_get>:

// Find a mailbox by huart pointer (or NULL if not found).
uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart);

// Non-blocking: get one byte from mailbox ring; returns 1 if a byte was read.
static inline int uart_mb_get(uart_mb_t *mb, uint8_t *b) {
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	6039      	str	r1, [r7, #0]
    if (mb->head == mb->tail) return 0;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000c40:	b29a      	uxth	r2, r3
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c48:	b29b      	uxth	r3, r3
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d101      	bne.n	8000c52 <uart_mb_get+0x22>
 8000c4e:	2300      	movs	r3, #0
 8000c50:	e018      	b.n	8000c84 <uart_mb_get+0x54>
    *b = mb->rb[mb->tail];
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4413      	add	r3, r2
 8000c60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	701a      	strb	r2, [r3, #0]
    mb->tail = (uint16_t)((mb->tail + 1U) % RX_RB_SZ);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000c70:	b29b      	uxth	r3, r3
 8000c72:	3301      	adds	r3, #1
 8000c74:	b29b      	uxth	r3, r3
 8000c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	f8a3 2246 	strh.w	r2, [r3, #582]	@ 0x246
    return 1;
 8000c82:	2301      	movs	r3, #1
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <_mb_put>:
#ifdef UART_MAILBOX_IMPL

uart_mb_t g_mailboxes[UART_MB_MAX];
uint32_t  g_mb_count = 0;

static inline int _mb_put(uart_mb_t *mb, uint8_t b) {
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
 8000c98:	460b      	mov	r3, r1
 8000c9a:	70fb      	strb	r3, [r7, #3]
    uint16_t next = (uint16_t)((mb->head + 1U) % RX_RB_SZ);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000cac:	81fb      	strh	r3, [r7, #14]
    if (next == mb->tail) { mb->dropped++; return 0; }  // full
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	f8b3 3246 	ldrh.w	r3, [r3, #582]	@ 0x246
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	89fa      	ldrh	r2, [r7, #14]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d108      	bne.n	8000cce <_mb_put+0x3e>
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	f8d3 3248 	ldr.w	r3, [r3, #584]	@ 0x248
 8000cc2:	1c5a      	adds	r2, r3, #1
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f8c3 2248 	str.w	r2, [r3, #584]	@ 0x248
 8000cca:	2300      	movs	r3, #0
 8000ccc:	e00e      	b.n	8000cec <_mb_put+0x5c>
    mb->rb[mb->head] = b;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f8b3 3244 	ldrh.w	r3, [r3, #580]	@ 0x244
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	4413      	add	r3, r2
 8000cdc:	78fa      	ldrb	r2, [r7, #3]
 8000cde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    mb->head = next;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	89fa      	ldrh	r2, [r7, #14]
 8000ce6:	f8a3 2244 	strh.w	r2, [r3, #580]	@ 0x244
    return 1;
 8000cea:	2301      	movs	r3, #1
}
 8000cec:	4618      	mov	r0, r3
 8000cee:	3714      	adds	r7, #20
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <_mb_find>:

static uart_mb_t* _mb_find(UART_HandleTypeDef *huart) {
 8000cf8:	b480      	push	{r7}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000d00:	2300      	movs	r3, #0
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	e015      	b.n	8000d32 <_mb_find+0x3a>
        if (g_mailboxes[i].huart == huart) return &g_mailboxes[i];
 8000d06:	4a11      	ldr	r2, [pc, #68]	@ (8000d4c <_mb_find+0x54>)
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f44f 7113 	mov.w	r1, #588	@ 0x24c
 8000d0e:	fb01 f303 	mul.w	r3, r1, r3
 8000d12:	4413      	add	r3, r2
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d107      	bne.n	8000d2c <_mb_find+0x34>
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000d22:	fb02 f303 	mul.w	r3, r2, r3
 8000d26:	4a09      	ldr	r2, [pc, #36]	@ (8000d4c <_mb_find+0x54>)
 8000d28:	4413      	add	r3, r2
 8000d2a:	e008      	b.n	8000d3e <_mb_find+0x46>
    for (uint32_t i = 0; i < g_mb_count; ++i)
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <_mb_find+0x58>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	d3e4      	bcc.n	8000d06 <_mb_find+0xe>
    return NULL;
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3714      	adds	r7, #20
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	240001f4 	.word	0x240001f4
 8000d50:	24000b24 	.word	0x24000b24

08000d54 <uart_mb_register>:

uart_mb_t* uart_mb_find(UART_HandleTypeDef *huart) { return _mb_find(huart); }

int uart_mb_register(UART_HandleTypeDef *huart, uart_mb_t **out_mb) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b084      	sub	sp, #16
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
    uart_mb_t *existing = _mb_find(huart);
 8000d5e:	6878      	ldr	r0, [r7, #4]
 8000d60:	f7ff ffca 	bl	8000cf8 <_mb_find>
 8000d64:	60f8      	str	r0, [r7, #12]
    if (existing) {
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d00f      	beq.n	8000d8c <uart_mb_register+0x38>
        if (out_mb) *out_mb = existing;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d002      	beq.n	8000d78 <uart_mb_register+0x24>
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	68fa      	ldr	r2, [r7, #12]
 8000d76:	601a      	str	r2, [r3, #0]
        HAL_UARTEx_ReceiveToIdle_IT(existing->huart, existing->rxChunk, sizeof(existing->rxChunk));
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	6818      	ldr	r0, [r3, #0]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	3304      	adds	r3, #4
 8000d80:	2240      	movs	r2, #64	@ 0x40
 8000d82:	4619      	mov	r1, r3
 8000d84:	f008 fe17 	bl	80099b6 <HAL_UARTEx_ReceiveToIdle_IT>
        return 0;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	e02a      	b.n	8000de2 <uart_mb_register+0x8e>
    }
    if (g_mb_count >= UART_MB_MAX) return -1;
 8000d8c:	4b17      	ldr	r3, [pc, #92]	@ (8000dec <uart_mb_register+0x98>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b03      	cmp	r3, #3
 8000d92:	d902      	bls.n	8000d9a <uart_mb_register+0x46>
 8000d94:	f04f 33ff 	mov.w	r3, #4294967295
 8000d98:	e023      	b.n	8000de2 <uart_mb_register+0x8e>

    uart_mb_t *mb = &g_mailboxes[g_mb_count++];
 8000d9a:	4b14      	ldr	r3, [pc, #80]	@ (8000dec <uart_mb_register+0x98>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	1c5a      	adds	r2, r3, #1
 8000da0:	4912      	ldr	r1, [pc, #72]	@ (8000dec <uart_mb_register+0x98>)
 8000da2:	600a      	str	r2, [r1, #0]
 8000da4:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000da8:	fb02 f303 	mul.w	r3, r2, r3
 8000dac:	4a10      	ldr	r2, [pc, #64]	@ (8000df0 <uart_mb_register+0x9c>)
 8000dae:	4413      	add	r3, r2
 8000db0:	60bb      	str	r3, [r7, #8]
    memset((void*)mb, 0, sizeof(*mb));
 8000db2:	f44f 7213 	mov.w	r2, #588	@ 0x24c
 8000db6:	2100      	movs	r1, #0
 8000db8:	68b8      	ldr	r0, [r7, #8]
 8000dba:	f009 fdfc 	bl	800a9b6 <memset>
    mb->huart = huart;
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	687a      	ldr	r2, [r7, #4]
 8000dc2:	601a      	str	r2, [r3, #0]

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000dc4:	68bb      	ldr	r3, [r7, #8]
 8000dc6:	6818      	ldr	r0, [r3, #0]
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	3304      	adds	r3, #4
 8000dcc:	2240      	movs	r2, #64	@ 0x40
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f008 fdf1 	bl	80099b6 <HAL_UARTEx_ReceiveToIdle_IT>
    if (out_mb) *out_mb = mb;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d002      	beq.n	8000de0 <uart_mb_register+0x8c>
 8000dda:	683b      	ldr	r3, [r7, #0]
 8000ddc:	68ba      	ldr	r2, [r7, #8]
 8000dde:	601a      	str	r2, [r3, #0]
    return 0;
 8000de0:	2300      	movs	r3, #0
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	24000b24 	.word	0x24000b24
 8000df0:	240001f4 	.word	0x240001f4

08000df4 <HAL_UARTEx_RxEventCallback>:

// ---- Shared HAL callbacks ----
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	807b      	strh	r3, [r7, #2]
    uart_mb_t *mb = _mb_find(huart);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f7ff ff79 	bl	8000cf8 <_mb_find>
 8000e06:	60b8      	str	r0, [r7, #8]
    if (!mb || Size == 0) return;
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d01d      	beq.n	8000e4a <HAL_UARTEx_RxEventCallback+0x56>
 8000e0e:	887b      	ldrh	r3, [r7, #2]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d01a      	beq.n	8000e4a <HAL_UARTEx_RxEventCallback+0x56>

    for (uint16_t i = 0; i < Size; ++i) (void)_mb_put(mb, mb->rxChunk[i]);
 8000e14:	2300      	movs	r3, #0
 8000e16:	81fb      	strh	r3, [r7, #14]
 8000e18:	e00a      	b.n	8000e30 <HAL_UARTEx_RxEventCallback+0x3c>
 8000e1a:	89fb      	ldrh	r3, [r7, #14]
 8000e1c:	68ba      	ldr	r2, [r7, #8]
 8000e1e:	4413      	add	r3, r2
 8000e20:	791b      	ldrb	r3, [r3, #4]
 8000e22:	4619      	mov	r1, r3
 8000e24:	68b8      	ldr	r0, [r7, #8]
 8000e26:	f7ff ff33 	bl	8000c90 <_mb_put>
 8000e2a:	89fb      	ldrh	r3, [r7, #14]
 8000e2c:	3301      	adds	r3, #1
 8000e2e:	81fb      	strh	r3, [r7, #14]
 8000e30:	89fa      	ldrh	r2, [r7, #14]
 8000e32:	887b      	ldrh	r3, [r7, #2]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d3f0      	bcc.n	8000e1a <HAL_UARTEx_RxEventCallback+0x26>

    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	3304      	adds	r3, #4
 8000e40:	2240      	movs	r2, #64	@ 0x40
 8000e42:	4619      	mov	r1, r3
 8000e44:	f008 fdb7 	bl	80099b6 <HAL_UARTEx_ReceiveToIdle_IT>
 8000e48:	e000      	b.n	8000e4c <HAL_UARTEx_RxEventCallback+0x58>
    if (!mb || Size == 0) return;
 8000e4a:	bf00      	nop
}
 8000e4c:	3710      	adds	r7, #16
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}

08000e52 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b084      	sub	sp, #16
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	6078      	str	r0, [r7, #4]
    uart_mb_t *mb = _mb_find(huart);
 8000e5a:	6878      	ldr	r0, [r7, #4]
 8000e5c:	f7ff ff4c 	bl	8000cf8 <_mb_find>
 8000e60:	60f8      	str	r0, [r7, #12]
    if (!mb) return;
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d00c      	beq.n	8000e82 <HAL_UART_ErrorCallback+0x30>

    __HAL_UART_CLEAR_OREFLAG(huart);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	2208      	movs	r2, #8
 8000e6e:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_ReceiveToIdle_IT(mb->huart, mb->rxChunk, sizeof(mb->rxChunk));
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	6818      	ldr	r0, [r3, #0]
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	3304      	adds	r3, #4
 8000e78:	2240      	movs	r2, #64	@ 0x40
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f008 fd9b 	bl	80099b6 <HAL_UARTEx_ReceiveToIdle_IT>
 8000e80:	e000      	b.n	8000e84 <HAL_UART_ErrorCallback+0x32>
    if (!mb) return;
 8000e82:	bf00      	nop
}
 8000e84:	3710      	adds	r7, #16
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
	...

08000e8c <Turning_SetAngle>:
    }
}

// MOTORS AND SERVOS
void Turning_SetAngle(float steer)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1)  (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000e96:	edd7 7a01 	vldr	s15, [r7, #4]
 8000e9a:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000f2c <Turning_SetAngle+0xa0>
 8000e9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ea2:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000ea6:	edd7 7a05 	vldr	s15, [r7, #20]
 8000eaa:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000f30 <Turning_SetAngle+0xa4>
 8000eae:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb6:	d501      	bpl.n	8000ebc <Turning_SetAngle+0x30>
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f34 <Turning_SetAngle+0xa8>)
 8000eba:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000ebc:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ec0:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000f2c <Turning_SetAngle+0xa0>
 8000ec4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ec8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ecc:	dd01      	ble.n	8000ed2 <Turning_SetAngle+0x46>
 8000ece:	4b1a      	ldr	r3, [pc, #104]	@ (8000f38 <Turning_SetAngle+0xac>)
 8000ed0:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 8000ed2:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ed6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000f3c <Turning_SetAngle+0xb0>
 8000eda:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ede:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000f40 <Turning_SetAngle+0xb4>
 8000ee2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ee6:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000f3c <Turning_SetAngle+0xb0>
 8000eea:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000eee:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 8000ef2:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <Turning_SetAngle+0xb8>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ef8:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 8000efa:	ed97 0a03 	vldr	s0, [r7, #12]
 8000efe:	f00d f875 	bl	800dfec <lroundf>
 8000f02:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	da01      	bge.n	8000f0e <Turning_SetAngle+0x82>
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	68ba      	ldr	r2, [r7, #8]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d201      	bcs.n	8000f1a <Turning_SetAngle+0x8e>
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <Turning_SetAngle+0xb8>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f22:	bf00      	nop
 8000f24:	3718      	adds	r7, #24
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	42b40000 	.word	0x42b40000
 8000f30:	c2b40000 	.word	0xc2b40000
 8000f34:	c2b40000 	.word	0xc2b40000
 8000f38:	42b40000 	.word	0x42b40000
 8000f3c:	447a0000 	.word	0x447a0000
 8000f40:	43340000 	.word	0x43340000
 8000f44:	24000bc8 	.word	0x24000bc8

08000f48 <echo>:

        }
    }
}

void echo() {
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
	uart_mb_t *mb = g_mb;
 8000f4e:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <echo+0x54>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	60fb      	str	r3, [r7, #12]
    const char *hello = "Mailbox echo ready\r\n";
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <echo+0x58>)
 8000f56:	60bb      	str	r3, [r7, #8]
    HAL_UART_Transmit(mb->huart, (uint8_t*)hello, strlen(hello), HAL_MAX_DELAY);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	681c      	ldr	r4, [r3, #0]
 8000f5c:	68b8      	ldr	r0, [r7, #8]
 8000f5e:	f7ff fa0f 	bl	8000380 <strlen>
 8000f62:	4603      	mov	r3, r0
 8000f64:	b29a      	uxth	r2, r3
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	68b9      	ldr	r1, [r7, #8]
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	f006 f9ce 	bl	800730e <HAL_UART_Transmit>

    uint8_t b;
    for (;;) {
        while (uart_mb_get(mb, &b)) {
 8000f72:	e007      	b.n	8000f84 <echo+0x3c>
            HAL_UART_Transmit(mb->huart, &b, 1, HAL_MAX_DELAY);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	6818      	ldr	r0, [r3, #0]
 8000f78:	1df9      	adds	r1, r7, #7
 8000f7a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7e:	2201      	movs	r2, #1
 8000f80:	f006 f9c5 	bl	800730e <HAL_UART_Transmit>
        while (uart_mb_get(mb, &b)) {
 8000f84:	1dfb      	adds	r3, r7, #7
 8000f86:	4619      	mov	r1, r3
 8000f88:	68f8      	ldr	r0, [r7, #12]
 8000f8a:	f7ff fe51 	bl	8000c30 <uart_mb_get>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d1ef      	bne.n	8000f74 <echo+0x2c>
        }
        HAL_Delay(2);
 8000f94:	2002      	movs	r0, #2
 8000f96:	f000 ff41 	bl	8001e1c <HAL_Delay>
        while (uart_mb_get(mb, &b)) {
 8000f9a:	e7f3      	b.n	8000f84 <echo+0x3c>
 8000f9c:	24000dcc 	.word	0x24000dcc
 8000fa0:	0800e378 	.word	0x0800e378

08000fa4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000faa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000fae:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	da01      	bge.n	8000fba <main+0x16>
  {
  Error_Handler();
 8000fb6:	f000 fb51 	bl	800165c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fba:	f000 fe9d 	bl	8001cf8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fbe:	f000 f857 	bl	8001070 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000fc2:	4b25      	ldr	r3, [pc, #148]	@ (8001058 <main+0xb4>)
 8000fc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fc8:	4a23      	ldr	r2, [pc, #140]	@ (8001058 <main+0xb4>)
 8000fca:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fd2:	4b21      	ldr	r3, [pc, #132]	@ (8001058 <main+0xb4>)
 8000fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fdc:	603b      	str	r3, [r7, #0]
 8000fde:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000fe0:	2000      	movs	r0, #0
 8000fe2:	f002 fc35 	bl	8003850 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	2000      	movs	r0, #0
 8000fea:	f002 fc4b 	bl	8003884 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000fee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ff2:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000ff4:	bf00      	nop
 8000ff6:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <main+0xb4>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d104      	bne.n	800100c <main+0x68>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	1e5a      	subs	r2, r3, #1
 8001006:	607a      	str	r2, [r7, #4]
 8001008:	2b00      	cmp	r3, #0
 800100a:	dcf4      	bgt.n	8000ff6 <main+0x52>
if ( timeout < 0 )
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	da01      	bge.n	8001016 <main+0x72>
{
Error_Handler();
 8001012:	f000 fb23 	bl	800165c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001016:	f000 fa8f 	bl	8001538 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800101a:	f000 fa41 	bl	80014a0 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 800101e:	f000 f8a3 	bl	8001168 <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8001022:	f000 f955 	bl	80012d0 <MX_TIM13_Init>
  MX_TIM14_Init();
 8001026:	f000 f9a1 	bl	800136c <MX_TIM14_Init>
  MX_USART2_UART_Init();
 800102a:	f000 f9ed 	bl	8001408 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 800102e:	2100      	movs	r1, #0
 8001030:	480a      	ldr	r0, [pc, #40]	@ (800105c <main+0xb8>)
 8001032:	f005 fb5f 	bl	80066f4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8001036:	2100      	movs	r1, #0
 8001038:	4809      	ldr	r0, [pc, #36]	@ (8001060 <main+0xbc>)
 800103a:	f005 fb5b 	bl	80066f4 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 800103e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8001064 <main+0xc0>
 8001042:	f7ff ff23 	bl	8000e8c <Turning_SetAngle>
  uart_mb_register(&huart3, &g_mb);  // choose which UART feeds the global mailbox
 8001046:	4908      	ldr	r1, [pc, #32]	@ (8001068 <main+0xc4>)
 8001048:	4808      	ldr	r0, [pc, #32]	@ (800106c <main+0xc8>)
 800104a:	f7ff fe83 	bl	8000d54 <uart_mb_register>
  echo();
 800104e:	f7ff ff7b 	bl	8000f48 <echo>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001052:	bf00      	nop
 8001054:	e7fd      	b.n	8001052 <main+0xae>
 8001056:	bf00      	nop
 8001058:	58024400 	.word	0x58024400
 800105c:	24000bc8 	.word	0x24000bc8
 8001060:	24000c14 	.word	0x24000c14
 8001064:	00000000 	.word	0x00000000
 8001068:	24000dcc 	.word	0x24000dcc
 800106c:	24000cf4 	.word	0x24000cf4

08001070 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b09c      	sub	sp, #112	@ 0x70
 8001074:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001076:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800107a:	224c      	movs	r2, #76	@ 0x4c
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f009 fc99 	bl	800a9b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001084:	1d3b      	adds	r3, r7, #4
 8001086:	2220      	movs	r2, #32
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f009 fc93 	bl	800a9b6 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8001090:	2004      	movs	r0, #4
 8001092:	f002 fc0b 	bl	80038ac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001096:	2300      	movs	r3, #0
 8001098:	603b      	str	r3, [r7, #0]
 800109a:	4b31      	ldr	r3, [pc, #196]	@ (8001160 <SystemClock_Config+0xf0>)
 800109c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800109e:	4a30      	ldr	r2, [pc, #192]	@ (8001160 <SystemClock_Config+0xf0>)
 80010a0:	f023 0301 	bic.w	r3, r3, #1
 80010a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80010a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001160 <SystemClock_Config+0xf0>)
 80010a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	603b      	str	r3, [r7, #0]
 80010b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001164 <SystemClock_Config+0xf4>)
 80010b2:	699b      	ldr	r3, [r3, #24]
 80010b4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80010b8:	4a2a      	ldr	r2, [pc, #168]	@ (8001164 <SystemClock_Config+0xf4>)
 80010ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010be:	6193      	str	r3, [r2, #24]
 80010c0:	4b28      	ldr	r3, [pc, #160]	@ (8001164 <SystemClock_Config+0xf4>)
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010c8:	603b      	str	r3, [r7, #0]
 80010ca:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80010cc:	bf00      	nop
 80010ce:	4b25      	ldr	r3, [pc, #148]	@ (8001164 <SystemClock_Config+0xf4>)
 80010d0:	699b      	ldr	r3, [r3, #24]
 80010d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80010da:	d1f8      	bne.n	80010ce <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010dc:	2302      	movs	r3, #2
 80010de:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80010e0:	2301      	movs	r3, #1
 80010e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e4:	2340      	movs	r3, #64	@ 0x40
 80010e6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e8:	2302      	movs	r3, #2
 80010ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ec:	2300      	movs	r3, #0
 80010ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010f0:	2304      	movs	r3, #4
 80010f2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010f4:	230a      	movs	r3, #10
 80010f6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80010f8:	2302      	movs	r3, #2
 80010fa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010fc:	2304      	movs	r3, #4
 80010fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001100:	2302      	movs	r3, #2
 8001102:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001104:	230c      	movs	r3, #12
 8001106:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8001108:	2302      	movs	r3, #2
 800110a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800110c:	2300      	movs	r3, #0
 800110e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001110:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001114:	4618      	mov	r0, r3
 8001116:	f002 fc23 	bl	8003960 <HAL_RCC_OscConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001120:	f000 fa9c 	bl	800165c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001124:	233f      	movs	r3, #63	@ 0x3f
 8001126:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001128:	2303      	movs	r3, #3
 800112a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001138:	2340      	movs	r3, #64	@ 0x40
 800113a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800113c:	2300      	movs	r3, #0
 800113e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001140:	2300      	movs	r3, #0
 8001142:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001144:	1d3b      	adds	r3, r7, #4
 8001146:	2101      	movs	r1, #1
 8001148:	4618      	mov	r0, r3
 800114a:	f003 f863 	bl	8004214 <HAL_RCC_ClockConfig>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001154:	f000 fa82 	bl	800165c <Error_Handler>
  }
}
 8001158:	bf00      	nop
 800115a:	3770      	adds	r7, #112	@ 0x70
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	58000400 	.word	0x58000400
 8001164:	58024800 	.word	0x58024800

08001168 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800116e:	4b54      	ldr	r3, [pc, #336]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001170:	4a54      	ldr	r2, [pc, #336]	@ (80012c4 <MX_FDCAN1_Init+0x15c>)
 8001172:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001174:	4b52      	ldr	r3, [pc, #328]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800117a:	4b51      	ldr	r3, [pc, #324]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8001180:	4b4f      	ldr	r3, [pc, #316]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001182:	2200      	movs	r2, #0
 8001184:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8001186:	4b4e      	ldr	r3, [pc, #312]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001188:	2200      	movs	r2, #0
 800118a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 800118c:	4b4c      	ldr	r3, [pc, #304]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 800118e:	2201      	movs	r2, #1
 8001190:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8001192:	4b4b      	ldr	r3, [pc, #300]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001194:	2202      	movs	r2, #2
 8001196:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8001198:	4b49      	ldr	r3, [pc, #292]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 800119a:	2208      	movs	r2, #8
 800119c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 800119e:	4b48      	ldr	r3, [pc, #288]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011a0:	221f      	movs	r2, #31
 80011a2:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 80011a4:	4b46      	ldr	r3, [pc, #280]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011a6:	2208      	movs	r2, #8
 80011a8:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80011aa:	4b45      	ldr	r3, [pc, #276]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80011b0:	4b43      	ldr	r3, [pc, #268]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011b2:	2201      	movs	r2, #1
 80011b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80011b6:	4b42      	ldr	r3, [pc, #264]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80011bc:	4b40      	ldr	r3, [pc, #256]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011be:	2201      	movs	r2, #1
 80011c0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80011c2:	4b3f      	ldr	r3, [pc, #252]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 80011c8:	4b3d      	ldr	r3, [pc, #244]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011ca:	2201      	movs	r2, #1
 80011cc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80011ce:	4b3c      	ldr	r3, [pc, #240]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 80011d4:	4b3a      	ldr	r3, [pc, #232]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011d6:	2232      	movs	r2, #50	@ 0x32
 80011d8:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80011da:	4b39      	ldr	r3, [pc, #228]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011dc:	2204      	movs	r2, #4
 80011de:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80011e0:	4b37      	ldr	r3, [pc, #220]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80011e6:	4b36      	ldr	r3, [pc, #216]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011e8:	2204      	movs	r2, #4
 80011ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80011ec:	4b34      	ldr	r3, [pc, #208]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80011f2:	4b33      	ldr	r3, [pc, #204]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011f4:	2204      	movs	r2, #4
 80011f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80011f8:	4b31      	ldr	r3, [pc, #196]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80011fe:	4b30      	ldr	r3, [pc, #192]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001200:	2200      	movs	r2, #0
 8001202:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8001204:	4b2e      	ldr	r3, [pc, #184]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001206:	2201      	movs	r2, #1
 8001208:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800120a:	4b2d      	ldr	r3, [pc, #180]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 800120c:	2200      	movs	r2, #0
 800120e:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001210:	4b2b      	ldr	r3, [pc, #172]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001212:	2204      	movs	r2, #4
 8001214:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001216:	482a      	ldr	r0, [pc, #168]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001218:	f001 fca4 	bl	8002b64 <HAL_FDCAN_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8001222:	f000 fa1b 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8001226:	4b28      	ldr	r3, [pc, #160]	@ (80012c8 <MX_FDCAN1_Init+0x160>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 800122c:	4b26      	ldr	r3, [pc, #152]	@ (80012c8 <MX_FDCAN1_Init+0x160>)
 800122e:	2200      	movs	r2, #0
 8001230:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8001232:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <MX_FDCAN1_Init+0x160>)
 8001234:	2202      	movs	r2, #2
 8001236:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8001238:	4b23      	ldr	r3, [pc, #140]	@ (80012c8 <MX_FDCAN1_Init+0x160>)
 800123a:	2201      	movs	r2, #1
 800123c:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 800123e:	4b22      	ldr	r3, [pc, #136]	@ (80012c8 <MX_FDCAN1_Init+0x160>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0  accept all messages
 8001244:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <MX_FDCAN1_Init+0x160>)
 8001246:	2200      	movs	r2, #0
 8001248:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 800124a:	2301      	movs	r3, #1
 800124c:	9300      	str	r3, [sp, #0]
 800124e:	2301      	movs	r3, #1
 8001250:	2202      	movs	r2, #2
 8001252:	2102      	movs	r1, #2
 8001254:	481a      	ldr	r0, [pc, #104]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001256:	f001 fed9 	bl	800300c <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 800125a:	491b      	ldr	r1, [pc, #108]	@ (80012c8 <MX_FDCAN1_Init+0x160>)
 800125c:	4818      	ldr	r0, [pc, #96]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 800125e:	f001 fe5f 	bl	8002f20 <HAL_FDCAN_ConfigFilter>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 8001268:	f000 f9f8 	bl	800165c <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 800126c:	4814      	ldr	r0, [pc, #80]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 800126e:	f001 fefa 	bl	8003066 <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8001272:	2200      	movs	r2, #0
 8001274:	2101      	movs	r1, #1
 8001276:	4812      	ldr	r0, [pc, #72]	@ (80012c0 <MX_FDCAN1_Init+0x158>)
 8001278:	f001 ff20 	bl	80030bc <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 800127c:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 800127e:	f240 1211 	movw	r2, #273	@ 0x111
 8001282:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 8001284:	4b11      	ldr	r3, [pc, #68]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 8001286:	2200      	movs	r2, #0
 8001288:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 800128a:	4b10      	ldr	r3, [pc, #64]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 800128c:	2200      	movs	r2, #0
 800128e:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8001290:	4b0e      	ldr	r3, [pc, #56]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 8001292:	2209      	movs	r2, #9
 8001294:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001296:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 8001298:	2200      	movs	r2, #0
 800129a:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800129c:	4b0b      	ldr	r3, [pc, #44]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 800129e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80012a2:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 80012a4:	4b09      	ldr	r3, [pc, #36]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 80012a6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80012aa:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80012ac:	4b07      	ldr	r3, [pc, #28]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 80012b2:	4b06      	ldr	r3, [pc, #24]	@ (80012cc <MX_FDCAN1_Init+0x164>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	24000b28 	.word	0x24000b28
 80012c4:	4000a000 	.word	0x4000a000
 80012c8:	24000d88 	.word	0x24000d88
 80012cc:	24000da8 	.word	0x24000da8

080012d0 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b088      	sub	sp, #32
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
 80012e2:	611a      	str	r2, [r3, #16]
 80012e4:	615a      	str	r2, [r3, #20]
 80012e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 80012e8:	4b1e      	ldr	r3, [pc, #120]	@ (8001364 <MX_TIM13_Init+0x94>)
 80012ea:	4a1f      	ldr	r2, [pc, #124]	@ (8001368 <MX_TIM13_Init+0x98>)
 80012ec:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 80012ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001364 <MX_TIM13_Init+0x94>)
 80012f0:	224f      	movs	r2, #79	@ 0x4f
 80012f2:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001364 <MX_TIM13_Init+0x94>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 80012fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001364 <MX_TIM13_Init+0x94>)
 80012fc:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001300:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001302:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <MX_TIM13_Init+0x94>)
 8001304:	2200      	movs	r2, #0
 8001306:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001308:	4b16      	ldr	r3, [pc, #88]	@ (8001364 <MX_TIM13_Init+0x94>)
 800130a:	2200      	movs	r2, #0
 800130c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800130e:	4815      	ldr	r0, [pc, #84]	@ (8001364 <MX_TIM13_Init+0x94>)
 8001310:	f005 f938 	bl	8006584 <HAL_TIM_Base_Init>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800131a:	f000 f99f 	bl	800165c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 800131e:	4811      	ldr	r0, [pc, #68]	@ (8001364 <MX_TIM13_Init+0x94>)
 8001320:	f005 f987 	bl	8006632 <HAL_TIM_PWM_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800132a:	f000 f997 	bl	800165c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800132e:	2360      	movs	r3, #96	@ 0x60
 8001330:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001332:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001336:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800133c:	2300      	movs	r3, #0
 800133e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	2200      	movs	r2, #0
 8001344:	4619      	mov	r1, r3
 8001346:	4807      	ldr	r0, [pc, #28]	@ (8001364 <MX_TIM13_Init+0x94>)
 8001348:	f005 fae2 	bl	8006910 <HAL_TIM_PWM_ConfigChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8001352:	f000 f983 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8001356:	4803      	ldr	r0, [pc, #12]	@ (8001364 <MX_TIM13_Init+0x94>)
 8001358:	f000 fa6a 	bl	8001830 <HAL_TIM_MspPostInit>

}
 800135c:	bf00      	nop
 800135e:	3720      	adds	r7, #32
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	24000bc8 	.word	0x24000bc8
 8001368:	40001c00 	.word	0x40001c00

0800136c <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001372:	1d3b      	adds	r3, r7, #4
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
 8001378:	605a      	str	r2, [r3, #4]
 800137a:	609a      	str	r2, [r3, #8]
 800137c:	60da      	str	r2, [r3, #12]
 800137e:	611a      	str	r2, [r3, #16]
 8001380:	615a      	str	r2, [r3, #20]
 8001382:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001384:	4b1e      	ldr	r3, [pc, #120]	@ (8001400 <MX_TIM14_Init+0x94>)
 8001386:	4a1f      	ldr	r2, [pc, #124]	@ (8001404 <MX_TIM14_Init+0x98>)
 8001388:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 800138a:	4b1d      	ldr	r3, [pc, #116]	@ (8001400 <MX_TIM14_Init+0x94>)
 800138c:	224f      	movs	r2, #79	@ 0x4f
 800138e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001390:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <MX_TIM14_Init+0x94>)
 8001392:	2200      	movs	r2, #0
 8001394:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 8001396:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <MX_TIM14_Init+0x94>)
 8001398:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800139c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800139e:	4b18      	ldr	r3, [pc, #96]	@ (8001400 <MX_TIM14_Init+0x94>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013a4:	4b16      	ldr	r3, [pc, #88]	@ (8001400 <MX_TIM14_Init+0x94>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80013aa:	4815      	ldr	r0, [pc, #84]	@ (8001400 <MX_TIM14_Init+0x94>)
 80013ac:	f005 f8ea 	bl	8006584 <HAL_TIM_Base_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 80013b6:	f000 f951 	bl	800165c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 80013ba:	4811      	ldr	r0, [pc, #68]	@ (8001400 <MX_TIM14_Init+0x94>)
 80013bc:	f005 f939 	bl	8006632 <HAL_TIM_PWM_Init>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 80013c6:	f000 f949 	bl	800165c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ca:	2360      	movs	r3, #96	@ 0x60
 80013cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80013ce:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80013d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	2200      	movs	r2, #0
 80013e0:	4619      	mov	r1, r3
 80013e2:	4807      	ldr	r0, [pc, #28]	@ (8001400 <MX_TIM14_Init+0x94>)
 80013e4:	f005 fa94 	bl	8006910 <HAL_TIM_PWM_ConfigChannel>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 80013ee:	f000 f935 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 80013f2:	4803      	ldr	r0, [pc, #12]	@ (8001400 <MX_TIM14_Init+0x94>)
 80013f4:	f000 fa1c 	bl	8001830 <HAL_TIM_MspPostInit>

}
 80013f8:	bf00      	nop
 80013fa:	3720      	adds	r7, #32
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	24000c14 	.word	0x24000c14
 8001404:	40002000 	.word	0x40002000

08001408 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800140c:	4b22      	ldr	r3, [pc, #136]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 800140e:	4a23      	ldr	r2, [pc, #140]	@ (800149c <MX_USART2_UART_Init+0x94>)
 8001410:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001412:	4b21      	ldr	r3, [pc, #132]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001414:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001418:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800141a:	4b1f      	ldr	r3, [pc, #124]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001420:	4b1d      	ldr	r3, [pc, #116]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001422:	2200      	movs	r2, #0
 8001424:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001426:	4b1c      	ldr	r3, [pc, #112]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800142c:	4b1a      	ldr	r3, [pc, #104]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 800142e:	220c      	movs	r2, #12
 8001430:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001432:	4b19      	ldr	r3, [pc, #100]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001434:	2200      	movs	r2, #0
 8001436:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001438:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 800143a:	2200      	movs	r2, #0
 800143c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800143e:	4b16      	ldr	r3, [pc, #88]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001440:	2200      	movs	r2, #0
 8001442:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001444:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001446:	2200      	movs	r2, #0
 8001448:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800144a:	4b13      	ldr	r3, [pc, #76]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 800144c:	2200      	movs	r2, #0
 800144e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001450:	4811      	ldr	r0, [pc, #68]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001452:	f005 ff0c 	bl	800726e <HAL_UART_Init>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800145c:	f000 f8fe 	bl	800165c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001460:	2100      	movs	r1, #0
 8001462:	480d      	ldr	r0, [pc, #52]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001464:	f008 fa2b 	bl	80098be <HAL_UARTEx_SetTxFifoThreshold>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800146e:	f000 f8f5 	bl	800165c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001472:	2100      	movs	r1, #0
 8001474:	4808      	ldr	r0, [pc, #32]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001476:	f008 fa60 	bl	800993a <HAL_UARTEx_SetRxFifoThreshold>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001480:	f000 f8ec 	bl	800165c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001484:	4804      	ldr	r0, [pc, #16]	@ (8001498 <MX_USART2_UART_Init+0x90>)
 8001486:	f008 f9e1 	bl	800984c <HAL_UARTEx_DisableFifoMode>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001490:	f000 f8e4 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	24000c60 	.word	0x24000c60
 800149c:	40004400 	.word	0x40004400

080014a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014a4:	4b22      	ldr	r3, [pc, #136]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014a6:	4a23      	ldr	r2, [pc, #140]	@ (8001534 <MX_USART3_UART_Init+0x94>)
 80014a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80014aa:	4b21      	ldr	r3, [pc, #132]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80014b2:	4b1f      	ldr	r3, [pc, #124]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014b8:	4b1d      	ldr	r3, [pc, #116]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014be:	4b1c      	ldr	r3, [pc, #112]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014c6:	220c      	movs	r2, #12
 80014c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ca:	4b19      	ldr	r3, [pc, #100]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d0:	4b17      	ldr	r3, [pc, #92]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80014d6:	4b16      	ldr	r3, [pc, #88]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014d8:	2200      	movs	r2, #0
 80014da:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80014dc:	4b14      	ldr	r3, [pc, #80]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014de:	2200      	movs	r2, #0
 80014e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014e2:	4b13      	ldr	r3, [pc, #76]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014e8:	4811      	ldr	r0, [pc, #68]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014ea:	f005 fec0 	bl	800726e <HAL_UART_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80014f4:	f000 f8b2 	bl	800165c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80014f8:	2100      	movs	r1, #0
 80014fa:	480d      	ldr	r0, [pc, #52]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 80014fc:	f008 f9df 	bl	80098be <HAL_UARTEx_SetTxFifoThreshold>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001506:	f000 f8a9 	bl	800165c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800150a:	2100      	movs	r1, #0
 800150c:	4808      	ldr	r0, [pc, #32]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 800150e:	f008 fa14 	bl	800993a <HAL_UARTEx_SetRxFifoThreshold>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001518:	f000 f8a0 	bl	800165c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800151c:	4804      	ldr	r0, [pc, #16]	@ (8001530 <MX_USART3_UART_Init+0x90>)
 800151e:	f008 f995 	bl	800984c <HAL_UARTEx_DisableFifoMode>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001528:	f000 f898 	bl	800165c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800152c:	bf00      	nop
 800152e:	bd80      	pop	{r7, pc}
 8001530:	24000cf4 	.word	0x24000cf4
 8001534:	40004800 	.word	0x40004800

08001538 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b08c      	sub	sp, #48	@ 0x30
 800153c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153e:	f107 031c 	add.w	r3, r7, #28
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]
 8001546:	605a      	str	r2, [r3, #4]
 8001548:	609a      	str	r2, [r3, #8]
 800154a:	60da      	str	r2, [r3, #12]
 800154c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154e:	4b40      	ldr	r3, [pc, #256]	@ (8001650 <MX_GPIO_Init+0x118>)
 8001550:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001554:	4a3e      	ldr	r2, [pc, #248]	@ (8001650 <MX_GPIO_Init+0x118>)
 8001556:	f043 0304 	orr.w	r3, r3, #4
 800155a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800155e:	4b3c      	ldr	r3, [pc, #240]	@ (8001650 <MX_GPIO_Init+0x118>)
 8001560:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001564:	f003 0304 	and.w	r3, r3, #4
 8001568:	61bb      	str	r3, [r7, #24]
 800156a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800156c:	4b38      	ldr	r3, [pc, #224]	@ (8001650 <MX_GPIO_Init+0x118>)
 800156e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001572:	4a37      	ldr	r2, [pc, #220]	@ (8001650 <MX_GPIO_Init+0x118>)
 8001574:	f043 0320 	orr.w	r3, r3, #32
 8001578:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800157c:	4b34      	ldr	r3, [pc, #208]	@ (8001650 <MX_GPIO_Init+0x118>)
 800157e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001582:	f003 0320 	and.w	r3, r3, #32
 8001586:	617b      	str	r3, [r7, #20]
 8001588:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800158a:	4b31      	ldr	r3, [pc, #196]	@ (8001650 <MX_GPIO_Init+0x118>)
 800158c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001590:	4a2f      	ldr	r2, [pc, #188]	@ (8001650 <MX_GPIO_Init+0x118>)
 8001592:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001596:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800159a:	4b2d      	ldr	r3, [pc, #180]	@ (8001650 <MX_GPIO_Init+0x118>)
 800159c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015a4:	613b      	str	r3, [r7, #16]
 80015a6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015a8:	4b29      	ldr	r3, [pc, #164]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ae:	4a28      	ldr	r2, [pc, #160]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015b8:	4b25      	ldr	r3, [pc, #148]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	4b22      	ldr	r3, [pc, #136]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015cc:	4a20      	ldr	r2, [pc, #128]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015ce:	f043 0302 	orr.w	r3, r3, #2
 80015d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	60bb      	str	r3, [r7, #8]
 80015e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015ea:	4a19      	ldr	r2, [pc, #100]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015ec:	f043 0308 	orr.w	r3, r3, #8
 80015f0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015f4:	4b16      	ldr	r3, [pc, #88]	@ (8001650 <MX_GPIO_Init+0x118>)
 80015f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015fa:	f003 0308 	and.w	r3, r3, #8
 80015fe:	607b      	str	r3, [r7, #4]
 8001600:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	f244 0101 	movw	r1, #16385	@ 0x4001
 8001608:	4812      	ldr	r0, [pc, #72]	@ (8001654 <MX_GPIO_Init+0x11c>)
 800160a:	f002 f907 	bl	800381c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800160e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001612:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001614:	2300      	movs	r3, #0
 8001616:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800161c:	f107 031c 	add.w	r3, r7, #28
 8001620:	4619      	mov	r1, r3
 8001622:	480d      	ldr	r0, [pc, #52]	@ (8001658 <MX_GPIO_Init+0x120>)
 8001624:	f001 ff4a 	bl	80034bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8001628:	f244 0301 	movw	r3, #16385	@ 0x4001
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800162e:	2301      	movs	r3, #1
 8001630:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001636:	2300      	movs	r3, #0
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163a:	f107 031c 	add.w	r3, r7, #28
 800163e:	4619      	mov	r1, r3
 8001640:	4804      	ldr	r0, [pc, #16]	@ (8001654 <MX_GPIO_Init+0x11c>)
 8001642:	f001 ff3b 	bl	80034bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001646:	bf00      	nop
 8001648:	3730      	adds	r7, #48	@ 0x30
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	58024400 	.word	0x58024400
 8001654:	58020400 	.word	0x58020400
 8001658:	58020800 	.word	0x58020800

0800165c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001660:	b672      	cpsid	i
}
 8001662:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <Error_Handler+0x8>

08001668 <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001670:	1d39      	adds	r1, r7, #4
 8001672:	f04f 33ff 	mov.w	r3, #4294967295
 8001676:	2201      	movs	r2, #1
 8001678:	4803      	ldr	r0, [pc, #12]	@ (8001688 <__io_putchar+0x20>)
 800167a:	f005 fe48 	bl	800730e <HAL_UART_Transmit>
  return ch;
 800167e:	687b      	ldr	r3, [r7, #4]
}
 8001680:	4618      	mov	r0, r3
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	24000cf4 	.word	0x24000cf4

0800168c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001692:	4b0a      	ldr	r3, [pc, #40]	@ (80016bc <HAL_MspInit+0x30>)
 8001694:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001698:	4a08      	ldr	r2, [pc, #32]	@ (80016bc <HAL_MspInit+0x30>)
 800169a:	f043 0302 	orr.w	r3, r3, #2
 800169e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80016a2:	4b06      	ldr	r3, [pc, #24]	@ (80016bc <HAL_MspInit+0x30>)
 80016a4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	58024400 	.word	0x58024400

080016c0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b0ba      	sub	sp, #232	@ 0xe8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	22c0      	movs	r2, #192	@ 0xc0
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f009 f968 	bl	800a9b6 <memset>
  if(hfdcan->Instance==FDCAN1)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a31      	ldr	r2, [pc, #196]	@ (80017b0 <HAL_FDCAN_MspInit+0xf0>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d15b      	bne.n	80017a8 <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80016f0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80016f4:	f04f 0300 	mov.w	r3, #0
 80016f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80016fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001700:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4618      	mov	r0, r3
 800170a:	f003 f90f 	bl	800492c <HAL_RCCEx_PeriphCLKConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001714:	f7ff ffa2 	bl	800165c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001718:	4b26      	ldr	r3, [pc, #152]	@ (80017b4 <HAL_FDCAN_MspInit+0xf4>)
 800171a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800171e:	4a25      	ldr	r2, [pc, #148]	@ (80017b4 <HAL_FDCAN_MspInit+0xf4>)
 8001720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001724:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001728:	4b22      	ldr	r3, [pc, #136]	@ (80017b4 <HAL_FDCAN_MspInit+0xf4>)
 800172a:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 800172e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001736:	4b1f      	ldr	r3, [pc, #124]	@ (80017b4 <HAL_FDCAN_MspInit+0xf4>)
 8001738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800173c:	4a1d      	ldr	r2, [pc, #116]	@ (80017b4 <HAL_FDCAN_MspInit+0xf4>)
 800173e:	f043 0308 	orr.w	r3, r3, #8
 8001742:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001746:	4b1b      	ldr	r3, [pc, #108]	@ (80017b4 <HAL_FDCAN_MspInit+0xf4>)
 8001748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800174c:	f003 0308 	and.w	r3, r3, #8
 8001750:	60bb      	str	r3, [r7, #8]
 8001752:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8001754:	2301      	movs	r3, #1
 8001756:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175a:	2302      	movs	r3, #2
 800175c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001766:	2303      	movs	r3, #3
 8001768:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800176c:	2309      	movs	r3, #9
 800176e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8001772:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001776:	4619      	mov	r1, r3
 8001778:	480f      	ldr	r0, [pc, #60]	@ (80017b8 <HAL_FDCAN_MspInit+0xf8>)
 800177a:	f001 fe9f 	bl	80034bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 800177e:	2302      	movs	r3, #2
 8001780:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001784:	2302      	movs	r3, #2
 8001786:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800178a:	2301      	movs	r3, #1
 800178c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001790:	2303      	movs	r3, #3
 8001792:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001796:	2309      	movs	r3, #9
 8001798:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 800179c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80017a0:	4619      	mov	r1, r3
 80017a2:	4805      	ldr	r0, [pc, #20]	@ (80017b8 <HAL_FDCAN_MspInit+0xf8>)
 80017a4:	f001 fe8a 	bl	80034bc <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 80017a8:	bf00      	nop
 80017aa:	37e8      	adds	r7, #232	@ 0xe8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	4000a000 	.word	0x4000a000
 80017b4:	58024400 	.word	0x58024400
 80017b8:	58020c00 	.word	0x58020c00

080017bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a16      	ldr	r2, [pc, #88]	@ (8001824 <HAL_TIM_Base_MspInit+0x68>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d10f      	bne.n	80017ee <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 80017ce:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <HAL_TIM_Base_MspInit+0x6c>)
 80017d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017d4:	4a14      	ldr	r2, [pc, #80]	@ (8001828 <HAL_TIM_Base_MspInit+0x6c>)
 80017d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80017de:	4b12      	ldr	r3, [pc, #72]	@ (8001828 <HAL_TIM_Base_MspInit+0x6c>)
 80017e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 80017ec:	e013      	b.n	8001816 <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a0e      	ldr	r2, [pc, #56]	@ (800182c <HAL_TIM_Base_MspInit+0x70>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d10e      	bne.n	8001816 <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80017f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001828 <HAL_TIM_Base_MspInit+0x6c>)
 80017fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001828 <HAL_TIM_Base_MspInit+0x6c>)
 8001800:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001804:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001808:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <HAL_TIM_Base_MspInit+0x6c>)
 800180a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800180e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001812:	60bb      	str	r3, [r7, #8]
 8001814:	68bb      	ldr	r3, [r7, #8]
}
 8001816:	bf00      	nop
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	40001c00 	.word	0x40001c00
 8001828:	58024400 	.word	0x58024400
 800182c:	40002000 	.word	0x40002000

08001830 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08a      	sub	sp, #40	@ 0x28
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001838:	f107 0314 	add.w	r3, r7, #20
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a26      	ldr	r2, [pc, #152]	@ (80018e8 <HAL_TIM_MspPostInit+0xb8>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d120      	bne.n	8001894 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001852:	4b26      	ldr	r3, [pc, #152]	@ (80018ec <HAL_TIM_MspPostInit+0xbc>)
 8001854:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001858:	4a24      	ldr	r2, [pc, #144]	@ (80018ec <HAL_TIM_MspPostInit+0xbc>)
 800185a:	f043 0320 	orr.w	r3, r3, #32
 800185e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001862:	4b22      	ldr	r3, [pc, #136]	@ (80018ec <HAL_TIM_MspPostInit+0xbc>)
 8001864:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001868:	f003 0320 	and.w	r3, r3, #32
 800186c:	613b      	str	r3, [r7, #16]
 800186e:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001870:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001876:	2302      	movs	r3, #2
 8001878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187e:	2300      	movs	r3, #0
 8001880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8001882:	2309      	movs	r3, #9
 8001884:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	4619      	mov	r1, r3
 800188c:	4818      	ldr	r0, [pc, #96]	@ (80018f0 <HAL_TIM_MspPostInit+0xc0>)
 800188e:	f001 fe15 	bl	80034bc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001892:	e024      	b.n	80018de <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a16      	ldr	r2, [pc, #88]	@ (80018f4 <HAL_TIM_MspPostInit+0xc4>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d11f      	bne.n	80018de <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800189e:	4b13      	ldr	r3, [pc, #76]	@ (80018ec <HAL_TIM_MspPostInit+0xbc>)
 80018a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018a4:	4a11      	ldr	r2, [pc, #68]	@ (80018ec <HAL_TIM_MspPostInit+0xbc>)
 80018a6:	f043 0320 	orr.w	r3, r3, #32
 80018aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ae:	4b0f      	ldr	r3, [pc, #60]	@ (80018ec <HAL_TIM_MspPostInit+0xbc>)
 80018b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018b4:	f003 0320 	and.w	r3, r3, #32
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c2:	2302      	movs	r3, #2
 80018c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	2300      	movs	r3, #0
 80018c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ca:	2300      	movs	r3, #0
 80018cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 80018ce:	2309      	movs	r3, #9
 80018d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018d2:	f107 0314 	add.w	r3, r7, #20
 80018d6:	4619      	mov	r1, r3
 80018d8:	4805      	ldr	r0, [pc, #20]	@ (80018f0 <HAL_TIM_MspPostInit+0xc0>)
 80018da:	f001 fdef 	bl	80034bc <HAL_GPIO_Init>
}
 80018de:	bf00      	nop
 80018e0:	3728      	adds	r7, #40	@ 0x28
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40001c00 	.word	0x40001c00
 80018ec:	58024400 	.word	0x58024400
 80018f0:	58021400 	.word	0x58021400
 80018f4:	40002000 	.word	0x40002000

080018f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b0bc      	sub	sp, #240	@ 0xf0
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001900:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
 800190a:	609a      	str	r2, [r3, #8]
 800190c:	60da      	str	r2, [r3, #12]
 800190e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001910:	f107 0318 	add.w	r3, r7, #24
 8001914:	22c0      	movs	r2, #192	@ 0xc0
 8001916:	2100      	movs	r1, #0
 8001918:	4618      	mov	r0, r3
 800191a:	f009 f84c 	bl	800a9b6 <memset>
  if(huart->Instance==USART2)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a55      	ldr	r2, [pc, #340]	@ (8001a78 <HAL_UART_MspInit+0x180>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d14e      	bne.n	80019c6 <HAL_UART_MspInit+0xce>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001928:	f04f 0202 	mov.w	r2, #2
 800192c:	f04f 0300 	mov.w	r3, #0
 8001930:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001934:	2300      	movs	r3, #0
 8001936:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800193a:	f107 0318 	add.w	r3, r7, #24
 800193e:	4618      	mov	r0, r3
 8001940:	f002 fff4 	bl	800492c <HAL_RCCEx_PeriphCLKConfig>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800194a:	f7ff fe87 	bl	800165c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800194e:	4b4b      	ldr	r3, [pc, #300]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001950:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001954:	4a49      	ldr	r2, [pc, #292]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001956:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800195a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800195e:	4b47      	ldr	r3, [pc, #284]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001960:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001964:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b43      	ldr	r3, [pc, #268]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 800196e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001972:	4a42      	ldr	r2, [pc, #264]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800197c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 800197e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800198a:	230c      	movs	r3, #12
 800198c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	2300      	movs	r3, #0
 8001998:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2300      	movs	r3, #0
 800199e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019a2:	2307      	movs	r3, #7
 80019a4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80019ac:	4619      	mov	r1, r3
 80019ae:	4834      	ldr	r0, [pc, #208]	@ (8001a80 <HAL_UART_MspInit+0x188>)
 80019b0:	f001 fd84 	bl	80034bc <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80019b4:	2200      	movs	r2, #0
 80019b6:	2100      	movs	r1, #0
 80019b8:	2026      	movs	r0, #38	@ 0x26
 80019ba:	f000 fb3a 	bl	8002032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80019be:	2026      	movs	r0, #38	@ 0x26
 80019c0:	f000 fb51 	bl	8002066 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 80019c4:	e053      	b.n	8001a6e <HAL_UART_MspInit+0x176>
  else if(huart->Instance==USART3)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a2e      	ldr	r2, [pc, #184]	@ (8001a84 <HAL_UART_MspInit+0x18c>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d14e      	bne.n	8001a6e <HAL_UART_MspInit+0x176>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80019d0:	f04f 0202 	mov.w	r2, #2
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80019dc:	2300      	movs	r3, #0
 80019de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019e2:	f107 0318 	add.w	r3, r7, #24
 80019e6:	4618      	mov	r0, r3
 80019e8:	f002 ffa0 	bl	800492c <HAL_RCCEx_PeriphCLKConfig>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_UART_MspInit+0xfe>
      Error_Handler();
 80019f2:	f7ff fe33 	bl	800165c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80019f6:	4b21      	ldr	r3, [pc, #132]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 80019f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80019fc:	4a1f      	ldr	r2, [pc, #124]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 80019fe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a02:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a06:	4b1d      	ldr	r3, [pc, #116]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001a08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a14:	4b19      	ldr	r3, [pc, #100]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001a16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a1a:	4a18      	ldr	r2, [pc, #96]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001a1c:	f043 0308 	orr.w	r3, r3, #8
 8001a20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a24:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <HAL_UART_MspInit+0x184>)
 8001a26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a2a:	f003 0308 	and.w	r3, r3, #8
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001a32:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a46:	2300      	movs	r3, #0
 8001a48:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001a4c:	2307      	movs	r3, #7
 8001a4e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a52:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a56:	4619      	mov	r1, r3
 8001a58:	480b      	ldr	r0, [pc, #44]	@ (8001a88 <HAL_UART_MspInit+0x190>)
 8001a5a:	f001 fd2f 	bl	80034bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001a5e:	2200      	movs	r2, #0
 8001a60:	2100      	movs	r1, #0
 8001a62:	2027      	movs	r0, #39	@ 0x27
 8001a64:	f000 fae5 	bl	8002032 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001a68:	2027      	movs	r0, #39	@ 0x27
 8001a6a:	f000 fafc 	bl	8002066 <HAL_NVIC_EnableIRQ>
}
 8001a6e:	bf00      	nop
 8001a70:	37f0      	adds	r7, #240	@ 0xf0
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	40004400 	.word	0x40004400
 8001a7c:	58024400 	.word	0x58024400
 8001a80:	58020000 	.word	0x58020000
 8001a84:	40004800 	.word	0x40004800
 8001a88:	58020c00 	.word	0x58020c00

08001a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a90:	bf00      	nop
 8001a92:	e7fd      	b.n	8001a90 <NMI_Handler+0x4>

08001a94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a98:	bf00      	nop
 8001a9a:	e7fd      	b.n	8001a98 <HardFault_Handler+0x4>

08001a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <MemManage_Handler+0x4>

08001aa4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <BusFault_Handler+0x4>

08001aac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <UsageFault_Handler+0x4>

08001ab4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ab8:	bf00      	nop
 8001aba:	46bd      	mov	sp, r7
 8001abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac0:	4770      	bx	lr

08001ac2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr

08001ade <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ae2:	f000 f97b 	bl	8001ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ae6:	bf00      	nop
 8001ae8:	bd80      	pop	{r7, pc}
	...

08001aec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <USART2_IRQHandler+0x10>)
 8001af2:	f005 fc9b 	bl	800742c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	24000c60 	.word	0x24000c60

08001b00 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <USART3_IRQHandler+0x10>)
 8001b06:	f005 fc91 	bl	800742c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	24000cf4 	.word	0x24000cf4

08001b14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  return 1;
 8001b18:	2301      	movs	r3, #1
}
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <_kill>:

int _kill(int pid, int sig)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b082      	sub	sp, #8
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b2e:	f008 ff95 	bl	800aa5c <__errno>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2216      	movs	r2, #22
 8001b36:	601a      	str	r2, [r3, #0]
  return -1;
 8001b38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3708      	adds	r7, #8
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}

08001b44 <_exit>:

void _exit (int status)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f7ff ffe7 	bl	8001b24 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b56:	bf00      	nop
 8001b58:	e7fd      	b.n	8001b56 <_exit+0x12>

08001b5a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b5a:	b580      	push	{r7, lr}
 8001b5c:	b086      	sub	sp, #24
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	60f8      	str	r0, [r7, #12]
 8001b62:	60b9      	str	r1, [r7, #8]
 8001b64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b66:	2300      	movs	r3, #0
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	e00a      	b.n	8001b82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b6c:	f3af 8000 	nop.w
 8001b70:	4601      	mov	r1, r0
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	1c5a      	adds	r2, r3, #1
 8001b76:	60ba      	str	r2, [r7, #8]
 8001b78:	b2ca      	uxtb	r2, r1
 8001b7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	3301      	adds	r3, #1
 8001b80:	617b      	str	r3, [r7, #20]
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	429a      	cmp	r2, r3
 8001b88:	dbf0      	blt.n	8001b6c <_read+0x12>
  }

  return len;
 8001b8a:	687b      	ldr	r3, [r7, #4]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}

08001b94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	617b      	str	r3, [r7, #20]
 8001ba4:	e009      	b.n	8001bba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	1c5a      	adds	r2, r3, #1
 8001baa:	60ba      	str	r2, [r7, #8]
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff fd5a 	bl	8001668 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	697a      	ldr	r2, [r7, #20]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	dbf1      	blt.n	8001ba6 <_write+0x12>
  }
  return len;
 8001bc2:	687b      	ldr	r3, [r7, #4]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <_close>:

int _close(int file)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bf4:	605a      	str	r2, [r3, #4]
  return 0;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <_isatty>:

int _isatty(int file)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c0c:	2301      	movs	r3, #1
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b085      	sub	sp, #20
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	60f8      	str	r0, [r7, #12]
 8001c22:	60b9      	str	r1, [r7, #8]
 8001c24:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c26:	2300      	movs	r3, #0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	3714      	adds	r7, #20
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b086      	sub	sp, #24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c3c:	4a14      	ldr	r2, [pc, #80]	@ (8001c90 <_sbrk+0x5c>)
 8001c3e:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <_sbrk+0x60>)
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c48:	4b13      	ldr	r3, [pc, #76]	@ (8001c98 <_sbrk+0x64>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d102      	bne.n	8001c56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c50:	4b11      	ldr	r3, [pc, #68]	@ (8001c98 <_sbrk+0x64>)
 8001c52:	4a12      	ldr	r2, [pc, #72]	@ (8001c9c <_sbrk+0x68>)
 8001c54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c56:	4b10      	ldr	r3, [pc, #64]	@ (8001c98 <_sbrk+0x64>)
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d207      	bcs.n	8001c74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c64:	f008 fefa 	bl	800aa5c <__errno>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	220c      	movs	r2, #12
 8001c6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c72:	e009      	b.n	8001c88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c74:	4b08      	ldr	r3, [pc, #32]	@ (8001c98 <_sbrk+0x64>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c7a:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <_sbrk+0x64>)
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4413      	add	r3, r2
 8001c82:	4a05      	ldr	r2, [pc, #20]	@ (8001c98 <_sbrk+0x64>)
 8001c84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c86:	68fb      	ldr	r3, [r7, #12]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3718      	adds	r7, #24
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	24080000 	.word	0x24080000
 8001c94:	00000400 	.word	0x00000400
 8001c98:	24000dd0 	.word	0x24000dd0
 8001c9c:	24000f28 	.word	0x24000f28

08001ca0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ca0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001cdc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001ca4:	f7fe ffac 	bl	8000c00 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ca8:	f7fe fefc 	bl	8000aa4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cac:	480c      	ldr	r0, [pc, #48]	@ (8001ce0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cae:	490d      	ldr	r1, [pc, #52]	@ (8001ce4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cb0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ce8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cb4:	e002      	b.n	8001cbc <LoopCopyDataInit>

08001cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cba:	3304      	adds	r3, #4

08001cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc0:	d3f9      	bcc.n	8001cb6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cc4:	4c0a      	ldr	r4, [pc, #40]	@ (8001cf0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc8:	e001      	b.n	8001cce <LoopFillZerobss>

08001cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ccc:	3204      	adds	r2, #4

08001cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd0:	d3fb      	bcc.n	8001cca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cd2:	f008 fec9 	bl	800aa68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cd6:	f7ff f965 	bl	8000fa4 <main>
  bx  lr
 8001cda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cdc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001ce0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001ce4:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001ce8:	0800e84c 	.word	0x0800e84c
  ldr r2, =_sbss
 8001cec:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 8001cf0:	24000f24 	.word	0x24000f24

08001cf4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cf4:	e7fe      	b.n	8001cf4 <ADC3_IRQHandler>
	...

08001cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cfe:	2003      	movs	r0, #3
 8001d00:	f000 f98c 	bl	800201c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001d04:	f002 fc3c 	bl	8004580 <HAL_RCC_GetSysClockFreq>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b15      	ldr	r3, [pc, #84]	@ (8001d60 <HAL_Init+0x68>)
 8001d0c:	699b      	ldr	r3, [r3, #24]
 8001d0e:	0a1b      	lsrs	r3, r3, #8
 8001d10:	f003 030f 	and.w	r3, r3, #15
 8001d14:	4913      	ldr	r1, [pc, #76]	@ (8001d64 <HAL_Init+0x6c>)
 8001d16:	5ccb      	ldrb	r3, [r1, r3]
 8001d18:	f003 031f 	and.w	r3, r3, #31
 8001d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d20:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001d22:	4b0f      	ldr	r3, [pc, #60]	@ (8001d60 <HAL_Init+0x68>)
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	f003 030f 	and.w	r3, r3, #15
 8001d2a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d64 <HAL_Init+0x6c>)
 8001d2c:	5cd3      	ldrb	r3, [r2, r3]
 8001d2e:	f003 031f 	and.w	r3, r3, #31
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	fa22 f303 	lsr.w	r3, r2, r3
 8001d38:	4a0b      	ldr	r2, [pc, #44]	@ (8001d68 <HAL_Init+0x70>)
 8001d3a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001d3c:	4a0b      	ldr	r2, [pc, #44]	@ (8001d6c <HAL_Init+0x74>)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d42:	200f      	movs	r0, #15
 8001d44:	f000 f814 	bl	8001d70 <HAL_InitTick>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e002      	b.n	8001d58 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001d52:	f7ff fc9b 	bl	800168c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d56:	2300      	movs	r3, #0
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3708      	adds	r7, #8
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	58024400 	.word	0x58024400
 8001d64:	0800e3dc 	.word	0x0800e3dc
 8001d68:	24000004 	.word	0x24000004
 8001d6c:	24000000 	.word	0x24000000

08001d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001d78:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <HAL_InitTick+0x60>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d101      	bne.n	8001d84 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e021      	b.n	8001dc8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001d84:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <HAL_InitTick+0x64>)
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <HAL_InitTick+0x60>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f000 f971 	bl	8002082 <HAL_SYSTICK_Config>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
 8001da8:	e00e      	b.n	8001dc8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b0f      	cmp	r3, #15
 8001dae:	d80a      	bhi.n	8001dc6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db0:	2200      	movs	r2, #0
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295
 8001db8:	f000 f93b 	bl	8002032 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dbc:	4a06      	ldr	r2, [pc, #24]	@ (8001dd8 <HAL_InitTick+0x68>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e000      	b.n	8001dc8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	2400000c 	.word	0x2400000c
 8001dd4:	24000000 	.word	0x24000000
 8001dd8:	24000008 	.word	0x24000008

08001ddc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001de0:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <HAL_IncTick+0x20>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <HAL_IncTick+0x24>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4413      	add	r3, r2
 8001dec:	4a04      	ldr	r2, [pc, #16]	@ (8001e00 <HAL_IncTick+0x24>)
 8001dee:	6013      	str	r3, [r2, #0]
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	2400000c 	.word	0x2400000c
 8001e00:	24000dd4 	.word	0x24000dd4

08001e04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return uwTick;
 8001e08:	4b03      	ldr	r3, [pc, #12]	@ (8001e18 <HAL_GetTick+0x14>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	24000dd4 	.word	0x24000dd4

08001e1c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e24:	f7ff ffee 	bl	8001e04 <HAL_GetTick>
 8001e28:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e34:	d005      	beq.n	8001e42 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e36:	4b0a      	ldr	r3, [pc, #40]	@ (8001e60 <HAL_Delay+0x44>)
 8001e38:	781b      	ldrb	r3, [r3, #0]
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4413      	add	r3, r2
 8001e40:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e42:	bf00      	nop
 8001e44:	f7ff ffde 	bl	8001e04 <HAL_GetTick>
 8001e48:	4602      	mov	r2, r0
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	1ad3      	subs	r3, r2, r3
 8001e4e:	68fa      	ldr	r2, [r7, #12]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d8f7      	bhi.n	8001e44 <HAL_Delay+0x28>
  {
  }
}
 8001e54:	bf00      	nop
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	2400000c 	.word	0x2400000c

08001e64 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001e68:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <HAL_GetREVID+0x14>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	0c1b      	lsrs	r3, r3, #16
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr
 8001e78:	5c001000 	.word	0x5c001000

08001e7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f003 0307 	and.w	r3, r3, #7
 8001e8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e8c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ebc <__NVIC_SetPriorityGrouping+0x40>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e92:	68ba      	ldr	r2, [r7, #8]
 8001e94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e98:	4013      	ands	r3, r2
 8001e9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ea4:	4b06      	ldr	r3, [pc, #24]	@ (8001ec0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eaa:	4a04      	ldr	r2, [pc, #16]	@ (8001ebc <__NVIC_SetPriorityGrouping+0x40>)
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	60d3      	str	r3, [r2, #12]
}
 8001eb0:	bf00      	nop
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	e000ed00 	.word	0xe000ed00
 8001ec0:	05fa0000 	.word	0x05fa0000

08001ec4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ec8:	4b04      	ldr	r3, [pc, #16]	@ (8001edc <__NVIC_GetPriorityGrouping+0x18>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	0a1b      	lsrs	r3, r3, #8
 8001ece:	f003 0307 	and.w	r3, r3, #7
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	e000ed00 	.word	0xe000ed00

08001ee0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001eea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	db0b      	blt.n	8001f0a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ef2:	88fb      	ldrh	r3, [r7, #6]
 8001ef4:	f003 021f 	and.w	r2, r3, #31
 8001ef8:	4907      	ldr	r1, [pc, #28]	@ (8001f18 <__NVIC_EnableIRQ+0x38>)
 8001efa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001efe:	095b      	lsrs	r3, r3, #5
 8001f00:	2001      	movs	r0, #1
 8001f02:	fa00 f202 	lsl.w	r2, r0, r2
 8001f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	370c      	adds	r7, #12
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	e000e100 	.word	0xe000e100

08001f1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	6039      	str	r1, [r7, #0]
 8001f26:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001f28:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	db0a      	blt.n	8001f46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	490c      	ldr	r1, [pc, #48]	@ (8001f68 <__NVIC_SetPriority+0x4c>)
 8001f36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f3a:	0112      	lsls	r2, r2, #4
 8001f3c:	b2d2      	uxtb	r2, r2
 8001f3e:	440b      	add	r3, r1
 8001f40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f44:	e00a      	b.n	8001f5c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	b2da      	uxtb	r2, r3
 8001f4a:	4908      	ldr	r1, [pc, #32]	@ (8001f6c <__NVIC_SetPriority+0x50>)
 8001f4c:	88fb      	ldrh	r3, [r7, #6]
 8001f4e:	f003 030f 	and.w	r3, r3, #15
 8001f52:	3b04      	subs	r3, #4
 8001f54:	0112      	lsls	r2, r2, #4
 8001f56:	b2d2      	uxtb	r2, r2
 8001f58:	440b      	add	r3, r1
 8001f5a:	761a      	strb	r2, [r3, #24]
}
 8001f5c:	bf00      	nop
 8001f5e:	370c      	adds	r7, #12
 8001f60:	46bd      	mov	sp, r7
 8001f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f66:	4770      	bx	lr
 8001f68:	e000e100 	.word	0xe000e100
 8001f6c:	e000ed00 	.word	0xe000ed00

08001f70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b089      	sub	sp, #36	@ 0x24
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f003 0307 	and.w	r3, r3, #7
 8001f82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f1c3 0307 	rsb	r3, r3, #7
 8001f8a:	2b04      	cmp	r3, #4
 8001f8c:	bf28      	it	cs
 8001f8e:	2304      	movcs	r3, #4
 8001f90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	3304      	adds	r3, #4
 8001f96:	2b06      	cmp	r3, #6
 8001f98:	d902      	bls.n	8001fa0 <NVIC_EncodePriority+0x30>
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	3b03      	subs	r3, #3
 8001f9e:	e000      	b.n	8001fa2 <NVIC_EncodePriority+0x32>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fa4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	43da      	mvns	r2, r3
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	401a      	ands	r2, r3
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001fc2:	43d9      	mvns	r1, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fc8:	4313      	orrs	r3, r2
         );
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3724      	adds	r7, #36	@ 0x24
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd4:	4770      	bx	lr
	...

08001fd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fe8:	d301      	bcc.n	8001fee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fea:	2301      	movs	r3, #1
 8001fec:	e00f      	b.n	800200e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fee:	4a0a      	ldr	r2, [pc, #40]	@ (8002018 <SysTick_Config+0x40>)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ff6:	210f      	movs	r1, #15
 8001ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8001ffc:	f7ff ff8e 	bl	8001f1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002000:	4b05      	ldr	r3, [pc, #20]	@ (8002018 <SysTick_Config+0x40>)
 8002002:	2200      	movs	r2, #0
 8002004:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002006:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <SysTick_Config+0x40>)
 8002008:	2207      	movs	r2, #7
 800200a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	e000e010 	.word	0xe000e010

0800201c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7ff ff29 	bl	8001e7c <__NVIC_SetPriorityGrouping>
}
 800202a:	bf00      	nop
 800202c:	3708      	adds	r7, #8
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}

08002032 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b086      	sub	sp, #24
 8002036:	af00      	add	r7, sp, #0
 8002038:	4603      	mov	r3, r0
 800203a:	60b9      	str	r1, [r7, #8]
 800203c:	607a      	str	r2, [r7, #4]
 800203e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002040:	f7ff ff40 	bl	8001ec4 <__NVIC_GetPriorityGrouping>
 8002044:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	68b9      	ldr	r1, [r7, #8]
 800204a:	6978      	ldr	r0, [r7, #20]
 800204c:	f7ff ff90 	bl	8001f70 <NVIC_EncodePriority>
 8002050:	4602      	mov	r2, r0
 8002052:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002056:	4611      	mov	r1, r2
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff ff5f 	bl	8001f1c <__NVIC_SetPriority>
}
 800205e:	bf00      	nop
 8002060:	3718      	adds	r7, #24
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	b082      	sub	sp, #8
 800206a:	af00      	add	r7, sp, #0
 800206c:	4603      	mov	r3, r0
 800206e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002070:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002074:	4618      	mov	r0, r3
 8002076:	f7ff ff33 	bl	8001ee0 <__NVIC_EnableIRQ>
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002082:	b580      	push	{r7, lr}
 8002084:	b082      	sub	sp, #8
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff ffa4 	bl	8001fd8 <SysTick_Config>
 8002090:	4603      	mov	r3, r0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
	...

0800209c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80020a4:	f7ff feae 	bl	8001e04 <HAL_GetTick>
 80020a8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d101      	bne.n	80020b4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e2dc      	b.n	800266e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020ba:	b2db      	uxtb	r3, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d008      	beq.n	80020d2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2280      	movs	r2, #128	@ 0x80
 80020c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e2cd      	b.n	800266e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a76      	ldr	r2, [pc, #472]	@ (80022b0 <HAL_DMA_Abort+0x214>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d04a      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a74      	ldr	r2, [pc, #464]	@ (80022b4 <HAL_DMA_Abort+0x218>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d045      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a73      	ldr	r2, [pc, #460]	@ (80022b8 <HAL_DMA_Abort+0x21c>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d040      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a71      	ldr	r2, [pc, #452]	@ (80022bc <HAL_DMA_Abort+0x220>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d03b      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a70      	ldr	r2, [pc, #448]	@ (80022c0 <HAL_DMA_Abort+0x224>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d036      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a6e      	ldr	r2, [pc, #440]	@ (80022c4 <HAL_DMA_Abort+0x228>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d031      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a6d      	ldr	r2, [pc, #436]	@ (80022c8 <HAL_DMA_Abort+0x22c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d02c      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a6b      	ldr	r2, [pc, #428]	@ (80022cc <HAL_DMA_Abort+0x230>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d027      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a6a      	ldr	r2, [pc, #424]	@ (80022d0 <HAL_DMA_Abort+0x234>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d022      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a68      	ldr	r2, [pc, #416]	@ (80022d4 <HAL_DMA_Abort+0x238>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d01d      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a67      	ldr	r2, [pc, #412]	@ (80022d8 <HAL_DMA_Abort+0x23c>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d018      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a65      	ldr	r2, [pc, #404]	@ (80022dc <HAL_DMA_Abort+0x240>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d013      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a64      	ldr	r2, [pc, #400]	@ (80022e0 <HAL_DMA_Abort+0x244>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d00e      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a62      	ldr	r2, [pc, #392]	@ (80022e4 <HAL_DMA_Abort+0x248>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d009      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a61      	ldr	r2, [pc, #388]	@ (80022e8 <HAL_DMA_Abort+0x24c>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d004      	beq.n	8002172 <HAL_DMA_Abort+0xd6>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a5f      	ldr	r2, [pc, #380]	@ (80022ec <HAL_DMA_Abort+0x250>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d101      	bne.n	8002176 <HAL_DMA_Abort+0xda>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <HAL_DMA_Abort+0xdc>
 8002176:	2300      	movs	r3, #0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d013      	beq.n	80021a4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f022 021e 	bic.w	r2, r2, #30
 800218a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695a      	ldr	r2, [r3, #20]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800219a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	e00a      	b.n	80021ba <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 020e 	bic.w	r2, r2, #14
 80021b2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a3c      	ldr	r2, [pc, #240]	@ (80022b0 <HAL_DMA_Abort+0x214>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d072      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a3a      	ldr	r2, [pc, #232]	@ (80022b4 <HAL_DMA_Abort+0x218>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d06d      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a39      	ldr	r2, [pc, #228]	@ (80022b8 <HAL_DMA_Abort+0x21c>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d068      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a37      	ldr	r2, [pc, #220]	@ (80022bc <HAL_DMA_Abort+0x220>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d063      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a36      	ldr	r2, [pc, #216]	@ (80022c0 <HAL_DMA_Abort+0x224>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d05e      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a34      	ldr	r2, [pc, #208]	@ (80022c4 <HAL_DMA_Abort+0x228>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d059      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a33      	ldr	r2, [pc, #204]	@ (80022c8 <HAL_DMA_Abort+0x22c>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d054      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4a31      	ldr	r2, [pc, #196]	@ (80022cc <HAL_DMA_Abort+0x230>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d04f      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a30      	ldr	r2, [pc, #192]	@ (80022d0 <HAL_DMA_Abort+0x234>)
 8002210:	4293      	cmp	r3, r2
 8002212:	d04a      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4a2e      	ldr	r2, [pc, #184]	@ (80022d4 <HAL_DMA_Abort+0x238>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d045      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a2d      	ldr	r2, [pc, #180]	@ (80022d8 <HAL_DMA_Abort+0x23c>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d040      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a2b      	ldr	r2, [pc, #172]	@ (80022dc <HAL_DMA_Abort+0x240>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d03b      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a2a      	ldr	r2, [pc, #168]	@ (80022e0 <HAL_DMA_Abort+0x244>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d036      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a28      	ldr	r2, [pc, #160]	@ (80022e4 <HAL_DMA_Abort+0x248>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d031      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a27      	ldr	r2, [pc, #156]	@ (80022e8 <HAL_DMA_Abort+0x24c>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d02c      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a25      	ldr	r2, [pc, #148]	@ (80022ec <HAL_DMA_Abort+0x250>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d027      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a24      	ldr	r2, [pc, #144]	@ (80022f0 <HAL_DMA_Abort+0x254>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d022      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a22      	ldr	r2, [pc, #136]	@ (80022f4 <HAL_DMA_Abort+0x258>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d01d      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a21      	ldr	r2, [pc, #132]	@ (80022f8 <HAL_DMA_Abort+0x25c>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d018      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a1f      	ldr	r2, [pc, #124]	@ (80022fc <HAL_DMA_Abort+0x260>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d013      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a1e      	ldr	r2, [pc, #120]	@ (8002300 <HAL_DMA_Abort+0x264>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d00e      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a1c      	ldr	r2, [pc, #112]	@ (8002304 <HAL_DMA_Abort+0x268>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d009      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a1b      	ldr	r2, [pc, #108]	@ (8002308 <HAL_DMA_Abort+0x26c>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d004      	beq.n	80022aa <HAL_DMA_Abort+0x20e>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a19      	ldr	r2, [pc, #100]	@ (800230c <HAL_DMA_Abort+0x270>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d132      	bne.n	8002310 <HAL_DMA_Abort+0x274>
 80022aa:	2301      	movs	r3, #1
 80022ac:	e031      	b.n	8002312 <HAL_DMA_Abort+0x276>
 80022ae:	bf00      	nop
 80022b0:	40020010 	.word	0x40020010
 80022b4:	40020028 	.word	0x40020028
 80022b8:	40020040 	.word	0x40020040
 80022bc:	40020058 	.word	0x40020058
 80022c0:	40020070 	.word	0x40020070
 80022c4:	40020088 	.word	0x40020088
 80022c8:	400200a0 	.word	0x400200a0
 80022cc:	400200b8 	.word	0x400200b8
 80022d0:	40020410 	.word	0x40020410
 80022d4:	40020428 	.word	0x40020428
 80022d8:	40020440 	.word	0x40020440
 80022dc:	40020458 	.word	0x40020458
 80022e0:	40020470 	.word	0x40020470
 80022e4:	40020488 	.word	0x40020488
 80022e8:	400204a0 	.word	0x400204a0
 80022ec:	400204b8 	.word	0x400204b8
 80022f0:	58025408 	.word	0x58025408
 80022f4:	5802541c 	.word	0x5802541c
 80022f8:	58025430 	.word	0x58025430
 80022fc:	58025444 	.word	0x58025444
 8002300:	58025458 	.word	0x58025458
 8002304:	5802546c 	.word	0x5802546c
 8002308:	58025480 	.word	0x58025480
 800230c:	58025494 	.word	0x58025494
 8002310:	2300      	movs	r3, #0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d007      	beq.n	8002326 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002320:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002324:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4a6d      	ldr	r2, [pc, #436]	@ (80024e0 <HAL_DMA_Abort+0x444>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d04a      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a6b      	ldr	r2, [pc, #428]	@ (80024e4 <HAL_DMA_Abort+0x448>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d045      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a6a      	ldr	r2, [pc, #424]	@ (80024e8 <HAL_DMA_Abort+0x44c>)
 8002340:	4293      	cmp	r3, r2
 8002342:	d040      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a68      	ldr	r2, [pc, #416]	@ (80024ec <HAL_DMA_Abort+0x450>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d03b      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a67      	ldr	r2, [pc, #412]	@ (80024f0 <HAL_DMA_Abort+0x454>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d036      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a65      	ldr	r2, [pc, #404]	@ (80024f4 <HAL_DMA_Abort+0x458>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d031      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a64      	ldr	r2, [pc, #400]	@ (80024f8 <HAL_DMA_Abort+0x45c>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d02c      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a62      	ldr	r2, [pc, #392]	@ (80024fc <HAL_DMA_Abort+0x460>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d027      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a61      	ldr	r2, [pc, #388]	@ (8002500 <HAL_DMA_Abort+0x464>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d022      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a5f      	ldr	r2, [pc, #380]	@ (8002504 <HAL_DMA_Abort+0x468>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d01d      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a5e      	ldr	r2, [pc, #376]	@ (8002508 <HAL_DMA_Abort+0x46c>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d018      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a5c      	ldr	r2, [pc, #368]	@ (800250c <HAL_DMA_Abort+0x470>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d013      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a5b      	ldr	r2, [pc, #364]	@ (8002510 <HAL_DMA_Abort+0x474>)
 80023a4:	4293      	cmp	r3, r2
 80023a6:	d00e      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a59      	ldr	r2, [pc, #356]	@ (8002514 <HAL_DMA_Abort+0x478>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d009      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a58      	ldr	r2, [pc, #352]	@ (8002518 <HAL_DMA_Abort+0x47c>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d004      	beq.n	80023c6 <HAL_DMA_Abort+0x32a>
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a56      	ldr	r2, [pc, #344]	@ (800251c <HAL_DMA_Abort+0x480>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d108      	bne.n	80023d8 <HAL_DMA_Abort+0x33c>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f022 0201 	bic.w	r2, r2, #1
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	e007      	b.n	80023e8 <HAL_DMA_Abort+0x34c>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0201 	bic.w	r2, r2, #1
 80023e6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80023e8:	e013      	b.n	8002412 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023ea:	f7ff fd0b 	bl	8001e04 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b05      	cmp	r3, #5
 80023f6:	d90c      	bls.n	8002412 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2220      	movs	r2, #32
 80023fc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2203      	movs	r2, #3
 8002402:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e12d      	b.n	800266e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1e5      	bne.n	80023ea <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a2f      	ldr	r2, [pc, #188]	@ (80024e0 <HAL_DMA_Abort+0x444>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d04a      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a2d      	ldr	r2, [pc, #180]	@ (80024e4 <HAL_DMA_Abort+0x448>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d045      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a2c      	ldr	r2, [pc, #176]	@ (80024e8 <HAL_DMA_Abort+0x44c>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d040      	beq.n	80024be <HAL_DMA_Abort+0x422>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a2a      	ldr	r2, [pc, #168]	@ (80024ec <HAL_DMA_Abort+0x450>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d03b      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a29      	ldr	r2, [pc, #164]	@ (80024f0 <HAL_DMA_Abort+0x454>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d036      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a27      	ldr	r2, [pc, #156]	@ (80024f4 <HAL_DMA_Abort+0x458>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d031      	beq.n	80024be <HAL_DMA_Abort+0x422>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a26      	ldr	r2, [pc, #152]	@ (80024f8 <HAL_DMA_Abort+0x45c>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d02c      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a24      	ldr	r2, [pc, #144]	@ (80024fc <HAL_DMA_Abort+0x460>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d027      	beq.n	80024be <HAL_DMA_Abort+0x422>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a23      	ldr	r2, [pc, #140]	@ (8002500 <HAL_DMA_Abort+0x464>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d022      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a21      	ldr	r2, [pc, #132]	@ (8002504 <HAL_DMA_Abort+0x468>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d01d      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a20      	ldr	r2, [pc, #128]	@ (8002508 <HAL_DMA_Abort+0x46c>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d018      	beq.n	80024be <HAL_DMA_Abort+0x422>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a1e      	ldr	r2, [pc, #120]	@ (800250c <HAL_DMA_Abort+0x470>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d013      	beq.n	80024be <HAL_DMA_Abort+0x422>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a1d      	ldr	r2, [pc, #116]	@ (8002510 <HAL_DMA_Abort+0x474>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d00e      	beq.n	80024be <HAL_DMA_Abort+0x422>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002514 <HAL_DMA_Abort+0x478>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d009      	beq.n	80024be <HAL_DMA_Abort+0x422>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002518 <HAL_DMA_Abort+0x47c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d004      	beq.n	80024be <HAL_DMA_Abort+0x422>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a18      	ldr	r2, [pc, #96]	@ (800251c <HAL_DMA_Abort+0x480>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d101      	bne.n	80024c2 <HAL_DMA_Abort+0x426>
 80024be:	2301      	movs	r3, #1
 80024c0:	e000      	b.n	80024c4 <HAL_DMA_Abort+0x428>
 80024c2:	2300      	movs	r3, #0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d02b      	beq.n	8002520 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024cc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d2:	f003 031f 	and.w	r3, r3, #31
 80024d6:	223f      	movs	r2, #63	@ 0x3f
 80024d8:	409a      	lsls	r2, r3
 80024da:	68bb      	ldr	r3, [r7, #8]
 80024dc:	609a      	str	r2, [r3, #8]
 80024de:	e02a      	b.n	8002536 <HAL_DMA_Abort+0x49a>
 80024e0:	40020010 	.word	0x40020010
 80024e4:	40020028 	.word	0x40020028
 80024e8:	40020040 	.word	0x40020040
 80024ec:	40020058 	.word	0x40020058
 80024f0:	40020070 	.word	0x40020070
 80024f4:	40020088 	.word	0x40020088
 80024f8:	400200a0 	.word	0x400200a0
 80024fc:	400200b8 	.word	0x400200b8
 8002500:	40020410 	.word	0x40020410
 8002504:	40020428 	.word	0x40020428
 8002508:	40020440 	.word	0x40020440
 800250c:	40020458 	.word	0x40020458
 8002510:	40020470 	.word	0x40020470
 8002514:	40020488 	.word	0x40020488
 8002518:	400204a0 	.word	0x400204a0
 800251c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002524:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800252a:	f003 031f 	and.w	r3, r3, #31
 800252e:	2201      	movs	r2, #1
 8002530:	409a      	lsls	r2, r3
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a4f      	ldr	r2, [pc, #316]	@ (8002678 <HAL_DMA_Abort+0x5dc>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d072      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a4d      	ldr	r2, [pc, #308]	@ (800267c <HAL_DMA_Abort+0x5e0>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d06d      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a4c      	ldr	r2, [pc, #304]	@ (8002680 <HAL_DMA_Abort+0x5e4>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d068      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4a4a      	ldr	r2, [pc, #296]	@ (8002684 <HAL_DMA_Abort+0x5e8>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d063      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4a49      	ldr	r2, [pc, #292]	@ (8002688 <HAL_DMA_Abort+0x5ec>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d05e      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a47      	ldr	r2, [pc, #284]	@ (800268c <HAL_DMA_Abort+0x5f0>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d059      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a46      	ldr	r2, [pc, #280]	@ (8002690 <HAL_DMA_Abort+0x5f4>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d054      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a44      	ldr	r2, [pc, #272]	@ (8002694 <HAL_DMA_Abort+0x5f8>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d04f      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a43      	ldr	r2, [pc, #268]	@ (8002698 <HAL_DMA_Abort+0x5fc>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d04a      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a41      	ldr	r2, [pc, #260]	@ (800269c <HAL_DMA_Abort+0x600>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d045      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4a40      	ldr	r2, [pc, #256]	@ (80026a0 <HAL_DMA_Abort+0x604>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d040      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a3e      	ldr	r2, [pc, #248]	@ (80026a4 <HAL_DMA_Abort+0x608>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d03b      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a3d      	ldr	r2, [pc, #244]	@ (80026a8 <HAL_DMA_Abort+0x60c>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d036      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a3b      	ldr	r2, [pc, #236]	@ (80026ac <HAL_DMA_Abort+0x610>)
 80025be:	4293      	cmp	r3, r2
 80025c0:	d031      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a3a      	ldr	r2, [pc, #232]	@ (80026b0 <HAL_DMA_Abort+0x614>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d02c      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a38      	ldr	r2, [pc, #224]	@ (80026b4 <HAL_DMA_Abort+0x618>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d027      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a37      	ldr	r2, [pc, #220]	@ (80026b8 <HAL_DMA_Abort+0x61c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d022      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4a35      	ldr	r2, [pc, #212]	@ (80026bc <HAL_DMA_Abort+0x620>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d01d      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	4a34      	ldr	r2, [pc, #208]	@ (80026c0 <HAL_DMA_Abort+0x624>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d018      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a32      	ldr	r2, [pc, #200]	@ (80026c4 <HAL_DMA_Abort+0x628>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d013      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a31      	ldr	r2, [pc, #196]	@ (80026c8 <HAL_DMA_Abort+0x62c>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d00e      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a2f      	ldr	r2, [pc, #188]	@ (80026cc <HAL_DMA_Abort+0x630>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d009      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a2e      	ldr	r2, [pc, #184]	@ (80026d0 <HAL_DMA_Abort+0x634>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d004      	beq.n	8002626 <HAL_DMA_Abort+0x58a>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a2c      	ldr	r2, [pc, #176]	@ (80026d4 <HAL_DMA_Abort+0x638>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d101      	bne.n	800262a <HAL_DMA_Abort+0x58e>
 8002626:	2301      	movs	r3, #1
 8002628:	e000      	b.n	800262c <HAL_DMA_Abort+0x590>
 800262a:	2300      	movs	r3, #0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d015      	beq.n	800265c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002638:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00c      	beq.n	800265c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800264c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002650:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800265a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	40020010 	.word	0x40020010
 800267c:	40020028 	.word	0x40020028
 8002680:	40020040 	.word	0x40020040
 8002684:	40020058 	.word	0x40020058
 8002688:	40020070 	.word	0x40020070
 800268c:	40020088 	.word	0x40020088
 8002690:	400200a0 	.word	0x400200a0
 8002694:	400200b8 	.word	0x400200b8
 8002698:	40020410 	.word	0x40020410
 800269c:	40020428 	.word	0x40020428
 80026a0:	40020440 	.word	0x40020440
 80026a4:	40020458 	.word	0x40020458
 80026a8:	40020470 	.word	0x40020470
 80026ac:	40020488 	.word	0x40020488
 80026b0:	400204a0 	.word	0x400204a0
 80026b4:	400204b8 	.word	0x400204b8
 80026b8:	58025408 	.word	0x58025408
 80026bc:	5802541c 	.word	0x5802541c
 80026c0:	58025430 	.word	0x58025430
 80026c4:	58025444 	.word	0x58025444
 80026c8:	58025458 	.word	0x58025458
 80026cc:	5802546c 	.word	0x5802546c
 80026d0:	58025480 	.word	0x58025480
 80026d4:	58025494 	.word	0x58025494

080026d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e237      	b.n	8002b5a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d004      	beq.n	8002700 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2280      	movs	r2, #128	@ 0x80
 80026fa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e22c      	b.n	8002b5a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a5c      	ldr	r2, [pc, #368]	@ (8002878 <HAL_DMA_Abort_IT+0x1a0>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d04a      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a5b      	ldr	r2, [pc, #364]	@ (800287c <HAL_DMA_Abort_IT+0x1a4>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d045      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a59      	ldr	r2, [pc, #356]	@ (8002880 <HAL_DMA_Abort_IT+0x1a8>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d040      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a58      	ldr	r2, [pc, #352]	@ (8002884 <HAL_DMA_Abort_IT+0x1ac>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d03b      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a56      	ldr	r2, [pc, #344]	@ (8002888 <HAL_DMA_Abort_IT+0x1b0>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d036      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a55      	ldr	r2, [pc, #340]	@ (800288c <HAL_DMA_Abort_IT+0x1b4>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d031      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a53      	ldr	r2, [pc, #332]	@ (8002890 <HAL_DMA_Abort_IT+0x1b8>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d02c      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a52      	ldr	r2, [pc, #328]	@ (8002894 <HAL_DMA_Abort_IT+0x1bc>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d027      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a50      	ldr	r2, [pc, #320]	@ (8002898 <HAL_DMA_Abort_IT+0x1c0>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d022      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a4f      	ldr	r2, [pc, #316]	@ (800289c <HAL_DMA_Abort_IT+0x1c4>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d01d      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a4d      	ldr	r2, [pc, #308]	@ (80028a0 <HAL_DMA_Abort_IT+0x1c8>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d018      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4a4c      	ldr	r2, [pc, #304]	@ (80028a4 <HAL_DMA_Abort_IT+0x1cc>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d013      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a4a      	ldr	r2, [pc, #296]	@ (80028a8 <HAL_DMA_Abort_IT+0x1d0>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d00e      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a49      	ldr	r2, [pc, #292]	@ (80028ac <HAL_DMA_Abort_IT+0x1d4>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d009      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a47      	ldr	r2, [pc, #284]	@ (80028b0 <HAL_DMA_Abort_IT+0x1d8>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d004      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a46      	ldr	r2, [pc, #280]	@ (80028b4 <HAL_DMA_Abort_IT+0x1dc>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d101      	bne.n	80027a4 <HAL_DMA_Abort_IT+0xcc>
 80027a0:	2301      	movs	r3, #1
 80027a2:	e000      	b.n	80027a6 <HAL_DMA_Abort_IT+0xce>
 80027a4:	2300      	movs	r3, #0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f000 8086 	beq.w	80028b8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2204      	movs	r2, #4
 80027b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a2f      	ldr	r2, [pc, #188]	@ (8002878 <HAL_DMA_Abort_IT+0x1a0>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d04a      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a2e      	ldr	r2, [pc, #184]	@ (800287c <HAL_DMA_Abort_IT+0x1a4>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d045      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a2c      	ldr	r2, [pc, #176]	@ (8002880 <HAL_DMA_Abort_IT+0x1a8>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d040      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a2b      	ldr	r2, [pc, #172]	@ (8002884 <HAL_DMA_Abort_IT+0x1ac>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d03b      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a29      	ldr	r2, [pc, #164]	@ (8002888 <HAL_DMA_Abort_IT+0x1b0>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d036      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a28      	ldr	r2, [pc, #160]	@ (800288c <HAL_DMA_Abort_IT+0x1b4>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d031      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a26      	ldr	r2, [pc, #152]	@ (8002890 <HAL_DMA_Abort_IT+0x1b8>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d02c      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a25      	ldr	r2, [pc, #148]	@ (8002894 <HAL_DMA_Abort_IT+0x1bc>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d027      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a23      	ldr	r2, [pc, #140]	@ (8002898 <HAL_DMA_Abort_IT+0x1c0>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d022      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4a22      	ldr	r2, [pc, #136]	@ (800289c <HAL_DMA_Abort_IT+0x1c4>)
 8002814:	4293      	cmp	r3, r2
 8002816:	d01d      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a20      	ldr	r2, [pc, #128]	@ (80028a0 <HAL_DMA_Abort_IT+0x1c8>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d018      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a1f      	ldr	r2, [pc, #124]	@ (80028a4 <HAL_DMA_Abort_IT+0x1cc>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d013      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a1d      	ldr	r2, [pc, #116]	@ (80028a8 <HAL_DMA_Abort_IT+0x1d0>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d00e      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a1c      	ldr	r2, [pc, #112]	@ (80028ac <HAL_DMA_Abort_IT+0x1d4>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d009      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1a      	ldr	r2, [pc, #104]	@ (80028b0 <HAL_DMA_Abort_IT+0x1d8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d004      	beq.n	8002854 <HAL_DMA_Abort_IT+0x17c>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a19      	ldr	r2, [pc, #100]	@ (80028b4 <HAL_DMA_Abort_IT+0x1dc>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d108      	bne.n	8002866 <HAL_DMA_Abort_IT+0x18e>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f022 0201 	bic.w	r2, r2, #1
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	e178      	b.n	8002b58 <HAL_DMA_Abort_IT+0x480>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0201 	bic.w	r2, r2, #1
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	e16f      	b.n	8002b58 <HAL_DMA_Abort_IT+0x480>
 8002878:	40020010 	.word	0x40020010
 800287c:	40020028 	.word	0x40020028
 8002880:	40020040 	.word	0x40020040
 8002884:	40020058 	.word	0x40020058
 8002888:	40020070 	.word	0x40020070
 800288c:	40020088 	.word	0x40020088
 8002890:	400200a0 	.word	0x400200a0
 8002894:	400200b8 	.word	0x400200b8
 8002898:	40020410 	.word	0x40020410
 800289c:	40020428 	.word	0x40020428
 80028a0:	40020440 	.word	0x40020440
 80028a4:	40020458 	.word	0x40020458
 80028a8:	40020470 	.word	0x40020470
 80028ac:	40020488 	.word	0x40020488
 80028b0:	400204a0 	.word	0x400204a0
 80028b4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 020e 	bic.w	r2, r2, #14
 80028c6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a6c      	ldr	r2, [pc, #432]	@ (8002a80 <HAL_DMA_Abort_IT+0x3a8>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d04a      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a6b      	ldr	r2, [pc, #428]	@ (8002a84 <HAL_DMA_Abort_IT+0x3ac>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d045      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a69      	ldr	r2, [pc, #420]	@ (8002a88 <HAL_DMA_Abort_IT+0x3b0>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d040      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a68      	ldr	r2, [pc, #416]	@ (8002a8c <HAL_DMA_Abort_IT+0x3b4>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d03b      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a66      	ldr	r2, [pc, #408]	@ (8002a90 <HAL_DMA_Abort_IT+0x3b8>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d036      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a65      	ldr	r2, [pc, #404]	@ (8002a94 <HAL_DMA_Abort_IT+0x3bc>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d031      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a63      	ldr	r2, [pc, #396]	@ (8002a98 <HAL_DMA_Abort_IT+0x3c0>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d02c      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a62      	ldr	r2, [pc, #392]	@ (8002a9c <HAL_DMA_Abort_IT+0x3c4>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d027      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a60      	ldr	r2, [pc, #384]	@ (8002aa0 <HAL_DMA_Abort_IT+0x3c8>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d022      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a5f      	ldr	r2, [pc, #380]	@ (8002aa4 <HAL_DMA_Abort_IT+0x3cc>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d01d      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a5d      	ldr	r2, [pc, #372]	@ (8002aa8 <HAL_DMA_Abort_IT+0x3d0>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d018      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a5c      	ldr	r2, [pc, #368]	@ (8002aac <HAL_DMA_Abort_IT+0x3d4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d013      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a5a      	ldr	r2, [pc, #360]	@ (8002ab0 <HAL_DMA_Abort_IT+0x3d8>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d00e      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a59      	ldr	r2, [pc, #356]	@ (8002ab4 <HAL_DMA_Abort_IT+0x3dc>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d009      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a57      	ldr	r2, [pc, #348]	@ (8002ab8 <HAL_DMA_Abort_IT+0x3e0>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d004      	beq.n	8002968 <HAL_DMA_Abort_IT+0x290>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a56      	ldr	r2, [pc, #344]	@ (8002abc <HAL_DMA_Abort_IT+0x3e4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d108      	bne.n	800297a <HAL_DMA_Abort_IT+0x2a2>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0201 	bic.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	e007      	b.n	800298a <HAL_DMA_Abort_IT+0x2b2>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f022 0201 	bic.w	r2, r2, #1
 8002988:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a3c      	ldr	r2, [pc, #240]	@ (8002a80 <HAL_DMA_Abort_IT+0x3a8>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d072      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a3a      	ldr	r2, [pc, #232]	@ (8002a84 <HAL_DMA_Abort_IT+0x3ac>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d06d      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a39      	ldr	r2, [pc, #228]	@ (8002a88 <HAL_DMA_Abort_IT+0x3b0>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d068      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a37      	ldr	r2, [pc, #220]	@ (8002a8c <HAL_DMA_Abort_IT+0x3b4>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d063      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a36      	ldr	r2, [pc, #216]	@ (8002a90 <HAL_DMA_Abort_IT+0x3b8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d05e      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a34      	ldr	r2, [pc, #208]	@ (8002a94 <HAL_DMA_Abort_IT+0x3bc>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d059      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a33      	ldr	r2, [pc, #204]	@ (8002a98 <HAL_DMA_Abort_IT+0x3c0>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d054      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a31      	ldr	r2, [pc, #196]	@ (8002a9c <HAL_DMA_Abort_IT+0x3c4>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d04f      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a30      	ldr	r2, [pc, #192]	@ (8002aa0 <HAL_DMA_Abort_IT+0x3c8>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d04a      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a2e      	ldr	r2, [pc, #184]	@ (8002aa4 <HAL_DMA_Abort_IT+0x3cc>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d045      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa8 <HAL_DMA_Abort_IT+0x3d0>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d040      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a2b      	ldr	r2, [pc, #172]	@ (8002aac <HAL_DMA_Abort_IT+0x3d4>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d03b      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a2a      	ldr	r2, [pc, #168]	@ (8002ab0 <HAL_DMA_Abort_IT+0x3d8>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d036      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a28      	ldr	r2, [pc, #160]	@ (8002ab4 <HAL_DMA_Abort_IT+0x3dc>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d031      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a27      	ldr	r2, [pc, #156]	@ (8002ab8 <HAL_DMA_Abort_IT+0x3e0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d02c      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a25      	ldr	r2, [pc, #148]	@ (8002abc <HAL_DMA_Abort_IT+0x3e4>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d027      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a24      	ldr	r2, [pc, #144]	@ (8002ac0 <HAL_DMA_Abort_IT+0x3e8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d022      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a22      	ldr	r2, [pc, #136]	@ (8002ac4 <HAL_DMA_Abort_IT+0x3ec>)
 8002a3a:	4293      	cmp	r3, r2
 8002a3c:	d01d      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	4a21      	ldr	r2, [pc, #132]	@ (8002ac8 <HAL_DMA_Abort_IT+0x3f0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d018      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a1f      	ldr	r2, [pc, #124]	@ (8002acc <HAL_DMA_Abort_IT+0x3f4>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d013      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4a1e      	ldr	r2, [pc, #120]	@ (8002ad0 <HAL_DMA_Abort_IT+0x3f8>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d00e      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad4 <HAL_DMA_Abort_IT+0x3fc>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d009      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ad8 <HAL_DMA_Abort_IT+0x400>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d004      	beq.n	8002a7a <HAL_DMA_Abort_IT+0x3a2>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a19      	ldr	r2, [pc, #100]	@ (8002adc <HAL_DMA_Abort_IT+0x404>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d132      	bne.n	8002ae0 <HAL_DMA_Abort_IT+0x408>
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e031      	b.n	8002ae2 <HAL_DMA_Abort_IT+0x40a>
 8002a7e:	bf00      	nop
 8002a80:	40020010 	.word	0x40020010
 8002a84:	40020028 	.word	0x40020028
 8002a88:	40020040 	.word	0x40020040
 8002a8c:	40020058 	.word	0x40020058
 8002a90:	40020070 	.word	0x40020070
 8002a94:	40020088 	.word	0x40020088
 8002a98:	400200a0 	.word	0x400200a0
 8002a9c:	400200b8 	.word	0x400200b8
 8002aa0:	40020410 	.word	0x40020410
 8002aa4:	40020428 	.word	0x40020428
 8002aa8:	40020440 	.word	0x40020440
 8002aac:	40020458 	.word	0x40020458
 8002ab0:	40020470 	.word	0x40020470
 8002ab4:	40020488 	.word	0x40020488
 8002ab8:	400204a0 	.word	0x400204a0
 8002abc:	400204b8 	.word	0x400204b8
 8002ac0:	58025408 	.word	0x58025408
 8002ac4:	5802541c 	.word	0x5802541c
 8002ac8:	58025430 	.word	0x58025430
 8002acc:	58025444 	.word	0x58025444
 8002ad0:	58025458 	.word	0x58025458
 8002ad4:	5802546c 	.word	0x5802546c
 8002ad8:	58025480 	.word	0x58025480
 8002adc:	58025494 	.word	0x58025494
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d028      	beq.n	8002b38 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002af4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002afa:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b00:	f003 031f 	and.w	r3, r3, #31
 8002b04:	2201      	movs	r2, #1
 8002b06:	409a      	lsls	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002b14:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d00c      	beq.n	8002b38 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b2c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002b36:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3710      	adds	r7, #16
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop

08002b64 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b098      	sub	sp, #96	@ 0x60
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002b6c:	4a84      	ldr	r2, [pc, #528]	@ (8002d80 <HAL_FDCAN_Init+0x21c>)
 8002b6e:	f107 030c 	add.w	r3, r7, #12
 8002b72:	4611      	mov	r1, r2
 8002b74:	224c      	movs	r2, #76	@ 0x4c
 8002b76:	4618      	mov	r0, r3
 8002b78:	f007 ff9d 	bl	800aab6 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e1c6      	b.n	8002f14 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d84 <HAL_FDCAN_Init+0x220>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d106      	bne.n	8002b9e <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002b98:	461a      	mov	r2, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d106      	bne.n	8002bb8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002bb2:	6878      	ldr	r0, [r7, #4]
 8002bb4:	f7fe fd84 	bl	80016c0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	699a      	ldr	r2, [r3, #24]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f022 0210 	bic.w	r2, r2, #16
 8002bc6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bc8:	f7ff f91c 	bl	8001e04 <HAL_GetTick>
 8002bcc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002bce:	e014      	b.n	8002bfa <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002bd0:	f7ff f918 	bl	8001e04 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b0a      	cmp	r3, #10
 8002bdc:	d90d      	bls.n	8002bfa <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002be4:	f043 0201 	orr.w	r2, r3, #1
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2203      	movs	r2, #3
 8002bf2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e18c      	b.n	8002f14 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	699b      	ldr	r3, [r3, #24]
 8002c00:	f003 0308 	and.w	r3, r3, #8
 8002c04:	2b08      	cmp	r3, #8
 8002c06:	d0e3      	beq.n	8002bd0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	699a      	ldr	r2, [r3, #24]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 0201 	orr.w	r2, r2, #1
 8002c16:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c18:	f7ff f8f4 	bl	8001e04 <HAL_GetTick>
 8002c1c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c1e:	e014      	b.n	8002c4a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002c20:	f7ff f8f0 	bl	8001e04 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b0a      	cmp	r3, #10
 8002c2c:	d90d      	bls.n	8002c4a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002c34:	f043 0201 	orr.w	r2, r3, #1
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2203      	movs	r2, #3
 8002c42:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e164      	b.n	8002f14 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	699b      	ldr	r3, [r3, #24]
 8002c50:	f003 0301 	and.w	r3, r3, #1
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d0e3      	beq.n	8002c20 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	699a      	ldr	r2, [r3, #24]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f042 0202 	orr.w	r2, r2, #2
 8002c66:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	7c1b      	ldrb	r3, [r3, #16]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d108      	bne.n	8002c82 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	699a      	ldr	r2, [r3, #24]
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c7e:	619a      	str	r2, [r3, #24]
 8002c80:	e007      	b.n	8002c92 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	699a      	ldr	r2, [r3, #24]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c90:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	7c5b      	ldrb	r3, [r3, #17]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d108      	bne.n	8002cac <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699a      	ldr	r2, [r3, #24]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002ca8:	619a      	str	r2, [r3, #24]
 8002caa:	e007      	b.n	8002cbc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699a      	ldr	r2, [r3, #24]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002cba:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	7c9b      	ldrb	r3, [r3, #18]
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d108      	bne.n	8002cd6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	699a      	ldr	r2, [r3, #24]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cd2:	619a      	str	r2, [r3, #24]
 8002cd4:	e007      	b.n	8002ce6 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	699a      	ldr	r2, [r3, #24]
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002ce4:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	699b      	ldr	r3, [r3, #24]
 8002cec:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689a      	ldr	r2, [r3, #8]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699a      	ldr	r2, [r3, #24]
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002d0a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	691a      	ldr	r2, [r3, #16]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0210 	bic.w	r2, r2, #16
 8002d1a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d108      	bne.n	8002d36 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	699a      	ldr	r2, [r3, #24]
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f042 0204 	orr.w	r2, r2, #4
 8002d32:	619a      	str	r2, [r3, #24]
 8002d34:	e030      	b.n	8002d98 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d02c      	beq.n	8002d98 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d020      	beq.n	8002d88 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	699a      	ldr	r2, [r3, #24]
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002d54:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	691a      	ldr	r2, [r3, #16]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f042 0210 	orr.w	r2, r2, #16
 8002d64:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	68db      	ldr	r3, [r3, #12]
 8002d6a:	2b03      	cmp	r3, #3
 8002d6c:	d114      	bne.n	8002d98 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	699a      	ldr	r2, [r3, #24]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 0220 	orr.w	r2, r2, #32
 8002d7c:	619a      	str	r2, [r3, #24]
 8002d7e:	e00b      	b.n	8002d98 <HAL_FDCAN_Init+0x234>
 8002d80:	0800e390 	.word	0x0800e390
 8002d84:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	699a      	ldr	r2, [r3, #24]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f042 0220 	orr.w	r2, r2, #32
 8002d96:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69db      	ldr	r3, [r3, #28]
 8002da4:	3b01      	subs	r3, #1
 8002da6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002da8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002db0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	695b      	ldr	r3, [r3, #20]
 8002db8:	3b01      	subs	r3, #1
 8002dba:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002dc0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002dc2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dcc:	d115      	bne.n	8002dfa <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd8:	3b01      	subs	r3, #1
 8002dda:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002ddc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de2:	3b01      	subs	r3, #1
 8002de4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002de6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dee:	3b01      	subs	r3, #1
 8002df0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002df6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002df8:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d00a      	beq.n	8002e18 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	430a      	orrs	r2, r1
 8002e14:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e20:	4413      	add	r3, r2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d011      	beq.n	8002e4a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002e2e:	f023 0107 	bic.w	r1, r3, #7
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	3360      	adds	r3, #96	@ 0x60
 8002e3a:	443b      	add	r3, r7
 8002e3c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d011      	beq.n	8002e76 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002e5a:	f023 0107 	bic.w	r1, r3, #7
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e62:	009b      	lsls	r3, r3, #2
 8002e64:	3360      	adds	r3, #96	@ 0x60
 8002e66:	443b      	add	r3, r7
 8002e68:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d012      	beq.n	8002ea4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002e86:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e8e:	009b      	lsls	r3, r3, #2
 8002e90:	3360      	adds	r3, #96	@ 0x60
 8002e92:	443b      	add	r3, r7
 8002e94:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002e98:	011a      	lsls	r2, r3, #4
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d012      	beq.n	8002ed2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8002eb4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	3360      	adds	r3, #96	@ 0x60
 8002ec0:	443b      	add	r3, r7
 8002ec2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002ec6:	021a      	lsls	r2, r3, #8
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a11      	ldr	r2, [pc, #68]	@ (8002f1c <HAL_FDCAN_Init+0x3b8>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d107      	bne.n	8002eec <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	689a      	ldr	r2, [r3, #8]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f022 0203 	bic.w	r2, r2, #3
 8002eea:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2200      	movs	r2, #0
 8002ef0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2201      	movs	r2, #1
 8002f00:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f953 	bl	80031b0 <FDCAN_CalcultateRamBlockAddresses>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002f10:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3760      	adds	r7, #96	@ 0x60
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	4000a000 	.word	0x4000a000

08002f20 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002f30:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002f32:	7bfb      	ldrb	r3, [r7, #15]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d002      	beq.n	8002f3e <HAL_FDCAN_ConfigFilter+0x1e>
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
 8002f3a:	2b02      	cmp	r3, #2
 8002f3c:	d157      	bne.n	8002fee <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d12b      	bne.n	8002f9e <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	2b07      	cmp	r3, #7
 8002f4c:	d10d      	bne.n	8002f6a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	691b      	ldr	r3, [r3, #16]
 8002f52:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	69db      	ldr	r3, [r3, #28]
 8002f58:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8002f5a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002f60:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002f62:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8002f66:	617b      	str	r3, [r7, #20]
 8002f68:	e00e      	b.n	8002f88 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f76:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	691b      	ldr	r3, [r3, #16]
 8002f7c:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002f7e:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002f84:	4313      	orrs	r3, r2
 8002f86:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	4413      	add	r3, r2
 8002f94:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002f96:	68bb      	ldr	r3, [r7, #8]
 8002f98:	697a      	ldr	r2, [r7, #20]
 8002f9a:	601a      	str	r2, [r3, #0]
 8002f9c:	e025      	b.n	8002fea <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	075a      	lsls	r2, r3, #29
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2b07      	cmp	r3, #7
 8002fb2:	d103      	bne.n	8002fbc <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	613b      	str	r3, [r7, #16]
 8002fba:	e006      	b.n	8002fca <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	079a      	lsls	r2, r3, #30
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	00db      	lsls	r3, r3, #3
 8002fd4:	4413      	add	r3, r2
 8002fd6:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	3304      	adds	r3, #4
 8002fe2:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	693a      	ldr	r2, [r7, #16]
 8002fe8:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002fea:	2300      	movs	r3, #0
 8002fec:	e008      	b.n	8003000 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002ff4:	f043 0202 	orr.w	r2, r3, #2
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
  }
}
 8003000:	4618      	mov	r0, r3
 8003002:	371c      	adds	r7, #28
 8003004:	46bd      	mov	sp, r7
 8003006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300a:	4770      	bx	lr

0800300c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
 8003018:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b01      	cmp	r3, #1
 8003024:	d110      	bne.n	8003048 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800302e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8003034:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8003040:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	e008      	b.n	800305a <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800304e:	f043 0204 	orr.w	r2, r3, #4
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
  }
}
 800305a:	4618      	mov	r0, r3
 800305c:	3714      	adds	r7, #20
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b01      	cmp	r3, #1
 8003078:	d111      	bne.n	800309e <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2202      	movs	r2, #2
 800307e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699a      	ldr	r2, [r3, #24]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 0201 	bic.w	r2, r2, #1
 8003090:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	e008      	b.n	80030b0 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80030a4:	f043 0204 	orr.w	r2, r3, #4
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
  }
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80030bc:	b480      	push	{r7}
 80030be:	b087      	sub	sp, #28
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80030ce:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80030d0:	7dfb      	ldrb	r3, [r7, #23]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d002      	beq.n	80030dc <HAL_FDCAN_ActivateNotification+0x20>
 80030d6:	7dfb      	ldrb	r3, [r7, #23]
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d155      	bne.n	8003188 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	4013      	ands	r3, r2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d108      	bne.n	80030fc <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f042 0201 	orr.w	r2, r2, #1
 80030f8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80030fa:	e014      	b.n	8003126 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	4013      	ands	r3, r2
 8003106:	68ba      	ldr	r2, [r7, #8]
 8003108:	429a      	cmp	r2, r3
 800310a:	d108      	bne.n	800311e <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f042 0202 	orr.w	r2, r2, #2
 800311a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800311c:	e003      	b.n	8003126 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2203      	movs	r2, #3
 8003124:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800312c:	2b00      	cmp	r3, #0
 800312e:	d009      	beq.n	8003144 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	430a      	orrs	r2, r1
 8003140:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800314a:	2b00      	cmp	r3, #0
 800314c:	d009      	beq.n	8003162 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	430a      	orrs	r2, r1
 800315e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	4b0f      	ldr	r3, [pc, #60]	@ (80031a8 <HAL_FDCAN_ActivateNotification+0xec>)
 800316c:	4013      	ands	r3, r2
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	430b      	orrs	r3, r1
 8003174:	6553      	str	r3, [r2, #84]	@ 0x54
 8003176:	4b0d      	ldr	r3, [pc, #52]	@ (80031ac <HAL_FDCAN_ActivateNotification+0xf0>)
 8003178:	695a      	ldr	r2, [r3, #20]
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	0f9b      	lsrs	r3, r3, #30
 800317e:	490b      	ldr	r1, [pc, #44]	@ (80031ac <HAL_FDCAN_ActivateNotification+0xf0>)
 8003180:	4313      	orrs	r3, r2
 8003182:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8003184:	2300      	movs	r3, #0
 8003186:	e008      	b.n	800319a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800318e:	f043 0202 	orr.w	r2, r3, #2
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
  }
}
 800319a:	4618      	mov	r0, r3
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	3fcfffff 	.word	0x3fcfffff
 80031ac:	4000a800 	.word	0x4000a800

080031b0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031bc:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80031c6:	4ba7      	ldr	r3, [pc, #668]	@ (8003464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	68ba      	ldr	r2, [r7, #8]
 80031cc:	0091      	lsls	r1, r2, #2
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	6812      	ldr	r2, [r2, #0]
 80031d2:	430b      	orrs	r3, r1
 80031d4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031e0:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031e8:	041a      	lsls	r2, r3, #16
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	430a      	orrs	r2, r1
 80031f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	4413      	add	r3, r2
 80031fc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003206:	4b97      	ldr	r3, [pc, #604]	@ (8003464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003208:	4013      	ands	r3, r2
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	0091      	lsls	r1, r2, #2
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6812      	ldr	r2, [r2, #0]
 8003212:	430b      	orrs	r3, r1
 8003214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003220:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003228:	041a      	lsls	r2, r3, #16
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	430a      	orrs	r2, r1
 8003230:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003238:	005b      	lsls	r3, r3, #1
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	4413      	add	r3, r2
 800323e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003248:	4b86      	ldr	r3, [pc, #536]	@ (8003464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800324a:	4013      	ands	r3, r2
 800324c:	68ba      	ldr	r2, [r7, #8]
 800324e:	0091      	lsls	r1, r2, #2
 8003250:	687a      	ldr	r2, [r7, #4]
 8003252:	6812      	ldr	r2, [r2, #0]
 8003254:	430b      	orrs	r3, r1
 8003256:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003262:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326a:	041a      	lsls	r2, r3, #16
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800327e:	fb02 f303 	mul.w	r3, r2, r3
 8003282:	68ba      	ldr	r2, [r7, #8]
 8003284:	4413      	add	r3, r2
 8003286:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003290:	4b74      	ldr	r3, [pc, #464]	@ (8003464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003292:	4013      	ands	r3, r2
 8003294:	68ba      	ldr	r2, [r7, #8]
 8003296:	0091      	lsls	r1, r2, #2
 8003298:	687a      	ldr	r2, [r7, #4]
 800329a:	6812      	ldr	r2, [r2, #0]
 800329c:	430b      	orrs	r3, r1
 800329e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032aa:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032b2:	041a      	lsls	r2, r3, #16
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	430a      	orrs	r2, r1
 80032ba:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80032c6:	fb02 f303 	mul.w	r3, r2, r3
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	4413      	add	r3, r2
 80032ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 80032d8:	4b62      	ldr	r3, [pc, #392]	@ (8003464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80032da:	4013      	ands	r3, r2
 80032dc:	68ba      	ldr	r2, [r7, #8]
 80032de:	0091      	lsls	r1, r2, #2
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	430b      	orrs	r3, r1
 80032e6:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80032f2:	fb02 f303 	mul.w	r3, r2, r3
 80032f6:	68ba      	ldr	r2, [r7, #8]
 80032f8:	4413      	add	r3, r2
 80032fa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8003304:	4b57      	ldr	r3, [pc, #348]	@ (8003464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003306:	4013      	ands	r3, r2
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	0091      	lsls	r1, r2, #2
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	6812      	ldr	r2, [r2, #0]
 8003310:	430b      	orrs	r3, r1
 8003312:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800331e:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003326:	041a      	lsls	r2, r3, #16
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	430a      	orrs	r2, r1
 800332e:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	4413      	add	r3, r2
 800333c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003346:	4b47      	ldr	r3, [pc, #284]	@ (8003464 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8003348:	4013      	ands	r3, r2
 800334a:	68ba      	ldr	r2, [r7, #8]
 800334c:	0091      	lsls	r1, r2, #2
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	6812      	ldr	r2, [r2, #0]
 8003352:	430b      	orrs	r3, r1
 8003354:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003360:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003368:	041a      	lsls	r2, r3, #16
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800337c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003384:	061a      	lsls	r2, r3, #24
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	430a      	orrs	r2, r1
 800338c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003394:	4b34      	ldr	r3, [pc, #208]	@ (8003468 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8003396:	4413      	add	r3, r2
 8003398:	009a      	lsls	r2, r3, #2
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80033a6:	009b      	lsls	r3, r3, #2
 80033a8:	441a      	add	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	441a      	add	r2, r3
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c6:	6879      	ldr	r1, [r7, #4]
 80033c8:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 80033ca:	fb01 f303 	mul.w	r3, r1, r3
 80033ce:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 80033d0:	441a      	add	r2, r3
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033de:	6879      	ldr	r1, [r7, #4]
 80033e0:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80033e2:	fb01 f303 	mul.w	r3, r1, r3
 80033e6:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80033e8:	441a      	add	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80033f6:	6879      	ldr	r1, [r7, #4]
 80033f8:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80033fa:	fb01 f303 	mul.w	r3, r1, r3
 80033fe:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8003400:	441a      	add	r2, r3
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003412:	00db      	lsls	r3, r3, #3
 8003414:	441a      	add	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003426:	6879      	ldr	r1, [r7, #4]
 8003428:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800342a:	fb01 f303 	mul.w	r3, r1, r3
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	441a      	add	r2, r3
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8003446:	fb01 f303 	mul.w	r3, r1, r3
 800344a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 800344c:	441a      	add	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800345a:	4a04      	ldr	r2, [pc, #16]	@ (800346c <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d915      	bls.n	800348c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8003460:	e006      	b.n	8003470 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8003462:	bf00      	nop
 8003464:	ffff0003 	.word	0xffff0003
 8003468:	10002b00 	.word	0x10002b00
 800346c:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003476:	f043 0220 	orr.w	r2, r3, #32
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2203      	movs	r2, #3
 8003484:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e010      	b.n	80034ae <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	e005      	b.n	80034a0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2200      	movs	r2, #0
 8003498:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	3304      	adds	r3, #4
 800349e:	60fb      	str	r3, [r7, #12]
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a6:	68fa      	ldr	r2, [r7, #12]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d3f3      	bcc.n	8003494 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop

080034bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80034bc:	b480      	push	{r7}
 80034be:	b089      	sub	sp, #36	@ 0x24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80034ca:	4b89      	ldr	r3, [pc, #548]	@ (80036f0 <HAL_GPIO_Init+0x234>)
 80034cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80034ce:	e194      	b.n	80037fa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	2101      	movs	r1, #1
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	fa01 f303 	lsl.w	r3, r1, r3
 80034dc:	4013      	ands	r3, r2
 80034de:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	f000 8186 	beq.w	80037f4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f003 0303 	and.w	r3, r3, #3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d005      	beq.n	8003500 <HAL_GPIO_Init+0x44>
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f003 0303 	and.w	r3, r3, #3
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d130      	bne.n	8003562 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	2203      	movs	r2, #3
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	43db      	mvns	r3, r3
 8003512:	69ba      	ldr	r2, [r7, #24]
 8003514:	4013      	ands	r3, r2
 8003516:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	68da      	ldr	r2, [r3, #12]
 800351c:	69fb      	ldr	r3, [r7, #28]
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003536:	2201      	movs	r2, #1
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	43db      	mvns	r3, r3
 8003540:	69ba      	ldr	r2, [r7, #24]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	f003 0201 	and.w	r2, r3, #1
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	2b03      	cmp	r3, #3
 800356c:	d017      	beq.n	800359e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	2203      	movs	r2, #3
 800357a:	fa02 f303 	lsl.w	r3, r2, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	4013      	ands	r3, r2
 8003584:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	69fb      	ldr	r3, [r7, #28]
 800358c:	005b      	lsls	r3, r3, #1
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4313      	orrs	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	69ba      	ldr	r2, [r7, #24]
 800359c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d123      	bne.n	80035f2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	08da      	lsrs	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3208      	adds	r2, #8
 80035b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	220f      	movs	r2, #15
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43db      	mvns	r3, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4013      	ands	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	691a      	ldr	r2, [r3, #16]
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	f003 0307 	and.w	r3, r3, #7
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	fa02 f303 	lsl.w	r3, r2, r3
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	08da      	lsrs	r2, r3, #3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3208      	adds	r2, #8
 80035ec:	69b9      	ldr	r1, [r7, #24]
 80035ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80035f8:	69fb      	ldr	r3, [r7, #28]
 80035fa:	005b      	lsls	r3, r3, #1
 80035fc:	2203      	movs	r2, #3
 80035fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f003 0203 	and.w	r2, r3, #3
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	4313      	orrs	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 80e0 	beq.w	80037f4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003634:	4b2f      	ldr	r3, [pc, #188]	@ (80036f4 <HAL_GPIO_Init+0x238>)
 8003636:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800363a:	4a2e      	ldr	r2, [pc, #184]	@ (80036f4 <HAL_GPIO_Init+0x238>)
 800363c:	f043 0302 	orr.w	r3, r3, #2
 8003640:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003644:	4b2b      	ldr	r3, [pc, #172]	@ (80036f4 <HAL_GPIO_Init+0x238>)
 8003646:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800364a:	f003 0302 	and.w	r3, r3, #2
 800364e:	60fb      	str	r3, [r7, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003652:	4a29      	ldr	r2, [pc, #164]	@ (80036f8 <HAL_GPIO_Init+0x23c>)
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	089b      	lsrs	r3, r3, #2
 8003658:	3302      	adds	r3, #2
 800365a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	f003 0303 	and.w	r3, r3, #3
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	220f      	movs	r2, #15
 800366a:	fa02 f303 	lsl.w	r3, r2, r3
 800366e:	43db      	mvns	r3, r3
 8003670:	69ba      	ldr	r2, [r7, #24]
 8003672:	4013      	ands	r3, r2
 8003674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a20      	ldr	r2, [pc, #128]	@ (80036fc <HAL_GPIO_Init+0x240>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d052      	beq.n	8003724 <HAL_GPIO_Init+0x268>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4a1f      	ldr	r2, [pc, #124]	@ (8003700 <HAL_GPIO_Init+0x244>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d031      	beq.n	80036ea <HAL_GPIO_Init+0x22e>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a1e      	ldr	r2, [pc, #120]	@ (8003704 <HAL_GPIO_Init+0x248>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d02b      	beq.n	80036e6 <HAL_GPIO_Init+0x22a>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a1d      	ldr	r2, [pc, #116]	@ (8003708 <HAL_GPIO_Init+0x24c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d025      	beq.n	80036e2 <HAL_GPIO_Init+0x226>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a1c      	ldr	r2, [pc, #112]	@ (800370c <HAL_GPIO_Init+0x250>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d01f      	beq.n	80036de <HAL_GPIO_Init+0x222>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003710 <HAL_GPIO_Init+0x254>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d019      	beq.n	80036da <HAL_GPIO_Init+0x21e>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a1a      	ldr	r2, [pc, #104]	@ (8003714 <HAL_GPIO_Init+0x258>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d013      	beq.n	80036d6 <HAL_GPIO_Init+0x21a>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a19      	ldr	r2, [pc, #100]	@ (8003718 <HAL_GPIO_Init+0x25c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d00d      	beq.n	80036d2 <HAL_GPIO_Init+0x216>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a18      	ldr	r2, [pc, #96]	@ (800371c <HAL_GPIO_Init+0x260>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d007      	beq.n	80036ce <HAL_GPIO_Init+0x212>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a17      	ldr	r2, [pc, #92]	@ (8003720 <HAL_GPIO_Init+0x264>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d101      	bne.n	80036ca <HAL_GPIO_Init+0x20e>
 80036c6:	2309      	movs	r3, #9
 80036c8:	e02d      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036ca:	230a      	movs	r3, #10
 80036cc:	e02b      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036ce:	2308      	movs	r3, #8
 80036d0:	e029      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036d2:	2307      	movs	r3, #7
 80036d4:	e027      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036d6:	2306      	movs	r3, #6
 80036d8:	e025      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036da:	2305      	movs	r3, #5
 80036dc:	e023      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036de:	2304      	movs	r3, #4
 80036e0:	e021      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036e2:	2303      	movs	r3, #3
 80036e4:	e01f      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036e6:	2302      	movs	r3, #2
 80036e8:	e01d      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036ea:	2301      	movs	r3, #1
 80036ec:	e01b      	b.n	8003726 <HAL_GPIO_Init+0x26a>
 80036ee:	bf00      	nop
 80036f0:	58000080 	.word	0x58000080
 80036f4:	58024400 	.word	0x58024400
 80036f8:	58000400 	.word	0x58000400
 80036fc:	58020000 	.word	0x58020000
 8003700:	58020400 	.word	0x58020400
 8003704:	58020800 	.word	0x58020800
 8003708:	58020c00 	.word	0x58020c00
 800370c:	58021000 	.word	0x58021000
 8003710:	58021400 	.word	0x58021400
 8003714:	58021800 	.word	0x58021800
 8003718:	58021c00 	.word	0x58021c00
 800371c:	58022000 	.word	0x58022000
 8003720:	58022400 	.word	0x58022400
 8003724:	2300      	movs	r3, #0
 8003726:	69fa      	ldr	r2, [r7, #28]
 8003728:	f002 0203 	and.w	r2, r2, #3
 800372c:	0092      	lsls	r2, r2, #2
 800372e:	4093      	lsls	r3, r2
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4313      	orrs	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003736:	4938      	ldr	r1, [pc, #224]	@ (8003818 <HAL_GPIO_Init+0x35c>)
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	089b      	lsrs	r3, r3, #2
 800373c:	3302      	adds	r3, #2
 800373e:	69ba      	ldr	r2, [r7, #24]
 8003740:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003744:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	43db      	mvns	r3, r3
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	4013      	ands	r3, r2
 8003754:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d003      	beq.n	800376a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	4313      	orrs	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800376a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800376e:	69bb      	ldr	r3, [r7, #24]
 8003770:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003772:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	43db      	mvns	r3, r3
 800377e:	69ba      	ldr	r2, [r7, #24]
 8003780:	4013      	ands	r3, r2
 8003782:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800378c:	2b00      	cmp	r3, #0
 800378e:	d003      	beq.n	8003798 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003790:	69ba      	ldr	r2, [r7, #24]
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	4313      	orrs	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003798:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	43db      	mvns	r3, r3
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4013      	ands	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	3301      	adds	r3, #1
 80037f8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	fa22 f303 	lsr.w	r3, r2, r3
 8003804:	2b00      	cmp	r3, #0
 8003806:	f47f ae63 	bne.w	80034d0 <HAL_GPIO_Init+0x14>
  }
}
 800380a:	bf00      	nop
 800380c:	bf00      	nop
 800380e:	3724      	adds	r7, #36	@ 0x24
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr
 8003818:	58000400 	.word	0x58000400

0800381c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	807b      	strh	r3, [r7, #2]
 8003828:	4613      	mov	r3, r2
 800382a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800382c:	787b      	ldrb	r3, [r7, #1]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003832:	887a      	ldrh	r2, [r7, #2]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003838:	e003      	b.n	8003842 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800383a:	887b      	ldrh	r3, [r7, #2]
 800383c:	041a      	lsls	r2, r3, #16
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	619a      	str	r2, [r3, #24]
}
 8003842:	bf00      	nop
 8003844:	370c      	adds	r7, #12
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
	...

08003850 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8003858:	4a08      	ldr	r2, [pc, #32]	@ (800387c <HAL_HSEM_FastTake+0x2c>)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	3320      	adds	r3, #32
 800385e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003862:	4a07      	ldr	r2, [pc, #28]	@ (8003880 <HAL_HSEM_FastTake+0x30>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d101      	bne.n	800386c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8003868:	2300      	movs	r3, #0
 800386a:	e000      	b.n	800386e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
}
 800386e:	4618      	mov	r0, r3
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	58026400 	.word	0x58026400
 8003880:	80000300 	.word	0x80000300

08003884 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 800388e:	4906      	ldr	r1, [pc, #24]	@ (80038a8 <HAL_HSEM_Release+0x24>)
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	58026400 	.word	0x58026400

080038ac <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80038b4:	4b29      	ldr	r3, [pc, #164]	@ (800395c <HAL_PWREx_ConfigSupply+0xb0>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	f003 0307 	and.w	r3, r3, #7
 80038bc:	2b06      	cmp	r3, #6
 80038be:	d00a      	beq.n	80038d6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80038c0:	4b26      	ldr	r3, [pc, #152]	@ (800395c <HAL_PWREx_ConfigSupply+0xb0>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d001      	beq.n	80038d2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e040      	b.n	8003954 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80038d2:	2300      	movs	r3, #0
 80038d4:	e03e      	b.n	8003954 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80038d6:	4b21      	ldr	r3, [pc, #132]	@ (800395c <HAL_PWREx_ConfigSupply+0xb0>)
 80038d8:	68db      	ldr	r3, [r3, #12]
 80038da:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80038de:	491f      	ldr	r1, [pc, #124]	@ (800395c <HAL_PWREx_ConfigSupply+0xb0>)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80038e6:	f7fe fa8d 	bl	8001e04 <HAL_GetTick>
 80038ea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80038ec:	e009      	b.n	8003902 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80038ee:	f7fe fa89 	bl	8001e04 <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80038fc:	d901      	bls.n	8003902 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e028      	b.n	8003954 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003902:	4b16      	ldr	r3, [pc, #88]	@ (800395c <HAL_PWREx_ConfigSupply+0xb0>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800390a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800390e:	d1ee      	bne.n	80038ee <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b1e      	cmp	r3, #30
 8003914:	d008      	beq.n	8003928 <HAL_PWREx_ConfigSupply+0x7c>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2b2e      	cmp	r3, #46	@ 0x2e
 800391a:	d005      	beq.n	8003928 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2b1d      	cmp	r3, #29
 8003920:	d002      	beq.n	8003928 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2b2d      	cmp	r3, #45	@ 0x2d
 8003926:	d114      	bne.n	8003952 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003928:	f7fe fa6c 	bl	8001e04 <HAL_GetTick>
 800392c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800392e:	e009      	b.n	8003944 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003930:	f7fe fa68 	bl	8001e04 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800393e:	d901      	bls.n	8003944 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e007      	b.n	8003954 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003944:	4b05      	ldr	r3, [pc, #20]	@ (800395c <HAL_PWREx_ConfigSupply+0xb0>)
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800394c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003950:	d1ee      	bne.n	8003930 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	58024800 	.word	0x58024800

08003960 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b08c      	sub	sp, #48	@ 0x30
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d102      	bne.n	8003974 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	f000 bc48 	b.w	8004204 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	f000 8088 	beq.w	8003a92 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003982:	4b99      	ldr	r3, [pc, #612]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003984:	691b      	ldr	r3, [r3, #16]
 8003986:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800398a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800398c:	4b96      	ldr	r3, [pc, #600]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 800398e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003990:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003994:	2b10      	cmp	r3, #16
 8003996:	d007      	beq.n	80039a8 <HAL_RCC_OscConfig+0x48>
 8003998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800399a:	2b18      	cmp	r3, #24
 800399c:	d111      	bne.n	80039c2 <HAL_RCC_OscConfig+0x62>
 800399e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039a0:	f003 0303 	and.w	r3, r3, #3
 80039a4:	2b02      	cmp	r3, #2
 80039a6:	d10c      	bne.n	80039c2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a8:	4b8f      	ldr	r3, [pc, #572]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d06d      	beq.n	8003a90 <HAL_RCC_OscConfig+0x130>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d169      	bne.n	8003a90 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	f000 bc21 	b.w	8004204 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039ca:	d106      	bne.n	80039da <HAL_RCC_OscConfig+0x7a>
 80039cc:	4b86      	ldr	r3, [pc, #536]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a85      	ldr	r2, [pc, #532]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 80039d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d6:	6013      	str	r3, [r2, #0]
 80039d8:	e02e      	b.n	8003a38 <HAL_RCC_OscConfig+0xd8>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d10c      	bne.n	80039fc <HAL_RCC_OscConfig+0x9c>
 80039e2:	4b81      	ldr	r3, [pc, #516]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a80      	ldr	r2, [pc, #512]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 80039e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ec:	6013      	str	r3, [r2, #0]
 80039ee:	4b7e      	ldr	r3, [pc, #504]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a7d      	ldr	r2, [pc, #500]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 80039f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039f8:	6013      	str	r3, [r2, #0]
 80039fa:	e01d      	b.n	8003a38 <HAL_RCC_OscConfig+0xd8>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003a04:	d10c      	bne.n	8003a20 <HAL_RCC_OscConfig+0xc0>
 8003a06:	4b78      	ldr	r3, [pc, #480]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a77      	ldr	r2, [pc, #476]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	4b75      	ldr	r3, [pc, #468]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a74      	ldr	r2, [pc, #464]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a1c:	6013      	str	r3, [r2, #0]
 8003a1e:	e00b      	b.n	8003a38 <HAL_RCC_OscConfig+0xd8>
 8003a20:	4b71      	ldr	r3, [pc, #452]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a70      	ldr	r2, [pc, #448]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a2a:	6013      	str	r3, [r2, #0]
 8003a2c:	4b6e      	ldr	r3, [pc, #440]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a6d      	ldr	r2, [pc, #436]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d013      	beq.n	8003a68 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a40:	f7fe f9e0 	bl	8001e04 <HAL_GetTick>
 8003a44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a46:	e008      	b.n	8003a5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a48:	f7fe f9dc 	bl	8001e04 <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b64      	cmp	r3, #100	@ 0x64
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e3d4      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003a5a:	4b63      	ldr	r3, [pc, #396]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0f0      	beq.n	8003a48 <HAL_RCC_OscConfig+0xe8>
 8003a66:	e014      	b.n	8003a92 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a68:	f7fe f9cc 	bl	8001e04 <HAL_GetTick>
 8003a6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a70:	f7fe f9c8 	bl	8001e04 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b64      	cmp	r3, #100	@ 0x64
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e3c0      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003a82:	4b59      	ldr	r3, [pc, #356]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x110>
 8003a8e:	e000      	b.n	8003a92 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	f000 80ca 	beq.w	8003c34 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003aa0:	4b51      	ldr	r3, [pc, #324]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003aa8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003aaa:	4b4f      	ldr	r3, [pc, #316]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003ab0:	6a3b      	ldr	r3, [r7, #32]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d007      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x166>
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	2b18      	cmp	r3, #24
 8003aba:	d156      	bne.n	8003b6a <HAL_RCC_OscConfig+0x20a>
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	f003 0303 	and.w	r3, r3, #3
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d151      	bne.n	8003b6a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ac6:	4b48      	ldr	r3, [pc, #288]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_RCC_OscConfig+0x17e>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	68db      	ldr	r3, [r3, #12]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d101      	bne.n	8003ade <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e392      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003ade:	4b42      	ldr	r3, [pc, #264]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f023 0219 	bic.w	r2, r3, #25
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	493f      	ldr	r1, [pc, #252]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af0:	f7fe f988 	bl	8001e04 <HAL_GetTick>
 8003af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003af8:	f7fe f984 	bl	8001e04 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e37c      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b0a:	4b37      	ldr	r3, [pc, #220]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0304 	and.w	r3, r3, #4
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d0f0      	beq.n	8003af8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b16:	f7fe f9a5 	bl	8001e64 <HAL_GetREVID>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003b20:	4293      	cmp	r3, r2
 8003b22:	d817      	bhi.n	8003b54 <HAL_RCC_OscConfig+0x1f4>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	691b      	ldr	r3, [r3, #16]
 8003b28:	2b40      	cmp	r3, #64	@ 0x40
 8003b2a:	d108      	bne.n	8003b3e <HAL_RCC_OscConfig+0x1de>
 8003b2c:	4b2e      	ldr	r3, [pc, #184]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003b34:	4a2c      	ldr	r2, [pc, #176]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b3a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b3c:	e07a      	b.n	8003c34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	031b      	lsls	r3, r3, #12
 8003b4c:	4926      	ldr	r1, [pc, #152]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b52:	e06f      	b.n	8003c34 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b54:	4b24      	ldr	r3, [pc, #144]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	061b      	lsls	r3, r3, #24
 8003b62:	4921      	ldr	r1, [pc, #132]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b68:	e064      	b.n	8003c34 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d047      	beq.n	8003c02 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003b72:	4b1d      	ldr	r3, [pc, #116]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f023 0219 	bic.w	r2, r3, #25
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	68db      	ldr	r3, [r3, #12]
 8003b7e:	491a      	ldr	r1, [pc, #104]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b84:	f7fe f93e 	bl	8001e04 <HAL_GetTick>
 8003b88:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b8c:	f7fe f93a 	bl	8001e04 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e332      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b9e:	4b12      	ldr	r3, [pc, #72]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0f0      	beq.n	8003b8c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003baa:	f7fe f95b 	bl	8001e64 <HAL_GetREVID>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d819      	bhi.n	8003bec <HAL_RCC_OscConfig+0x28c>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	2b40      	cmp	r3, #64	@ 0x40
 8003bbe:	d108      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x272>
 8003bc0:	4b09      	ldr	r3, [pc, #36]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003bc8:	4a07      	ldr	r2, [pc, #28]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003bca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bce:	6053      	str	r3, [r2, #4]
 8003bd0:	e030      	b.n	8003c34 <HAL_RCC_OscConfig+0x2d4>
 8003bd2:	4b05      	ldr	r3, [pc, #20]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	691b      	ldr	r3, [r3, #16]
 8003bde:	031b      	lsls	r3, r3, #12
 8003be0:	4901      	ldr	r1, [pc, #4]	@ (8003be8 <HAL_RCC_OscConfig+0x288>)
 8003be2:	4313      	orrs	r3, r2
 8003be4:	604b      	str	r3, [r1, #4]
 8003be6:	e025      	b.n	8003c34 <HAL_RCC_OscConfig+0x2d4>
 8003be8:	58024400 	.word	0x58024400
 8003bec:	4b9a      	ldr	r3, [pc, #616]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	691b      	ldr	r3, [r3, #16]
 8003bf8:	061b      	lsls	r3, r3, #24
 8003bfa:	4997      	ldr	r1, [pc, #604]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	604b      	str	r3, [r1, #4]
 8003c00:	e018      	b.n	8003c34 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c02:	4b95      	ldr	r3, [pc, #596]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a94      	ldr	r2, [pc, #592]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003c08:	f023 0301 	bic.w	r3, r3, #1
 8003c0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c0e:	f7fe f8f9 	bl	8001e04 <HAL_GetTick>
 8003c12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c14:	e008      	b.n	8003c28 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c16:	f7fe f8f5 	bl	8001e04 <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d901      	bls.n	8003c28 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003c24:	2303      	movs	r3, #3
 8003c26:	e2ed      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003c28:	4b8b      	ldr	r3, [pc, #556]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d1f0      	bne.n	8003c16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0310 	and.w	r3, r3, #16
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	f000 80a9 	beq.w	8003d94 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c42:	4b85      	ldr	r3, [pc, #532]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c4a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c4c:	4b82      	ldr	r3, [pc, #520]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003c4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c50:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d007      	beq.n	8003c68 <HAL_RCC_OscConfig+0x308>
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	2b18      	cmp	r3, #24
 8003c5c:	d13a      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x374>
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f003 0303 	and.w	r3, r3, #3
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d135      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c68:	4b7b      	ldr	r3, [pc, #492]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d005      	beq.n	8003c80 <HAL_RCC_OscConfig+0x320>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	69db      	ldr	r3, [r3, #28]
 8003c78:	2b80      	cmp	r3, #128	@ 0x80
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e2c1      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c80:	f7fe f8f0 	bl	8001e64 <HAL_GetREVID>
 8003c84:	4603      	mov	r3, r0
 8003c86:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d817      	bhi.n	8003cbe <HAL_RCC_OscConfig+0x35e>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	2b20      	cmp	r3, #32
 8003c94:	d108      	bne.n	8003ca8 <HAL_RCC_OscConfig+0x348>
 8003c96:	4b70      	ldr	r3, [pc, #448]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003c9e:	4a6e      	ldr	r2, [pc, #440]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003ca0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003ca4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ca6:	e075      	b.n	8003d94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003ca8:	4b6b      	ldr	r3, [pc, #428]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	069b      	lsls	r3, r3, #26
 8003cb6:	4968      	ldr	r1, [pc, #416]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003cbc:	e06a      	b.n	8003d94 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003cbe:	4b66      	ldr	r3, [pc, #408]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	061b      	lsls	r3, r3, #24
 8003ccc:	4962      	ldr	r1, [pc, #392]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003cd2:	e05f      	b.n	8003d94 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	69db      	ldr	r3, [r3, #28]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d042      	beq.n	8003d62 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003cdc:	4b5e      	ldr	r3, [pc, #376]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a5d      	ldr	r2, [pc, #372]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003ce2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ce6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce8:	f7fe f88c 	bl	8001e04 <HAL_GetTick>
 8003cec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003cee:	e008      	b.n	8003d02 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003cf0:	f7fe f888 	bl	8001e04 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	2b02      	cmp	r3, #2
 8003cfc:	d901      	bls.n	8003d02 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e280      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003d02:	4b55      	ldr	r3, [pc, #340]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d0f0      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003d0e:	f7fe f8a9 	bl	8001e64 <HAL_GetREVID>
 8003d12:	4603      	mov	r3, r0
 8003d14:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d817      	bhi.n	8003d4c <HAL_RCC_OscConfig+0x3ec>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d108      	bne.n	8003d36 <HAL_RCC_OscConfig+0x3d6>
 8003d24:	4b4c      	ldr	r3, [pc, #304]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003d2c:	4a4a      	ldr	r2, [pc, #296]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d32:	6053      	str	r3, [r2, #4]
 8003d34:	e02e      	b.n	8003d94 <HAL_RCC_OscConfig+0x434>
 8003d36:	4b48      	ldr	r3, [pc, #288]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	069b      	lsls	r3, r3, #26
 8003d44:	4944      	ldr	r1, [pc, #272]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d46:	4313      	orrs	r3, r2
 8003d48:	604b      	str	r3, [r1, #4]
 8003d4a:	e023      	b.n	8003d94 <HAL_RCC_OscConfig+0x434>
 8003d4c:	4b42      	ldr	r3, [pc, #264]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a1b      	ldr	r3, [r3, #32]
 8003d58:	061b      	lsls	r3, r3, #24
 8003d5a:	493f      	ldr	r1, [pc, #252]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60cb      	str	r3, [r1, #12]
 8003d60:	e018      	b.n	8003d94 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003d62:	4b3d      	ldr	r3, [pc, #244]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a3c      	ldr	r2, [pc, #240]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d6e:	f7fe f849 	bl	8001e04 <HAL_GetTick>
 8003d72:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003d74:	e008      	b.n	8003d88 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003d76:	f7fe f845 	bl	8001e04 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e23d      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003d88:	4b33      	ldr	r3, [pc, #204]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f0      	bne.n	8003d76 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d036      	beq.n	8003e0e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	695b      	ldr	r3, [r3, #20]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d019      	beq.n	8003ddc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003da8:	4b2b      	ldr	r3, [pc, #172]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003daa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dac:	4a2a      	ldr	r2, [pc, #168]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003db4:	f7fe f826 	bl	8001e04 <HAL_GetTick>
 8003db8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dbc:	f7fe f822 	bl	8001e04 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e21a      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003dce:	4b22      	ldr	r3, [pc, #136]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003dd0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f0      	beq.n	8003dbc <HAL_RCC_OscConfig+0x45c>
 8003dda:	e018      	b.n	8003e0e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003dde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003de0:	4a1d      	ldr	r2, [pc, #116]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003de2:	f023 0301 	bic.w	r3, r3, #1
 8003de6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de8:	f7fe f80c 	bl	8001e04 <HAL_GetTick>
 8003dec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003dee:	e008      	b.n	8003e02 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003df0:	f7fe f808 	bl	8001e04 <HAL_GetTick>
 8003df4:	4602      	mov	r2, r0
 8003df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df8:	1ad3      	subs	r3, r2, r3
 8003dfa:	2b02      	cmp	r3, #2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e200      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003e02:	4b15      	ldr	r3, [pc, #84]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003e04:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d1f0      	bne.n	8003df0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 0320 	and.w	r3, r3, #32
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d039      	beq.n	8003e8e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d01c      	beq.n	8003e5c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e22:	4b0d      	ldr	r3, [pc, #52]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a0c      	ldr	r2, [pc, #48]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003e28:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003e2c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e2e:	f7fd ffe9 	bl	8001e04 <HAL_GetTick>
 8003e32:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e36:	f7fd ffe5 	bl	8001e04 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e1dd      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003e48:	4b03      	ldr	r3, [pc, #12]	@ (8003e58 <HAL_RCC_OscConfig+0x4f8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x4d6>
 8003e54:	e01b      	b.n	8003e8e <HAL_RCC_OscConfig+0x52e>
 8003e56:	bf00      	nop
 8003e58:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e5c:	4b9b      	ldr	r3, [pc, #620]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a9a      	ldr	r2, [pc, #616]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003e62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e66:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003e68:	f7fd ffcc 	bl	8001e04 <HAL_GetTick>
 8003e6c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e70:	f7fd ffc8 	bl	8001e04 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e1c0      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003e82:	4b92      	ldr	r3, [pc, #584]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1f0      	bne.n	8003e70 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0304 	and.w	r3, r3, #4
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f000 8081 	beq.w	8003f9e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003e9c:	4b8c      	ldr	r3, [pc, #560]	@ (80040d0 <HAL_RCC_OscConfig+0x770>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4a8b      	ldr	r2, [pc, #556]	@ (80040d0 <HAL_RCC_OscConfig+0x770>)
 8003ea2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ea6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003ea8:	f7fd ffac 	bl	8001e04 <HAL_GetTick>
 8003eac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003eae:	e008      	b.n	8003ec2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb0:	f7fd ffa8 	bl	8001e04 <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	2b64      	cmp	r3, #100	@ 0x64
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e1a0      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ec2:	4b83      	ldr	r3, [pc, #524]	@ (80040d0 <HAL_RCC_OscConfig+0x770>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0f0      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d106      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x584>
 8003ed6:	4b7d      	ldr	r3, [pc, #500]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003ed8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eda:	4a7c      	ldr	r2, [pc, #496]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003edc:	f043 0301 	orr.w	r3, r3, #1
 8003ee0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ee2:	e02d      	b.n	8003f40 <HAL_RCC_OscConfig+0x5e0>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10c      	bne.n	8003f06 <HAL_RCC_OscConfig+0x5a6>
 8003eec:	4b77      	ldr	r3, [pc, #476]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003eee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ef0:	4a76      	ldr	r2, [pc, #472]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003ef2:	f023 0301 	bic.w	r3, r3, #1
 8003ef6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ef8:	4b74      	ldr	r3, [pc, #464]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003efa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003efc:	4a73      	ldr	r2, [pc, #460]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003efe:	f023 0304 	bic.w	r3, r3, #4
 8003f02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f04:	e01c      	b.n	8003f40 <HAL_RCC_OscConfig+0x5e0>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	2b05      	cmp	r3, #5
 8003f0c:	d10c      	bne.n	8003f28 <HAL_RCC_OscConfig+0x5c8>
 8003f0e:	4b6f      	ldr	r3, [pc, #444]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f12:	4a6e      	ldr	r2, [pc, #440]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f14:	f043 0304 	orr.w	r3, r3, #4
 8003f18:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f1a:	4b6c      	ldr	r3, [pc, #432]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f1e:	4a6b      	ldr	r2, [pc, #428]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f20:	f043 0301 	orr.w	r3, r3, #1
 8003f24:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f26:	e00b      	b.n	8003f40 <HAL_RCC_OscConfig+0x5e0>
 8003f28:	4b68      	ldr	r3, [pc, #416]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2c:	4a67      	ldr	r2, [pc, #412]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f2e:	f023 0301 	bic.w	r3, r3, #1
 8003f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f34:	4b65      	ldr	r3, [pc, #404]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f38:	4a64      	ldr	r2, [pc, #400]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f3a:	f023 0304 	bic.w	r3, r3, #4
 8003f3e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d015      	beq.n	8003f74 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f48:	f7fd ff5c 	bl	8001e04 <HAL_GetTick>
 8003f4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f4e:	e00a      	b.n	8003f66 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f50:	f7fd ff58 	bl	8001e04 <HAL_GetTick>
 8003f54:	4602      	mov	r2, r0
 8003f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f58:	1ad3      	subs	r3, r2, r3
 8003f5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d901      	bls.n	8003f66 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	e14e      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003f66:	4b59      	ldr	r3, [pc, #356]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6a:	f003 0302 	and.w	r3, r3, #2
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d0ee      	beq.n	8003f50 <HAL_RCC_OscConfig+0x5f0>
 8003f72:	e014      	b.n	8003f9e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f74:	f7fd ff46 	bl	8001e04 <HAL_GetTick>
 8003f78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f7a:	e00a      	b.n	8003f92 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f7c:	f7fd ff42 	bl	8001e04 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d901      	bls.n	8003f92 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e138      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003f92:	4b4e      	ldr	r3, [pc, #312]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1ee      	bne.n	8003f7c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	f000 812d 	beq.w	8004202 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003fa8:	4b48      	ldr	r3, [pc, #288]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003faa:	691b      	ldr	r3, [r3, #16]
 8003fac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fb0:	2b18      	cmp	r3, #24
 8003fb2:	f000 80bd 	beq.w	8004130 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	f040 809e 	bne.w	80040fc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fc0:	4b42      	ldr	r3, [pc, #264]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a41      	ldr	r2, [pc, #260]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003fc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fcc:	f7fd ff1a 	bl	8001e04 <HAL_GetTick>
 8003fd0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fd2:	e008      	b.n	8003fe6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd4:	f7fd ff16 	bl	8001e04 <HAL_GetTick>
 8003fd8:	4602      	mov	r2, r0
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	1ad3      	subs	r3, r2, r3
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e10e      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fe6:	4b39      	ldr	r3, [pc, #228]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f0      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ff2:	4b36      	ldr	r3, [pc, #216]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8003ff4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ff6:	4b37      	ldr	r3, [pc, #220]	@ (80040d4 <HAL_RCC_OscConfig+0x774>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004002:	0112      	lsls	r2, r2, #4
 8004004:	430a      	orrs	r2, r1
 8004006:	4931      	ldr	r1, [pc, #196]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004008:	4313      	orrs	r3, r2
 800400a:	628b      	str	r3, [r1, #40]	@ 0x28
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004010:	3b01      	subs	r3, #1
 8004012:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800401a:	3b01      	subs	r3, #1
 800401c:	025b      	lsls	r3, r3, #9
 800401e:	b29b      	uxth	r3, r3
 8004020:	431a      	orrs	r2, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004026:	3b01      	subs	r3, #1
 8004028:	041b      	lsls	r3, r3, #16
 800402a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800402e:	431a      	orrs	r2, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004034:	3b01      	subs	r3, #1
 8004036:	061b      	lsls	r3, r3, #24
 8004038:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800403c:	4923      	ldr	r1, [pc, #140]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 800403e:	4313      	orrs	r3, r2
 8004040:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004042:	4b22      	ldr	r3, [pc, #136]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004046:	4a21      	ldr	r2, [pc, #132]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004048:	f023 0301 	bic.w	r3, r3, #1
 800404c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800404e:	4b1f      	ldr	r3, [pc, #124]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004050:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004052:	4b21      	ldr	r3, [pc, #132]	@ (80040d8 <HAL_RCC_OscConfig+0x778>)
 8004054:	4013      	ands	r3, r2
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800405a:	00d2      	lsls	r2, r2, #3
 800405c:	491b      	ldr	r1, [pc, #108]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 800405e:	4313      	orrs	r3, r2
 8004060:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004062:	4b1a      	ldr	r3, [pc, #104]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004066:	f023 020c 	bic.w	r2, r3, #12
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406e:	4917      	ldr	r1, [pc, #92]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004070:	4313      	orrs	r3, r2
 8004072:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004074:	4b15      	ldr	r3, [pc, #84]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004078:	f023 0202 	bic.w	r2, r3, #2
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004080:	4912      	ldr	r1, [pc, #72]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004082:	4313      	orrs	r3, r2
 8004084:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004086:	4b11      	ldr	r3, [pc, #68]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408a:	4a10      	ldr	r2, [pc, #64]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 800408c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004090:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004092:	4b0e      	ldr	r3, [pc, #56]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004096:	4a0d      	ldr	r2, [pc, #52]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 8004098:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800409c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800409e:	4b0b      	ldr	r3, [pc, #44]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 80040a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a2:	4a0a      	ldr	r2, [pc, #40]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 80040a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80040aa:	4b08      	ldr	r3, [pc, #32]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 80040ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ae:	4a07      	ldr	r2, [pc, #28]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 80040b0:	f043 0301 	orr.w	r3, r3, #1
 80040b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040b6:	4b05      	ldr	r3, [pc, #20]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a04      	ldr	r2, [pc, #16]	@ (80040cc <HAL_RCC_OscConfig+0x76c>)
 80040bc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c2:	f7fd fe9f 	bl	8001e04 <HAL_GetTick>
 80040c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80040c8:	e011      	b.n	80040ee <HAL_RCC_OscConfig+0x78e>
 80040ca:	bf00      	nop
 80040cc:	58024400 	.word	0x58024400
 80040d0:	58024800 	.word	0x58024800
 80040d4:	fffffc0c 	.word	0xfffffc0c
 80040d8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040dc:	f7fd fe92 	bl	8001e04 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e08a      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80040ee:	4b47      	ldr	r3, [pc, #284]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d0f0      	beq.n	80040dc <HAL_RCC_OscConfig+0x77c>
 80040fa:	e082      	b.n	8004202 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040fc:	4b43      	ldr	r3, [pc, #268]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a42      	ldr	r2, [pc, #264]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 8004102:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004108:	f7fd fe7c 	bl	8001e04 <HAL_GetTick>
 800410c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800410e:	e008      	b.n	8004122 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004110:	f7fd fe78 	bl	8001e04 <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	2b02      	cmp	r3, #2
 800411c:	d901      	bls.n	8004122 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800411e:	2303      	movs	r3, #3
 8004120:	e070      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004122:	4b3a      	ldr	r3, [pc, #232]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d1f0      	bne.n	8004110 <HAL_RCC_OscConfig+0x7b0>
 800412e:	e068      	b.n	8004202 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004130:	4b36      	ldr	r3, [pc, #216]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 8004132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004134:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004136:	4b35      	ldr	r3, [pc, #212]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 8004138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800413a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004140:	2b01      	cmp	r3, #1
 8004142:	d031      	beq.n	80041a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	f003 0203 	and.w	r2, r3, #3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800414e:	429a      	cmp	r2, r3
 8004150:	d12a      	bne.n	80041a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	091b      	lsrs	r3, r3, #4
 8004156:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800415e:	429a      	cmp	r2, r3
 8004160:	d122      	bne.n	80041a8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800416e:	429a      	cmp	r2, r3
 8004170:	d11a      	bne.n	80041a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	0a5b      	lsrs	r3, r3, #9
 8004176:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800417e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004180:	429a      	cmp	r2, r3
 8004182:	d111      	bne.n	80041a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	0c1b      	lsrs	r3, r3, #16
 8004188:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004190:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004192:	429a      	cmp	r2, r3
 8004194:	d108      	bne.n	80041a8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	0e1b      	lsrs	r3, r3, #24
 800419a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d001      	beq.n	80041ac <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e02b      	b.n	8004204 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80041ac:	4b17      	ldr	r3, [pc, #92]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80041ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041b0:	08db      	lsrs	r3, r3, #3
 80041b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80041b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d01f      	beq.n	8004202 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80041c2:	4b12      	ldr	r3, [pc, #72]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80041c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c6:	4a11      	ldr	r2, [pc, #68]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80041c8:	f023 0301 	bic.w	r3, r3, #1
 80041cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80041ce:	f7fd fe19 	bl	8001e04 <HAL_GetTick>
 80041d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80041d4:	bf00      	nop
 80041d6:	f7fd fe15 	bl	8001e04 <HAL_GetTick>
 80041da:	4602      	mov	r2, r0
 80041dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041de:	4293      	cmp	r3, r2
 80041e0:	d0f9      	beq.n	80041d6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80041e2:	4b0a      	ldr	r3, [pc, #40]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80041e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80041e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004210 <HAL_RCC_OscConfig+0x8b0>)
 80041e8:	4013      	ands	r3, r2
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80041ee:	00d2      	lsls	r2, r2, #3
 80041f0:	4906      	ldr	r1, [pc, #24]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80041f6:	4b05      	ldr	r3, [pc, #20]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80041f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041fa:	4a04      	ldr	r2, [pc, #16]	@ (800420c <HAL_RCC_OscConfig+0x8ac>)
 80041fc:	f043 0301 	orr.w	r3, r3, #1
 8004200:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004202:	2300      	movs	r3, #0
}
 8004204:	4618      	mov	r0, r3
 8004206:	3730      	adds	r7, #48	@ 0x30
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}
 800420c:	58024400 	.word	0x58024400
 8004210:	ffff0007 	.word	0xffff0007

08004214 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b086      	sub	sp, #24
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2b00      	cmp	r3, #0
 8004222:	d101      	bne.n	8004228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	e19c      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004228:	4b8a      	ldr	r3, [pc, #552]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 030f 	and.w	r3, r3, #15
 8004230:	683a      	ldr	r2, [r7, #0]
 8004232:	429a      	cmp	r2, r3
 8004234:	d910      	bls.n	8004258 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004236:	4b87      	ldr	r3, [pc, #540]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f023 020f 	bic.w	r2, r3, #15
 800423e:	4985      	ldr	r1, [pc, #532]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	4313      	orrs	r3, r2
 8004244:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004246:	4b83      	ldr	r3, [pc, #524]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	429a      	cmp	r2, r3
 8004252:	d001      	beq.n	8004258 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e184      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b00      	cmp	r3, #0
 8004262:	d010      	beq.n	8004286 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	691a      	ldr	r2, [r3, #16]
 8004268:	4b7b      	ldr	r3, [pc, #492]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004270:	429a      	cmp	r2, r3
 8004272:	d908      	bls.n	8004286 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004274:	4b78      	ldr	r3, [pc, #480]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004276:	699b      	ldr	r3, [r3, #24]
 8004278:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	4975      	ldr	r1, [pc, #468]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004282:	4313      	orrs	r3, r2
 8004284:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0308 	and.w	r3, r3, #8
 800428e:	2b00      	cmp	r3, #0
 8004290:	d010      	beq.n	80042b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	695a      	ldr	r2, [r3, #20]
 8004296:	4b70      	ldr	r3, [pc, #448]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004298:	69db      	ldr	r3, [r3, #28]
 800429a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800429e:	429a      	cmp	r2, r3
 80042a0:	d908      	bls.n	80042b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80042a2:	4b6d      	ldr	r3, [pc, #436]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	496a      	ldr	r1, [pc, #424]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80042b0:	4313      	orrs	r3, r2
 80042b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0310 	and.w	r3, r3, #16
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d010      	beq.n	80042e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	699a      	ldr	r2, [r3, #24]
 80042c4:	4b64      	ldr	r3, [pc, #400]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80042c6:	69db      	ldr	r3, [r3, #28]
 80042c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d908      	bls.n	80042e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80042d0:	4b61      	ldr	r3, [pc, #388]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80042d2:	69db      	ldr	r3, [r3, #28]
 80042d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	699b      	ldr	r3, [r3, #24]
 80042dc:	495e      	ldr	r1, [pc, #376]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0320 	and.w	r3, r3, #32
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d010      	beq.n	8004310 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69da      	ldr	r2, [r3, #28]
 80042f2:	4b59      	ldr	r3, [pc, #356]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d908      	bls.n	8004310 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80042fe:	4b56      	ldr	r3, [pc, #344]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69db      	ldr	r3, [r3, #28]
 800430a:	4953      	ldr	r1, [pc, #332]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 800430c:	4313      	orrs	r3, r2
 800430e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0302 	and.w	r3, r3, #2
 8004318:	2b00      	cmp	r3, #0
 800431a:	d010      	beq.n	800433e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	68da      	ldr	r2, [r3, #12]
 8004320:	4b4d      	ldr	r3, [pc, #308]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004322:	699b      	ldr	r3, [r3, #24]
 8004324:	f003 030f 	and.w	r3, r3, #15
 8004328:	429a      	cmp	r2, r3
 800432a:	d908      	bls.n	800433e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800432c:	4b4a      	ldr	r3, [pc, #296]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	f023 020f 	bic.w	r2, r3, #15
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	4947      	ldr	r1, [pc, #284]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 800433a:	4313      	orrs	r3, r2
 800433c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d055      	beq.n	80043f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800434a:	4b43      	ldr	r3, [pc, #268]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 800434c:	699b      	ldr	r3, [r3, #24]
 800434e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	689b      	ldr	r3, [r3, #8]
 8004356:	4940      	ldr	r1, [pc, #256]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004358:	4313      	orrs	r3, r2
 800435a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	2b02      	cmp	r3, #2
 8004362:	d107      	bne.n	8004374 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004364:	4b3c      	ldr	r3, [pc, #240]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d121      	bne.n	80043b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e0f6      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2b03      	cmp	r3, #3
 800437a:	d107      	bne.n	800438c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800437c:	4b36      	ldr	r3, [pc, #216]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d115      	bne.n	80043b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e0ea      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d107      	bne.n	80043a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004394:	4b30      	ldr	r3, [pc, #192]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800439c:	2b00      	cmp	r3, #0
 800439e:	d109      	bne.n	80043b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e0de      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d101      	bne.n	80043b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e0d6      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80043b4:	4b28      	ldr	r3, [pc, #160]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80043b6:	691b      	ldr	r3, [r3, #16]
 80043b8:	f023 0207 	bic.w	r2, r3, #7
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	4925      	ldr	r1, [pc, #148]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c6:	f7fd fd1d 	bl	8001e04 <HAL_GetTick>
 80043ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043cc:	e00a      	b.n	80043e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80043ce:	f7fd fd19 	bl	8001e04 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043dc:	4293      	cmp	r3, r2
 80043de:	d901      	bls.n	80043e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80043e0:	2303      	movs	r3, #3
 80043e2:	e0be      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	00db      	lsls	r3, r3, #3
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d1eb      	bne.n	80043ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f003 0302 	and.w	r3, r3, #2
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d010      	beq.n	8004424 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	4b14      	ldr	r3, [pc, #80]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f003 030f 	and.w	r3, r3, #15
 800440e:	429a      	cmp	r2, r3
 8004410:	d208      	bcs.n	8004424 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004412:	4b11      	ldr	r3, [pc, #68]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	f023 020f 	bic.w	r2, r3, #15
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	490e      	ldr	r1, [pc, #56]	@ (8004458 <HAL_RCC_ClockConfig+0x244>)
 8004420:	4313      	orrs	r3, r2
 8004422:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004424:	4b0b      	ldr	r3, [pc, #44]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 030f 	and.w	r3, r3, #15
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d214      	bcs.n	800445c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004432:	4b08      	ldr	r3, [pc, #32]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f023 020f 	bic.w	r2, r3, #15
 800443a:	4906      	ldr	r1, [pc, #24]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	4313      	orrs	r3, r2
 8004440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004442:	4b04      	ldr	r3, [pc, #16]	@ (8004454 <HAL_RCC_ClockConfig+0x240>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 030f 	and.w	r3, r3, #15
 800444a:	683a      	ldr	r2, [r7, #0]
 800444c:	429a      	cmp	r2, r3
 800444e:	d005      	beq.n	800445c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e086      	b.n	8004562 <HAL_RCC_ClockConfig+0x34e>
 8004454:	52002000 	.word	0x52002000
 8004458:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d010      	beq.n	800448a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	691a      	ldr	r2, [r3, #16]
 800446c:	4b3f      	ldr	r3, [pc, #252]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004474:	429a      	cmp	r2, r3
 8004476:	d208      	bcs.n	800448a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004478:	4b3c      	ldr	r3, [pc, #240]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	4939      	ldr	r1, [pc, #228]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 8004486:	4313      	orrs	r3, r2
 8004488:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 0308 	and.w	r3, r3, #8
 8004492:	2b00      	cmp	r3, #0
 8004494:	d010      	beq.n	80044b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695a      	ldr	r2, [r3, #20]
 800449a:	4b34      	ldr	r3, [pc, #208]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d208      	bcs.n	80044b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80044a6:	4b31      	ldr	r3, [pc, #196]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	695b      	ldr	r3, [r3, #20]
 80044b2:	492e      	ldr	r1, [pc, #184]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0310 	and.w	r3, r3, #16
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d010      	beq.n	80044e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	699a      	ldr	r2, [r3, #24]
 80044c8:	4b28      	ldr	r3, [pc, #160]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d208      	bcs.n	80044e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80044d4:	4b25      	ldr	r3, [pc, #148]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	4922      	ldr	r1, [pc, #136]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 80044e2:	4313      	orrs	r3, r2
 80044e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0320 	and.w	r3, r3, #32
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d010      	beq.n	8004514 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	69da      	ldr	r2, [r3, #28]
 80044f6:	4b1d      	ldr	r3, [pc, #116]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044fe:	429a      	cmp	r2, r3
 8004500:	d208      	bcs.n	8004514 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004502:	4b1a      	ldr	r3, [pc, #104]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 8004504:	6a1b      	ldr	r3, [r3, #32]
 8004506:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	69db      	ldr	r3, [r3, #28]
 800450e:	4917      	ldr	r1, [pc, #92]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 8004510:	4313      	orrs	r3, r2
 8004512:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004514:	f000 f834 	bl	8004580 <HAL_RCC_GetSysClockFreq>
 8004518:	4602      	mov	r2, r0
 800451a:	4b14      	ldr	r3, [pc, #80]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	0a1b      	lsrs	r3, r3, #8
 8004520:	f003 030f 	and.w	r3, r3, #15
 8004524:	4912      	ldr	r1, [pc, #72]	@ (8004570 <HAL_RCC_ClockConfig+0x35c>)
 8004526:	5ccb      	ldrb	r3, [r1, r3]
 8004528:	f003 031f 	and.w	r3, r3, #31
 800452c:	fa22 f303 	lsr.w	r3, r2, r3
 8004530:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004532:	4b0e      	ldr	r3, [pc, #56]	@ (800456c <HAL_RCC_ClockConfig+0x358>)
 8004534:	699b      	ldr	r3, [r3, #24]
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	4a0d      	ldr	r2, [pc, #52]	@ (8004570 <HAL_RCC_ClockConfig+0x35c>)
 800453c:	5cd3      	ldrb	r3, [r2, r3]
 800453e:	f003 031f 	and.w	r3, r3, #31
 8004542:	693a      	ldr	r2, [r7, #16]
 8004544:	fa22 f303 	lsr.w	r3, r2, r3
 8004548:	4a0a      	ldr	r2, [pc, #40]	@ (8004574 <HAL_RCC_ClockConfig+0x360>)
 800454a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800454c:	4a0a      	ldr	r2, [pc, #40]	@ (8004578 <HAL_RCC_ClockConfig+0x364>)
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004552:	4b0a      	ldr	r3, [pc, #40]	@ (800457c <HAL_RCC_ClockConfig+0x368>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4618      	mov	r0, r3
 8004558:	f7fd fc0a 	bl	8001d70 <HAL_InitTick>
 800455c:	4603      	mov	r3, r0
 800455e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004560:	7bfb      	ldrb	r3, [r7, #15]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	58024400 	.word	0x58024400
 8004570:	0800e3dc 	.word	0x0800e3dc
 8004574:	24000004 	.word	0x24000004
 8004578:	24000000 	.word	0x24000000
 800457c:	24000008 	.word	0x24000008

08004580 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004580:	b480      	push	{r7}
 8004582:	b089      	sub	sp, #36	@ 0x24
 8004584:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004586:	4bb3      	ldr	r3, [pc, #716]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800458e:	2b18      	cmp	r3, #24
 8004590:	f200 8155 	bhi.w	800483e <HAL_RCC_GetSysClockFreq+0x2be>
 8004594:	a201      	add	r2, pc, #4	@ (adr r2, 800459c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800459a:	bf00      	nop
 800459c:	08004601 	.word	0x08004601
 80045a0:	0800483f 	.word	0x0800483f
 80045a4:	0800483f 	.word	0x0800483f
 80045a8:	0800483f 	.word	0x0800483f
 80045ac:	0800483f 	.word	0x0800483f
 80045b0:	0800483f 	.word	0x0800483f
 80045b4:	0800483f 	.word	0x0800483f
 80045b8:	0800483f 	.word	0x0800483f
 80045bc:	08004627 	.word	0x08004627
 80045c0:	0800483f 	.word	0x0800483f
 80045c4:	0800483f 	.word	0x0800483f
 80045c8:	0800483f 	.word	0x0800483f
 80045cc:	0800483f 	.word	0x0800483f
 80045d0:	0800483f 	.word	0x0800483f
 80045d4:	0800483f 	.word	0x0800483f
 80045d8:	0800483f 	.word	0x0800483f
 80045dc:	0800462d 	.word	0x0800462d
 80045e0:	0800483f 	.word	0x0800483f
 80045e4:	0800483f 	.word	0x0800483f
 80045e8:	0800483f 	.word	0x0800483f
 80045ec:	0800483f 	.word	0x0800483f
 80045f0:	0800483f 	.word	0x0800483f
 80045f4:	0800483f 	.word	0x0800483f
 80045f8:	0800483f 	.word	0x0800483f
 80045fc:	08004633 	.word	0x08004633
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004600:	4b94      	ldr	r3, [pc, #592]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0320 	and.w	r3, r3, #32
 8004608:	2b00      	cmp	r3, #0
 800460a:	d009      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800460c:	4b91      	ldr	r3, [pc, #580]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	08db      	lsrs	r3, r3, #3
 8004612:	f003 0303 	and.w	r3, r3, #3
 8004616:	4a90      	ldr	r2, [pc, #576]	@ (8004858 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004618:	fa22 f303 	lsr.w	r3, r2, r3
 800461c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800461e:	e111      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004620:	4b8d      	ldr	r3, [pc, #564]	@ (8004858 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004622:	61bb      	str	r3, [r7, #24]
      break;
 8004624:	e10e      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004626:	4b8d      	ldr	r3, [pc, #564]	@ (800485c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004628:	61bb      	str	r3, [r7, #24]
      break;
 800462a:	e10b      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800462c:	4b8c      	ldr	r3, [pc, #560]	@ (8004860 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800462e:	61bb      	str	r3, [r7, #24]
      break;
 8004630:	e108      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004632:	4b88      	ldr	r3, [pc, #544]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800463c:	4b85      	ldr	r3, [pc, #532]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800463e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004640:	091b      	lsrs	r3, r3, #4
 8004642:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004646:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004648:	4b82      	ldr	r3, [pc, #520]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800464a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004652:	4b80      	ldr	r3, [pc, #512]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004656:	08db      	lsrs	r3, r3, #3
 8004658:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800465c:	68fa      	ldr	r2, [r7, #12]
 800465e:	fb02 f303 	mul.w	r3, r2, r3
 8004662:	ee07 3a90 	vmov	s15, r3
 8004666:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800466a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	2b00      	cmp	r3, #0
 8004672:	f000 80e1 	beq.w	8004838 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	2b02      	cmp	r3, #2
 800467a:	f000 8083 	beq.w	8004784 <HAL_RCC_GetSysClockFreq+0x204>
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2b02      	cmp	r3, #2
 8004682:	f200 80a1 	bhi.w	80047c8 <HAL_RCC_GetSysClockFreq+0x248>
 8004686:	697b      	ldr	r3, [r7, #20]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <HAL_RCC_GetSysClockFreq+0x114>
 800468c:	697b      	ldr	r3, [r7, #20]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d056      	beq.n	8004740 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004692:	e099      	b.n	80047c8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004694:	4b6f      	ldr	r3, [pc, #444]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0320 	and.w	r3, r3, #32
 800469c:	2b00      	cmp	r3, #0
 800469e:	d02d      	beq.n	80046fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80046a0:	4b6c      	ldr	r3, [pc, #432]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	08db      	lsrs	r3, r3, #3
 80046a6:	f003 0303 	and.w	r3, r3, #3
 80046aa:	4a6b      	ldr	r2, [pc, #428]	@ (8004858 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80046ac:	fa22 f303 	lsr.w	r3, r2, r3
 80046b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	ee07 3a90 	vmov	s15, r3
 80046b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046bc:	693b      	ldr	r3, [r7, #16]
 80046be:	ee07 3a90 	vmov	s15, r3
 80046c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046ca:	4b62      	ldr	r3, [pc, #392]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046d2:	ee07 3a90 	vmov	s15, r3
 80046d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046da:	ed97 6a02 	vldr	s12, [r7, #8]
 80046de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80046fa:	e087      	b.n	800480c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	ee07 3a90 	vmov	s15, r3
 8004702:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004706:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004868 <HAL_RCC_GetSysClockFreq+0x2e8>
 800470a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800470e:	4b51      	ldr	r3, [pc, #324]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004712:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004716:	ee07 3a90 	vmov	s15, r3
 800471a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800471e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004722:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004726:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800472a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800472e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004732:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004736:	ee67 7a27 	vmul.f32	s15, s14, s15
 800473a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800473e:	e065      	b.n	800480c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	ee07 3a90 	vmov	s15, r3
 8004746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800474a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800486c <HAL_RCC_GetSysClockFreq+0x2ec>
 800474e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004752:	4b40      	ldr	r3, [pc, #256]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004756:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800475a:	ee07 3a90 	vmov	s15, r3
 800475e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004762:	ed97 6a02 	vldr	s12, [r7, #8]
 8004766:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x2e4>
 800476a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800476e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004772:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004776:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800477a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800477e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004782:	e043      	b.n	800480c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	ee07 3a90 	vmov	s15, r3
 800478a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800478e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004870 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004792:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004796:	4b2f      	ldr	r3, [pc, #188]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800479a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800479e:	ee07 3a90 	vmov	s15, r3
 80047a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80047aa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80047c6:	e021      	b.n	800480c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	ee07 3a90 	vmov	s15, r3
 80047ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047d2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800486c <HAL_RCC_GetSysClockFreq+0x2ec>
 80047d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047da:	4b1e      	ldr	r3, [pc, #120]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047e2:	ee07 3a90 	vmov	s15, r3
 80047e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80047ee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004864 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004802:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004806:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800480a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800480c:	4b11      	ldr	r3, [pc, #68]	@ (8004854 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800480e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004810:	0a5b      	lsrs	r3, r3, #9
 8004812:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004816:	3301      	adds	r3, #1
 8004818:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	ee07 3a90 	vmov	s15, r3
 8004820:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004824:	edd7 6a07 	vldr	s13, [r7, #28]
 8004828:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800482c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004830:	ee17 3a90 	vmov	r3, s15
 8004834:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004836:	e005      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004838:	2300      	movs	r3, #0
 800483a:	61bb      	str	r3, [r7, #24]
      break;
 800483c:	e002      	b.n	8004844 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800483e:	4b07      	ldr	r3, [pc, #28]	@ (800485c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004840:	61bb      	str	r3, [r7, #24]
      break;
 8004842:	bf00      	nop
  }

  return sysclockfreq;
 8004844:	69bb      	ldr	r3, [r7, #24]
}
 8004846:	4618      	mov	r0, r3
 8004848:	3724      	adds	r7, #36	@ 0x24
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr
 8004852:	bf00      	nop
 8004854:	58024400 	.word	0x58024400
 8004858:	03d09000 	.word	0x03d09000
 800485c:	003d0900 	.word	0x003d0900
 8004860:	007a1200 	.word	0x007a1200
 8004864:	46000000 	.word	0x46000000
 8004868:	4c742400 	.word	0x4c742400
 800486c:	4a742400 	.word	0x4a742400
 8004870:	4af42400 	.word	0x4af42400

08004874 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800487a:	f7ff fe81 	bl	8004580 <HAL_RCC_GetSysClockFreq>
 800487e:	4602      	mov	r2, r0
 8004880:	4b10      	ldr	r3, [pc, #64]	@ (80048c4 <HAL_RCC_GetHCLKFreq+0x50>)
 8004882:	699b      	ldr	r3, [r3, #24]
 8004884:	0a1b      	lsrs	r3, r3, #8
 8004886:	f003 030f 	and.w	r3, r3, #15
 800488a:	490f      	ldr	r1, [pc, #60]	@ (80048c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800488c:	5ccb      	ldrb	r3, [r1, r3]
 800488e:	f003 031f 	and.w	r3, r3, #31
 8004892:	fa22 f303 	lsr.w	r3, r2, r3
 8004896:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004898:	4b0a      	ldr	r3, [pc, #40]	@ (80048c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	f003 030f 	and.w	r3, r3, #15
 80048a0:	4a09      	ldr	r2, [pc, #36]	@ (80048c8 <HAL_RCC_GetHCLKFreq+0x54>)
 80048a2:	5cd3      	ldrb	r3, [r2, r3]
 80048a4:	f003 031f 	and.w	r3, r3, #31
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	fa22 f303 	lsr.w	r3, r2, r3
 80048ae:	4a07      	ldr	r2, [pc, #28]	@ (80048cc <HAL_RCC_GetHCLKFreq+0x58>)
 80048b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80048b2:	4a07      	ldr	r2, [pc, #28]	@ (80048d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80048b8:	4b04      	ldr	r3, [pc, #16]	@ (80048cc <HAL_RCC_GetHCLKFreq+0x58>)
 80048ba:	681b      	ldr	r3, [r3, #0]
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	58024400 	.word	0x58024400
 80048c8:	0800e3dc 	.word	0x0800e3dc
 80048cc:	24000004 	.word	0x24000004
 80048d0:	24000000 	.word	0x24000000

080048d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80048d8:	f7ff ffcc 	bl	8004874 <HAL_RCC_GetHCLKFreq>
 80048dc:	4602      	mov	r2, r0
 80048de:	4b06      	ldr	r3, [pc, #24]	@ (80048f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	091b      	lsrs	r3, r3, #4
 80048e4:	f003 0307 	and.w	r3, r3, #7
 80048e8:	4904      	ldr	r1, [pc, #16]	@ (80048fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80048ea:	5ccb      	ldrb	r3, [r1, r3]
 80048ec:	f003 031f 	and.w	r3, r3, #31
 80048f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	58024400 	.word	0x58024400
 80048fc:	0800e3dc 	.word	0x0800e3dc

08004900 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004904:	f7ff ffb6 	bl	8004874 <HAL_RCC_GetHCLKFreq>
 8004908:	4602      	mov	r2, r0
 800490a:	4b06      	ldr	r3, [pc, #24]	@ (8004924 <HAL_RCC_GetPCLK2Freq+0x24>)
 800490c:	69db      	ldr	r3, [r3, #28]
 800490e:	0a1b      	lsrs	r3, r3, #8
 8004910:	f003 0307 	and.w	r3, r3, #7
 8004914:	4904      	ldr	r1, [pc, #16]	@ (8004928 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004916:	5ccb      	ldrb	r3, [r1, r3]
 8004918:	f003 031f 	and.w	r3, r3, #31
 800491c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004920:	4618      	mov	r0, r3
 8004922:	bd80      	pop	{r7, pc}
 8004924:	58024400 	.word	0x58024400
 8004928:	0800e3dc 	.word	0x0800e3dc

0800492c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800492c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004930:	b0ca      	sub	sp, #296	@ 0x128
 8004932:	af00      	add	r7, sp, #0
 8004934:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004938:	2300      	movs	r3, #0
 800493a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800493e:	2300      	movs	r3, #0
 8004940:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800494c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004950:	2500      	movs	r5, #0
 8004952:	ea54 0305 	orrs.w	r3, r4, r5
 8004956:	d049      	beq.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800495e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004962:	d02f      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004964:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004968:	d828      	bhi.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800496a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800496e:	d01a      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004970:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004974:	d822      	bhi.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004976:	2b00      	cmp	r3, #0
 8004978:	d003      	beq.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800497a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800497e:	d007      	beq.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004980:	e01c      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004982:	4bb8      	ldr	r3, [pc, #736]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004986:	4ab7      	ldr	r2, [pc, #732]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004988:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800498c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800498e:	e01a      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004994:	3308      	adds	r3, #8
 8004996:	2102      	movs	r1, #2
 8004998:	4618      	mov	r0, r3
 800499a:	f001 fc8f 	bl	80062bc <RCCEx_PLL2_Config>
 800499e:	4603      	mov	r3, r0
 80049a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80049a4:	e00f      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80049a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049aa:	3328      	adds	r3, #40	@ 0x28
 80049ac:	2102      	movs	r1, #2
 80049ae:	4618      	mov	r0, r3
 80049b0:	f001 fd36 	bl	8006420 <RCCEx_PLL3_Config>
 80049b4:	4603      	mov	r3, r0
 80049b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80049ba:	e004      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049c2:	e000      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80049c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10a      	bne.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80049ce:	4ba5      	ldr	r3, [pc, #660]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80049d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049da:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049dc:	4aa1      	ldr	r2, [pc, #644]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80049de:	430b      	orrs	r3, r1
 80049e0:	6513      	str	r3, [r2, #80]	@ 0x50
 80049e2:	e003      	b.n	80049ec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80049ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80049f8:	f04f 0900 	mov.w	r9, #0
 80049fc:	ea58 0309 	orrs.w	r3, r8, r9
 8004a00:	d047      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a08:	2b04      	cmp	r3, #4
 8004a0a:	d82a      	bhi.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004a14 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a12:	bf00      	nop
 8004a14:	08004a29 	.word	0x08004a29
 8004a18:	08004a37 	.word	0x08004a37
 8004a1c:	08004a4d 	.word	0x08004a4d
 8004a20:	08004a6b 	.word	0x08004a6b
 8004a24:	08004a6b 	.word	0x08004a6b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a28:	4b8e      	ldr	r3, [pc, #568]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a2c:	4a8d      	ldr	r2, [pc, #564]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a34:	e01a      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	3308      	adds	r3, #8
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f001 fc3c 	bl	80062bc <RCCEx_PLL2_Config>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a4a:	e00f      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a50:	3328      	adds	r3, #40	@ 0x28
 8004a52:	2100      	movs	r1, #0
 8004a54:	4618      	mov	r0, r3
 8004a56:	f001 fce3 	bl	8006420 <RCCEx_PLL3_Config>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004a60:	e004      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a68:	e000      	b.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004a6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d10a      	bne.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a74:	4b7b      	ldr	r3, [pc, #492]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a78:	f023 0107 	bic.w	r1, r3, #7
 8004a7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a82:	4a78      	ldr	r2, [pc, #480]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004a84:	430b      	orrs	r3, r1
 8004a86:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a88:	e003      	b.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a9a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8004a9e:	f04f 0b00 	mov.w	fp, #0
 8004aa2:	ea5a 030b 	orrs.w	r3, sl, fp
 8004aa6:	d04c      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ab2:	d030      	beq.n	8004b16 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8004ab4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ab8:	d829      	bhi.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004aba:	2bc0      	cmp	r3, #192	@ 0xc0
 8004abc:	d02d      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004abe:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ac0:	d825      	bhi.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004ac2:	2b80      	cmp	r3, #128	@ 0x80
 8004ac4:	d018      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004ac6:	2b80      	cmp	r3, #128	@ 0x80
 8004ac8:	d821      	bhi.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d002      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004ace:	2b40      	cmp	r3, #64	@ 0x40
 8004ad0:	d007      	beq.n	8004ae2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8004ad2:	e01c      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ad4:	4b63      	ldr	r3, [pc, #396]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad8:	4a62      	ldr	r2, [pc, #392]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ada:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ade:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004ae0:	e01c      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ae6:	3308      	adds	r3, #8
 8004ae8:	2100      	movs	r1, #0
 8004aea:	4618      	mov	r0, r3
 8004aec:	f001 fbe6 	bl	80062bc <RCCEx_PLL2_Config>
 8004af0:	4603      	mov	r3, r0
 8004af2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004af6:	e011      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004af8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004afc:	3328      	adds	r3, #40	@ 0x28
 8004afe:	2100      	movs	r1, #0
 8004b00:	4618      	mov	r0, r3
 8004b02:	f001 fc8d 	bl	8006420 <RCCEx_PLL3_Config>
 8004b06:	4603      	mov	r3, r0
 8004b08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004b0c:	e006      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b14:	e002      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004b16:	bf00      	nop
 8004b18:	e000      	b.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004b1a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10a      	bne.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8004b24:	4b4f      	ldr	r3, [pc, #316]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b28:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b32:	4a4c      	ldr	r2, [pc, #304]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b34:	430b      	orrs	r3, r1
 8004b36:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b38:	e003      	b.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004b42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004b4e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004b52:	2300      	movs	r3, #0
 8004b54:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004b58:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	d053      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004b6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b6e:	d035      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8004b70:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b74:	d82e      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004b76:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004b7a:	d031      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8004b7c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004b80:	d828      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004b82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b86:	d01a      	beq.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x292>
 8004b88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b8c:	d822      	bhi.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8004b92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b96:	d007      	beq.n	8004ba8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8004b98:	e01c      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b9a:	4b32      	ldr	r3, [pc, #200]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9e:	4a31      	ldr	r2, [pc, #196]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004ba0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ba4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ba6:	e01c      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bac:	3308      	adds	r3, #8
 8004bae:	2100      	movs	r1, #0
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f001 fb83 	bl	80062bc <RCCEx_PLL2_Config>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004bbc:	e011      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc2:	3328      	adds	r3, #40	@ 0x28
 8004bc4:	2100      	movs	r1, #0
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f001 fc2a 	bl	8006420 <RCCEx_PLL3_Config>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bd2:	e006      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bda:	e002      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004bdc:	bf00      	nop
 8004bde:	e000      	b.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004be0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10b      	bne.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004bea:	4b1e      	ldr	r3, [pc, #120]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bee:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bf6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8004c64 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004bfc:	430b      	orrs	r3, r1
 8004bfe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c00:	e003      	b.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c12:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004c16:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004c20:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004c24:	460b      	mov	r3, r1
 8004c26:	4313      	orrs	r3, r2
 8004c28:	d056      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004c32:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c36:	d038      	beq.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004c38:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c3c:	d831      	bhi.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c3e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c42:	d034      	beq.n	8004cae <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004c44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c48:	d82b      	bhi.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c4a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c4e:	d01d      	beq.n	8004c8c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004c50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c54:	d825      	bhi.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d006      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004c5a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004c5e:	d00a      	beq.n	8004c76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004c60:	e01f      	b.n	8004ca2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004c62:	bf00      	nop
 8004c64:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c68:	4ba2      	ldr	r3, [pc, #648]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6c:	4aa1      	ldr	r2, [pc, #644]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004c6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c72:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c74:	e01c      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c7a:	3308      	adds	r3, #8
 8004c7c:	2100      	movs	r1, #0
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f001 fb1c 	bl	80062bc <RCCEx_PLL2_Config>
 8004c84:	4603      	mov	r3, r0
 8004c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004c8a:	e011      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c90:	3328      	adds	r3, #40	@ 0x28
 8004c92:	2100      	movs	r1, #0
 8004c94:	4618      	mov	r0, r3
 8004c96:	f001 fbc3 	bl	8006420 <RCCEx_PLL3_Config>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004ca0:	e006      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ca8:	e002      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004caa:	bf00      	nop
 8004cac:	e000      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004cae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cb0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10b      	bne.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004cb8:	4b8e      	ldr	r3, [pc, #568]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cbc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004cc8:	4a8a      	ldr	r2, [pc, #552]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004cca:	430b      	orrs	r3, r1
 8004ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cce:	e003      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004cd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004ce4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004cee:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	d03a      	beq.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004cf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cfe:	2b30      	cmp	r3, #48	@ 0x30
 8004d00:	d01f      	beq.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004d02:	2b30      	cmp	r3, #48	@ 0x30
 8004d04:	d819      	bhi.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004d06:	2b20      	cmp	r3, #32
 8004d08:	d00c      	beq.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004d0a:	2b20      	cmp	r3, #32
 8004d0c:	d815      	bhi.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d019      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004d12:	2b10      	cmp	r3, #16
 8004d14:	d111      	bne.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d16:	4b77      	ldr	r3, [pc, #476]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d1a:	4a76      	ldr	r2, [pc, #472]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004d22:	e011      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d28:	3308      	adds	r3, #8
 8004d2a:	2102      	movs	r1, #2
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 fac5 	bl	80062bc <RCCEx_PLL2_Config>
 8004d32:	4603      	mov	r3, r0
 8004d34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004d38:	e006      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d40:	e002      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004d42:	bf00      	nop
 8004d44:	e000      	b.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004d46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d10a      	bne.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004d50:	4b68      	ldr	r3, [pc, #416]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d54:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004d58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d5e:	4a65      	ldr	r2, [pc, #404]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d60:	430b      	orrs	r3, r1
 8004d62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d64:	e003      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004d6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d76:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004d7a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004d7e:	2300      	movs	r3, #0
 8004d80:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004d84:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	d051      	beq.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d98:	d035      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8004d9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d9e:	d82e      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004da0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004da4:	d031      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8004da6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004daa:	d828      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004dac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004db0:	d01a      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004db2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004db6:	d822      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dc0:	d007      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004dc2:	e01c      	b.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc4:	4b4b      	ldr	r3, [pc, #300]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc8:	4a4a      	ldr	r2, [pc, #296]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004dd0:	e01c      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dd6:	3308      	adds	r3, #8
 8004dd8:	2100      	movs	r1, #0
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f001 fa6e 	bl	80062bc <RCCEx_PLL2_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004de6:	e011      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dec:	3328      	adds	r3, #40	@ 0x28
 8004dee:	2100      	movs	r1, #0
 8004df0:	4618      	mov	r0, r3
 8004df2:	f001 fb15 	bl	8006420 <RCCEx_PLL3_Config>
 8004df6:	4603      	mov	r3, r0
 8004df8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004dfc:	e006      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e04:	e002      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004e06:	bf00      	nop
 8004e08:	e000      	b.n	8004e0c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d10a      	bne.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004e14:	4b37      	ldr	r3, [pc, #220]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e18:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e22:	4a34      	ldr	r2, [pc, #208]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e24:	430b      	orrs	r3, r1
 8004e26:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e28:	e003      	b.n	8004e32 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004e3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e42:	2300      	movs	r3, #0
 8004e44:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004e48:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004e4c:	460b      	mov	r3, r1
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	d056      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004e58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e5c:	d033      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004e5e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e62:	d82c      	bhi.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004e64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e68:	d02f      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8004e6a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004e6e:	d826      	bhi.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004e70:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e74:	d02b      	beq.n	8004ece <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8004e76:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004e7a:	d820      	bhi.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004e7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e80:	d012      	beq.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004e82:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004e86:	d81a      	bhi.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d022      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e90:	d115      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e96:	3308      	adds	r3, #8
 8004e98:	2101      	movs	r1, #1
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f001 fa0e 	bl	80062bc <RCCEx_PLL2_Config>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004ea6:	e015      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eac:	3328      	adds	r3, #40	@ 0x28
 8004eae:	2101      	movs	r1, #1
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f001 fab5 	bl	8006420 <RCCEx_PLL3_Config>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004ebc:	e00a      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004ec4:	e006      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ec6:	bf00      	nop
 8004ec8:	e004      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004eca:	bf00      	nop
 8004ecc:	e002      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ece:	bf00      	nop
 8004ed0:	e000      	b.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d10d      	bne.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004edc:	4b05      	ldr	r3, [pc, #20]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004eea:	4a02      	ldr	r2, [pc, #8]	@ (8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004eec:	430b      	orrs	r3, r1
 8004eee:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ef0:	e006      	b.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004ef2:	bf00      	nop
 8004ef4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004efc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f08:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004f0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f10:	2300      	movs	r3, #0
 8004f12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f16:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004f1a:	460b      	mov	r3, r1
 8004f1c:	4313      	orrs	r3, r2
 8004f1e:	d055      	beq.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f24:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004f28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f2c:	d033      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004f2e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f32:	d82c      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f38:	d02f      	beq.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f3e:	d826      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f44:	d02b      	beq.n	8004f9e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004f46:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f4a:	d820      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f50:	d012      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004f52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f56:	d81a      	bhi.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d022      	beq.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004f5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f60:	d115      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f66:	3308      	adds	r3, #8
 8004f68:	2101      	movs	r1, #1
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f001 f9a6 	bl	80062bc <RCCEx_PLL2_Config>
 8004f70:	4603      	mov	r3, r0
 8004f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004f76:	e015      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f7c:	3328      	adds	r3, #40	@ 0x28
 8004f7e:	2101      	movs	r1, #1
 8004f80:	4618      	mov	r0, r3
 8004f82:	f001 fa4d 	bl	8006420 <RCCEx_PLL3_Config>
 8004f86:	4603      	mov	r3, r0
 8004f88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004f8c:	e00a      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f94:	e006      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004f96:	bf00      	nop
 8004f98:	e004      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004f9a:	bf00      	nop
 8004f9c:	e002      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004f9e:	bf00      	nop
 8004fa0:	e000      	b.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004fa2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10b      	bne.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004fac:	4ba3      	ldr	r3, [pc, #652]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004fae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004fbc:	4a9f      	ldr	r2, [pc, #636]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004fbe:	430b      	orrs	r3, r1
 8004fc0:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fc2:	e003      	b.n	8004fcc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004fcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fd4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004fd8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004fdc:	2300      	movs	r3, #0
 8004fde:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004fe2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	d037      	beq.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004fec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ff2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ff6:	d00e      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ffc:	d816      	bhi.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d018      	beq.n	8005034 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005002:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005006:	d111      	bne.n	800502c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005008:	4b8c      	ldr	r3, [pc, #560]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800500a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500c:	4a8b      	ldr	r2, [pc, #556]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800500e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005012:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005014:	e00f      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005016:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800501a:	3308      	adds	r3, #8
 800501c:	2101      	movs	r1, #1
 800501e:	4618      	mov	r0, r3
 8005020:	f001 f94c 	bl	80062bc <RCCEx_PLL2_Config>
 8005024:	4603      	mov	r3, r0
 8005026:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800502a:	e004      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005032:	e000      	b.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005034:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005036:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800503a:	2b00      	cmp	r3, #0
 800503c:	d10a      	bne.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800503e:	4b7f      	ldr	r3, [pc, #508]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005042:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005046:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800504a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800504c:	4a7b      	ldr	r2, [pc, #492]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800504e:	430b      	orrs	r3, r1
 8005050:	6513      	str	r3, [r2, #80]	@ 0x50
 8005052:	e003      	b.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005058:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800505c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005064:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005068:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800506c:	2300      	movs	r3, #0
 800506e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005072:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005076:	460b      	mov	r3, r1
 8005078:	4313      	orrs	r3, r2
 800507a:	d039      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800507c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005082:	2b03      	cmp	r3, #3
 8005084:	d81c      	bhi.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8005086:	a201      	add	r2, pc, #4	@ (adr r2, 800508c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8005088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800508c:	080050c9 	.word	0x080050c9
 8005090:	0800509d 	.word	0x0800509d
 8005094:	080050ab 	.word	0x080050ab
 8005098:	080050c9 	.word	0x080050c9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800509c:	4b67      	ldr	r3, [pc, #412]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800509e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a0:	4a66      	ldr	r2, [pc, #408]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80050a8:	e00f      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80050aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050ae:	3308      	adds	r3, #8
 80050b0:	2102      	movs	r1, #2
 80050b2:	4618      	mov	r0, r3
 80050b4:	f001 f902 	bl	80062bc <RCCEx_PLL2_Config>
 80050b8:	4603      	mov	r3, r0
 80050ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80050be:	e004      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050c6:	e000      	b.n	80050ca <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80050c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d10a      	bne.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80050d2:	4b5a      	ldr	r3, [pc, #360]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050d6:	f023 0103 	bic.w	r1, r3, #3
 80050da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e0:	4a56      	ldr	r2, [pc, #344]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80050e2:	430b      	orrs	r3, r1
 80050e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80050e6:	e003      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80050f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80050fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005100:	2300      	movs	r3, #0
 8005102:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005106:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800510a:	460b      	mov	r3, r1
 800510c:	4313      	orrs	r3, r2
 800510e:	f000 809f 	beq.w	8005250 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005112:	4b4b      	ldr	r3, [pc, #300]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a4a      	ldr	r2, [pc, #296]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800511c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800511e:	f7fc fe71 	bl	8001e04 <HAL_GetTick>
 8005122:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005126:	e00b      	b.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005128:	f7fc fe6c 	bl	8001e04 <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005132:	1ad3      	subs	r3, r2, r3
 8005134:	2b64      	cmp	r3, #100	@ 0x64
 8005136:	d903      	bls.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005138:	2303      	movs	r3, #3
 800513a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800513e:	e005      	b.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005140:	4b3f      	ldr	r3, [pc, #252]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005148:	2b00      	cmp	r3, #0
 800514a:	d0ed      	beq.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800514c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005150:	2b00      	cmp	r3, #0
 8005152:	d179      	bne.n	8005248 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005154:	4b39      	ldr	r3, [pc, #228]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005156:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800515c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005160:	4053      	eors	r3, r2
 8005162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005166:	2b00      	cmp	r3, #0
 8005168:	d015      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800516a:	4b34      	ldr	r3, [pc, #208]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800516c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800516e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005172:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005176:	4b31      	ldr	r3, [pc, #196]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005178:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800517a:	4a30      	ldr	r2, [pc, #192]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800517c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005180:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005182:	4b2e      	ldr	r3, [pc, #184]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005184:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005186:	4a2d      	ldr	r2, [pc, #180]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005188:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800518c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800518e:	4a2b      	ldr	r2, [pc, #172]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005190:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005194:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800519a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800519e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051a2:	d118      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a4:	f7fc fe2e 	bl	8001e04 <HAL_GetTick>
 80051a8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051ac:	e00d      	b.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051ae:	f7fc fe29 	bl	8001e04 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80051b8:	1ad2      	subs	r2, r2, r3
 80051ba:	f241 3388 	movw	r3, #5000	@ 0x1388
 80051be:	429a      	cmp	r2, r3
 80051c0:	d903      	bls.n	80051ca <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80051c8:	e005      	b.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80051ca:	4b1c      	ldr	r3, [pc, #112]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051ce:	f003 0302 	and.w	r3, r3, #2
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0eb      	beq.n	80051ae <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80051d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d129      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80051e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051ee:	d10e      	bne.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80051f0:	4b12      	ldr	r3, [pc, #72]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80051f2:	691b      	ldr	r3, [r3, #16]
 80051f4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80051f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005200:	091a      	lsrs	r2, r3, #4
 8005202:	4b10      	ldr	r3, [pc, #64]	@ (8005244 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005204:	4013      	ands	r3, r2
 8005206:	4a0d      	ldr	r2, [pc, #52]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005208:	430b      	orrs	r3, r1
 800520a:	6113      	str	r3, [r2, #16]
 800520c:	e005      	b.n	800521a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800520e:	4b0b      	ldr	r3, [pc, #44]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005210:	691b      	ldr	r3, [r3, #16]
 8005212:	4a0a      	ldr	r2, [pc, #40]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005214:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005218:	6113      	str	r3, [r2, #16]
 800521a:	4b08      	ldr	r3, [pc, #32]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800521c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800521e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005222:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005226:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800522a:	4a04      	ldr	r2, [pc, #16]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800522c:	430b      	orrs	r3, r1
 800522e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005230:	e00e      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800523a:	e009      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800523c:	58024400 	.word	0x58024400
 8005240:	58024800 	.word	0x58024800
 8005244:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800524c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005258:	f002 0301 	and.w	r3, r2, #1
 800525c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005260:	2300      	movs	r3, #0
 8005262:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005266:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800526a:	460b      	mov	r3, r1
 800526c:	4313      	orrs	r3, r2
 800526e:	f000 8089 	beq.w	8005384 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005272:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005276:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005278:	2b28      	cmp	r3, #40	@ 0x28
 800527a:	d86b      	bhi.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800527c:	a201      	add	r2, pc, #4	@ (adr r2, 8005284 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800527e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005282:	bf00      	nop
 8005284:	0800535d 	.word	0x0800535d
 8005288:	08005355 	.word	0x08005355
 800528c:	08005355 	.word	0x08005355
 8005290:	08005355 	.word	0x08005355
 8005294:	08005355 	.word	0x08005355
 8005298:	08005355 	.word	0x08005355
 800529c:	08005355 	.word	0x08005355
 80052a0:	08005355 	.word	0x08005355
 80052a4:	08005329 	.word	0x08005329
 80052a8:	08005355 	.word	0x08005355
 80052ac:	08005355 	.word	0x08005355
 80052b0:	08005355 	.word	0x08005355
 80052b4:	08005355 	.word	0x08005355
 80052b8:	08005355 	.word	0x08005355
 80052bc:	08005355 	.word	0x08005355
 80052c0:	08005355 	.word	0x08005355
 80052c4:	0800533f 	.word	0x0800533f
 80052c8:	08005355 	.word	0x08005355
 80052cc:	08005355 	.word	0x08005355
 80052d0:	08005355 	.word	0x08005355
 80052d4:	08005355 	.word	0x08005355
 80052d8:	08005355 	.word	0x08005355
 80052dc:	08005355 	.word	0x08005355
 80052e0:	08005355 	.word	0x08005355
 80052e4:	0800535d 	.word	0x0800535d
 80052e8:	08005355 	.word	0x08005355
 80052ec:	08005355 	.word	0x08005355
 80052f0:	08005355 	.word	0x08005355
 80052f4:	08005355 	.word	0x08005355
 80052f8:	08005355 	.word	0x08005355
 80052fc:	08005355 	.word	0x08005355
 8005300:	08005355 	.word	0x08005355
 8005304:	0800535d 	.word	0x0800535d
 8005308:	08005355 	.word	0x08005355
 800530c:	08005355 	.word	0x08005355
 8005310:	08005355 	.word	0x08005355
 8005314:	08005355 	.word	0x08005355
 8005318:	08005355 	.word	0x08005355
 800531c:	08005355 	.word	0x08005355
 8005320:	08005355 	.word	0x08005355
 8005324:	0800535d 	.word	0x0800535d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005328:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800532c:	3308      	adds	r3, #8
 800532e:	2101      	movs	r1, #1
 8005330:	4618      	mov	r0, r3
 8005332:	f000 ffc3 	bl	80062bc <RCCEx_PLL2_Config>
 8005336:	4603      	mov	r3, r0
 8005338:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800533c:	e00f      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800533e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005342:	3328      	adds	r3, #40	@ 0x28
 8005344:	2101      	movs	r1, #1
 8005346:	4618      	mov	r0, r3
 8005348:	f001 f86a 	bl	8006420 <RCCEx_PLL3_Config>
 800534c:	4603      	mov	r3, r0
 800534e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005352:	e004      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800535a:	e000      	b.n	800535e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800535c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800535e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10a      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005366:	4bbf      	ldr	r3, [pc, #764]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800536a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800536e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005372:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005374:	4abb      	ldr	r2, [pc, #748]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005376:	430b      	orrs	r3, r1
 8005378:	6553      	str	r3, [r2, #84]	@ 0x54
 800537a:	e003      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005380:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538c:	f002 0302 	and.w	r3, r2, #2
 8005390:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005394:	2300      	movs	r3, #0
 8005396:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800539a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800539e:	460b      	mov	r3, r1
 80053a0:	4313      	orrs	r3, r2
 80053a2:	d041      	beq.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80053a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053aa:	2b05      	cmp	r3, #5
 80053ac:	d824      	bhi.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80053ae:	a201      	add	r2, pc, #4	@ (adr r2, 80053b4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80053b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b4:	08005401 	.word	0x08005401
 80053b8:	080053cd 	.word	0x080053cd
 80053bc:	080053e3 	.word	0x080053e3
 80053c0:	08005401 	.word	0x08005401
 80053c4:	08005401 	.word	0x08005401
 80053c8:	08005401 	.word	0x08005401
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80053cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d0:	3308      	adds	r3, #8
 80053d2:	2101      	movs	r1, #1
 80053d4:	4618      	mov	r0, r3
 80053d6:	f000 ff71 	bl	80062bc <RCCEx_PLL2_Config>
 80053da:	4603      	mov	r3, r0
 80053dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80053e0:	e00f      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80053e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053e6:	3328      	adds	r3, #40	@ 0x28
 80053e8:	2101      	movs	r1, #1
 80053ea:	4618      	mov	r0, r3
 80053ec:	f001 f818 	bl	8006420 <RCCEx_PLL3_Config>
 80053f0:	4603      	mov	r3, r0
 80053f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80053f6:	e004      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053fe:	e000      	b.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005400:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005406:	2b00      	cmp	r3, #0
 8005408:	d10a      	bne.n	8005420 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800540a:	4b96      	ldr	r3, [pc, #600]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800540c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800540e:	f023 0107 	bic.w	r1, r3, #7
 8005412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005416:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005418:	4a92      	ldr	r2, [pc, #584]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800541a:	430b      	orrs	r3, r1
 800541c:	6553      	str	r3, [r2, #84]	@ 0x54
 800541e:	e003      	b.n	8005428 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005420:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005424:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800542c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005430:	f002 0304 	and.w	r3, r2, #4
 8005434:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005438:	2300      	movs	r3, #0
 800543a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800543e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005442:	460b      	mov	r3, r1
 8005444:	4313      	orrs	r3, r2
 8005446:	d044      	beq.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800544c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005450:	2b05      	cmp	r3, #5
 8005452:	d825      	bhi.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005454:	a201      	add	r2, pc, #4	@ (adr r2, 800545c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545a:	bf00      	nop
 800545c:	080054a9 	.word	0x080054a9
 8005460:	08005475 	.word	0x08005475
 8005464:	0800548b 	.word	0x0800548b
 8005468:	080054a9 	.word	0x080054a9
 800546c:	080054a9 	.word	0x080054a9
 8005470:	080054a9 	.word	0x080054a9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005474:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005478:	3308      	adds	r3, #8
 800547a:	2101      	movs	r1, #1
 800547c:	4618      	mov	r0, r3
 800547e:	f000 ff1d 	bl	80062bc <RCCEx_PLL2_Config>
 8005482:	4603      	mov	r3, r0
 8005484:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005488:	e00f      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800548a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800548e:	3328      	adds	r3, #40	@ 0x28
 8005490:	2101      	movs	r1, #1
 8005492:	4618      	mov	r0, r3
 8005494:	f000 ffc4 	bl	8006420 <RCCEx_PLL3_Config>
 8005498:	4603      	mov	r3, r0
 800549a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800549e:	e004      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054a6:	e000      	b.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80054a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10b      	bne.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80054b2:	4b6c      	ldr	r3, [pc, #432]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054b6:	f023 0107 	bic.w	r1, r3, #7
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054c2:	4a68      	ldr	r2, [pc, #416]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80054c4:	430b      	orrs	r3, r1
 80054c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80054c8:	e003      	b.n	80054d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054da:	f002 0320 	and.w	r3, r2, #32
 80054de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054e2:	2300      	movs	r3, #0
 80054e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80054ec:	460b      	mov	r3, r1
 80054ee:	4313      	orrs	r3, r2
 80054f0:	d055      	beq.n	800559e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80054f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054fe:	d033      	beq.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005500:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005504:	d82c      	bhi.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005506:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800550a:	d02f      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800550c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005510:	d826      	bhi.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005512:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005516:	d02b      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005518:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800551c:	d820      	bhi.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800551e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005522:	d012      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005528:	d81a      	bhi.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800552a:	2b00      	cmp	r3, #0
 800552c:	d022      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800552e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005532:	d115      	bne.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005534:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005538:	3308      	adds	r3, #8
 800553a:	2100      	movs	r1, #0
 800553c:	4618      	mov	r0, r3
 800553e:	f000 febd 	bl	80062bc <RCCEx_PLL2_Config>
 8005542:	4603      	mov	r3, r0
 8005544:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005548:	e015      	b.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554e:	3328      	adds	r3, #40	@ 0x28
 8005550:	2102      	movs	r1, #2
 8005552:	4618      	mov	r0, r3
 8005554:	f000 ff64 	bl	8006420 <RCCEx_PLL3_Config>
 8005558:	4603      	mov	r3, r0
 800555a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800555e:	e00a      	b.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005566:	e006      	b.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005568:	bf00      	nop
 800556a:	e004      	b.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800556c:	bf00      	nop
 800556e:	e002      	b.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005570:	bf00      	nop
 8005572:	e000      	b.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005574:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005576:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10b      	bne.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800557e:	4b39      	ldr	r3, [pc, #228]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005582:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005586:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800558a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800558e:	4a35      	ldr	r2, [pc, #212]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005590:	430b      	orrs	r3, r1
 8005592:	6553      	str	r3, [r2, #84]	@ 0x54
 8005594:	e003      	b.n	800559e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800559a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800559e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80055aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80055ae:	2300      	movs	r3, #0
 80055b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80055b4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80055b8:	460b      	mov	r3, r1
 80055ba:	4313      	orrs	r3, r2
 80055bc:	d058      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80055be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80055c6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80055ca:	d033      	beq.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80055cc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80055d0:	d82c      	bhi.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80055d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d6:	d02f      	beq.n	8005638 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80055d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055dc:	d826      	bhi.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80055de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055e2:	d02b      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80055e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055e8:	d820      	bhi.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80055ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055ee:	d012      	beq.n	8005616 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80055f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055f4:	d81a      	bhi.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d022      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80055fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055fe:	d115      	bne.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005604:	3308      	adds	r3, #8
 8005606:	2100      	movs	r1, #0
 8005608:	4618      	mov	r0, r3
 800560a:	f000 fe57 	bl	80062bc <RCCEx_PLL2_Config>
 800560e:	4603      	mov	r3, r0
 8005610:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005614:	e015      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561a:	3328      	adds	r3, #40	@ 0x28
 800561c:	2102      	movs	r1, #2
 800561e:	4618      	mov	r0, r3
 8005620:	f000 fefe 	bl	8006420 <RCCEx_PLL3_Config>
 8005624:	4603      	mov	r3, r0
 8005626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800562a:	e00a      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800562c:	2301      	movs	r3, #1
 800562e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005632:	e006      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005634:	bf00      	nop
 8005636:	e004      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005638:	bf00      	nop
 800563a:	e002      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800563c:	bf00      	nop
 800563e:	e000      	b.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005640:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005642:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005646:	2b00      	cmp	r3, #0
 8005648:	d10e      	bne.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800564a:	4b06      	ldr	r3, [pc, #24]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800564c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800564e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005652:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005656:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800565a:	4a02      	ldr	r2, [pc, #8]	@ (8005664 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800565c:	430b      	orrs	r3, r1
 800565e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005660:	e006      	b.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005662:	bf00      	nop
 8005664:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800566c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005678:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800567c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005680:	2300      	movs	r3, #0
 8005682:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005686:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800568a:	460b      	mov	r3, r1
 800568c:	4313      	orrs	r3, r2
 800568e:	d055      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005694:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005698:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800569c:	d033      	beq.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800569e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80056a2:	d82c      	bhi.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056a8:	d02f      	beq.n	800570a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80056aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056ae:	d826      	bhi.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056b0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80056b4:	d02b      	beq.n	800570e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80056b6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80056ba:	d820      	bhi.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056c0:	d012      	beq.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80056c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056c6:	d81a      	bhi.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d022      	beq.n	8005712 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80056cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056d0:	d115      	bne.n	80056fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d6:	3308      	adds	r3, #8
 80056d8:	2100      	movs	r1, #0
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 fdee 	bl	80062bc <RCCEx_PLL2_Config>
 80056e0:	4603      	mov	r3, r0
 80056e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80056e6:	e015      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ec:	3328      	adds	r3, #40	@ 0x28
 80056ee:	2102      	movs	r1, #2
 80056f0:	4618      	mov	r0, r3
 80056f2:	f000 fe95 	bl	8006420 <RCCEx_PLL3_Config>
 80056f6:	4603      	mov	r3, r0
 80056f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80056fc:	e00a      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005704:	e006      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005706:	bf00      	nop
 8005708:	e004      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800570a:	bf00      	nop
 800570c:	e002      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800570e:	bf00      	nop
 8005710:	e000      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005712:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005718:	2b00      	cmp	r3, #0
 800571a:	d10b      	bne.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800571c:	4ba1      	ldr	r3, [pc, #644]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800571e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005720:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005724:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005728:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800572c:	4a9d      	ldr	r2, [pc, #628]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800572e:	430b      	orrs	r3, r1
 8005730:	6593      	str	r3, [r2, #88]	@ 0x58
 8005732:	e003      	b.n	800573c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005734:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005738:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800573c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005740:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005744:	f002 0308 	and.w	r3, r2, #8
 8005748:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800574c:	2300      	movs	r3, #0
 800574e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005752:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8005756:	460b      	mov	r3, r1
 8005758:	4313      	orrs	r3, r2
 800575a:	d01e      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800575c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005760:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005768:	d10c      	bne.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800576a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800576e:	3328      	adds	r3, #40	@ 0x28
 8005770:	2102      	movs	r1, #2
 8005772:	4618      	mov	r0, r3
 8005774:	f000 fe54 	bl	8006420 <RCCEx_PLL3_Config>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d002      	beq.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005784:	4b87      	ldr	r3, [pc, #540]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005788:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800578c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005790:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005794:	4a83      	ldr	r2, [pc, #524]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005796:	430b      	orrs	r3, r1
 8005798:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800579a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a2:	f002 0310 	and.w	r3, r2, #16
 80057a6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057aa:	2300      	movs	r3, #0
 80057ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80057b0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80057b4:	460b      	mov	r3, r1
 80057b6:	4313      	orrs	r3, r2
 80057b8:	d01e      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80057ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057be:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057c6:	d10c      	bne.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80057c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057cc:	3328      	adds	r3, #40	@ 0x28
 80057ce:	2102      	movs	r1, #2
 80057d0:	4618      	mov	r0, r3
 80057d2:	f000 fe25 	bl	8006420 <RCCEx_PLL3_Config>
 80057d6:	4603      	mov	r3, r0
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d002      	beq.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80057dc:	2301      	movs	r3, #1
 80057de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80057e2:	4b70      	ldr	r3, [pc, #448]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057e6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80057ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057f2:	4a6c      	ldr	r2, [pc, #432]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80057f4:	430b      	orrs	r3, r1
 80057f6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80057f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005800:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005804:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005808:	2300      	movs	r3, #0
 800580a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800580e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005812:	460b      	mov	r3, r1
 8005814:	4313      	orrs	r3, r2
 8005816:	d03e      	beq.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800581c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005820:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005824:	d022      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8005826:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800582a:	d81b      	bhi.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800582c:	2b00      	cmp	r3, #0
 800582e:	d003      	beq.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005830:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005834:	d00b      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8005836:	e015      	b.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800583c:	3308      	adds	r3, #8
 800583e:	2100      	movs	r1, #0
 8005840:	4618      	mov	r0, r3
 8005842:	f000 fd3b 	bl	80062bc <RCCEx_PLL2_Config>
 8005846:	4603      	mov	r3, r0
 8005848:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800584c:	e00f      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800584e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005852:	3328      	adds	r3, #40	@ 0x28
 8005854:	2102      	movs	r1, #2
 8005856:	4618      	mov	r0, r3
 8005858:	f000 fde2 	bl	8006420 <RCCEx_PLL3_Config>
 800585c:	4603      	mov	r3, r0
 800585e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005862:	e004      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800586a:	e000      	b.n	800586e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800586c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800586e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005872:	2b00      	cmp	r3, #0
 8005874:	d10b      	bne.n	800588e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005876:	4b4b      	ldr	r3, [pc, #300]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800587a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800587e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005882:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005886:	4a47      	ldr	r2, [pc, #284]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005888:	430b      	orrs	r3, r1
 800588a:	6593      	str	r3, [r2, #88]	@ 0x58
 800588c:	e003      	b.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800588e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005892:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005896:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80058a2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058a4:	2300      	movs	r3, #0
 80058a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80058a8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80058ac:	460b      	mov	r3, r1
 80058ae:	4313      	orrs	r3, r2
 80058b0:	d03b      	beq.n	800592a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80058b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ba:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058be:	d01f      	beq.n	8005900 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80058c0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80058c4:	d818      	bhi.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80058c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058ca:	d003      	beq.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80058cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80058d0:	d007      	beq.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80058d2:	e011      	b.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058d4:	4b33      	ldr	r3, [pc, #204]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058d8:	4a32      	ldr	r2, [pc, #200]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80058da:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80058de:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80058e0:	e00f      	b.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80058e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058e6:	3328      	adds	r3, #40	@ 0x28
 80058e8:	2101      	movs	r1, #1
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 fd98 	bl	8006420 <RCCEx_PLL3_Config>
 80058f0:	4603      	mov	r3, r0
 80058f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80058f6:	e004      	b.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058fe:	e000      	b.n	8005902 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005900:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005902:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005906:	2b00      	cmp	r3, #0
 8005908:	d10b      	bne.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800590a:	4b26      	ldr	r3, [pc, #152]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800590c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800590e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005916:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800591a:	4a22      	ldr	r2, [pc, #136]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800591c:	430b      	orrs	r3, r1
 800591e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005920:	e003      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005926:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800592a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800592e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005932:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005936:	673b      	str	r3, [r7, #112]	@ 0x70
 8005938:	2300      	movs	r3, #0
 800593a:	677b      	str	r3, [r7, #116]	@ 0x74
 800593c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005940:	460b      	mov	r3, r1
 8005942:	4313      	orrs	r3, r2
 8005944:	d034      	beq.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800594a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800594c:	2b00      	cmp	r3, #0
 800594e:	d003      	beq.n	8005958 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005954:	d007      	beq.n	8005966 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8005956:	e011      	b.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005958:	4b12      	ldr	r3, [pc, #72]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800595a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595c:	4a11      	ldr	r2, [pc, #68]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800595e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005962:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005964:	e00e      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596a:	3308      	adds	r3, #8
 800596c:	2102      	movs	r1, #2
 800596e:	4618      	mov	r0, r3
 8005970:	f000 fca4 	bl	80062bc <RCCEx_PLL2_Config>
 8005974:	4603      	mov	r3, r0
 8005976:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800597a:	e003      	b.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005982:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005984:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10d      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800598c:	4b05      	ldr	r3, [pc, #20]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800598e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005990:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005994:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005998:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800599a:	4a02      	ldr	r2, [pc, #8]	@ (80059a4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800599c:	430b      	orrs	r3, r1
 800599e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80059a0:	e006      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80059a2:	bf00      	nop
 80059a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80059b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80059bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059be:	2300      	movs	r3, #0
 80059c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059c2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80059c6:	460b      	mov	r3, r1
 80059c8:	4313      	orrs	r3, r2
 80059ca:	d00c      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80059cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059d0:	3328      	adds	r3, #40	@ 0x28
 80059d2:	2102      	movs	r1, #2
 80059d4:	4618      	mov	r0, r3
 80059d6:	f000 fd23 	bl	8006420 <RCCEx_PLL3_Config>
 80059da:	4603      	mov	r3, r0
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d002      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80059e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ee:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80059f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80059f4:	2300      	movs	r3, #0
 80059f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80059f8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80059fc:	460b      	mov	r3, r1
 80059fe:	4313      	orrs	r3, r2
 8005a00:	d038      	beq.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a0e:	d018      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005a10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a14:	d811      	bhi.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005a16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a1a:	d014      	beq.n	8005a46 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005a1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a20:	d80b      	bhi.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d011      	beq.n	8005a4a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8005a26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a2a:	d106      	bne.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a2c:	4bc3      	ldr	r3, [pc, #780]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a30:	4ac2      	ldr	r2, [pc, #776]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005a38:	e008      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a40:	e004      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005a42:	bf00      	nop
 8005a44:	e002      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005a46:	bf00      	nop
 8005a48:	e000      	b.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005a4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10b      	bne.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a54:	4bb9      	ldr	r3, [pc, #740]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a58:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005a5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a64:	4ab5      	ldr	r2, [pc, #724]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a66:	430b      	orrs	r3, r1
 8005a68:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a6a:	e003      	b.n	8005a74 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a7c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005a80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a82:	2300      	movs	r3, #0
 8005a84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a86:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	d009      	beq.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005a90:	4baa      	ldr	r3, [pc, #680]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a94:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005a98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a9c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a9e:	4aa7      	ldr	r2, [pc, #668]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005aa0:	430b      	orrs	r3, r1
 8005aa2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aac:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005ab0:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ab6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005aba:	460b      	mov	r3, r1
 8005abc:	4313      	orrs	r3, r2
 8005abe:	d00a      	beq.n	8005ad6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005ac0:	4b9e      	ldr	r3, [pc, #632]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005ac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005acc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005ad0:	4a9a      	ldr	r2, [pc, #616]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005ad2:	430b      	orrs	r3, r1
 8005ad4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005ad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ade:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005ae2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ae8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005aec:	460b      	mov	r3, r1
 8005aee:	4313      	orrs	r3, r2
 8005af0:	d009      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005af2:	4b92      	ldr	r3, [pc, #584]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005af6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b00:	4a8e      	ldr	r2, [pc, #568]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b02:	430b      	orrs	r3, r1
 8005b04:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005b06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b0e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005b12:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b14:	2300      	movs	r3, #0
 8005b16:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b18:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	4313      	orrs	r3, r2
 8005b20:	d00e      	beq.n	8005b40 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b22:	4b86      	ldr	r3, [pc, #536]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	4a85      	ldr	r2, [pc, #532]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b28:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b2c:	6113      	str	r3, [r2, #16]
 8005b2e:	4b83      	ldr	r3, [pc, #524]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b30:	6919      	ldr	r1, [r3, #16]
 8005b32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b36:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005b3a:	4a80      	ldr	r2, [pc, #512]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b3c:	430b      	orrs	r3, r1
 8005b3e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b48:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b4e:	2300      	movs	r3, #0
 8005b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b52:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005b56:	460b      	mov	r3, r1
 8005b58:	4313      	orrs	r3, r2
 8005b5a:	d009      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005b5c:	4b77      	ldr	r3, [pc, #476]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b60:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005b64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b6a:	4a74      	ldr	r2, [pc, #464]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b6c:	430b      	orrs	r3, r1
 8005b6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b78:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005b7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b7e:	2300      	movs	r3, #0
 8005b80:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b82:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005b86:	460b      	mov	r3, r1
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	d00a      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005b8c:	4b6b      	ldr	r3, [pc, #428]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b90:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005b9c:	4a67      	ldr	r2, [pc, #412]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005b9e:	430b      	orrs	r3, r1
 8005ba0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005baa:	2100      	movs	r1, #0
 8005bac:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bb4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005bb8:	460b      	mov	r3, r1
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	d011      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005bc2:	3308      	adds	r3, #8
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f000 fb78 	bl	80062bc <RCCEx_PLL2_Config>
 8005bcc:	4603      	mov	r3, r0
 8005bce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d003      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005bde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bea:	2100      	movs	r1, #0
 8005bec:	6239      	str	r1, [r7, #32]
 8005bee:	f003 0302 	and.w	r3, r3, #2
 8005bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bf4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	d011      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c02:	3308      	adds	r3, #8
 8005c04:	2101      	movs	r1, #1
 8005c06:	4618      	mov	r0, r3
 8005c08:	f000 fb58 	bl	80062bc <RCCEx_PLL2_Config>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005c12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d003      	beq.n	8005c22 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	61b9      	str	r1, [r7, #24]
 8005c2e:	f003 0304 	and.w	r3, r3, #4
 8005c32:	61fb      	str	r3, [r7, #28]
 8005c34:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	d011      	beq.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c42:	3308      	adds	r3, #8
 8005c44:	2102      	movs	r1, #2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 fb38 	bl	80062bc <RCCEx_PLL2_Config>
 8005c4c:	4603      	mov	r3, r0
 8005c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d003      	beq.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c5e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c6a:	2100      	movs	r1, #0
 8005c6c:	6139      	str	r1, [r7, #16]
 8005c6e:	f003 0308 	and.w	r3, r3, #8
 8005c72:	617b      	str	r3, [r7, #20]
 8005c74:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005c78:	460b      	mov	r3, r1
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	d011      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c82:	3328      	adds	r3, #40	@ 0x28
 8005c84:	2100      	movs	r1, #0
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 fbca 	bl	8006420 <RCCEx_PLL3_Config>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8005c92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d003      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005caa:	2100      	movs	r1, #0
 8005cac:	60b9      	str	r1, [r7, #8]
 8005cae:	f003 0310 	and.w	r3, r3, #16
 8005cb2:	60fb      	str	r3, [r7, #12]
 8005cb4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005cb8:	460b      	mov	r3, r1
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	d011      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc2:	3328      	adds	r3, #40	@ 0x28
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f000 fbaa 	bl	8006420 <RCCEx_PLL3_Config>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005cd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005cde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cea:	2100      	movs	r1, #0
 8005cec:	6039      	str	r1, [r7, #0]
 8005cee:	f003 0320 	and.w	r3, r3, #32
 8005cf2:	607b      	str	r3, [r7, #4]
 8005cf4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	d011      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d02:	3328      	adds	r3, #40	@ 0x28
 8005d04:	2102      	movs	r1, #2
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 fb8a 	bl	8006420 <RCCEx_PLL3_Config>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005d12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d003      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005d22:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	e000      	b.n	8005d30 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005d36:	46bd      	mov	sp, r7
 8005d38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d3c:	58024400 	.word	0x58024400

08005d40 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005d44:	f7fe fd96 	bl	8004874 <HAL_RCC_GetHCLKFreq>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	4b06      	ldr	r3, [pc, #24]	@ (8005d64 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005d4c:	6a1b      	ldr	r3, [r3, #32]
 8005d4e:	091b      	lsrs	r3, r3, #4
 8005d50:	f003 0307 	and.w	r3, r3, #7
 8005d54:	4904      	ldr	r1, [pc, #16]	@ (8005d68 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005d56:	5ccb      	ldrb	r3, [r1, r3]
 8005d58:	f003 031f 	and.w	r3, r3, #31
 8005d5c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	58024400 	.word	0x58024400
 8005d68:	0800e3dc 	.word	0x0800e3dc

08005d6c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b089      	sub	sp, #36	@ 0x24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d74:	4ba1      	ldr	r3, [pc, #644]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d78:	f003 0303 	and.w	r3, r3, #3
 8005d7c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005d7e:	4b9f      	ldr	r3, [pc, #636]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d82:	0b1b      	lsrs	r3, r3, #12
 8005d84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d88:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005d8a:	4b9c      	ldr	r3, [pc, #624]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d8e:	091b      	lsrs	r3, r3, #4
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005d96:	4b99      	ldr	r3, [pc, #612]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d9a:	08db      	lsrs	r3, r3, #3
 8005d9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	fb02 f303 	mul.w	r3, r2, r3
 8005da6:	ee07 3a90 	vmov	s15, r3
 8005daa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f000 8111 	beq.w	8005fdc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	2b02      	cmp	r3, #2
 8005dbe:	f000 8083 	beq.w	8005ec8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	f200 80a1 	bhi.w	8005f0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d003      	beq.n	8005dd8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d056      	beq.n	8005e84 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005dd6:	e099      	b.n	8005f0c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005dd8:	4b88      	ldr	r3, [pc, #544]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f003 0320 	and.w	r3, r3, #32
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d02d      	beq.n	8005e40 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005de4:	4b85      	ldr	r3, [pc, #532]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	08db      	lsrs	r3, r3, #3
 8005dea:	f003 0303 	and.w	r3, r3, #3
 8005dee:	4a84      	ldr	r2, [pc, #528]	@ (8006000 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005df0:	fa22 f303 	lsr.w	r3, r2, r3
 8005df4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	ee07 3a90 	vmov	s15, r3
 8005dfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	ee07 3a90 	vmov	s15, r3
 8005e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e0e:	4b7b      	ldr	r3, [pc, #492]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e16:	ee07 3a90 	vmov	s15, r3
 8005e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e22:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005e26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e3a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005e3e:	e087      	b.n	8005f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	ee07 3a90 	vmov	s15, r3
 8005e46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e4a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006008 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005e4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e52:	4b6a      	ldr	r3, [pc, #424]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e5a:	ee07 3a90 	vmov	s15, r3
 8005e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e62:	ed97 6a03 	vldr	s12, [r7, #12]
 8005e66:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005e6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005e82:	e065      	b.n	8005f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	ee07 3a90 	vmov	s15, r3
 8005e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800600c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005e92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e96:	4b59      	ldr	r3, [pc, #356]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e9e:	ee07 3a90 	vmov	s15, r3
 8005ea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ea6:	ed97 6a03 	vldr	s12, [r7, #12]
 8005eaa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005eae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005eba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ec2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005ec6:	e043      	b.n	8005f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	ee07 3a90 	vmov	s15, r3
 8005ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ed2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006010 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005ed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eda:	4b48      	ldr	r3, [pc, #288]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ee2:	ee07 3a90 	vmov	s15, r3
 8005ee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eea:	ed97 6a03 	vldr	s12, [r7, #12]
 8005eee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005efa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005efe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f06:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f0a:	e021      	b.n	8005f50 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	ee07 3a90 	vmov	s15, r3
 8005f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f16:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800600c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005f1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f1e:	4b37      	ldr	r3, [pc, #220]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f26:	ee07 3a90 	vmov	s15, r3
 8005f2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f32:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006004 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005f36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f4e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005f50:	4b2a      	ldr	r3, [pc, #168]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f54:	0a5b      	lsrs	r3, r3, #9
 8005f56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f5a:	ee07 3a90 	vmov	s15, r3
 8005f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f76:	ee17 2a90 	vmov	r2, s15
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005f7e:	4b1f      	ldr	r3, [pc, #124]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f82:	0c1b      	lsrs	r3, r3, #16
 8005f84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f88:	ee07 3a90 	vmov	s15, r3
 8005f8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005f94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005f98:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fa0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fa4:	ee17 2a90 	vmov	r2, s15
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005fac:	4b13      	ldr	r3, [pc, #76]	@ (8005ffc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fb0:	0e1b      	lsrs	r3, r3, #24
 8005fb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005fb6:	ee07 3a90 	vmov	s15, r3
 8005fba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fbe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fc2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005fc6:	edd7 6a07 	vldr	s13, [r7, #28]
 8005fca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005fd2:	ee17 2a90 	vmov	r2, s15
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005fda:	e008      	b.n	8005fee <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	609a      	str	r2, [r3, #8]
}
 8005fee:	bf00      	nop
 8005ff0:	3724      	adds	r7, #36	@ 0x24
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	58024400 	.word	0x58024400
 8006000:	03d09000 	.word	0x03d09000
 8006004:	46000000 	.word	0x46000000
 8006008:	4c742400 	.word	0x4c742400
 800600c:	4a742400 	.word	0x4a742400
 8006010:	4af42400 	.word	0x4af42400

08006014 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006014:	b480      	push	{r7}
 8006016:	b089      	sub	sp, #36	@ 0x24
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800601c:	4ba1      	ldr	r3, [pc, #644]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800601e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006020:	f003 0303 	and.w	r3, r3, #3
 8006024:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006026:	4b9f      	ldr	r3, [pc, #636]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800602a:	0d1b      	lsrs	r3, r3, #20
 800602c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006030:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006032:	4b9c      	ldr	r3, [pc, #624]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006036:	0a1b      	lsrs	r3, r3, #8
 8006038:	f003 0301 	and.w	r3, r3, #1
 800603c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800603e:	4b99      	ldr	r3, [pc, #612]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006042:	08db      	lsrs	r3, r3, #3
 8006044:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006048:	693a      	ldr	r2, [r7, #16]
 800604a:	fb02 f303 	mul.w	r3, r2, r3
 800604e:	ee07 3a90 	vmov	s15, r3
 8006052:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006056:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 8111 	beq.w	8006284 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006062:	69bb      	ldr	r3, [r7, #24]
 8006064:	2b02      	cmp	r3, #2
 8006066:	f000 8083 	beq.w	8006170 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	2b02      	cmp	r3, #2
 800606e:	f200 80a1 	bhi.w	80061b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d003      	beq.n	8006080 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006078:	69bb      	ldr	r3, [r7, #24]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d056      	beq.n	800612c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800607e:	e099      	b.n	80061b4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006080:	4b88      	ldr	r3, [pc, #544]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0320 	and.w	r3, r3, #32
 8006088:	2b00      	cmp	r3, #0
 800608a:	d02d      	beq.n	80060e8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800608c:	4b85      	ldr	r3, [pc, #532]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	08db      	lsrs	r3, r3, #3
 8006092:	f003 0303 	and.w	r3, r3, #3
 8006096:	4a84      	ldr	r2, [pc, #528]	@ (80062a8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006098:	fa22 f303 	lsr.w	r3, r2, r3
 800609c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800609e:	68bb      	ldr	r3, [r7, #8]
 80060a0:	ee07 3a90 	vmov	s15, r3
 80060a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060a8:	697b      	ldr	r3, [r7, #20]
 80060aa:	ee07 3a90 	vmov	s15, r3
 80060ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060b6:	4b7b      	ldr	r3, [pc, #492]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060be:	ee07 3a90 	vmov	s15, r3
 80060c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80060c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80060ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80062ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80060ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80060d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80060d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80060da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80060de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060e2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80060e6:	e087      	b.n	80061f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	ee07 3a90 	vmov	s15, r3
 80060ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80062b0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80060f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80060fa:	4b6a      	ldr	r3, [pc, #424]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80060fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006102:	ee07 3a90 	vmov	s15, r3
 8006106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800610a:	ed97 6a03 	vldr	s12, [r7, #12]
 800610e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80062ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800611a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800611e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006126:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800612a:	e065      	b.n	80061f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	ee07 3a90 	vmov	s15, r3
 8006132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006136:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80062b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800613a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800613e:	4b59      	ldr	r3, [pc, #356]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006142:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006146:	ee07 3a90 	vmov	s15, r3
 800614a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800614e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006152:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80062ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006156:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800615a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800615e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006162:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800616a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800616e:	e043      	b.n	80061f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	ee07 3a90 	vmov	s15, r3
 8006176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800617a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80062b8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800617e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006182:	4b48      	ldr	r3, [pc, #288]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800618a:	ee07 3a90 	vmov	s15, r3
 800618e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006192:	ed97 6a03 	vldr	s12, [r7, #12]
 8006196:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80062ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800619a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800619e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061b2:	e021      	b.n	80061f8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	ee07 3a90 	vmov	s15, r3
 80061ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80062b4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80061c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061c6:	4b37      	ldr	r3, [pc, #220]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061ce:	ee07 3a90 	vmov	s15, r3
 80061d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80061da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80062ac <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80061de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061f6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80061f8:	4b2a      	ldr	r3, [pc, #168]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80061fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061fc:	0a5b      	lsrs	r3, r3, #9
 80061fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006202:	ee07 3a90 	vmov	s15, r3
 8006206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800620a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800620e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006212:	edd7 6a07 	vldr	s13, [r7, #28]
 8006216:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800621a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800621e:	ee17 2a90 	vmov	r2, s15
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006226:	4b1f      	ldr	r3, [pc, #124]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800622a:	0c1b      	lsrs	r3, r3, #16
 800622c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006230:	ee07 3a90 	vmov	s15, r3
 8006234:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006238:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800623c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006240:	edd7 6a07 	vldr	s13, [r7, #28]
 8006244:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006248:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800624c:	ee17 2a90 	vmov	r2, s15
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006254:	4b13      	ldr	r3, [pc, #76]	@ (80062a4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006258:	0e1b      	lsrs	r3, r3, #24
 800625a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800625e:	ee07 3a90 	vmov	s15, r3
 8006262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006266:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800626a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800626e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006272:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006276:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800627a:	ee17 2a90 	vmov	r2, s15
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006282:	e008      	b.n	8006296 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	609a      	str	r2, [r3, #8]
}
 8006296:	bf00      	nop
 8006298:	3724      	adds	r7, #36	@ 0x24
 800629a:	46bd      	mov	sp, r7
 800629c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a0:	4770      	bx	lr
 80062a2:	bf00      	nop
 80062a4:	58024400 	.word	0x58024400
 80062a8:	03d09000 	.word	0x03d09000
 80062ac:	46000000 	.word	0x46000000
 80062b0:	4c742400 	.word	0x4c742400
 80062b4:	4a742400 	.word	0x4a742400
 80062b8:	4af42400 	.word	0x4af42400

080062bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b084      	sub	sp, #16
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062c6:	2300      	movs	r3, #0
 80062c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80062ca:	4b53      	ldr	r3, [pc, #332]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80062cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ce:	f003 0303 	and.w	r3, r3, #3
 80062d2:	2b03      	cmp	r3, #3
 80062d4:	d101      	bne.n	80062da <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e099      	b.n	800640e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80062da:	4b4f      	ldr	r3, [pc, #316]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a4e      	ldr	r2, [pc, #312]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80062e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80062e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80062e6:	f7fb fd8d 	bl	8001e04 <HAL_GetTick>
 80062ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80062ec:	e008      	b.n	8006300 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80062ee:	f7fb fd89 	bl	8001e04 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d901      	bls.n	8006300 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80062fc:	2303      	movs	r3, #3
 80062fe:	e086      	b.n	800640e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006300:	4b45      	ldr	r3, [pc, #276]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d1f0      	bne.n	80062ee <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800630c:	4b42      	ldr	r3, [pc, #264]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 800630e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006310:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	031b      	lsls	r3, r3, #12
 800631a:	493f      	ldr	r1, [pc, #252]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 800631c:	4313      	orrs	r3, r2
 800631e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	3b01      	subs	r3, #1
 8006326:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	3b01      	subs	r3, #1
 8006330:	025b      	lsls	r3, r3, #9
 8006332:	b29b      	uxth	r3, r3
 8006334:	431a      	orrs	r2, r3
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	68db      	ldr	r3, [r3, #12]
 800633a:	3b01      	subs	r3, #1
 800633c:	041b      	lsls	r3, r3, #16
 800633e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006342:	431a      	orrs	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	3b01      	subs	r3, #1
 800634a:	061b      	lsls	r3, r3, #24
 800634c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006350:	4931      	ldr	r1, [pc, #196]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006352:	4313      	orrs	r3, r2
 8006354:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006356:	4b30      	ldr	r3, [pc, #192]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	695b      	ldr	r3, [r3, #20]
 8006362:	492d      	ldr	r1, [pc, #180]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006364:	4313      	orrs	r3, r2
 8006366:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006368:	4b2b      	ldr	r3, [pc, #172]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 800636a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636c:	f023 0220 	bic.w	r2, r3, #32
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	4928      	ldr	r1, [pc, #160]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006376:	4313      	orrs	r3, r2
 8006378:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800637a:	4b27      	ldr	r3, [pc, #156]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 800637c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800637e:	4a26      	ldr	r2, [pc, #152]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006380:	f023 0310 	bic.w	r3, r3, #16
 8006384:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006386:	4b24      	ldr	r3, [pc, #144]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006388:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800638a:	4b24      	ldr	r3, [pc, #144]	@ (800641c <RCCEx_PLL2_Config+0x160>)
 800638c:	4013      	ands	r3, r2
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	69d2      	ldr	r2, [r2, #28]
 8006392:	00d2      	lsls	r2, r2, #3
 8006394:	4920      	ldr	r1, [pc, #128]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006396:	4313      	orrs	r3, r2
 8006398:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800639a:	4b1f      	ldr	r3, [pc, #124]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 800639c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800639e:	4a1e      	ldr	r2, [pc, #120]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063a0:	f043 0310 	orr.w	r3, r3, #16
 80063a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d106      	bne.n	80063ba <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80063ac:	4b1a      	ldr	r3, [pc, #104]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063b0:	4a19      	ldr	r2, [pc, #100]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063b2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80063b8:	e00f      	b.n	80063da <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d106      	bne.n	80063ce <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80063c0:	4b15      	ldr	r3, [pc, #84]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c4:	4a14      	ldr	r2, [pc, #80]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80063cc:	e005      	b.n	80063da <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80063ce:	4b12      	ldr	r3, [pc, #72]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d2:	4a11      	ldr	r2, [pc, #68]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80063d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80063da:	4b0f      	ldr	r3, [pc, #60]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a0e      	ldr	r2, [pc, #56]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 80063e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80063e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80063e6:	f7fb fd0d 	bl	8001e04 <HAL_GetTick>
 80063ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80063ec:	e008      	b.n	8006400 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80063ee:	f7fb fd09 	bl	8001e04 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d901      	bls.n	8006400 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e006      	b.n	800640e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006400:	4b05      	ldr	r3, [pc, #20]	@ (8006418 <RCCEx_PLL2_Config+0x15c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0f0      	beq.n	80063ee <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800640c:	7bfb      	ldrb	r3, [r7, #15]
}
 800640e:	4618      	mov	r0, r3
 8006410:	3710      	adds	r7, #16
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
 8006416:	bf00      	nop
 8006418:	58024400 	.word	0x58024400
 800641c:	ffff0007 	.word	0xffff0007

08006420 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b084      	sub	sp, #16
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800642a:	2300      	movs	r3, #0
 800642c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800642e:	4b53      	ldr	r3, [pc, #332]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	f003 0303 	and.w	r3, r3, #3
 8006436:	2b03      	cmp	r3, #3
 8006438:	d101      	bne.n	800643e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	e099      	b.n	8006572 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800643e:	4b4f      	ldr	r3, [pc, #316]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a4e      	ldr	r2, [pc, #312]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006444:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006448:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800644a:	f7fb fcdb 	bl	8001e04 <HAL_GetTick>
 800644e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006450:	e008      	b.n	8006464 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006452:	f7fb fcd7 	bl	8001e04 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	2b02      	cmp	r3, #2
 800645e:	d901      	bls.n	8006464 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e086      	b.n	8006572 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006464:	4b45      	ldr	r3, [pc, #276]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1f0      	bne.n	8006452 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006470:	4b42      	ldr	r3, [pc, #264]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006472:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006474:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	051b      	lsls	r3, r3, #20
 800647e:	493f      	ldr	r1, [pc, #252]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006480:	4313      	orrs	r3, r2
 8006482:	628b      	str	r3, [r1, #40]	@ 0x28
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	3b01      	subs	r3, #1
 800648a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	3b01      	subs	r3, #1
 8006494:	025b      	lsls	r3, r3, #9
 8006496:	b29b      	uxth	r3, r3
 8006498:	431a      	orrs	r2, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	3b01      	subs	r3, #1
 80064a0:	041b      	lsls	r3, r3, #16
 80064a2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	3b01      	subs	r3, #1
 80064ae:	061b      	lsls	r3, r3, #24
 80064b0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80064b4:	4931      	ldr	r1, [pc, #196]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064b6:	4313      	orrs	r3, r2
 80064b8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80064ba:	4b30      	ldr	r3, [pc, #192]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064be:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	695b      	ldr	r3, [r3, #20]
 80064c6:	492d      	ldr	r1, [pc, #180]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80064cc:	4b2b      	ldr	r3, [pc, #172]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	4928      	ldr	r1, [pc, #160]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064da:	4313      	orrs	r3, r2
 80064dc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80064de:	4b27      	ldr	r3, [pc, #156]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064e2:	4a26      	ldr	r2, [pc, #152]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80064e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80064ea:	4b24      	ldr	r3, [pc, #144]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064ee:	4b24      	ldr	r3, [pc, #144]	@ (8006580 <RCCEx_PLL3_Config+0x160>)
 80064f0:	4013      	ands	r3, r2
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	69d2      	ldr	r2, [r2, #28]
 80064f6:	00d2      	lsls	r2, r2, #3
 80064f8:	4920      	ldr	r1, [pc, #128]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80064fe:	4b1f      	ldr	r3, [pc, #124]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006502:	4a1e      	ldr	r2, [pc, #120]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006504:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006508:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d106      	bne.n	800651e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006510:	4b1a      	ldr	r3, [pc, #104]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006514:	4a19      	ldr	r2, [pc, #100]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006516:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800651a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800651c:	e00f      	b.n	800653e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800651e:	683b      	ldr	r3, [r7, #0]
 8006520:	2b01      	cmp	r3, #1
 8006522:	d106      	bne.n	8006532 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006524:	4b15      	ldr	r3, [pc, #84]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006528:	4a14      	ldr	r2, [pc, #80]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 800652a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800652e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006530:	e005      	b.n	800653e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006532:	4b12      	ldr	r3, [pc, #72]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006536:	4a11      	ldr	r2, [pc, #68]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006538:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800653c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800653e:	4b0f      	ldr	r3, [pc, #60]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a0e      	ldr	r2, [pc, #56]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006544:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006548:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800654a:	f7fb fc5b 	bl	8001e04 <HAL_GetTick>
 800654e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006550:	e008      	b.n	8006564 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006552:	f7fb fc57 	bl	8001e04 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	2b02      	cmp	r3, #2
 800655e:	d901      	bls.n	8006564 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e006      	b.n	8006572 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006564:	4b05      	ldr	r3, [pc, #20]	@ (800657c <RCCEx_PLL3_Config+0x15c>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800656c:	2b00      	cmp	r3, #0
 800656e:	d0f0      	beq.n	8006552 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006570:	7bfb      	ldrb	r3, [r7, #15]
}
 8006572:	4618      	mov	r0, r3
 8006574:	3710      	adds	r7, #16
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
 800657a:	bf00      	nop
 800657c:	58024400 	.word	0x58024400
 8006580:	ffff0007 	.word	0xffff0007

08006584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b082      	sub	sp, #8
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d101      	bne.n	8006596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006592:	2301      	movs	r3, #1
 8006594:	e049      	b.n	800662a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d106      	bne.n	80065b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065aa:	6878      	ldr	r0, [r7, #4]
 80065ac:	f7fb f906 	bl	80017bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2202      	movs	r2, #2
 80065b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681a      	ldr	r2, [r3, #0]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	3304      	adds	r3, #4
 80065c0:	4619      	mov	r1, r3
 80065c2:	4610      	mov	r0, r2
 80065c4:	f000 fab8 	bl	8006b38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2201      	movs	r2, #1
 80065fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2201      	movs	r2, #1
 8006604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2201      	movs	r2, #1
 8006614:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2201      	movs	r2, #1
 8006624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	3708      	adds	r7, #8
 800662e:	46bd      	mov	sp, r7
 8006630:	bd80      	pop	{r7, pc}

08006632 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006632:	b580      	push	{r7, lr}
 8006634:	b082      	sub	sp, #8
 8006636:	af00      	add	r7, sp, #0
 8006638:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d101      	bne.n	8006644 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	e049      	b.n	80066d8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b00      	cmp	r3, #0
 800664e:	d106      	bne.n	800665e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f841 	bl	80066e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2202      	movs	r2, #2
 8006662:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	3304      	adds	r3, #4
 800666e:	4619      	mov	r1, r3
 8006670:	4610      	mov	r0, r2
 8006672:	f000 fa61 	bl	8006b38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2201      	movs	r2, #1
 800667a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	2201      	movs	r2, #1
 800668a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2201      	movs	r2, #1
 80066a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2201      	movs	r2, #1
 80066aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2201      	movs	r2, #1
 80066ba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80066d6:	2300      	movs	r3, #0
}
 80066d8:	4618      	mov	r0, r3
 80066da:	3708      	adds	r7, #8
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80066e0:	b480      	push	{r7}
 80066e2:	b083      	sub	sp, #12
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d109      	bne.n	8006718 <HAL_TIM_PWM_Start+0x24>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800670a:	b2db      	uxtb	r3, r3
 800670c:	2b01      	cmp	r3, #1
 800670e:	bf14      	ite	ne
 8006710:	2301      	movne	r3, #1
 8006712:	2300      	moveq	r3, #0
 8006714:	b2db      	uxtb	r3, r3
 8006716:	e03c      	b.n	8006792 <HAL_TIM_PWM_Start+0x9e>
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	2b04      	cmp	r3, #4
 800671c:	d109      	bne.n	8006732 <HAL_TIM_PWM_Start+0x3e>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006724:	b2db      	uxtb	r3, r3
 8006726:	2b01      	cmp	r3, #1
 8006728:	bf14      	ite	ne
 800672a:	2301      	movne	r3, #1
 800672c:	2300      	moveq	r3, #0
 800672e:	b2db      	uxtb	r3, r3
 8006730:	e02f      	b.n	8006792 <HAL_TIM_PWM_Start+0x9e>
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	2b08      	cmp	r3, #8
 8006736:	d109      	bne.n	800674c <HAL_TIM_PWM_Start+0x58>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b01      	cmp	r3, #1
 8006742:	bf14      	ite	ne
 8006744:	2301      	movne	r3, #1
 8006746:	2300      	moveq	r3, #0
 8006748:	b2db      	uxtb	r3, r3
 800674a:	e022      	b.n	8006792 <HAL_TIM_PWM_Start+0x9e>
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b0c      	cmp	r3, #12
 8006750:	d109      	bne.n	8006766 <HAL_TIM_PWM_Start+0x72>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006758:	b2db      	uxtb	r3, r3
 800675a:	2b01      	cmp	r3, #1
 800675c:	bf14      	ite	ne
 800675e:	2301      	movne	r3, #1
 8006760:	2300      	moveq	r3, #0
 8006762:	b2db      	uxtb	r3, r3
 8006764:	e015      	b.n	8006792 <HAL_TIM_PWM_Start+0x9e>
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	2b10      	cmp	r3, #16
 800676a:	d109      	bne.n	8006780 <HAL_TIM_PWM_Start+0x8c>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2b01      	cmp	r3, #1
 8006776:	bf14      	ite	ne
 8006778:	2301      	movne	r3, #1
 800677a:	2300      	moveq	r3, #0
 800677c:	b2db      	uxtb	r3, r3
 800677e:	e008      	b.n	8006792 <HAL_TIM_PWM_Start+0x9e>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006786:	b2db      	uxtb	r3, r3
 8006788:	2b01      	cmp	r3, #1
 800678a:	bf14      	ite	ne
 800678c:	2301      	movne	r3, #1
 800678e:	2300      	moveq	r3, #0
 8006790:	b2db      	uxtb	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e0a1      	b.n	80068de <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d104      	bne.n	80067aa <HAL_TIM_PWM_Start+0xb6>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067a8:	e023      	b.n	80067f2 <HAL_TIM_PWM_Start+0xfe>
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	2b04      	cmp	r3, #4
 80067ae:	d104      	bne.n	80067ba <HAL_TIM_PWM_Start+0xc6>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2202      	movs	r2, #2
 80067b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067b8:	e01b      	b.n	80067f2 <HAL_TIM_PWM_Start+0xfe>
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	2b08      	cmp	r3, #8
 80067be:	d104      	bne.n	80067ca <HAL_TIM_PWM_Start+0xd6>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2202      	movs	r2, #2
 80067c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067c8:	e013      	b.n	80067f2 <HAL_TIM_PWM_Start+0xfe>
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	2b0c      	cmp	r3, #12
 80067ce:	d104      	bne.n	80067da <HAL_TIM_PWM_Start+0xe6>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2202      	movs	r2, #2
 80067d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80067d8:	e00b      	b.n	80067f2 <HAL_TIM_PWM_Start+0xfe>
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	2b10      	cmp	r3, #16
 80067de:	d104      	bne.n	80067ea <HAL_TIM_PWM_Start+0xf6>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2202      	movs	r2, #2
 80067e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067e8:	e003      	b.n	80067f2 <HAL_TIM_PWM_Start+0xfe>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2202      	movs	r2, #2
 80067ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	2201      	movs	r2, #1
 80067f8:	6839      	ldr	r1, [r7, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f000 fd12 	bl	8007224 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a38      	ldr	r2, [pc, #224]	@ (80068e8 <HAL_TIM_PWM_Start+0x1f4>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d013      	beq.n	8006832 <HAL_TIM_PWM_Start+0x13e>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a37      	ldr	r2, [pc, #220]	@ (80068ec <HAL_TIM_PWM_Start+0x1f8>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d00e      	beq.n	8006832 <HAL_TIM_PWM_Start+0x13e>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a35      	ldr	r2, [pc, #212]	@ (80068f0 <HAL_TIM_PWM_Start+0x1fc>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d009      	beq.n	8006832 <HAL_TIM_PWM_Start+0x13e>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a34      	ldr	r2, [pc, #208]	@ (80068f4 <HAL_TIM_PWM_Start+0x200>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d004      	beq.n	8006832 <HAL_TIM_PWM_Start+0x13e>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a32      	ldr	r2, [pc, #200]	@ (80068f8 <HAL_TIM_PWM_Start+0x204>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d101      	bne.n	8006836 <HAL_TIM_PWM_Start+0x142>
 8006832:	2301      	movs	r3, #1
 8006834:	e000      	b.n	8006838 <HAL_TIM_PWM_Start+0x144>
 8006836:	2300      	movs	r3, #0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d007      	beq.n	800684c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800684a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a25      	ldr	r2, [pc, #148]	@ (80068e8 <HAL_TIM_PWM_Start+0x1f4>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d022      	beq.n	800689c <HAL_TIM_PWM_Start+0x1a8>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800685e:	d01d      	beq.n	800689c <HAL_TIM_PWM_Start+0x1a8>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4a25      	ldr	r2, [pc, #148]	@ (80068fc <HAL_TIM_PWM_Start+0x208>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d018      	beq.n	800689c <HAL_TIM_PWM_Start+0x1a8>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a24      	ldr	r2, [pc, #144]	@ (8006900 <HAL_TIM_PWM_Start+0x20c>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d013      	beq.n	800689c <HAL_TIM_PWM_Start+0x1a8>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a22      	ldr	r2, [pc, #136]	@ (8006904 <HAL_TIM_PWM_Start+0x210>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d00e      	beq.n	800689c <HAL_TIM_PWM_Start+0x1a8>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a1a      	ldr	r2, [pc, #104]	@ (80068ec <HAL_TIM_PWM_Start+0x1f8>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d009      	beq.n	800689c <HAL_TIM_PWM_Start+0x1a8>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a1e      	ldr	r2, [pc, #120]	@ (8006908 <HAL_TIM_PWM_Start+0x214>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d004      	beq.n	800689c <HAL_TIM_PWM_Start+0x1a8>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a16      	ldr	r2, [pc, #88]	@ (80068f0 <HAL_TIM_PWM_Start+0x1fc>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d115      	bne.n	80068c8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	689a      	ldr	r2, [r3, #8]
 80068a2:	4b1a      	ldr	r3, [pc, #104]	@ (800690c <HAL_TIM_PWM_Start+0x218>)
 80068a4:	4013      	ands	r3, r2
 80068a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2b06      	cmp	r3, #6
 80068ac:	d015      	beq.n	80068da <HAL_TIM_PWM_Start+0x1e6>
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068b4:	d011      	beq.n	80068da <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f042 0201 	orr.w	r2, r2, #1
 80068c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068c6:	e008      	b.n	80068da <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	681a      	ldr	r2, [r3, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f042 0201 	orr.w	r2, r2, #1
 80068d6:	601a      	str	r2, [r3, #0]
 80068d8:	e000      	b.n	80068dc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068da:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80068dc:	2300      	movs	r3, #0
}
 80068de:	4618      	mov	r0, r3
 80068e0:	3710      	adds	r7, #16
 80068e2:	46bd      	mov	sp, r7
 80068e4:	bd80      	pop	{r7, pc}
 80068e6:	bf00      	nop
 80068e8:	40010000 	.word	0x40010000
 80068ec:	40010400 	.word	0x40010400
 80068f0:	40014000 	.word	0x40014000
 80068f4:	40014400 	.word	0x40014400
 80068f8:	40014800 	.word	0x40014800
 80068fc:	40000400 	.word	0x40000400
 8006900:	40000800 	.word	0x40000800
 8006904:	40000c00 	.word	0x40000c00
 8006908:	40001800 	.word	0x40001800
 800690c:	00010007 	.word	0x00010007

08006910 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006910:	b580      	push	{r7, lr}
 8006912:	b086      	sub	sp, #24
 8006914:	af00      	add	r7, sp, #0
 8006916:	60f8      	str	r0, [r7, #12]
 8006918:	60b9      	str	r1, [r7, #8]
 800691a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800691c:	2300      	movs	r3, #0
 800691e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006926:	2b01      	cmp	r3, #1
 8006928:	d101      	bne.n	800692e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800692a:	2302      	movs	r3, #2
 800692c:	e0ff      	b.n	8006b2e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2201      	movs	r2, #1
 8006932:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2b14      	cmp	r3, #20
 800693a:	f200 80f0 	bhi.w	8006b1e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800693e:	a201      	add	r2, pc, #4	@ (adr r2, 8006944 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006944:	08006999 	.word	0x08006999
 8006948:	08006b1f 	.word	0x08006b1f
 800694c:	08006b1f 	.word	0x08006b1f
 8006950:	08006b1f 	.word	0x08006b1f
 8006954:	080069d9 	.word	0x080069d9
 8006958:	08006b1f 	.word	0x08006b1f
 800695c:	08006b1f 	.word	0x08006b1f
 8006960:	08006b1f 	.word	0x08006b1f
 8006964:	08006a1b 	.word	0x08006a1b
 8006968:	08006b1f 	.word	0x08006b1f
 800696c:	08006b1f 	.word	0x08006b1f
 8006970:	08006b1f 	.word	0x08006b1f
 8006974:	08006a5b 	.word	0x08006a5b
 8006978:	08006b1f 	.word	0x08006b1f
 800697c:	08006b1f 	.word	0x08006b1f
 8006980:	08006b1f 	.word	0x08006b1f
 8006984:	08006a9d 	.word	0x08006a9d
 8006988:	08006b1f 	.word	0x08006b1f
 800698c:	08006b1f 	.word	0x08006b1f
 8006990:	08006b1f 	.word	0x08006b1f
 8006994:	08006add 	.word	0x08006add
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68b9      	ldr	r1, [r7, #8]
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 f96a 	bl	8006c78 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	699a      	ldr	r2, [r3, #24]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f042 0208 	orr.w	r2, r2, #8
 80069b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	699a      	ldr	r2, [r3, #24]
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f022 0204 	bic.w	r2, r2, #4
 80069c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6999      	ldr	r1, [r3, #24]
 80069ca:	68bb      	ldr	r3, [r7, #8]
 80069cc:	691a      	ldr	r2, [r3, #16]
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	430a      	orrs	r2, r1
 80069d4:	619a      	str	r2, [r3, #24]
      break;
 80069d6:	e0a5      	b.n	8006b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	68b9      	ldr	r1, [r7, #8]
 80069de:	4618      	mov	r0, r3
 80069e0:	f000 f9da 	bl	8006d98 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	699a      	ldr	r2, [r3, #24]
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	699a      	ldr	r2, [r3, #24]
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	6999      	ldr	r1, [r3, #24]
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	691b      	ldr	r3, [r3, #16]
 8006a0e:	021a      	lsls	r2, r3, #8
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	430a      	orrs	r2, r1
 8006a16:	619a      	str	r2, [r3, #24]
      break;
 8006a18:	e084      	b.n	8006b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68b9      	ldr	r1, [r7, #8]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 fa43 	bl	8006eac <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	69da      	ldr	r2, [r3, #28]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f042 0208 	orr.w	r2, r2, #8
 8006a34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	69da      	ldr	r2, [r3, #28]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f022 0204 	bic.w	r2, r2, #4
 8006a44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	69d9      	ldr	r1, [r3, #28]
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	691a      	ldr	r2, [r3, #16]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	430a      	orrs	r2, r1
 8006a56:	61da      	str	r2, [r3, #28]
      break;
 8006a58:	e064      	b.n	8006b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68b9      	ldr	r1, [r7, #8]
 8006a60:	4618      	mov	r0, r3
 8006a62:	f000 faab 	bl	8006fbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	69da      	ldr	r2, [r3, #28]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006a74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	69da      	ldr	r2, [r3, #28]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	69d9      	ldr	r1, [r3, #28]
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	691b      	ldr	r3, [r3, #16]
 8006a90:	021a      	lsls	r2, r3, #8
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	61da      	str	r2, [r3, #28]
      break;
 8006a9a:	e043      	b.n	8006b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68b9      	ldr	r1, [r7, #8]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 faf4 	bl	8007090 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0208 	orr.w	r2, r2, #8
 8006ab6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f022 0204 	bic.w	r2, r2, #4
 8006ac6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	691a      	ldr	r2, [r3, #16]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006ada:	e023      	b.n	8006b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68b9      	ldr	r1, [r7, #8]
 8006ae2:	4618      	mov	r0, r3
 8006ae4:	f000 fb38 	bl	8007158 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006af6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b06:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	691b      	ldr	r3, [r3, #16]
 8006b12:	021a      	lsls	r2, r3, #8
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	430a      	orrs	r2, r1
 8006b1a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006b1c:	e002      	b.n	8006b24 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	75fb      	strb	r3, [r7, #23]
      break;
 8006b22:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3718      	adds	r7, #24
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}
 8006b36:	bf00      	nop

08006b38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a43      	ldr	r2, [pc, #268]	@ (8006c58 <TIM_Base_SetConfig+0x120>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d013      	beq.n	8006b78 <TIM_Base_SetConfig+0x40>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b56:	d00f      	beq.n	8006b78 <TIM_Base_SetConfig+0x40>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a40      	ldr	r2, [pc, #256]	@ (8006c5c <TIM_Base_SetConfig+0x124>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d00b      	beq.n	8006b78 <TIM_Base_SetConfig+0x40>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a3f      	ldr	r2, [pc, #252]	@ (8006c60 <TIM_Base_SetConfig+0x128>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d007      	beq.n	8006b78 <TIM_Base_SetConfig+0x40>
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	4a3e      	ldr	r2, [pc, #248]	@ (8006c64 <TIM_Base_SetConfig+0x12c>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d003      	beq.n	8006b78 <TIM_Base_SetConfig+0x40>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	4a3d      	ldr	r2, [pc, #244]	@ (8006c68 <TIM_Base_SetConfig+0x130>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d108      	bne.n	8006b8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	68fa      	ldr	r2, [r7, #12]
 8006b86:	4313      	orrs	r3, r2
 8006b88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a32      	ldr	r2, [pc, #200]	@ (8006c58 <TIM_Base_SetConfig+0x120>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d01f      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b98:	d01b      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a2f      	ldr	r2, [pc, #188]	@ (8006c5c <TIM_Base_SetConfig+0x124>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d017      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	4a2e      	ldr	r2, [pc, #184]	@ (8006c60 <TIM_Base_SetConfig+0x128>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d013      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	4a2d      	ldr	r2, [pc, #180]	@ (8006c64 <TIM_Base_SetConfig+0x12c>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d00f      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	4a2c      	ldr	r2, [pc, #176]	@ (8006c68 <TIM_Base_SetConfig+0x130>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d00b      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	4a2b      	ldr	r2, [pc, #172]	@ (8006c6c <TIM_Base_SetConfig+0x134>)
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d007      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	4a2a      	ldr	r2, [pc, #168]	@ (8006c70 <TIM_Base_SetConfig+0x138>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d003      	beq.n	8006bd2 <TIM_Base_SetConfig+0x9a>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a29      	ldr	r2, [pc, #164]	@ (8006c74 <TIM_Base_SetConfig+0x13c>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d108      	bne.n	8006be4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	68fa      	ldr	r2, [r7, #12]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	689a      	ldr	r2, [r3, #8]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a14      	ldr	r2, [pc, #80]	@ (8006c58 <TIM_Base_SetConfig+0x120>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d00f      	beq.n	8006c2a <TIM_Base_SetConfig+0xf2>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a16      	ldr	r2, [pc, #88]	@ (8006c68 <TIM_Base_SetConfig+0x130>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d00b      	beq.n	8006c2a <TIM_Base_SetConfig+0xf2>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a15      	ldr	r2, [pc, #84]	@ (8006c6c <TIM_Base_SetConfig+0x134>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d007      	beq.n	8006c2a <TIM_Base_SetConfig+0xf2>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a14      	ldr	r2, [pc, #80]	@ (8006c70 <TIM_Base_SetConfig+0x138>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d003      	beq.n	8006c2a <TIM_Base_SetConfig+0xf2>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a13      	ldr	r2, [pc, #76]	@ (8006c74 <TIM_Base_SetConfig+0x13c>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d103      	bne.n	8006c32 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	691a      	ldr	r2, [r3, #16]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f043 0204 	orr.w	r2, r3, #4
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2201      	movs	r2, #1
 8006c42:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	68fa      	ldr	r2, [r7, #12]
 8006c48:	601a      	str	r2, [r3, #0]
}
 8006c4a:	bf00      	nop
 8006c4c:	3714      	adds	r7, #20
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	40010000 	.word	0x40010000
 8006c5c:	40000400 	.word	0x40000400
 8006c60:	40000800 	.word	0x40000800
 8006c64:	40000c00 	.word	0x40000c00
 8006c68:	40010400 	.word	0x40010400
 8006c6c:	40014000 	.word	0x40014000
 8006c70:	40014400 	.word	0x40014400
 8006c74:	40014800 	.word	0x40014800

08006c78 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b087      	sub	sp, #28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
 8006c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6a1b      	ldr	r3, [r3, #32]
 8006c8c:	f023 0201 	bic.w	r2, r3, #1
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	4b37      	ldr	r3, [pc, #220]	@ (8006d80 <TIM_OC1_SetConfig+0x108>)
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	f023 0303 	bic.w	r3, r3, #3
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	68fa      	ldr	r2, [r7, #12]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f023 0302 	bic.w	r3, r3, #2
 8006cc0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	689b      	ldr	r3, [r3, #8]
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	4a2d      	ldr	r2, [pc, #180]	@ (8006d84 <TIM_OC1_SetConfig+0x10c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d00f      	beq.n	8006cf4 <TIM_OC1_SetConfig+0x7c>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a2c      	ldr	r2, [pc, #176]	@ (8006d88 <TIM_OC1_SetConfig+0x110>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d00b      	beq.n	8006cf4 <TIM_OC1_SetConfig+0x7c>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a2b      	ldr	r2, [pc, #172]	@ (8006d8c <TIM_OC1_SetConfig+0x114>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d007      	beq.n	8006cf4 <TIM_OC1_SetConfig+0x7c>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a2a      	ldr	r2, [pc, #168]	@ (8006d90 <TIM_OC1_SetConfig+0x118>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d003      	beq.n	8006cf4 <TIM_OC1_SetConfig+0x7c>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a29      	ldr	r2, [pc, #164]	@ (8006d94 <TIM_OC1_SetConfig+0x11c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d10c      	bne.n	8006d0e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	f023 0308 	bic.w	r3, r3, #8
 8006cfa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	68db      	ldr	r3, [r3, #12]
 8006d00:	697a      	ldr	r2, [r7, #20]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	f023 0304 	bic.w	r3, r3, #4
 8006d0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	4a1c      	ldr	r2, [pc, #112]	@ (8006d84 <TIM_OC1_SetConfig+0x10c>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d00f      	beq.n	8006d36 <TIM_OC1_SetConfig+0xbe>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a1b      	ldr	r2, [pc, #108]	@ (8006d88 <TIM_OC1_SetConfig+0x110>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d00b      	beq.n	8006d36 <TIM_OC1_SetConfig+0xbe>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a1a      	ldr	r2, [pc, #104]	@ (8006d8c <TIM_OC1_SetConfig+0x114>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d007      	beq.n	8006d36 <TIM_OC1_SetConfig+0xbe>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a19      	ldr	r2, [pc, #100]	@ (8006d90 <TIM_OC1_SetConfig+0x118>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d003      	beq.n	8006d36 <TIM_OC1_SetConfig+0xbe>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a18      	ldr	r2, [pc, #96]	@ (8006d94 <TIM_OC1_SetConfig+0x11c>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d111      	bne.n	8006d5a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d36:	693b      	ldr	r3, [r7, #16]
 8006d38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	695b      	ldr	r3, [r3, #20]
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	699b      	ldr	r3, [r3, #24]
 8006d54:	693a      	ldr	r2, [r7, #16]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	68fa      	ldr	r2, [r7, #12]
 8006d64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	685a      	ldr	r2, [r3, #4]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	697a      	ldr	r2, [r7, #20]
 8006d72:	621a      	str	r2, [r3, #32]
}
 8006d74:	bf00      	nop
 8006d76:	371c      	adds	r7, #28
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr
 8006d80:	fffeff8f 	.word	0xfffeff8f
 8006d84:	40010000 	.word	0x40010000
 8006d88:	40010400 	.word	0x40010400
 8006d8c:	40014000 	.word	0x40014000
 8006d90:	40014400 	.word	0x40014400
 8006d94:	40014800 	.word	0x40014800

08006d98 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b087      	sub	sp, #28
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
 8006da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6a1b      	ldr	r3, [r3, #32]
 8006dac:	f023 0210 	bic.w	r2, r3, #16
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	699b      	ldr	r3, [r3, #24]
 8006dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	4b34      	ldr	r3, [pc, #208]	@ (8006e94 <TIM_OC2_SetConfig+0xfc>)
 8006dc4:	4013      	ands	r3, r2
 8006dc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	021b      	lsls	r3, r3, #8
 8006dd6:	68fa      	ldr	r2, [r7, #12]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	f023 0320 	bic.w	r3, r3, #32
 8006de2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	689b      	ldr	r3, [r3, #8]
 8006de8:	011b      	lsls	r3, r3, #4
 8006dea:	697a      	ldr	r2, [r7, #20]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	4a29      	ldr	r2, [pc, #164]	@ (8006e98 <TIM_OC2_SetConfig+0x100>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d003      	beq.n	8006e00 <TIM_OC2_SetConfig+0x68>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a28      	ldr	r2, [pc, #160]	@ (8006e9c <TIM_OC2_SetConfig+0x104>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d10d      	bne.n	8006e1c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	011b      	lsls	r3, r3, #4
 8006e0e:	697a      	ldr	r2, [r7, #20]
 8006e10:	4313      	orrs	r3, r2
 8006e12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e14:	697b      	ldr	r3, [r7, #20]
 8006e16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8006e98 <TIM_OC2_SetConfig+0x100>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d00f      	beq.n	8006e44 <TIM_OC2_SetConfig+0xac>
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	4a1d      	ldr	r2, [pc, #116]	@ (8006e9c <TIM_OC2_SetConfig+0x104>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d00b      	beq.n	8006e44 <TIM_OC2_SetConfig+0xac>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea0 <TIM_OC2_SetConfig+0x108>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d007      	beq.n	8006e44 <TIM_OC2_SetConfig+0xac>
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	4a1b      	ldr	r2, [pc, #108]	@ (8006ea4 <TIM_OC2_SetConfig+0x10c>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d003      	beq.n	8006e44 <TIM_OC2_SetConfig+0xac>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8006ea8 <TIM_OC2_SetConfig+0x110>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d113      	bne.n	8006e6c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006e4a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e4c:	693b      	ldr	r3, [r7, #16]
 8006e4e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006e52:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	695b      	ldr	r3, [r3, #20]
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	693a      	ldr	r2, [r7, #16]
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	699b      	ldr	r3, [r3, #24]
 8006e64:	009b      	lsls	r3, r3, #2
 8006e66:	693a      	ldr	r2, [r7, #16]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	68fa      	ldr	r2, [r7, #12]
 8006e76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	685a      	ldr	r2, [r3, #4]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	697a      	ldr	r2, [r7, #20]
 8006e84:	621a      	str	r2, [r3, #32]
}
 8006e86:	bf00      	nop
 8006e88:	371c      	adds	r7, #28
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	feff8fff 	.word	0xfeff8fff
 8006e98:	40010000 	.word	0x40010000
 8006e9c:	40010400 	.word	0x40010400
 8006ea0:	40014000 	.word	0x40014000
 8006ea4:	40014400 	.word	0x40014400
 8006ea8:	40014800 	.word	0x40014800

08006eac <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b087      	sub	sp, #28
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
 8006eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a1b      	ldr	r3, [r3, #32]
 8006ec0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	685b      	ldr	r3, [r3, #4]
 8006ecc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	69db      	ldr	r3, [r3, #28]
 8006ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ed4:	68fa      	ldr	r2, [r7, #12]
 8006ed6:	4b33      	ldr	r3, [pc, #204]	@ (8006fa4 <TIM_OC3_SetConfig+0xf8>)
 8006ed8:	4013      	ands	r3, r2
 8006eda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f023 0303 	bic.w	r3, r3, #3
 8006ee2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	68fa      	ldr	r2, [r7, #12]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006eee:	697b      	ldr	r3, [r7, #20]
 8006ef0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006ef4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	021b      	lsls	r3, r3, #8
 8006efc:	697a      	ldr	r2, [r7, #20]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	4a28      	ldr	r2, [pc, #160]	@ (8006fa8 <TIM_OC3_SetConfig+0xfc>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d003      	beq.n	8006f12 <TIM_OC3_SetConfig+0x66>
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	4a27      	ldr	r2, [pc, #156]	@ (8006fac <TIM_OC3_SetConfig+0x100>)
 8006f0e:	4293      	cmp	r3, r2
 8006f10:	d10d      	bne.n	8006f2e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006f18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	68db      	ldr	r3, [r3, #12]
 8006f1e:	021b      	lsls	r3, r3, #8
 8006f20:	697a      	ldr	r2, [r7, #20]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006f2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a1d      	ldr	r2, [pc, #116]	@ (8006fa8 <TIM_OC3_SetConfig+0xfc>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d00f      	beq.n	8006f56 <TIM_OC3_SetConfig+0xaa>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	4a1c      	ldr	r2, [pc, #112]	@ (8006fac <TIM_OC3_SetConfig+0x100>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d00b      	beq.n	8006f56 <TIM_OC3_SetConfig+0xaa>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a1b      	ldr	r2, [pc, #108]	@ (8006fb0 <TIM_OC3_SetConfig+0x104>)
 8006f42:	4293      	cmp	r3, r2
 8006f44:	d007      	beq.n	8006f56 <TIM_OC3_SetConfig+0xaa>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	4a1a      	ldr	r2, [pc, #104]	@ (8006fb4 <TIM_OC3_SetConfig+0x108>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d003      	beq.n	8006f56 <TIM_OC3_SetConfig+0xaa>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a19      	ldr	r2, [pc, #100]	@ (8006fb8 <TIM_OC3_SetConfig+0x10c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d113      	bne.n	8006f7e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f72:	683b      	ldr	r3, [r7, #0]
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	011b      	lsls	r3, r3, #4
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	693a      	ldr	r2, [r7, #16]
 8006f82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	685a      	ldr	r2, [r3, #4]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	697a      	ldr	r2, [r7, #20]
 8006f96:	621a      	str	r2, [r3, #32]
}
 8006f98:	bf00      	nop
 8006f9a:	371c      	adds	r7, #28
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr
 8006fa4:	fffeff8f 	.word	0xfffeff8f
 8006fa8:	40010000 	.word	0x40010000
 8006fac:	40010400 	.word	0x40010400
 8006fb0:	40014000 	.word	0x40014000
 8006fb4:	40014400 	.word	0x40014400
 8006fb8:	40014800 	.word	0x40014800

08006fbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fe4:	68fa      	ldr	r2, [r7, #12]
 8006fe6:	4b24      	ldr	r3, [pc, #144]	@ (8007078 <TIM_OC4_SetConfig+0xbc>)
 8006fe8:	4013      	ands	r3, r2
 8006fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007006:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	031b      	lsls	r3, r3, #12
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a19      	ldr	r2, [pc, #100]	@ (800707c <TIM_OC4_SetConfig+0xc0>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d00f      	beq.n	800703c <TIM_OC4_SetConfig+0x80>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a18      	ldr	r2, [pc, #96]	@ (8007080 <TIM_OC4_SetConfig+0xc4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d00b      	beq.n	800703c <TIM_OC4_SetConfig+0x80>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a17      	ldr	r2, [pc, #92]	@ (8007084 <TIM_OC4_SetConfig+0xc8>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d007      	beq.n	800703c <TIM_OC4_SetConfig+0x80>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a16      	ldr	r2, [pc, #88]	@ (8007088 <TIM_OC4_SetConfig+0xcc>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d003      	beq.n	800703c <TIM_OC4_SetConfig+0x80>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a15      	ldr	r2, [pc, #84]	@ (800708c <TIM_OC4_SetConfig+0xd0>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d109      	bne.n	8007050 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007042:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007044:	683b      	ldr	r3, [r7, #0]
 8007046:	695b      	ldr	r3, [r3, #20]
 8007048:	019b      	lsls	r3, r3, #6
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	4313      	orrs	r3, r2
 800704e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	697a      	ldr	r2, [r7, #20]
 8007054:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	68fa      	ldr	r2, [r7, #12]
 800705a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	685a      	ldr	r2, [r3, #4]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	693a      	ldr	r2, [r7, #16]
 8007068:	621a      	str	r2, [r3, #32]
}
 800706a:	bf00      	nop
 800706c:	371c      	adds	r7, #28
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr
 8007076:	bf00      	nop
 8007078:	feff8fff 	.word	0xfeff8fff
 800707c:	40010000 	.word	0x40010000
 8007080:	40010400 	.word	0x40010400
 8007084:	40014000 	.word	0x40014000
 8007088:	40014400 	.word	0x40014400
 800708c:	40014800 	.word	0x40014800

08007090 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007090:	b480      	push	{r7}
 8007092:	b087      	sub	sp, #28
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	6a1b      	ldr	r3, [r3, #32]
 800709e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a1b      	ldr	r3, [r3, #32]
 80070a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80070b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80070b8:	68fa      	ldr	r2, [r7, #12]
 80070ba:	4b21      	ldr	r3, [pc, #132]	@ (8007140 <TIM_OC5_SetConfig+0xb0>)
 80070bc:	4013      	ands	r3, r2
 80070be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80070d0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	041b      	lsls	r3, r3, #16
 80070d8:	693a      	ldr	r2, [r7, #16]
 80070da:	4313      	orrs	r3, r2
 80070dc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	4a18      	ldr	r2, [pc, #96]	@ (8007144 <TIM_OC5_SetConfig+0xb4>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d00f      	beq.n	8007106 <TIM_OC5_SetConfig+0x76>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	4a17      	ldr	r2, [pc, #92]	@ (8007148 <TIM_OC5_SetConfig+0xb8>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d00b      	beq.n	8007106 <TIM_OC5_SetConfig+0x76>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4a16      	ldr	r2, [pc, #88]	@ (800714c <TIM_OC5_SetConfig+0xbc>)
 80070f2:	4293      	cmp	r3, r2
 80070f4:	d007      	beq.n	8007106 <TIM_OC5_SetConfig+0x76>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a15      	ldr	r2, [pc, #84]	@ (8007150 <TIM_OC5_SetConfig+0xc0>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d003      	beq.n	8007106 <TIM_OC5_SetConfig+0x76>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a14      	ldr	r2, [pc, #80]	@ (8007154 <TIM_OC5_SetConfig+0xc4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d109      	bne.n	800711a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800710c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	695b      	ldr	r3, [r3, #20]
 8007112:	021b      	lsls	r3, r3, #8
 8007114:	697a      	ldr	r2, [r7, #20]
 8007116:	4313      	orrs	r3, r2
 8007118:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	697a      	ldr	r2, [r7, #20]
 800711e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685a      	ldr	r2, [r3, #4]
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	621a      	str	r2, [r3, #32]
}
 8007134:	bf00      	nop
 8007136:	371c      	adds	r7, #28
 8007138:	46bd      	mov	sp, r7
 800713a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800713e:	4770      	bx	lr
 8007140:	fffeff8f 	.word	0xfffeff8f
 8007144:	40010000 	.word	0x40010000
 8007148:	40010400 	.word	0x40010400
 800714c:	40014000 	.word	0x40014000
 8007150:	40014400 	.word	0x40014400
 8007154:	40014800 	.word	0x40014800

08007158 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007158:	b480      	push	{r7}
 800715a:	b087      	sub	sp, #28
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6a1b      	ldr	r3, [r3, #32]
 8007166:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6a1b      	ldr	r3, [r3, #32]
 800716c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	685b      	ldr	r3, [r3, #4]
 8007178:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800717e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007180:	68fa      	ldr	r2, [r7, #12]
 8007182:	4b22      	ldr	r3, [pc, #136]	@ (800720c <TIM_OC6_SetConfig+0xb4>)
 8007184:	4013      	ands	r3, r2
 8007186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	021b      	lsls	r3, r3, #8
 800718e:	68fa      	ldr	r2, [r7, #12]
 8007190:	4313      	orrs	r3, r2
 8007192:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800719a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	051b      	lsls	r3, r3, #20
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	4313      	orrs	r3, r2
 80071a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	4a19      	ldr	r2, [pc, #100]	@ (8007210 <TIM_OC6_SetConfig+0xb8>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d00f      	beq.n	80071d0 <TIM_OC6_SetConfig+0x78>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	4a18      	ldr	r2, [pc, #96]	@ (8007214 <TIM_OC6_SetConfig+0xbc>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d00b      	beq.n	80071d0 <TIM_OC6_SetConfig+0x78>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	4a17      	ldr	r2, [pc, #92]	@ (8007218 <TIM_OC6_SetConfig+0xc0>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d007      	beq.n	80071d0 <TIM_OC6_SetConfig+0x78>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	4a16      	ldr	r2, [pc, #88]	@ (800721c <TIM_OC6_SetConfig+0xc4>)
 80071c4:	4293      	cmp	r3, r2
 80071c6:	d003      	beq.n	80071d0 <TIM_OC6_SetConfig+0x78>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a15      	ldr	r2, [pc, #84]	@ (8007220 <TIM_OC6_SetConfig+0xc8>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d109      	bne.n	80071e4 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80071d6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	695b      	ldr	r3, [r3, #20]
 80071dc:	029b      	lsls	r3, r3, #10
 80071de:	697a      	ldr	r2, [r7, #20]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	697a      	ldr	r2, [r7, #20]
 80071e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	68fa      	ldr	r2, [r7, #12]
 80071ee:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80071f0:	683b      	ldr	r3, [r7, #0]
 80071f2:	685a      	ldr	r2, [r3, #4]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	693a      	ldr	r2, [r7, #16]
 80071fc:	621a      	str	r2, [r3, #32]
}
 80071fe:	bf00      	nop
 8007200:	371c      	adds	r7, #28
 8007202:	46bd      	mov	sp, r7
 8007204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007208:	4770      	bx	lr
 800720a:	bf00      	nop
 800720c:	feff8fff 	.word	0xfeff8fff
 8007210:	40010000 	.word	0x40010000
 8007214:	40010400 	.word	0x40010400
 8007218:	40014000 	.word	0x40014000
 800721c:	40014400 	.word	0x40014400
 8007220:	40014800 	.word	0x40014800

08007224 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007224:	b480      	push	{r7}
 8007226:	b087      	sub	sp, #28
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007230:	68bb      	ldr	r3, [r7, #8]
 8007232:	f003 031f 	and.w	r3, r3, #31
 8007236:	2201      	movs	r2, #1
 8007238:	fa02 f303 	lsl.w	r3, r2, r3
 800723c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6a1a      	ldr	r2, [r3, #32]
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	43db      	mvns	r3, r3
 8007246:	401a      	ands	r2, r3
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6a1a      	ldr	r2, [r3, #32]
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f003 031f 	and.w	r3, r3, #31
 8007256:	6879      	ldr	r1, [r7, #4]
 8007258:	fa01 f303 	lsl.w	r3, r1, r3
 800725c:	431a      	orrs	r2, r3
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	621a      	str	r2, [r3, #32]
}
 8007262:	bf00      	nop
 8007264:	371c      	adds	r7, #28
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr

0800726e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b082      	sub	sp, #8
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d101      	bne.n	8007280 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e042      	b.n	8007306 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007286:	2b00      	cmp	r3, #0
 8007288:	d106      	bne.n	8007298 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007292:	6878      	ldr	r0, [r7, #4]
 8007294:	f7fa fb30 	bl	80018f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2224      	movs	r2, #36	@ 0x24
 800729c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f022 0201 	bic.w	r2, r2, #1
 80072ae:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f001 fa09 	bl	80086d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072be:	6878      	ldr	r0, [r7, #4]
 80072c0:	f000 fc9e 	bl	8007c00 <UART_SetConfig>
 80072c4:	4603      	mov	r3, r0
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d101      	bne.n	80072ce <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80072ca:	2301      	movs	r3, #1
 80072cc:	e01b      	b.n	8007306 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	685a      	ldr	r2, [r3, #4]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80072dc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	689a      	ldr	r2, [r3, #8]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80072ec:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f042 0201 	orr.w	r2, r2, #1
 80072fc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f001 fa88 	bl	8008814 <UART_CheckIdleState>
 8007304:	4603      	mov	r3, r0
}
 8007306:	4618      	mov	r0, r3
 8007308:	3708      	adds	r7, #8
 800730a:	46bd      	mov	sp, r7
 800730c:	bd80      	pop	{r7, pc}

0800730e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800730e:	b580      	push	{r7, lr}
 8007310:	b08a      	sub	sp, #40	@ 0x28
 8007312:	af02      	add	r7, sp, #8
 8007314:	60f8      	str	r0, [r7, #12]
 8007316:	60b9      	str	r1, [r7, #8]
 8007318:	603b      	str	r3, [r7, #0]
 800731a:	4613      	mov	r3, r2
 800731c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007324:	2b20      	cmp	r3, #32
 8007326:	d17b      	bne.n	8007420 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007328:	68bb      	ldr	r3, [r7, #8]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d002      	beq.n	8007334 <HAL_UART_Transmit+0x26>
 800732e:	88fb      	ldrh	r3, [r7, #6]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d101      	bne.n	8007338 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007334:	2301      	movs	r3, #1
 8007336:	e074      	b.n	8007422 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2200      	movs	r2, #0
 800733c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	2221      	movs	r2, #33	@ 0x21
 8007344:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007348:	f7fa fd5c 	bl	8001e04 <HAL_GetTick>
 800734c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	88fa      	ldrh	r2, [r7, #6]
 8007352:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	88fa      	ldrh	r2, [r7, #6]
 800735a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	689b      	ldr	r3, [r3, #8]
 8007362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007366:	d108      	bne.n	800737a <HAL_UART_Transmit+0x6c>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	691b      	ldr	r3, [r3, #16]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d104      	bne.n	800737a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007370:	2300      	movs	r3, #0
 8007372:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	61bb      	str	r3, [r7, #24]
 8007378:	e003      	b.n	8007382 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800737e:	2300      	movs	r3, #0
 8007380:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007382:	e030      	b.n	80073e6 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2200      	movs	r2, #0
 800738c:	2180      	movs	r1, #128	@ 0x80
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f001 faea 	bl	8008968 <UART_WaitOnFlagUntilTimeout>
 8007394:	4603      	mov	r3, r0
 8007396:	2b00      	cmp	r3, #0
 8007398:	d005      	beq.n	80073a6 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2220      	movs	r2, #32
 800739e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	e03d      	b.n	8007422 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80073a6:	69fb      	ldr	r3, [r7, #28]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d10b      	bne.n	80073c4 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073ac:	69bb      	ldr	r3, [r7, #24]
 80073ae:	881b      	ldrh	r3, [r3, #0]
 80073b0:	461a      	mov	r2, r3
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073ba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	3302      	adds	r3, #2
 80073c0:	61bb      	str	r3, [r7, #24]
 80073c2:	e007      	b.n	80073d4 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073c4:	69fb      	ldr	r3, [r7, #28]
 80073c6:	781a      	ldrb	r2, [r3, #0]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	3301      	adds	r3, #1
 80073d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80073da:	b29b      	uxth	r3, r3
 80073dc:	3b01      	subs	r3, #1
 80073de:	b29a      	uxth	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d1c8      	bne.n	8007384 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073f2:	683b      	ldr	r3, [r7, #0]
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2200      	movs	r2, #0
 80073fa:	2140      	movs	r1, #64	@ 0x40
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f001 fab3 	bl	8008968 <UART_WaitOnFlagUntilTimeout>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d005      	beq.n	8007414 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2220      	movs	r2, #32
 800740c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e006      	b.n	8007422 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2220      	movs	r2, #32
 8007418:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800741c:	2300      	movs	r3, #0
 800741e:	e000      	b.n	8007422 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007420:	2302      	movs	r3, #2
  }
}
 8007422:	4618      	mov	r0, r3
 8007424:	3720      	adds	r7, #32
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
	...

0800742c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b0ba      	sub	sp, #232	@ 0xe8
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	69db      	ldr	r3, [r3, #28]
 800743a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007452:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007456:	f640 030f 	movw	r3, #2063	@ 0x80f
 800745a:	4013      	ands	r3, r2
 800745c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007460:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007464:	2b00      	cmp	r3, #0
 8007466:	d11b      	bne.n	80074a0 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007468:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800746c:	f003 0320 	and.w	r3, r3, #32
 8007470:	2b00      	cmp	r3, #0
 8007472:	d015      	beq.n	80074a0 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007474:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007478:	f003 0320 	and.w	r3, r3, #32
 800747c:	2b00      	cmp	r3, #0
 800747e:	d105      	bne.n	800748c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007480:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007484:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d009      	beq.n	80074a0 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007490:	2b00      	cmp	r3, #0
 8007492:	f000 8393 	beq.w	8007bbc <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	4798      	blx	r3
      }
      return;
 800749e:	e38d      	b.n	8007bbc <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80074a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 8123 	beq.w	80076f0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80074aa:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80074ae:	4b8d      	ldr	r3, [pc, #564]	@ (80076e4 <HAL_UART_IRQHandler+0x2b8>)
 80074b0:	4013      	ands	r3, r2
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d106      	bne.n	80074c4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80074b6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80074ba:	4b8b      	ldr	r3, [pc, #556]	@ (80076e8 <HAL_UART_IRQHandler+0x2bc>)
 80074bc:	4013      	ands	r3, r2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	f000 8116 	beq.w	80076f0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80074c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074c8:	f003 0301 	and.w	r3, r3, #1
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d011      	beq.n	80074f4 <HAL_UART_IRQHandler+0xc8>
 80074d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d00b      	beq.n	80074f4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	2201      	movs	r2, #1
 80074e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074ea:	f043 0201 	orr.w	r2, r3, #1
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80074f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074f8:	f003 0302 	and.w	r3, r3, #2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d011      	beq.n	8007524 <HAL_UART_IRQHandler+0xf8>
 8007500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007504:	f003 0301 	and.w	r3, r3, #1
 8007508:	2b00      	cmp	r3, #0
 800750a:	d00b      	beq.n	8007524 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	2202      	movs	r2, #2
 8007512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800751a:	f043 0204 	orr.w	r2, r3, #4
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007528:	f003 0304 	and.w	r3, r3, #4
 800752c:	2b00      	cmp	r3, #0
 800752e:	d011      	beq.n	8007554 <HAL_UART_IRQHandler+0x128>
 8007530:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00b      	beq.n	8007554 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	2204      	movs	r2, #4
 8007542:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800754a:	f043 0202 	orr.w	r2, r3, #2
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007558:	f003 0308 	and.w	r3, r3, #8
 800755c:	2b00      	cmp	r3, #0
 800755e:	d017      	beq.n	8007590 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007564:	f003 0320 	and.w	r3, r3, #32
 8007568:	2b00      	cmp	r3, #0
 800756a:	d105      	bne.n	8007578 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800756c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007570:	4b5c      	ldr	r3, [pc, #368]	@ (80076e4 <HAL_UART_IRQHandler+0x2b8>)
 8007572:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007574:	2b00      	cmp	r3, #0
 8007576:	d00b      	beq.n	8007590 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2208      	movs	r2, #8
 800757e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007586:	f043 0208 	orr.w	r2, r3, #8
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007594:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007598:	2b00      	cmp	r3, #0
 800759a:	d012      	beq.n	80075c2 <HAL_UART_IRQHandler+0x196>
 800759c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00c      	beq.n	80075c2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075b8:	f043 0220 	orr.w	r2, r3, #32
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	f000 82f9 	beq.w	8007bc0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80075ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075d2:	f003 0320 	and.w	r3, r3, #32
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d013      	beq.n	8007602 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80075da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075de:	f003 0320 	and.w	r3, r3, #32
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d105      	bne.n	80075f2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80075e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d007      	beq.n	8007602 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d003      	beq.n	8007602 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007608:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007616:	2b40      	cmp	r3, #64	@ 0x40
 8007618:	d005      	beq.n	8007626 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800761a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800761e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007622:	2b00      	cmp	r3, #0
 8007624:	d054      	beq.n	80076d0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f001 fb2e 	bl	8008c88 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	689b      	ldr	r3, [r3, #8]
 8007632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007636:	2b40      	cmp	r3, #64	@ 0x40
 8007638:	d146      	bne.n	80076c8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	3308      	adds	r3, #8
 8007640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007644:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007648:	e853 3f00 	ldrex	r3, [r3]
 800764c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007650:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007654:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007658:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	3308      	adds	r3, #8
 8007662:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007666:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800766a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007672:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007676:	e841 2300 	strex	r3, r2, [r1]
 800767a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800767e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1d9      	bne.n	800763a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800768c:	2b00      	cmp	r3, #0
 800768e:	d017      	beq.n	80076c0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007696:	4a15      	ldr	r2, [pc, #84]	@ (80076ec <HAL_UART_IRQHandler+0x2c0>)
 8007698:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076a0:	4618      	mov	r0, r3
 80076a2:	f7fb f819 	bl	80026d8 <HAL_DMA_Abort_IT>
 80076a6:	4603      	mov	r3, r0
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d019      	beq.n	80076e0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076b4:	687a      	ldr	r2, [r7, #4]
 80076b6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80076ba:	4610      	mov	r0, r2
 80076bc:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076be:	e00f      	b.n	80076e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f7f9 fbc6 	bl	8000e52 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076c6:	e00b      	b.n	80076e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f7f9 fbc2 	bl	8000e52 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ce:	e007      	b.n	80076e0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f7f9 fbbe 	bl	8000e52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80076de:	e26f      	b.n	8007bc0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076e0:	bf00      	nop
    return;
 80076e2:	e26d      	b.n	8007bc0 <HAL_UART_IRQHandler+0x794>
 80076e4:	10000001 	.word	0x10000001
 80076e8:	04000120 	.word	0x04000120
 80076ec:	08008d55 	.word	0x08008d55

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	f040 8203 	bne.w	8007b00 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80076fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076fe:	f003 0310 	and.w	r3, r3, #16
 8007702:	2b00      	cmp	r3, #0
 8007704:	f000 81fc 	beq.w	8007b00 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800770c:	f003 0310 	and.w	r3, r3, #16
 8007710:	2b00      	cmp	r3, #0
 8007712:	f000 81f5 	beq.w	8007b00 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	2210      	movs	r2, #16
 800771c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007728:	2b40      	cmp	r3, #64	@ 0x40
 800772a:	f040 816d 	bne.w	8007a08 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4aa4      	ldr	r2, [pc, #656]	@ (80079c8 <HAL_UART_IRQHandler+0x59c>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d068      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4aa1      	ldr	r2, [pc, #644]	@ (80079cc <HAL_UART_IRQHandler+0x5a0>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d061      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a9f      	ldr	r2, [pc, #636]	@ (80079d0 <HAL_UART_IRQHandler+0x5a4>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d05a      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a9c      	ldr	r2, [pc, #624]	@ (80079d4 <HAL_UART_IRQHandler+0x5a8>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d053      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	4a9a      	ldr	r2, [pc, #616]	@ (80079d8 <HAL_UART_IRQHandler+0x5ac>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d04c      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a97      	ldr	r2, [pc, #604]	@ (80079dc <HAL_UART_IRQHandler+0x5b0>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d045      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a95      	ldr	r2, [pc, #596]	@ (80079e0 <HAL_UART_IRQHandler+0x5b4>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d03e      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a92      	ldr	r2, [pc, #584]	@ (80079e4 <HAL_UART_IRQHandler+0x5b8>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d037      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a90      	ldr	r2, [pc, #576]	@ (80079e8 <HAL_UART_IRQHandler+0x5bc>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d030      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	4a8d      	ldr	r2, [pc, #564]	@ (80079ec <HAL_UART_IRQHandler+0x5c0>)
 80077b6:	4293      	cmp	r3, r2
 80077b8:	d029      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a8b      	ldr	r2, [pc, #556]	@ (80079f0 <HAL_UART_IRQHandler+0x5c4>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d022      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a88      	ldr	r2, [pc, #544]	@ (80079f4 <HAL_UART_IRQHandler+0x5c8>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d01b      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	4a86      	ldr	r2, [pc, #536]	@ (80079f8 <HAL_UART_IRQHandler+0x5cc>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d014      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	4a83      	ldr	r2, [pc, #524]	@ (80079fc <HAL_UART_IRQHandler+0x5d0>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d00d      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	4a81      	ldr	r2, [pc, #516]	@ (8007a00 <HAL_UART_IRQHandler+0x5d4>)
 80077fc:	4293      	cmp	r3, r2
 80077fe:	d006      	beq.n	800780e <HAL_UART_IRQHandler+0x3e2>
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a7e      	ldr	r2, [pc, #504]	@ (8007a04 <HAL_UART_IRQHandler+0x5d8>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d106      	bne.n	800781c <HAL_UART_IRQHandler+0x3f0>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	b29b      	uxth	r3, r3
 800781a:	e005      	b.n	8007828 <HAL_UART_IRQHandler+0x3fc>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	b29b      	uxth	r3, r3
 8007828:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800782c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007830:	2b00      	cmp	r3, #0
 8007832:	f000 80ad 	beq.w	8007990 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800783c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007840:	429a      	cmp	r2, r3
 8007842:	f080 80a5 	bcs.w	8007990 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800784c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007856:	69db      	ldr	r3, [r3, #28]
 8007858:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800785c:	f000 8087 	beq.w	800796e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007868:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800786c:	e853 3f00 	ldrex	r3, [r3]
 8007870:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007874:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007878:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800787c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	461a      	mov	r2, r3
 8007886:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800788a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800788e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007892:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007896:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800789a:	e841 2300 	strex	r3, r2, [r1]
 800789e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80078a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d1da      	bne.n	8007860 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	3308      	adds	r3, #8
 80078b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078b4:	e853 3f00 	ldrex	r3, [r3]
 80078b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80078ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078bc:	f023 0301 	bic.w	r3, r3, #1
 80078c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	3308      	adds	r3, #8
 80078ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80078ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80078d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80078d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80078da:	e841 2300 	strex	r3, r2, [r1]
 80078de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80078e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1e1      	bne.n	80078aa <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	3308      	adds	r3, #8
 80078ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80078f0:	e853 3f00 	ldrex	r3, [r3]
 80078f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80078f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	3308      	adds	r3, #8
 8007906:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800790a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800790c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800790e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007910:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007912:	e841 2300 	strex	r3, r2, [r1]
 8007916:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007918:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1e3      	bne.n	80078e6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2220      	movs	r2, #32
 8007922:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007932:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007934:	e853 3f00 	ldrex	r3, [r3]
 8007938:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800793a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800793c:	f023 0310 	bic.w	r3, r3, #16
 8007940:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	461a      	mov	r2, r3
 800794a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800794e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007950:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007952:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007954:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007956:	e841 2300 	strex	r3, r2, [r1]
 800795a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800795c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1e4      	bne.n	800792c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007968:	4618      	mov	r0, r3
 800796a:	f7fa fb97 	bl	800209c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2202      	movs	r2, #2
 8007972:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007980:	b29b      	uxth	r3, r3
 8007982:	1ad3      	subs	r3, r2, r3
 8007984:	b29b      	uxth	r3, r3
 8007986:	4619      	mov	r1, r3
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f7f9 fa33 	bl	8000df4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800798e:	e119      	b.n	8007bc4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007996:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800799a:	429a      	cmp	r2, r3
 800799c:	f040 8112 	bne.w	8007bc4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079a6:	69db      	ldr	r3, [r3, #28]
 80079a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079ac:	f040 810a 	bne.w	8007bc4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2202      	movs	r2, #2
 80079b4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80079bc:	4619      	mov	r1, r3
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f7f9 fa18 	bl	8000df4 <HAL_UARTEx_RxEventCallback>
      return;
 80079c4:	e0fe      	b.n	8007bc4 <HAL_UART_IRQHandler+0x798>
 80079c6:	bf00      	nop
 80079c8:	40020010 	.word	0x40020010
 80079cc:	40020028 	.word	0x40020028
 80079d0:	40020040 	.word	0x40020040
 80079d4:	40020058 	.word	0x40020058
 80079d8:	40020070 	.word	0x40020070
 80079dc:	40020088 	.word	0x40020088
 80079e0:	400200a0 	.word	0x400200a0
 80079e4:	400200b8 	.word	0x400200b8
 80079e8:	40020410 	.word	0x40020410
 80079ec:	40020428 	.word	0x40020428
 80079f0:	40020440 	.word	0x40020440
 80079f4:	40020458 	.word	0x40020458
 80079f8:	40020470 	.word	0x40020470
 80079fc:	40020488 	.word	0x40020488
 8007a00:	400204a0 	.word	0x400204a0
 8007a04:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	f000 80cf 	beq.w	8007bc8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8007a2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	f000 80ca 	beq.w	8007bc8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a3c:	e853 3f00 	ldrex	r3, [r3]
 8007a40:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	461a      	mov	r2, r3
 8007a52:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007a56:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a58:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a5a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a5c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a5e:	e841 2300 	strex	r3, r2, [r1]
 8007a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d1e4      	bne.n	8007a34 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	3308      	adds	r3, #8
 8007a70:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a74:	e853 3f00 	ldrex	r3, [r3]
 8007a78:	623b      	str	r3, [r7, #32]
   return(result);
 8007a7a:	6a3a      	ldr	r2, [r7, #32]
 8007a7c:	4b55      	ldr	r3, [pc, #340]	@ (8007bd4 <HAL_UART_IRQHandler+0x7a8>)
 8007a7e:	4013      	ands	r3, r2
 8007a80:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	3308      	adds	r3, #8
 8007a8a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007a8e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a96:	e841 2300 	strex	r3, r2, [r1]
 8007a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d1e3      	bne.n	8007a6a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2220      	movs	r2, #32
 8007aa6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	2200      	movs	r2, #0
 8007aae:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	e853 3f00 	ldrex	r3, [r3]
 8007ac2:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f023 0310 	bic.w	r3, r3, #16
 8007aca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007ad8:	61fb      	str	r3, [r7, #28]
 8007ada:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007adc:	69b9      	ldr	r1, [r7, #24]
 8007ade:	69fa      	ldr	r2, [r7, #28]
 8007ae0:	e841 2300 	strex	r3, r2, [r1]
 8007ae4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d1e4      	bne.n	8007ab6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2202      	movs	r2, #2
 8007af0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007af2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007af6:	4619      	mov	r1, r3
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f7f9 f97b 	bl	8000df4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007afe:	e063      	b.n	8007bc8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007b00:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b04:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00e      	beq.n	8007b2a <HAL_UART_IRQHandler+0x6fe>
 8007b0c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d008      	beq.n	8007b2a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007b20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f001 fe74 	bl	8009810 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b28:	e051      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007b2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d014      	beq.n	8007b60 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007b36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d105      	bne.n	8007b4e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007b42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d008      	beq.n	8007b60 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d03a      	beq.n	8007bcc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	4798      	blx	r3
    }
    return;
 8007b5e:	e035      	b.n	8007bcc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d009      	beq.n	8007b80 <HAL_UART_IRQHandler+0x754>
 8007b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d003      	beq.n	8007b80 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f001 f8fd 	bl	8008d78 <UART_EndTransmit_IT>
    return;
 8007b7e:	e026      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d009      	beq.n	8007ba0 <HAL_UART_IRQHandler+0x774>
 8007b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b90:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d003      	beq.n	8007ba0 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f001 fe4d 	bl	8009838 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b9e:	e016      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ba4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d010      	beq.n	8007bce <HAL_UART_IRQHandler+0x7a2>
 8007bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	da0c      	bge.n	8007bce <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f001 fe35 	bl	8009824 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007bba:	e008      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
      return;
 8007bbc:	bf00      	nop
 8007bbe:	e006      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
    return;
 8007bc0:	bf00      	nop
 8007bc2:	e004      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
      return;
 8007bc4:	bf00      	nop
 8007bc6:	e002      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
      return;
 8007bc8:	bf00      	nop
 8007bca:	e000      	b.n	8007bce <HAL_UART_IRQHandler+0x7a2>
    return;
 8007bcc:	bf00      	nop
  }
}
 8007bce:	37e8      	adds	r7, #232	@ 0xe8
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	effffffe 	.word	0xeffffffe

08007bd8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	b083      	sub	sp, #12
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007be0:	bf00      	nop
 8007be2:	370c      	adds	r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b083      	sub	sp, #12
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8007bf4:	bf00      	nop
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr

08007c00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c04:	b092      	sub	sp, #72	@ 0x48
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	689a      	ldr	r2, [r3, #8]
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	431a      	orrs	r2, r3
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	695b      	ldr	r3, [r3, #20]
 8007c1e:	431a      	orrs	r2, r3
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	69db      	ldr	r3, [r3, #28]
 8007c24:	4313      	orrs	r3, r2
 8007c26:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	681a      	ldr	r2, [r3, #0]
 8007c2e:	4bbe      	ldr	r3, [pc, #760]	@ (8007f28 <UART_SetConfig+0x328>)
 8007c30:	4013      	ands	r3, r2
 8007c32:	697a      	ldr	r2, [r7, #20]
 8007c34:	6812      	ldr	r2, [r2, #0]
 8007c36:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007c38:	430b      	orrs	r3, r1
 8007c3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c3c:	697b      	ldr	r3, [r7, #20]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	68da      	ldr	r2, [r3, #12]
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	4ab3      	ldr	r2, [pc, #716]	@ (8007f2c <UART_SetConfig+0x32c>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d004      	beq.n	8007c6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	6a1b      	ldr	r3, [r3, #32]
 8007c66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	689a      	ldr	r2, [r3, #8]
 8007c72:	4baf      	ldr	r3, [pc, #700]	@ (8007f30 <UART_SetConfig+0x330>)
 8007c74:	4013      	ands	r3, r2
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	6812      	ldr	r2, [r2, #0]
 8007c7a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007c7c:	430b      	orrs	r3, r1
 8007c7e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c86:	f023 010f 	bic.w	r1, r3, #15
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4aa6      	ldr	r2, [pc, #664]	@ (8007f34 <UART_SetConfig+0x334>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d177      	bne.n	8007d90 <UART_SetConfig+0x190>
 8007ca0:	4ba5      	ldr	r3, [pc, #660]	@ (8007f38 <UART_SetConfig+0x338>)
 8007ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ca4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007ca8:	2b28      	cmp	r3, #40	@ 0x28
 8007caa:	d86d      	bhi.n	8007d88 <UART_SetConfig+0x188>
 8007cac:	a201      	add	r2, pc, #4	@ (adr r2, 8007cb4 <UART_SetConfig+0xb4>)
 8007cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cb2:	bf00      	nop
 8007cb4:	08007d59 	.word	0x08007d59
 8007cb8:	08007d89 	.word	0x08007d89
 8007cbc:	08007d89 	.word	0x08007d89
 8007cc0:	08007d89 	.word	0x08007d89
 8007cc4:	08007d89 	.word	0x08007d89
 8007cc8:	08007d89 	.word	0x08007d89
 8007ccc:	08007d89 	.word	0x08007d89
 8007cd0:	08007d89 	.word	0x08007d89
 8007cd4:	08007d61 	.word	0x08007d61
 8007cd8:	08007d89 	.word	0x08007d89
 8007cdc:	08007d89 	.word	0x08007d89
 8007ce0:	08007d89 	.word	0x08007d89
 8007ce4:	08007d89 	.word	0x08007d89
 8007ce8:	08007d89 	.word	0x08007d89
 8007cec:	08007d89 	.word	0x08007d89
 8007cf0:	08007d89 	.word	0x08007d89
 8007cf4:	08007d69 	.word	0x08007d69
 8007cf8:	08007d89 	.word	0x08007d89
 8007cfc:	08007d89 	.word	0x08007d89
 8007d00:	08007d89 	.word	0x08007d89
 8007d04:	08007d89 	.word	0x08007d89
 8007d08:	08007d89 	.word	0x08007d89
 8007d0c:	08007d89 	.word	0x08007d89
 8007d10:	08007d89 	.word	0x08007d89
 8007d14:	08007d71 	.word	0x08007d71
 8007d18:	08007d89 	.word	0x08007d89
 8007d1c:	08007d89 	.word	0x08007d89
 8007d20:	08007d89 	.word	0x08007d89
 8007d24:	08007d89 	.word	0x08007d89
 8007d28:	08007d89 	.word	0x08007d89
 8007d2c:	08007d89 	.word	0x08007d89
 8007d30:	08007d89 	.word	0x08007d89
 8007d34:	08007d79 	.word	0x08007d79
 8007d38:	08007d89 	.word	0x08007d89
 8007d3c:	08007d89 	.word	0x08007d89
 8007d40:	08007d89 	.word	0x08007d89
 8007d44:	08007d89 	.word	0x08007d89
 8007d48:	08007d89 	.word	0x08007d89
 8007d4c:	08007d89 	.word	0x08007d89
 8007d50:	08007d89 	.word	0x08007d89
 8007d54:	08007d81 	.word	0x08007d81
 8007d58:	2301      	movs	r3, #1
 8007d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d5e:	e222      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007d60:	2304      	movs	r3, #4
 8007d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d66:	e21e      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007d68:	2308      	movs	r3, #8
 8007d6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6e:	e21a      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007d70:	2310      	movs	r3, #16
 8007d72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d76:	e216      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007d78:	2320      	movs	r3, #32
 8007d7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d7e:	e212      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007d80:	2340      	movs	r3, #64	@ 0x40
 8007d82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d86:	e20e      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007d88:	2380      	movs	r3, #128	@ 0x80
 8007d8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d8e:	e20a      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	4a69      	ldr	r2, [pc, #420]	@ (8007f3c <UART_SetConfig+0x33c>)
 8007d96:	4293      	cmp	r3, r2
 8007d98:	d130      	bne.n	8007dfc <UART_SetConfig+0x1fc>
 8007d9a:	4b67      	ldr	r3, [pc, #412]	@ (8007f38 <UART_SetConfig+0x338>)
 8007d9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9e:	f003 0307 	and.w	r3, r3, #7
 8007da2:	2b05      	cmp	r3, #5
 8007da4:	d826      	bhi.n	8007df4 <UART_SetConfig+0x1f4>
 8007da6:	a201      	add	r2, pc, #4	@ (adr r2, 8007dac <UART_SetConfig+0x1ac>)
 8007da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dac:	08007dc5 	.word	0x08007dc5
 8007db0:	08007dcd 	.word	0x08007dcd
 8007db4:	08007dd5 	.word	0x08007dd5
 8007db8:	08007ddd 	.word	0x08007ddd
 8007dbc:	08007de5 	.word	0x08007de5
 8007dc0:	08007ded 	.word	0x08007ded
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dca:	e1ec      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007dcc:	2304      	movs	r3, #4
 8007dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd2:	e1e8      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007dd4:	2308      	movs	r3, #8
 8007dd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dda:	e1e4      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007ddc:	2310      	movs	r3, #16
 8007dde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007de2:	e1e0      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007de4:	2320      	movs	r3, #32
 8007de6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dea:	e1dc      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007dec:	2340      	movs	r3, #64	@ 0x40
 8007dee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007df2:	e1d8      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007df4:	2380      	movs	r3, #128	@ 0x80
 8007df6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dfa:	e1d4      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a4f      	ldr	r2, [pc, #316]	@ (8007f40 <UART_SetConfig+0x340>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d130      	bne.n	8007e68 <UART_SetConfig+0x268>
 8007e06:	4b4c      	ldr	r3, [pc, #304]	@ (8007f38 <UART_SetConfig+0x338>)
 8007e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e0a:	f003 0307 	and.w	r3, r3, #7
 8007e0e:	2b05      	cmp	r3, #5
 8007e10:	d826      	bhi.n	8007e60 <UART_SetConfig+0x260>
 8007e12:	a201      	add	r2, pc, #4	@ (adr r2, 8007e18 <UART_SetConfig+0x218>)
 8007e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e18:	08007e31 	.word	0x08007e31
 8007e1c:	08007e39 	.word	0x08007e39
 8007e20:	08007e41 	.word	0x08007e41
 8007e24:	08007e49 	.word	0x08007e49
 8007e28:	08007e51 	.word	0x08007e51
 8007e2c:	08007e59 	.word	0x08007e59
 8007e30:	2300      	movs	r3, #0
 8007e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e36:	e1b6      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007e38:	2304      	movs	r3, #4
 8007e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e3e:	e1b2      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007e40:	2308      	movs	r3, #8
 8007e42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e46:	e1ae      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007e48:	2310      	movs	r3, #16
 8007e4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e4e:	e1aa      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007e50:	2320      	movs	r3, #32
 8007e52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e56:	e1a6      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007e58:	2340      	movs	r3, #64	@ 0x40
 8007e5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e5e:	e1a2      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007e60:	2380      	movs	r3, #128	@ 0x80
 8007e62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e66:	e19e      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007e68:	697b      	ldr	r3, [r7, #20]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a35      	ldr	r2, [pc, #212]	@ (8007f44 <UART_SetConfig+0x344>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d130      	bne.n	8007ed4 <UART_SetConfig+0x2d4>
 8007e72:	4b31      	ldr	r3, [pc, #196]	@ (8007f38 <UART_SetConfig+0x338>)
 8007e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e76:	f003 0307 	and.w	r3, r3, #7
 8007e7a:	2b05      	cmp	r3, #5
 8007e7c:	d826      	bhi.n	8007ecc <UART_SetConfig+0x2cc>
 8007e7e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e84 <UART_SetConfig+0x284>)
 8007e80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e84:	08007e9d 	.word	0x08007e9d
 8007e88:	08007ea5 	.word	0x08007ea5
 8007e8c:	08007ead 	.word	0x08007ead
 8007e90:	08007eb5 	.word	0x08007eb5
 8007e94:	08007ebd 	.word	0x08007ebd
 8007e98:	08007ec5 	.word	0x08007ec5
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ea2:	e180      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007ea4:	2304      	movs	r3, #4
 8007ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eaa:	e17c      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007eac:	2308      	movs	r3, #8
 8007eae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eb2:	e178      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007eb4:	2310      	movs	r3, #16
 8007eb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eba:	e174      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007ebc:	2320      	movs	r3, #32
 8007ebe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ec2:	e170      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007ec4:	2340      	movs	r3, #64	@ 0x40
 8007ec6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eca:	e16c      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007ecc:	2380      	movs	r3, #128	@ 0x80
 8007ece:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ed2:	e168      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a1b      	ldr	r2, [pc, #108]	@ (8007f48 <UART_SetConfig+0x348>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d142      	bne.n	8007f64 <UART_SetConfig+0x364>
 8007ede:	4b16      	ldr	r3, [pc, #88]	@ (8007f38 <UART_SetConfig+0x338>)
 8007ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ee2:	f003 0307 	and.w	r3, r3, #7
 8007ee6:	2b05      	cmp	r3, #5
 8007ee8:	d838      	bhi.n	8007f5c <UART_SetConfig+0x35c>
 8007eea:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef0 <UART_SetConfig+0x2f0>)
 8007eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef0:	08007f09 	.word	0x08007f09
 8007ef4:	08007f11 	.word	0x08007f11
 8007ef8:	08007f19 	.word	0x08007f19
 8007efc:	08007f21 	.word	0x08007f21
 8007f00:	08007f4d 	.word	0x08007f4d
 8007f04:	08007f55 	.word	0x08007f55
 8007f08:	2300      	movs	r3, #0
 8007f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f0e:	e14a      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007f10:	2304      	movs	r3, #4
 8007f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f16:	e146      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007f18:	2308      	movs	r3, #8
 8007f1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f1e:	e142      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007f20:	2310      	movs	r3, #16
 8007f22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f26:	e13e      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007f28:	cfff69f3 	.word	0xcfff69f3
 8007f2c:	58000c00 	.word	0x58000c00
 8007f30:	11fff4ff 	.word	0x11fff4ff
 8007f34:	40011000 	.word	0x40011000
 8007f38:	58024400 	.word	0x58024400
 8007f3c:	40004400 	.word	0x40004400
 8007f40:	40004800 	.word	0x40004800
 8007f44:	40004c00 	.word	0x40004c00
 8007f48:	40005000 	.word	0x40005000
 8007f4c:	2320      	movs	r3, #32
 8007f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f52:	e128      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007f54:	2340      	movs	r3, #64	@ 0x40
 8007f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f5a:	e124      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007f5c:	2380      	movs	r3, #128	@ 0x80
 8007f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007f62:	e120      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8007f64:	697b      	ldr	r3, [r7, #20]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4acb      	ldr	r2, [pc, #812]	@ (8008298 <UART_SetConfig+0x698>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d176      	bne.n	800805c <UART_SetConfig+0x45c>
 8007f6e:	4bcb      	ldr	r3, [pc, #812]	@ (800829c <UART_SetConfig+0x69c>)
 8007f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f76:	2b28      	cmp	r3, #40	@ 0x28
 8007f78:	d86c      	bhi.n	8008054 <UART_SetConfig+0x454>
 8007f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f80 <UART_SetConfig+0x380>)
 8007f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f80:	08008025 	.word	0x08008025
 8007f84:	08008055 	.word	0x08008055
 8007f88:	08008055 	.word	0x08008055
 8007f8c:	08008055 	.word	0x08008055
 8007f90:	08008055 	.word	0x08008055
 8007f94:	08008055 	.word	0x08008055
 8007f98:	08008055 	.word	0x08008055
 8007f9c:	08008055 	.word	0x08008055
 8007fa0:	0800802d 	.word	0x0800802d
 8007fa4:	08008055 	.word	0x08008055
 8007fa8:	08008055 	.word	0x08008055
 8007fac:	08008055 	.word	0x08008055
 8007fb0:	08008055 	.word	0x08008055
 8007fb4:	08008055 	.word	0x08008055
 8007fb8:	08008055 	.word	0x08008055
 8007fbc:	08008055 	.word	0x08008055
 8007fc0:	08008035 	.word	0x08008035
 8007fc4:	08008055 	.word	0x08008055
 8007fc8:	08008055 	.word	0x08008055
 8007fcc:	08008055 	.word	0x08008055
 8007fd0:	08008055 	.word	0x08008055
 8007fd4:	08008055 	.word	0x08008055
 8007fd8:	08008055 	.word	0x08008055
 8007fdc:	08008055 	.word	0x08008055
 8007fe0:	0800803d 	.word	0x0800803d
 8007fe4:	08008055 	.word	0x08008055
 8007fe8:	08008055 	.word	0x08008055
 8007fec:	08008055 	.word	0x08008055
 8007ff0:	08008055 	.word	0x08008055
 8007ff4:	08008055 	.word	0x08008055
 8007ff8:	08008055 	.word	0x08008055
 8007ffc:	08008055 	.word	0x08008055
 8008000:	08008045 	.word	0x08008045
 8008004:	08008055 	.word	0x08008055
 8008008:	08008055 	.word	0x08008055
 800800c:	08008055 	.word	0x08008055
 8008010:	08008055 	.word	0x08008055
 8008014:	08008055 	.word	0x08008055
 8008018:	08008055 	.word	0x08008055
 800801c:	08008055 	.word	0x08008055
 8008020:	0800804d 	.word	0x0800804d
 8008024:	2301      	movs	r3, #1
 8008026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802a:	e0bc      	b.n	80081a6 <UART_SetConfig+0x5a6>
 800802c:	2304      	movs	r3, #4
 800802e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008032:	e0b8      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008034:	2308      	movs	r3, #8
 8008036:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803a:	e0b4      	b.n	80081a6 <UART_SetConfig+0x5a6>
 800803c:	2310      	movs	r3, #16
 800803e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008042:	e0b0      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008044:	2320      	movs	r3, #32
 8008046:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804a:	e0ac      	b.n	80081a6 <UART_SetConfig+0x5a6>
 800804c:	2340      	movs	r3, #64	@ 0x40
 800804e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008052:	e0a8      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008054:	2380      	movs	r3, #128	@ 0x80
 8008056:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800805a:	e0a4      	b.n	80081a6 <UART_SetConfig+0x5a6>
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a8f      	ldr	r2, [pc, #572]	@ (80082a0 <UART_SetConfig+0x6a0>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d130      	bne.n	80080c8 <UART_SetConfig+0x4c8>
 8008066:	4b8d      	ldr	r3, [pc, #564]	@ (800829c <UART_SetConfig+0x69c>)
 8008068:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800806a:	f003 0307 	and.w	r3, r3, #7
 800806e:	2b05      	cmp	r3, #5
 8008070:	d826      	bhi.n	80080c0 <UART_SetConfig+0x4c0>
 8008072:	a201      	add	r2, pc, #4	@ (adr r2, 8008078 <UART_SetConfig+0x478>)
 8008074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008078:	08008091 	.word	0x08008091
 800807c:	08008099 	.word	0x08008099
 8008080:	080080a1 	.word	0x080080a1
 8008084:	080080a9 	.word	0x080080a9
 8008088:	080080b1 	.word	0x080080b1
 800808c:	080080b9 	.word	0x080080b9
 8008090:	2300      	movs	r3, #0
 8008092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008096:	e086      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008098:	2304      	movs	r3, #4
 800809a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809e:	e082      	b.n	80081a6 <UART_SetConfig+0x5a6>
 80080a0:	2308      	movs	r3, #8
 80080a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a6:	e07e      	b.n	80081a6 <UART_SetConfig+0x5a6>
 80080a8:	2310      	movs	r3, #16
 80080aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ae:	e07a      	b.n	80081a6 <UART_SetConfig+0x5a6>
 80080b0:	2320      	movs	r3, #32
 80080b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b6:	e076      	b.n	80081a6 <UART_SetConfig+0x5a6>
 80080b8:	2340      	movs	r3, #64	@ 0x40
 80080ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080be:	e072      	b.n	80081a6 <UART_SetConfig+0x5a6>
 80080c0:	2380      	movs	r3, #128	@ 0x80
 80080c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080c6:	e06e      	b.n	80081a6 <UART_SetConfig+0x5a6>
 80080c8:	697b      	ldr	r3, [r7, #20]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a75      	ldr	r2, [pc, #468]	@ (80082a4 <UART_SetConfig+0x6a4>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d130      	bne.n	8008134 <UART_SetConfig+0x534>
 80080d2:	4b72      	ldr	r3, [pc, #456]	@ (800829c <UART_SetConfig+0x69c>)
 80080d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d6:	f003 0307 	and.w	r3, r3, #7
 80080da:	2b05      	cmp	r3, #5
 80080dc:	d826      	bhi.n	800812c <UART_SetConfig+0x52c>
 80080de:	a201      	add	r2, pc, #4	@ (adr r2, 80080e4 <UART_SetConfig+0x4e4>)
 80080e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e4:	080080fd 	.word	0x080080fd
 80080e8:	08008105 	.word	0x08008105
 80080ec:	0800810d 	.word	0x0800810d
 80080f0:	08008115 	.word	0x08008115
 80080f4:	0800811d 	.word	0x0800811d
 80080f8:	08008125 	.word	0x08008125
 80080fc:	2300      	movs	r3, #0
 80080fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008102:	e050      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008104:	2304      	movs	r3, #4
 8008106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800810a:	e04c      	b.n	80081a6 <UART_SetConfig+0x5a6>
 800810c:	2308      	movs	r3, #8
 800810e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008112:	e048      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008114:	2310      	movs	r3, #16
 8008116:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800811a:	e044      	b.n	80081a6 <UART_SetConfig+0x5a6>
 800811c:	2320      	movs	r3, #32
 800811e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008122:	e040      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008124:	2340      	movs	r3, #64	@ 0x40
 8008126:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800812a:	e03c      	b.n	80081a6 <UART_SetConfig+0x5a6>
 800812c:	2380      	movs	r3, #128	@ 0x80
 800812e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008132:	e038      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008134:	697b      	ldr	r3, [r7, #20]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a5b      	ldr	r2, [pc, #364]	@ (80082a8 <UART_SetConfig+0x6a8>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d130      	bne.n	80081a0 <UART_SetConfig+0x5a0>
 800813e:	4b57      	ldr	r3, [pc, #348]	@ (800829c <UART_SetConfig+0x69c>)
 8008140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008142:	f003 0307 	and.w	r3, r3, #7
 8008146:	2b05      	cmp	r3, #5
 8008148:	d826      	bhi.n	8008198 <UART_SetConfig+0x598>
 800814a:	a201      	add	r2, pc, #4	@ (adr r2, 8008150 <UART_SetConfig+0x550>)
 800814c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008150:	08008169 	.word	0x08008169
 8008154:	08008171 	.word	0x08008171
 8008158:	08008179 	.word	0x08008179
 800815c:	08008181 	.word	0x08008181
 8008160:	08008189 	.word	0x08008189
 8008164:	08008191 	.word	0x08008191
 8008168:	2302      	movs	r3, #2
 800816a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800816e:	e01a      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008170:	2304      	movs	r3, #4
 8008172:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008176:	e016      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008178:	2308      	movs	r3, #8
 800817a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800817e:	e012      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008180:	2310      	movs	r3, #16
 8008182:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008186:	e00e      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008188:	2320      	movs	r3, #32
 800818a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800818e:	e00a      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008190:	2340      	movs	r3, #64	@ 0x40
 8008192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008196:	e006      	b.n	80081a6 <UART_SetConfig+0x5a6>
 8008198:	2380      	movs	r3, #128	@ 0x80
 800819a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800819e:	e002      	b.n	80081a6 <UART_SetConfig+0x5a6>
 80081a0:	2380      	movs	r3, #128	@ 0x80
 80081a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	4a3f      	ldr	r2, [pc, #252]	@ (80082a8 <UART_SetConfig+0x6a8>)
 80081ac:	4293      	cmp	r3, r2
 80081ae:	f040 80f8 	bne.w	80083a2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80081b2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80081b6:	2b20      	cmp	r3, #32
 80081b8:	dc46      	bgt.n	8008248 <UART_SetConfig+0x648>
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	f2c0 8082 	blt.w	80082c4 <UART_SetConfig+0x6c4>
 80081c0:	3b02      	subs	r3, #2
 80081c2:	2b1e      	cmp	r3, #30
 80081c4:	d87e      	bhi.n	80082c4 <UART_SetConfig+0x6c4>
 80081c6:	a201      	add	r2, pc, #4	@ (adr r2, 80081cc <UART_SetConfig+0x5cc>)
 80081c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081cc:	0800824f 	.word	0x0800824f
 80081d0:	080082c5 	.word	0x080082c5
 80081d4:	08008257 	.word	0x08008257
 80081d8:	080082c5 	.word	0x080082c5
 80081dc:	080082c5 	.word	0x080082c5
 80081e0:	080082c5 	.word	0x080082c5
 80081e4:	08008267 	.word	0x08008267
 80081e8:	080082c5 	.word	0x080082c5
 80081ec:	080082c5 	.word	0x080082c5
 80081f0:	080082c5 	.word	0x080082c5
 80081f4:	080082c5 	.word	0x080082c5
 80081f8:	080082c5 	.word	0x080082c5
 80081fc:	080082c5 	.word	0x080082c5
 8008200:	080082c5 	.word	0x080082c5
 8008204:	08008277 	.word	0x08008277
 8008208:	080082c5 	.word	0x080082c5
 800820c:	080082c5 	.word	0x080082c5
 8008210:	080082c5 	.word	0x080082c5
 8008214:	080082c5 	.word	0x080082c5
 8008218:	080082c5 	.word	0x080082c5
 800821c:	080082c5 	.word	0x080082c5
 8008220:	080082c5 	.word	0x080082c5
 8008224:	080082c5 	.word	0x080082c5
 8008228:	080082c5 	.word	0x080082c5
 800822c:	080082c5 	.word	0x080082c5
 8008230:	080082c5 	.word	0x080082c5
 8008234:	080082c5 	.word	0x080082c5
 8008238:	080082c5 	.word	0x080082c5
 800823c:	080082c5 	.word	0x080082c5
 8008240:	080082c5 	.word	0x080082c5
 8008244:	080082b7 	.word	0x080082b7
 8008248:	2b40      	cmp	r3, #64	@ 0x40
 800824a:	d037      	beq.n	80082bc <UART_SetConfig+0x6bc>
 800824c:	e03a      	b.n	80082c4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800824e:	f7fd fd77 	bl	8005d40 <HAL_RCCEx_GetD3PCLK1Freq>
 8008252:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008254:	e03c      	b.n	80082d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008256:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800825a:	4618      	mov	r0, r3
 800825c:	f7fd fd86 	bl	8005d6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008262:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008264:	e034      	b.n	80082d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008266:	f107 0318 	add.w	r3, r7, #24
 800826a:	4618      	mov	r0, r3
 800826c:	f7fd fed2 	bl	8006014 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008270:	69fb      	ldr	r3, [r7, #28]
 8008272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008274:	e02c      	b.n	80082d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008276:	4b09      	ldr	r3, [pc, #36]	@ (800829c <UART_SetConfig+0x69c>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	f003 0320 	and.w	r3, r3, #32
 800827e:	2b00      	cmp	r3, #0
 8008280:	d016      	beq.n	80082b0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008282:	4b06      	ldr	r3, [pc, #24]	@ (800829c <UART_SetConfig+0x69c>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	08db      	lsrs	r3, r3, #3
 8008288:	f003 0303 	and.w	r3, r3, #3
 800828c:	4a07      	ldr	r2, [pc, #28]	@ (80082ac <UART_SetConfig+0x6ac>)
 800828e:	fa22 f303 	lsr.w	r3, r2, r3
 8008292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008294:	e01c      	b.n	80082d0 <UART_SetConfig+0x6d0>
 8008296:	bf00      	nop
 8008298:	40011400 	.word	0x40011400
 800829c:	58024400 	.word	0x58024400
 80082a0:	40007800 	.word	0x40007800
 80082a4:	40007c00 	.word	0x40007c00
 80082a8:	58000c00 	.word	0x58000c00
 80082ac:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80082b0:	4b9d      	ldr	r3, [pc, #628]	@ (8008528 <UART_SetConfig+0x928>)
 80082b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082b4:	e00c      	b.n	80082d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80082b6:	4b9d      	ldr	r3, [pc, #628]	@ (800852c <UART_SetConfig+0x92c>)
 80082b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082ba:	e009      	b.n	80082d0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80082bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80082c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80082c2:	e005      	b.n	80082d0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80082c4:	2300      	movs	r3, #0
 80082c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80082ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80082d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f000 81de 	beq.w	8008694 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082dc:	4a94      	ldr	r2, [pc, #592]	@ (8008530 <UART_SetConfig+0x930>)
 80082de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082e2:	461a      	mov	r2, r3
 80082e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80082ea:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	685a      	ldr	r2, [r3, #4]
 80082f0:	4613      	mov	r3, r2
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	4413      	add	r3, r2
 80082f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d305      	bcc.n	8008308 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008302:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008304:	429a      	cmp	r2, r3
 8008306:	d903      	bls.n	8008310 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800830e:	e1c1      	b.n	8008694 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008312:	2200      	movs	r2, #0
 8008314:	60bb      	str	r3, [r7, #8]
 8008316:	60fa      	str	r2, [r7, #12]
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800831c:	4a84      	ldr	r2, [pc, #528]	@ (8008530 <UART_SetConfig+0x930>)
 800831e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008322:	b29b      	uxth	r3, r3
 8008324:	2200      	movs	r2, #0
 8008326:	603b      	str	r3, [r7, #0]
 8008328:	607a      	str	r2, [r7, #4]
 800832a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800832e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008332:	f7f8 f9e9 	bl	8000708 <__aeabi_uldivmod>
 8008336:	4602      	mov	r2, r0
 8008338:	460b      	mov	r3, r1
 800833a:	4610      	mov	r0, r2
 800833c:	4619      	mov	r1, r3
 800833e:	f04f 0200 	mov.w	r2, #0
 8008342:	f04f 0300 	mov.w	r3, #0
 8008346:	020b      	lsls	r3, r1, #8
 8008348:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800834c:	0202      	lsls	r2, r0, #8
 800834e:	6979      	ldr	r1, [r7, #20]
 8008350:	6849      	ldr	r1, [r1, #4]
 8008352:	0849      	lsrs	r1, r1, #1
 8008354:	2000      	movs	r0, #0
 8008356:	460c      	mov	r4, r1
 8008358:	4605      	mov	r5, r0
 800835a:	eb12 0804 	adds.w	r8, r2, r4
 800835e:	eb43 0905 	adc.w	r9, r3, r5
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	469a      	mov	sl, r3
 800836a:	4693      	mov	fp, r2
 800836c:	4652      	mov	r2, sl
 800836e:	465b      	mov	r3, fp
 8008370:	4640      	mov	r0, r8
 8008372:	4649      	mov	r1, r9
 8008374:	f7f8 f9c8 	bl	8000708 <__aeabi_uldivmod>
 8008378:	4602      	mov	r2, r0
 800837a:	460b      	mov	r3, r1
 800837c:	4613      	mov	r3, r2
 800837e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008380:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008382:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008386:	d308      	bcc.n	800839a <UART_SetConfig+0x79a>
 8008388:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800838a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800838e:	d204      	bcs.n	800839a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008396:	60da      	str	r2, [r3, #12]
 8008398:	e17c      	b.n	8008694 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800839a:	2301      	movs	r3, #1
 800839c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80083a0:	e178      	b.n	8008694 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	69db      	ldr	r3, [r3, #28]
 80083a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083aa:	f040 80c5 	bne.w	8008538 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80083ae:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80083b2:	2b20      	cmp	r3, #32
 80083b4:	dc48      	bgt.n	8008448 <UART_SetConfig+0x848>
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	db7b      	blt.n	80084b2 <UART_SetConfig+0x8b2>
 80083ba:	2b20      	cmp	r3, #32
 80083bc:	d879      	bhi.n	80084b2 <UART_SetConfig+0x8b2>
 80083be:	a201      	add	r2, pc, #4	@ (adr r2, 80083c4 <UART_SetConfig+0x7c4>)
 80083c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083c4:	0800844f 	.word	0x0800844f
 80083c8:	08008457 	.word	0x08008457
 80083cc:	080084b3 	.word	0x080084b3
 80083d0:	080084b3 	.word	0x080084b3
 80083d4:	0800845f 	.word	0x0800845f
 80083d8:	080084b3 	.word	0x080084b3
 80083dc:	080084b3 	.word	0x080084b3
 80083e0:	080084b3 	.word	0x080084b3
 80083e4:	0800846f 	.word	0x0800846f
 80083e8:	080084b3 	.word	0x080084b3
 80083ec:	080084b3 	.word	0x080084b3
 80083f0:	080084b3 	.word	0x080084b3
 80083f4:	080084b3 	.word	0x080084b3
 80083f8:	080084b3 	.word	0x080084b3
 80083fc:	080084b3 	.word	0x080084b3
 8008400:	080084b3 	.word	0x080084b3
 8008404:	0800847f 	.word	0x0800847f
 8008408:	080084b3 	.word	0x080084b3
 800840c:	080084b3 	.word	0x080084b3
 8008410:	080084b3 	.word	0x080084b3
 8008414:	080084b3 	.word	0x080084b3
 8008418:	080084b3 	.word	0x080084b3
 800841c:	080084b3 	.word	0x080084b3
 8008420:	080084b3 	.word	0x080084b3
 8008424:	080084b3 	.word	0x080084b3
 8008428:	080084b3 	.word	0x080084b3
 800842c:	080084b3 	.word	0x080084b3
 8008430:	080084b3 	.word	0x080084b3
 8008434:	080084b3 	.word	0x080084b3
 8008438:	080084b3 	.word	0x080084b3
 800843c:	080084b3 	.word	0x080084b3
 8008440:	080084b3 	.word	0x080084b3
 8008444:	080084a5 	.word	0x080084a5
 8008448:	2b40      	cmp	r3, #64	@ 0x40
 800844a:	d02e      	beq.n	80084aa <UART_SetConfig+0x8aa>
 800844c:	e031      	b.n	80084b2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800844e:	f7fc fa41 	bl	80048d4 <HAL_RCC_GetPCLK1Freq>
 8008452:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008454:	e033      	b.n	80084be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008456:	f7fc fa53 	bl	8004900 <HAL_RCC_GetPCLK2Freq>
 800845a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800845c:	e02f      	b.n	80084be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800845e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008462:	4618      	mov	r0, r3
 8008464:	f7fd fc82 	bl	8005d6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800846a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800846c:	e027      	b.n	80084be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800846e:	f107 0318 	add.w	r3, r7, #24
 8008472:	4618      	mov	r0, r3
 8008474:	f7fd fdce 	bl	8006014 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800847c:	e01f      	b.n	80084be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800847e:	4b2d      	ldr	r3, [pc, #180]	@ (8008534 <UART_SetConfig+0x934>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 0320 	and.w	r3, r3, #32
 8008486:	2b00      	cmp	r3, #0
 8008488:	d009      	beq.n	800849e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800848a:	4b2a      	ldr	r3, [pc, #168]	@ (8008534 <UART_SetConfig+0x934>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	08db      	lsrs	r3, r3, #3
 8008490:	f003 0303 	and.w	r3, r3, #3
 8008494:	4a24      	ldr	r2, [pc, #144]	@ (8008528 <UART_SetConfig+0x928>)
 8008496:	fa22 f303 	lsr.w	r3, r2, r3
 800849a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800849c:	e00f      	b.n	80084be <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800849e:	4b22      	ldr	r3, [pc, #136]	@ (8008528 <UART_SetConfig+0x928>)
 80084a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084a2:	e00c      	b.n	80084be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80084a4:	4b21      	ldr	r3, [pc, #132]	@ (800852c <UART_SetConfig+0x92c>)
 80084a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084a8:	e009      	b.n	80084be <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80084b0:	e005      	b.n	80084be <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80084b2:	2300      	movs	r3, #0
 80084b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80084bc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80084be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 80e7 	beq.w	8008694 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084ca:	4a19      	ldr	r2, [pc, #100]	@ (8008530 <UART_SetConfig+0x930>)
 80084cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084d0:	461a      	mov	r2, r3
 80084d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80084d8:	005a      	lsls	r2, r3, #1
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	685b      	ldr	r3, [r3, #4]
 80084de:	085b      	lsrs	r3, r3, #1
 80084e0:	441a      	add	r2, r3
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80084ea:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ee:	2b0f      	cmp	r3, #15
 80084f0:	d916      	bls.n	8008520 <UART_SetConfig+0x920>
 80084f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084f8:	d212      	bcs.n	8008520 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80084fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	f023 030f 	bic.w	r3, r3, #15
 8008502:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008504:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008506:	085b      	lsrs	r3, r3, #1
 8008508:	b29b      	uxth	r3, r3
 800850a:	f003 0307 	and.w	r3, r3, #7
 800850e:	b29a      	uxth	r2, r3
 8008510:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008512:	4313      	orrs	r3, r2
 8008514:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800851c:	60da      	str	r2, [r3, #12]
 800851e:	e0b9      	b.n	8008694 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008520:	2301      	movs	r3, #1
 8008522:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008526:	e0b5      	b.n	8008694 <UART_SetConfig+0xa94>
 8008528:	03d09000 	.word	0x03d09000
 800852c:	003d0900 	.word	0x003d0900
 8008530:	0800e3ec 	.word	0x0800e3ec
 8008534:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008538:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800853c:	2b20      	cmp	r3, #32
 800853e:	dc49      	bgt.n	80085d4 <UART_SetConfig+0x9d4>
 8008540:	2b00      	cmp	r3, #0
 8008542:	db7c      	blt.n	800863e <UART_SetConfig+0xa3e>
 8008544:	2b20      	cmp	r3, #32
 8008546:	d87a      	bhi.n	800863e <UART_SetConfig+0xa3e>
 8008548:	a201      	add	r2, pc, #4	@ (adr r2, 8008550 <UART_SetConfig+0x950>)
 800854a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800854e:	bf00      	nop
 8008550:	080085db 	.word	0x080085db
 8008554:	080085e3 	.word	0x080085e3
 8008558:	0800863f 	.word	0x0800863f
 800855c:	0800863f 	.word	0x0800863f
 8008560:	080085eb 	.word	0x080085eb
 8008564:	0800863f 	.word	0x0800863f
 8008568:	0800863f 	.word	0x0800863f
 800856c:	0800863f 	.word	0x0800863f
 8008570:	080085fb 	.word	0x080085fb
 8008574:	0800863f 	.word	0x0800863f
 8008578:	0800863f 	.word	0x0800863f
 800857c:	0800863f 	.word	0x0800863f
 8008580:	0800863f 	.word	0x0800863f
 8008584:	0800863f 	.word	0x0800863f
 8008588:	0800863f 	.word	0x0800863f
 800858c:	0800863f 	.word	0x0800863f
 8008590:	0800860b 	.word	0x0800860b
 8008594:	0800863f 	.word	0x0800863f
 8008598:	0800863f 	.word	0x0800863f
 800859c:	0800863f 	.word	0x0800863f
 80085a0:	0800863f 	.word	0x0800863f
 80085a4:	0800863f 	.word	0x0800863f
 80085a8:	0800863f 	.word	0x0800863f
 80085ac:	0800863f 	.word	0x0800863f
 80085b0:	0800863f 	.word	0x0800863f
 80085b4:	0800863f 	.word	0x0800863f
 80085b8:	0800863f 	.word	0x0800863f
 80085bc:	0800863f 	.word	0x0800863f
 80085c0:	0800863f 	.word	0x0800863f
 80085c4:	0800863f 	.word	0x0800863f
 80085c8:	0800863f 	.word	0x0800863f
 80085cc:	0800863f 	.word	0x0800863f
 80085d0:	08008631 	.word	0x08008631
 80085d4:	2b40      	cmp	r3, #64	@ 0x40
 80085d6:	d02e      	beq.n	8008636 <UART_SetConfig+0xa36>
 80085d8:	e031      	b.n	800863e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085da:	f7fc f97b 	bl	80048d4 <HAL_RCC_GetPCLK1Freq>
 80085de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085e0:	e033      	b.n	800864a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085e2:	f7fc f98d 	bl	8004900 <HAL_RCC_GetPCLK2Freq>
 80085e6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085e8:	e02f      	b.n	800864a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7fd fbbc 	bl	8005d6c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80085f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085f8:	e027      	b.n	800864a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085fa:	f107 0318 	add.w	r3, r7, #24
 80085fe:	4618      	mov	r0, r3
 8008600:	f7fd fd08 	bl	8006014 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008608:	e01f      	b.n	800864a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800860a:	4b2d      	ldr	r3, [pc, #180]	@ (80086c0 <UART_SetConfig+0xac0>)
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 0320 	and.w	r3, r3, #32
 8008612:	2b00      	cmp	r3, #0
 8008614:	d009      	beq.n	800862a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008616:	4b2a      	ldr	r3, [pc, #168]	@ (80086c0 <UART_SetConfig+0xac0>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	08db      	lsrs	r3, r3, #3
 800861c:	f003 0303 	and.w	r3, r3, #3
 8008620:	4a28      	ldr	r2, [pc, #160]	@ (80086c4 <UART_SetConfig+0xac4>)
 8008622:	fa22 f303 	lsr.w	r3, r2, r3
 8008626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008628:	e00f      	b.n	800864a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800862a:	4b26      	ldr	r3, [pc, #152]	@ (80086c4 <UART_SetConfig+0xac4>)
 800862c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800862e:	e00c      	b.n	800864a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008630:	4b25      	ldr	r3, [pc, #148]	@ (80086c8 <UART_SetConfig+0xac8>)
 8008632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008634:	e009      	b.n	800864a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008636:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800863a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800863c:	e005      	b.n	800864a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800863e:	2300      	movs	r3, #0
 8008640:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008648:	bf00      	nop
    }

    if (pclk != 0U)
 800864a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800864c:	2b00      	cmp	r3, #0
 800864e:	d021      	beq.n	8008694 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008654:	4a1d      	ldr	r2, [pc, #116]	@ (80086cc <UART_SetConfig+0xacc>)
 8008656:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800865a:	461a      	mov	r2, r3
 800865c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800865e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	685b      	ldr	r3, [r3, #4]
 8008666:	085b      	lsrs	r3, r3, #1
 8008668:	441a      	add	r2, r3
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008672:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008676:	2b0f      	cmp	r3, #15
 8008678:	d909      	bls.n	800868e <UART_SetConfig+0xa8e>
 800867a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800867c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008680:	d205      	bcs.n	800868e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008684:	b29a      	uxth	r2, r3
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	60da      	str	r2, [r3, #12]
 800868c:	e002      	b.n	8008694 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800868e:	2301      	movs	r3, #1
 8008690:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008694:	697b      	ldr	r3, [r7, #20]
 8008696:	2201      	movs	r2, #1
 8008698:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	2201      	movs	r2, #1
 80086a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	2200      	movs	r2, #0
 80086a8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	2200      	movs	r2, #0
 80086ae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80086b0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	3748      	adds	r7, #72	@ 0x48
 80086b8:	46bd      	mov	sp, r7
 80086ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086be:	bf00      	nop
 80086c0:	58024400 	.word	0x58024400
 80086c4:	03d09000 	.word	0x03d09000
 80086c8:	003d0900 	.word	0x003d0900
 80086cc:	0800e3ec 	.word	0x0800e3ec

080086d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086dc:	f003 0308 	and.w	r3, r3, #8
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00a      	beq.n	80086fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fe:	f003 0301 	and.w	r3, r3, #1
 8008702:	2b00      	cmp	r3, #0
 8008704:	d00a      	beq.n	800871c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	430a      	orrs	r2, r1
 800871a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008720:	f003 0302 	and.w	r3, r3, #2
 8008724:	2b00      	cmp	r3, #0
 8008726:	d00a      	beq.n	800873e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	685b      	ldr	r3, [r3, #4]
 800872e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	430a      	orrs	r2, r1
 800873c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008742:	f003 0304 	and.w	r3, r3, #4
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00a      	beq.n	8008760 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	685b      	ldr	r3, [r3, #4]
 8008750:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	430a      	orrs	r2, r1
 800875e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008764:	f003 0310 	and.w	r3, r3, #16
 8008768:	2b00      	cmp	r3, #0
 800876a:	d00a      	beq.n	8008782 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	430a      	orrs	r2, r1
 8008780:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008786:	f003 0320 	and.w	r3, r3, #32
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00a      	beq.n	80087a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	430a      	orrs	r2, r1
 80087a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d01a      	beq.n	80087e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	430a      	orrs	r2, r1
 80087c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087ce:	d10a      	bne.n	80087e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	430a      	orrs	r2, r1
 80087e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00a      	beq.n	8008808 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	430a      	orrs	r2, r1
 8008806:	605a      	str	r2, [r3, #4]
  }
}
 8008808:	bf00      	nop
 800880a:	370c      	adds	r7, #12
 800880c:	46bd      	mov	sp, r7
 800880e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008812:	4770      	bx	lr

08008814 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b098      	sub	sp, #96	@ 0x60
 8008818:	af02      	add	r7, sp, #8
 800881a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2200      	movs	r2, #0
 8008820:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008824:	f7f9 faee 	bl	8001e04 <HAL_GetTick>
 8008828:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 0308 	and.w	r3, r3, #8
 8008834:	2b08      	cmp	r3, #8
 8008836:	d12f      	bne.n	8008898 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008838:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008840:	2200      	movs	r2, #0
 8008842:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 f88e 	bl	8008968 <UART_WaitOnFlagUntilTimeout>
 800884c:	4603      	mov	r3, r0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d022      	beq.n	8008898 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800885a:	e853 3f00 	ldrex	r3, [r3]
 800885e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008862:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008866:	653b      	str	r3, [r7, #80]	@ 0x50
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	461a      	mov	r2, r3
 800886e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008870:	647b      	str	r3, [r7, #68]	@ 0x44
 8008872:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008874:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008876:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008878:	e841 2300 	strex	r3, r2, [r1]
 800887c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800887e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008880:	2b00      	cmp	r3, #0
 8008882:	d1e6      	bne.n	8008852 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2220      	movs	r2, #32
 8008888:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008894:	2303      	movs	r3, #3
 8008896:	e063      	b.n	8008960 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0304 	and.w	r3, r3, #4
 80088a2:	2b04      	cmp	r3, #4
 80088a4:	d149      	bne.n	800893a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80088aa:	9300      	str	r3, [sp, #0]
 80088ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80088ae:	2200      	movs	r2, #0
 80088b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f000 f857 	bl	8008968 <UART_WaitOnFlagUntilTimeout>
 80088ba:	4603      	mov	r3, r0
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d03c      	beq.n	800893a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c8:	e853 3f00 	ldrex	r3, [r3]
 80088cc:	623b      	str	r3, [r7, #32]
   return(result);
 80088ce:	6a3b      	ldr	r3, [r7, #32]
 80088d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	461a      	mov	r2, r3
 80088dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088de:	633b      	str	r3, [r7, #48]	@ 0x30
 80088e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088e6:	e841 2300 	strex	r3, r2, [r1]
 80088ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1e6      	bne.n	80088c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	3308      	adds	r3, #8
 80088f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	e853 3f00 	ldrex	r3, [r3]
 8008900:	60fb      	str	r3, [r7, #12]
   return(result);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	f023 0301 	bic.w	r3, r3, #1
 8008908:	64bb      	str	r3, [r7, #72]	@ 0x48
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	3308      	adds	r3, #8
 8008910:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008912:	61fa      	str	r2, [r7, #28]
 8008914:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008916:	69b9      	ldr	r1, [r7, #24]
 8008918:	69fa      	ldr	r2, [r7, #28]
 800891a:	e841 2300 	strex	r3, r2, [r1]
 800891e:	617b      	str	r3, [r7, #20]
   return(result);
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d1e5      	bne.n	80088f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	2220      	movs	r2, #32
 800892a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008936:	2303      	movs	r3, #3
 8008938:	e012      	b.n	8008960 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2220      	movs	r2, #32
 800893e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2220      	movs	r2, #32
 8008946:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	2200      	movs	r2, #0
 800894e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800895e:	2300      	movs	r3, #0
}
 8008960:	4618      	mov	r0, r3
 8008962:	3758      	adds	r7, #88	@ 0x58
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	603b      	str	r3, [r7, #0]
 8008974:	4613      	mov	r3, r2
 8008976:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008978:	e04f      	b.n	8008a1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800897a:	69bb      	ldr	r3, [r7, #24]
 800897c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008980:	d04b      	beq.n	8008a1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008982:	f7f9 fa3f 	bl	8001e04 <HAL_GetTick>
 8008986:	4602      	mov	r2, r0
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	1ad3      	subs	r3, r2, r3
 800898c:	69ba      	ldr	r2, [r7, #24]
 800898e:	429a      	cmp	r2, r3
 8008990:	d302      	bcc.n	8008998 <UART_WaitOnFlagUntilTimeout+0x30>
 8008992:	69bb      	ldr	r3, [r7, #24]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d101      	bne.n	800899c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	e04e      	b.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f003 0304 	and.w	r3, r3, #4
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d037      	beq.n	8008a1a <UART_WaitOnFlagUntilTimeout+0xb2>
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	2b80      	cmp	r3, #128	@ 0x80
 80089ae:	d034      	beq.n	8008a1a <UART_WaitOnFlagUntilTimeout+0xb2>
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	2b40      	cmp	r3, #64	@ 0x40
 80089b4:	d031      	beq.n	8008a1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	69db      	ldr	r3, [r3, #28]
 80089bc:	f003 0308 	and.w	r3, r3, #8
 80089c0:	2b08      	cmp	r3, #8
 80089c2:	d110      	bne.n	80089e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	2208      	movs	r2, #8
 80089ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089cc:	68f8      	ldr	r0, [r7, #12]
 80089ce:	f000 f95b 	bl	8008c88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2208      	movs	r2, #8
 80089d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e029      	b.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	69db      	ldr	r3, [r3, #28]
 80089ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80089f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80089f4:	d111      	bne.n	8008a1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80089fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f000 f941 	bl	8008c88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	2220      	movs	r2, #32
 8008a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e00f      	b.n	8008a3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	69da      	ldr	r2, [r3, #28]
 8008a20:	68bb      	ldr	r3, [r7, #8]
 8008a22:	4013      	ands	r3, r2
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	429a      	cmp	r2, r3
 8008a28:	bf0c      	ite	eq
 8008a2a:	2301      	moveq	r3, #1
 8008a2c:	2300      	movne	r3, #0
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	461a      	mov	r2, r3
 8008a32:	79fb      	ldrb	r3, [r7, #7]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d0a0      	beq.n	800897a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}
	...

08008a44 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b0a3      	sub	sp, #140	@ 0x8c
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	60f8      	str	r0, [r7, #12]
 8008a4c:	60b9      	str	r1, [r7, #8]
 8008a4e:	4613      	mov	r3, r2
 8008a50:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	88fa      	ldrh	r2, [r7, #6]
 8008a5c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	88fa      	ldrh	r2, [r7, #6]
 8008a64:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008a76:	d10e      	bne.n	8008a96 <UART_Start_Receive_IT+0x52>
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d105      	bne.n	8008a8c <UART_Start_Receive_IT+0x48>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008a86:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a8a:	e02d      	b.n	8008ae8 <UART_Start_Receive_IT+0xa4>
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	22ff      	movs	r2, #255	@ 0xff
 8008a90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008a94:	e028      	b.n	8008ae8 <UART_Start_Receive_IT+0xa4>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	689b      	ldr	r3, [r3, #8]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10d      	bne.n	8008aba <UART_Start_Receive_IT+0x76>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	691b      	ldr	r3, [r3, #16]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d104      	bne.n	8008ab0 <UART_Start_Receive_IT+0x6c>
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	22ff      	movs	r2, #255	@ 0xff
 8008aaa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008aae:	e01b      	b.n	8008ae8 <UART_Start_Receive_IT+0xa4>
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	227f      	movs	r2, #127	@ 0x7f
 8008ab4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ab8:	e016      	b.n	8008ae8 <UART_Start_Receive_IT+0xa4>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	689b      	ldr	r3, [r3, #8]
 8008abe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ac2:	d10d      	bne.n	8008ae0 <UART_Start_Receive_IT+0x9c>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	691b      	ldr	r3, [r3, #16]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d104      	bne.n	8008ad6 <UART_Start_Receive_IT+0x92>
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	227f      	movs	r2, #127	@ 0x7f
 8008ad0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ad4:	e008      	b.n	8008ae8 <UART_Start_Receive_IT+0xa4>
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	223f      	movs	r2, #63	@ 0x3f
 8008ada:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008ade:	e003      	b.n	8008ae8 <UART_Start_Receive_IT+0xa4>
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2200      	movs	r2, #0
 8008aec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2222      	movs	r2, #34	@ 0x22
 8008af4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	3308      	adds	r3, #8
 8008afe:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b02:	e853 3f00 	ldrex	r3, [r3]
 8008b06:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8008b08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008b0a:	f043 0301 	orr.w	r3, r3, #1
 8008b0e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	3308      	adds	r3, #8
 8008b18:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8008b1c:	673a      	str	r2, [r7, #112]	@ 0x70
 8008b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b20:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8008b22:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8008b24:	e841 2300 	strex	r3, r2, [r1]
 8008b28:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8008b2a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d1e3      	bne.n	8008af8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b38:	d14f      	bne.n	8008bda <UART_Start_Receive_IT+0x196>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8008b40:	88fa      	ldrh	r2, [r7, #6]
 8008b42:	429a      	cmp	r2, r3
 8008b44:	d349      	bcc.n	8008bda <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	689b      	ldr	r3, [r3, #8]
 8008b4a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008b4e:	d107      	bne.n	8008b60 <UART_Start_Receive_IT+0x11c>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	691b      	ldr	r3, [r3, #16]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d103      	bne.n	8008b60 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	4a47      	ldr	r2, [pc, #284]	@ (8008c78 <UART_Start_Receive_IT+0x234>)
 8008b5c:	675a      	str	r2, [r3, #116]	@ 0x74
 8008b5e:	e002      	b.n	8008b66 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	4a46      	ldr	r2, [pc, #280]	@ (8008c7c <UART_Start_Receive_IT+0x238>)
 8008b64:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d01a      	beq.n	8008ba4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b76:	e853 3f00 	ldrex	r3, [r3]
 8008b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008b7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b82:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008b90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b92:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b94:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008b96:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008b98:	e841 2300 	strex	r3, r2, [r1]
 8008b9c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008b9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d1e4      	bne.n	8008b6e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	3308      	adds	r3, #8
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008bae:	e853 3f00 	ldrex	r3, [r3]
 8008bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008bba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	3308      	adds	r3, #8
 8008bc2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008bc4:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008bc6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008bca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008bcc:	e841 2300 	strex	r3, r2, [r1]
 8008bd0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008bd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d1e5      	bne.n	8008ba4 <UART_Start_Receive_IT+0x160>
 8008bd8:	e046      	b.n	8008c68 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008be2:	d107      	bne.n	8008bf4 <UART_Start_Receive_IT+0x1b0>
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	691b      	ldr	r3, [r3, #16]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d103      	bne.n	8008bf4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	4a24      	ldr	r2, [pc, #144]	@ (8008c80 <UART_Start_Receive_IT+0x23c>)
 8008bf0:	675a      	str	r2, [r3, #116]	@ 0x74
 8008bf2:	e002      	b.n	8008bfa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	4a23      	ldr	r2, [pc, #140]	@ (8008c84 <UART_Start_Receive_IT+0x240>)
 8008bf8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	691b      	ldr	r3, [r3, #16]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d019      	beq.n	8008c36 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0a:	e853 3f00 	ldrex	r3, [r3]
 8008c0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c12:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8008c16:	677b      	str	r3, [r7, #116]	@ 0x74
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c20:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c22:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008c26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008c28:	e841 2300 	strex	r3, r2, [r1]
 8008c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d1e6      	bne.n	8008c02 <UART_Start_Receive_IT+0x1be>
 8008c34:	e018      	b.n	8008c68 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c3c:	697b      	ldr	r3, [r7, #20]
 8008c3e:	e853 3f00 	ldrex	r3, [r3]
 8008c42:	613b      	str	r3, [r7, #16]
   return(result);
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	f043 0320 	orr.w	r3, r3, #32
 8008c4a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	461a      	mov	r2, r3
 8008c52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c54:	623b      	str	r3, [r7, #32]
 8008c56:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c58:	69f9      	ldr	r1, [r7, #28]
 8008c5a:	6a3a      	ldr	r2, [r7, #32]
 8008c5c:	e841 2300 	strex	r3, r2, [r1]
 8008c60:	61bb      	str	r3, [r7, #24]
   return(result);
 8008c62:	69bb      	ldr	r3, [r7, #24]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1e6      	bne.n	8008c36 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	378c      	adds	r7, #140	@ 0x8c
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	080094a5 	.word	0x080094a5
 8008c7c:	08009141 	.word	0x08009141
 8008c80:	08008f89 	.word	0x08008f89
 8008c84:	08008dd1 	.word	0x08008dd1

08008c88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b095      	sub	sp, #84	@ 0x54
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c98:	e853 3f00 	ldrex	r3, [r3]
 8008c9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ca4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	461a      	mov	r2, r3
 8008cac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cae:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008cb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008cb6:	e841 2300 	strex	r3, r2, [r1]
 8008cba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d1e6      	bne.n	8008c90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	3308      	adds	r3, #8
 8008cc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cca:	6a3b      	ldr	r3, [r7, #32]
 8008ccc:	e853 3f00 	ldrex	r3, [r3]
 8008cd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8008cd2:	69fa      	ldr	r2, [r7, #28]
 8008cd4:	4b1e      	ldr	r3, [pc, #120]	@ (8008d50 <UART_EndRxTransfer+0xc8>)
 8008cd6:	4013      	ands	r3, r2
 8008cd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	3308      	adds	r3, #8
 8008ce0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ce2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008ce8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008cea:	e841 2300 	strex	r3, r2, [r1]
 8008cee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d1e5      	bne.n	8008cc2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	d118      	bne.n	8008d30 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	e853 3f00 	ldrex	r3, [r3]
 8008d0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	f023 0310 	bic.w	r3, r3, #16
 8008d12:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	461a      	mov	r2, r3
 8008d1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d1c:	61bb      	str	r3, [r7, #24]
 8008d1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d20:	6979      	ldr	r1, [r7, #20]
 8008d22:	69ba      	ldr	r2, [r7, #24]
 8008d24:	e841 2300 	strex	r3, r2, [r1]
 8008d28:	613b      	str	r3, [r7, #16]
   return(result);
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d1e6      	bne.n	8008cfe <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2220      	movs	r2, #32
 8008d34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	2200      	movs	r2, #0
 8008d42:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008d44:	bf00      	nop
 8008d46:	3754      	adds	r7, #84	@ 0x54
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4e:	4770      	bx	lr
 8008d50:	effffffe 	.word	0xeffffffe

08008d54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d6a:	68f8      	ldr	r0, [r7, #12]
 8008d6c:	f7f8 f871 	bl	8000e52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d70:	bf00      	nop
 8008d72:	3710      	adds	r7, #16
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}

08008d78 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b088      	sub	sp, #32
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	e853 3f00 	ldrex	r3, [r3]
 8008d8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d94:	61fb      	str	r3, [r7, #28]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	61bb      	str	r3, [r7, #24]
 8008da0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008da2:	6979      	ldr	r1, [r7, #20]
 8008da4:	69ba      	ldr	r2, [r7, #24]
 8008da6:	e841 2300 	strex	r3, r2, [r1]
 8008daa:	613b      	str	r3, [r7, #16]
   return(result);
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d1e6      	bne.n	8008d80 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2220      	movs	r2, #32
 8008db6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f7fe ff09 	bl	8007bd8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dc6:	bf00      	nop
 8008dc8:	3720      	adds	r7, #32
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bd80      	pop	{r7, pc}
	...

08008dd0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b09c      	sub	sp, #112	@ 0x70
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008dde:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008de8:	2b22      	cmp	r3, #34	@ 0x22
 8008dea:	f040 80be 	bne.w	8008f6a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008df4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008df8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8008dfc:	b2d9      	uxtb	r1, r3
 8008dfe:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008e02:	b2da      	uxtb	r2, r3
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e08:	400a      	ands	r2, r1
 8008e0a:	b2d2      	uxtb	r2, r2
 8008e0c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e12:	1c5a      	adds	r2, r3, #1
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	3b01      	subs	r3, #1
 8008e22:	b29a      	uxth	r2, r3
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	f040 80a1 	bne.w	8008f7a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e40:	e853 3f00 	ldrex	r3, [r3]
 8008e44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008e46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008e48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	461a      	mov	r2, r3
 8008e54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008e56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008e58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008e5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008e5e:	e841 2300 	strex	r3, r2, [r1]
 8008e62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008e64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d1e6      	bne.n	8008e38 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	3308      	adds	r3, #8
 8008e70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e74:	e853 3f00 	ldrex	r3, [r3]
 8008e78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e7c:	f023 0301 	bic.w	r3, r3, #1
 8008e80:	667b      	str	r3, [r7, #100]	@ 0x64
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	3308      	adds	r3, #8
 8008e88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008e8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e92:	e841 2300 	strex	r3, r2, [r1]
 8008e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1e5      	bne.n	8008e6a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2220      	movs	r2, #32
 8008ea2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a33      	ldr	r2, [pc, #204]	@ (8008f84 <UART_RxISR_8BIT+0x1b4>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d01f      	beq.n	8008efc <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d018      	beq.n	8008efc <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed2:	e853 3f00 	ldrex	r3, [r3]
 8008ed6:	623b      	str	r3, [r7, #32]
   return(result);
 8008ed8:	6a3b      	ldr	r3, [r7, #32]
 8008eda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008ede:	663b      	str	r3, [r7, #96]	@ 0x60
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	461a      	mov	r2, r3
 8008ee6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ee8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eea:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008eee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ef0:	e841 2300 	strex	r3, r2, [r1]
 8008ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ef6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d1e6      	bne.n	8008eca <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f00:	2b01      	cmp	r3, #1
 8008f02:	d12e      	bne.n	8008f62 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f10:	693b      	ldr	r3, [r7, #16]
 8008f12:	e853 3f00 	ldrex	r3, [r3]
 8008f16:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f023 0310 	bic.w	r3, r3, #16
 8008f1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	461a      	mov	r2, r3
 8008f26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008f28:	61fb      	str	r3, [r7, #28]
 8008f2a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f2c:	69b9      	ldr	r1, [r7, #24]
 8008f2e:	69fa      	ldr	r2, [r7, #28]
 8008f30:	e841 2300 	strex	r3, r2, [r1]
 8008f34:	617b      	str	r3, [r7, #20]
   return(result);
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d1e6      	bne.n	8008f0a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	69db      	ldr	r3, [r3, #28]
 8008f42:	f003 0310 	and.w	r3, r3, #16
 8008f46:	2b10      	cmp	r3, #16
 8008f48:	d103      	bne.n	8008f52 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	2210      	movs	r2, #16
 8008f50:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008f58:	4619      	mov	r1, r3
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f7f7 ff4a 	bl	8000df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f60:	e00b      	b.n	8008f7a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f7fe fe42 	bl	8007bec <HAL_UART_RxCpltCallback>
}
 8008f68:	e007      	b.n	8008f7a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	699a      	ldr	r2, [r3, #24]
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f042 0208 	orr.w	r2, r2, #8
 8008f78:	619a      	str	r2, [r3, #24]
}
 8008f7a:	bf00      	nop
 8008f7c:	3770      	adds	r7, #112	@ 0x70
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}
 8008f82:	bf00      	nop
 8008f84:	58000c00 	.word	0x58000c00

08008f88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b09c      	sub	sp, #112	@ 0x70
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008f96:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008fa0:	2b22      	cmp	r3, #34	@ 0x22
 8008fa2:	f040 80be 	bne.w	8009122 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fb4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008fb6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008fba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008fbe:	4013      	ands	r3, r2
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fca:	1c9a      	adds	r2, r3, #2
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fd6:	b29b      	uxth	r3, r3
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	b29a      	uxth	r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	f040 80a1 	bne.w	8009132 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ff8:	e853 3f00 	ldrex	r3, [r3]
 8008ffc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ffe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009000:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009004:	667b      	str	r3, [r7, #100]	@ 0x64
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	461a      	mov	r2, r3
 800900c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800900e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009010:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009012:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009014:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009016:	e841 2300 	strex	r3, r2, [r1]
 800901a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800901c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800901e:	2b00      	cmp	r3, #0
 8009020:	d1e6      	bne.n	8008ff0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	3308      	adds	r3, #8
 8009028:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800902a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800902c:	e853 3f00 	ldrex	r3, [r3]
 8009030:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009034:	f023 0301 	bic.w	r3, r3, #1
 8009038:	663b      	str	r3, [r7, #96]	@ 0x60
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	3308      	adds	r3, #8
 8009040:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009042:	643a      	str	r2, [r7, #64]	@ 0x40
 8009044:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009046:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009048:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800904a:	e841 2300 	strex	r3, r2, [r1]
 800904e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009052:	2b00      	cmp	r3, #0
 8009054:	d1e5      	bne.n	8009022 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2220      	movs	r2, #32
 800905a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a33      	ldr	r2, [pc, #204]	@ (800913c <UART_RxISR_16BIT+0x1b4>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d01f      	beq.n	80090b4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	685b      	ldr	r3, [r3, #4]
 800907a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800907e:	2b00      	cmp	r3, #0
 8009080:	d018      	beq.n	80090b4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009088:	6a3b      	ldr	r3, [r7, #32]
 800908a:	e853 3f00 	ldrex	r3, [r3]
 800908e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009090:	69fb      	ldr	r3, [r7, #28]
 8009092:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009096:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	461a      	mov	r2, r3
 800909e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80090a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090a2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80090a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80090a8:	e841 2300 	strex	r3, r2, [r1]
 80090ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80090ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d1e6      	bne.n	8009082 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d12e      	bne.n	800911a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2200      	movs	r2, #0
 80090c0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	e853 3f00 	ldrex	r3, [r3]
 80090ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	f023 0310 	bic.w	r3, r3, #16
 80090d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	461a      	mov	r2, r3
 80090de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80090e0:	61bb      	str	r3, [r7, #24]
 80090e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090e4:	6979      	ldr	r1, [r7, #20]
 80090e6:	69ba      	ldr	r2, [r7, #24]
 80090e8:	e841 2300 	strex	r3, r2, [r1]
 80090ec:	613b      	str	r3, [r7, #16]
   return(result);
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d1e6      	bne.n	80090c2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	69db      	ldr	r3, [r3, #28]
 80090fa:	f003 0310 	and.w	r3, r3, #16
 80090fe:	2b10      	cmp	r3, #16
 8009100:	d103      	bne.n	800910a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2210      	movs	r2, #16
 8009108:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009110:	4619      	mov	r1, r3
 8009112:	6878      	ldr	r0, [r7, #4]
 8009114:	f7f7 fe6e 	bl	8000df4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009118:	e00b      	b.n	8009132 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f7fe fd66 	bl	8007bec <HAL_UART_RxCpltCallback>
}
 8009120:	e007      	b.n	8009132 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	699a      	ldr	r2, [r3, #24]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f042 0208 	orr.w	r2, r2, #8
 8009130:	619a      	str	r2, [r3, #24]
}
 8009132:	bf00      	nop
 8009134:	3770      	adds	r7, #112	@ 0x70
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}
 800913a:	bf00      	nop
 800913c:	58000c00 	.word	0x58000c00

08009140 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009140:	b580      	push	{r7, lr}
 8009142:	b0ac      	sub	sp, #176	@ 0xb0
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800914e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	69db      	ldr	r3, [r3, #28]
 8009158:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	689b      	ldr	r3, [r3, #8]
 800916c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009176:	2b22      	cmp	r3, #34	@ 0x22
 8009178:	f040 8181 	bne.w	800947e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009182:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009186:	e124      	b.n	80093d2 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800918e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009192:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009196:	b2d9      	uxtb	r1, r3
 8009198:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800919c:	b2da      	uxtb	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091a2:	400a      	ands	r2, r1
 80091a4:	b2d2      	uxtb	r2, r2
 80091a6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ac:	1c5a      	adds	r2, r3, #1
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	3b01      	subs	r3, #1
 80091bc:	b29a      	uxth	r2, r3
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	69db      	ldr	r3, [r3, #28]
 80091ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80091ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091d2:	f003 0307 	and.w	r3, r3, #7
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d053      	beq.n	8009282 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80091da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80091de:	f003 0301 	and.w	r3, r3, #1
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d011      	beq.n	800920a <UART_RxISR_8BIT_FIFOEN+0xca>
 80091e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80091ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00b      	beq.n	800920a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	2201      	movs	r2, #1
 80091f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009200:	f043 0201 	orr.w	r2, r3, #1
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800920a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800920e:	f003 0302 	and.w	r3, r3, #2
 8009212:	2b00      	cmp	r3, #0
 8009214:	d011      	beq.n	800923a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009216:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800921a:	f003 0301 	and.w	r3, r3, #1
 800921e:	2b00      	cmp	r3, #0
 8009220:	d00b      	beq.n	800923a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2202      	movs	r2, #2
 8009228:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009230:	f043 0204 	orr.w	r2, r3, #4
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800923a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800923e:	f003 0304 	and.w	r3, r3, #4
 8009242:	2b00      	cmp	r3, #0
 8009244:	d011      	beq.n	800926a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009246:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800924a:	f003 0301 	and.w	r3, r3, #1
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00b      	beq.n	800926a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	2204      	movs	r2, #4
 8009258:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009260:	f043 0202 	orr.w	r2, r3, #2
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009270:	2b00      	cmp	r3, #0
 8009272:	d006      	beq.n	8009282 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f7f7 fdec 	bl	8000e52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2200      	movs	r2, #0
 800927e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009288:	b29b      	uxth	r3, r3
 800928a:	2b00      	cmp	r3, #0
 800928c:	f040 80a1 	bne.w	80093d2 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009296:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009298:	e853 3f00 	ldrex	r3, [r3]
 800929c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800929e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80092a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80092a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	461a      	mov	r2, r3
 80092ae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80092b4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092b6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80092b8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80092ba:	e841 2300 	strex	r3, r2, [r1]
 80092be:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80092c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d1e4      	bne.n	8009290 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	3308      	adds	r3, #8
 80092cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80092d0:	e853 3f00 	ldrex	r3, [r3]
 80092d4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 80092d6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092d8:	4b6f      	ldr	r3, [pc, #444]	@ (8009498 <UART_RxISR_8BIT_FIFOEN+0x358>)
 80092da:	4013      	ands	r3, r2
 80092dc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	3308      	adds	r3, #8
 80092e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80092ea:	66ba      	str	r2, [r7, #104]	@ 0x68
 80092ec:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ee:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80092f0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80092f2:	e841 2300 	strex	r3, r2, [r1]
 80092f6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80092f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d1e3      	bne.n	80092c6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2220      	movs	r2, #32
 8009302:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2200      	movs	r2, #0
 800930a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a61      	ldr	r2, [pc, #388]	@ (800949c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009318:	4293      	cmp	r3, r2
 800931a:	d021      	beq.n	8009360 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009326:	2b00      	cmp	r3, #0
 8009328:	d01a      	beq.n	8009360 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009330:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009332:	e853 3f00 	ldrex	r3, [r3]
 8009336:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009338:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800933a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800933e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	461a      	mov	r2, r3
 8009348:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800934c:	657b      	str	r3, [r7, #84]	@ 0x54
 800934e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009350:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009352:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009354:	e841 2300 	strex	r3, r2, [r1]
 8009358:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800935a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800935c:	2b00      	cmp	r3, #0
 800935e:	d1e4      	bne.n	800932a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009364:	2b01      	cmp	r3, #1
 8009366:	d130      	bne.n	80093ca <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2200      	movs	r2, #0
 800936c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009376:	e853 3f00 	ldrex	r3, [r3]
 800937a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800937c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800937e:	f023 0310 	bic.w	r3, r3, #16
 8009382:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	461a      	mov	r2, r3
 800938c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009390:	643b      	str	r3, [r7, #64]	@ 0x40
 8009392:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009394:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009396:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009398:	e841 2300 	strex	r3, r2, [r1]
 800939c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800939e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d1e4      	bne.n	800936e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	69db      	ldr	r3, [r3, #28]
 80093aa:	f003 0310 	and.w	r3, r3, #16
 80093ae:	2b10      	cmp	r3, #16
 80093b0:	d103      	bne.n	80093ba <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2210      	movs	r2, #16
 80093b8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80093c0:	4619      	mov	r1, r3
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7f7 fd16 	bl	8000df4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 80093c8:	e00e      	b.n	80093e8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f7fe fc0e 	bl	8007bec <HAL_UART_RxCpltCallback>
        break;
 80093d0:	e00a      	b.n	80093e8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80093d2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d006      	beq.n	80093e8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 80093da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093de:	f003 0320 	and.w	r3, r3, #32
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	f47f aed0 	bne.w	8009188 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80093ee:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80093f2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d049      	beq.n	800948e <UART_RxISR_8BIT_FIFOEN+0x34e>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009400:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009404:	429a      	cmp	r2, r3
 8009406:	d242      	bcs.n	800948e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	3308      	adds	r3, #8
 800940e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009410:	6a3b      	ldr	r3, [r7, #32]
 8009412:	e853 3f00 	ldrex	r3, [r3]
 8009416:	61fb      	str	r3, [r7, #28]
   return(result);
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800941e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	3308      	adds	r3, #8
 8009428:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800942c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800942e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009430:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009432:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009434:	e841 2300 	strex	r3, r2, [r1]
 8009438:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800943a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800943c:	2b00      	cmp	r3, #0
 800943e:	d1e3      	bne.n	8009408 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4a17      	ldr	r2, [pc, #92]	@ (80094a0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8009444:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	e853 3f00 	ldrex	r3, [r3]
 8009452:	60bb      	str	r3, [r7, #8]
   return(result);
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	f043 0320 	orr.w	r3, r3, #32
 800945a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	461a      	mov	r2, r3
 8009464:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009468:	61bb      	str	r3, [r7, #24]
 800946a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946c:	6979      	ldr	r1, [r7, #20]
 800946e:	69ba      	ldr	r2, [r7, #24]
 8009470:	e841 2300 	strex	r3, r2, [r1]
 8009474:	613b      	str	r3, [r7, #16]
   return(result);
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d1e4      	bne.n	8009446 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800947c:	e007      	b.n	800948e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	699a      	ldr	r2, [r3, #24]
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f042 0208 	orr.w	r2, r2, #8
 800948c:	619a      	str	r2, [r3, #24]
}
 800948e:	bf00      	nop
 8009490:	37b0      	adds	r7, #176	@ 0xb0
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}
 8009496:	bf00      	nop
 8009498:	effffffe 	.word	0xeffffffe
 800949c:	58000c00 	.word	0x58000c00
 80094a0:	08008dd1 	.word	0x08008dd1

080094a4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b0ae      	sub	sp, #184	@ 0xb8
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80094b2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	69db      	ldr	r3, [r3, #28]
 80094bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094da:	2b22      	cmp	r3, #34	@ 0x22
 80094dc:	f040 8185 	bne.w	80097ea <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80094e6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80094ea:	e128      	b.n	800973e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094f2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80094fe:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009502:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009506:	4013      	ands	r3, r2
 8009508:	b29a      	uxth	r2, r3
 800950a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800950e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009514:	1c9a      	adds	r2, r3, #2
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009520:	b29b      	uxth	r3, r3
 8009522:	3b01      	subs	r3, #1
 8009524:	b29a      	uxth	r2, r3
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	69db      	ldr	r3, [r3, #28]
 8009532:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009536:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800953a:	f003 0307 	and.w	r3, r3, #7
 800953e:	2b00      	cmp	r3, #0
 8009540:	d053      	beq.n	80095ea <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009542:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009546:	f003 0301 	and.w	r3, r3, #1
 800954a:	2b00      	cmp	r3, #0
 800954c:	d011      	beq.n	8009572 <UART_RxISR_16BIT_FIFOEN+0xce>
 800954e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009552:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009556:	2b00      	cmp	r3, #0
 8009558:	d00b      	beq.n	8009572 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	2201      	movs	r2, #1
 8009560:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009568:	f043 0201 	orr.w	r2, r3, #1
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009572:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009576:	f003 0302 	and.w	r3, r3, #2
 800957a:	2b00      	cmp	r3, #0
 800957c:	d011      	beq.n	80095a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800957e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	2b00      	cmp	r3, #0
 8009588:	d00b      	beq.n	80095a2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	2202      	movs	r2, #2
 8009590:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009598:	f043 0204 	orr.w	r2, r3, #4
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80095a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80095a6:	f003 0304 	and.w	r3, r3, #4
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d011      	beq.n	80095d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80095ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80095b2:	f003 0301 	and.w	r3, r3, #1
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00b      	beq.n	80095d2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	2204      	movs	r2, #4
 80095c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095c8:	f043 0202 	orr.w	r2, r3, #2
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d006      	beq.n	80095ea <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f7f7 fc38 	bl	8000e52 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	2200      	movs	r2, #0
 80095e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	f040 80a3 	bne.w	800973e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009600:	e853 3f00 	ldrex	r3, [r3]
 8009604:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009606:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009608:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800960c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	461a      	mov	r2, r3
 8009616:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800961a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800961e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009620:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009622:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009626:	e841 2300 	strex	r3, r2, [r1]
 800962a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800962c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800962e:	2b00      	cmp	r3, #0
 8009630:	d1e2      	bne.n	80095f8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	3308      	adds	r3, #8
 8009638:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800963c:	e853 3f00 	ldrex	r3, [r3]
 8009640:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009642:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009644:	4b6f      	ldr	r3, [pc, #444]	@ (8009804 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009646:	4013      	ands	r3, r2
 8009648:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	3308      	adds	r3, #8
 8009652:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009656:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009658:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800965c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800965e:	e841 2300 	strex	r3, r2, [r1]
 8009662:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009664:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1e3      	bne.n	8009632 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2220      	movs	r2, #32
 800966e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2200      	movs	r2, #0
 8009676:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a61      	ldr	r2, [pc, #388]	@ (8009808 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d021      	beq.n	80096cc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009692:	2b00      	cmp	r3, #0
 8009694:	d01a      	beq.n	80096cc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80096a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096aa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	461a      	mov	r2, r3
 80096b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80096b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80096ba:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096bc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80096be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80096c0:	e841 2300 	strex	r3, r2, [r1]
 80096c4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80096c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d1e4      	bne.n	8009696 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d130      	bne.n	8009736 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2200      	movs	r2, #0
 80096d8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096e2:	e853 3f00 	ldrex	r3, [r3]
 80096e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096ea:	f023 0310 	bic.w	r3, r3, #16
 80096ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	461a      	mov	r2, r3
 80096f8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80096fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80096fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009700:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009702:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009704:	e841 2300 	strex	r3, r2, [r1]
 8009708:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800970a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800970c:	2b00      	cmp	r3, #0
 800970e:	d1e4      	bne.n	80096da <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	69db      	ldr	r3, [r3, #28]
 8009716:	f003 0310 	and.w	r3, r3, #16
 800971a:	2b10      	cmp	r3, #16
 800971c:	d103      	bne.n	8009726 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2210      	movs	r2, #16
 8009724:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800972c:	4619      	mov	r1, r3
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f7f7 fb60 	bl	8000df4 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8009734:	e00e      	b.n	8009754 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8009736:	6878      	ldr	r0, [r7, #4]
 8009738:	f7fe fa58 	bl	8007bec <HAL_UART_RxCpltCallback>
        break;
 800973c:	e00a      	b.n	8009754 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800973e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009742:	2b00      	cmp	r3, #0
 8009744:	d006      	beq.n	8009754 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8009746:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800974a:	f003 0320 	and.w	r3, r3, #32
 800974e:	2b00      	cmp	r3, #0
 8009750:	f47f aecc 	bne.w	80094ec <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800975a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800975e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009762:	2b00      	cmp	r3, #0
 8009764:	d049      	beq.n	80097fa <UART_RxISR_16BIT_FIFOEN+0x356>
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800976c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009770:	429a      	cmp	r2, r3
 8009772:	d242      	bcs.n	80097fa <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	3308      	adds	r3, #8
 800977a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800977c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800977e:	e853 3f00 	ldrex	r3, [r3]
 8009782:	623b      	str	r3, [r7, #32]
   return(result);
 8009784:	6a3b      	ldr	r3, [r7, #32]
 8009786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800978a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	3308      	adds	r3, #8
 8009794:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009798:	633a      	str	r2, [r7, #48]	@ 0x30
 800979a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800979c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800979e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80097a0:	e841 2300 	strex	r3, r2, [r1]
 80097a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80097a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d1e3      	bne.n	8009774 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	4a17      	ldr	r2, [pc, #92]	@ (800980c <UART_RxISR_16BIT_FIFOEN+0x368>)
 80097b0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b8:	693b      	ldr	r3, [r7, #16]
 80097ba:	e853 3f00 	ldrex	r3, [r3]
 80097be:	60fb      	str	r3, [r7, #12]
   return(result);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	f043 0320 	orr.w	r3, r3, #32
 80097c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	461a      	mov	r2, r3
 80097d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80097d4:	61fb      	str	r3, [r7, #28]
 80097d6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d8:	69b9      	ldr	r1, [r7, #24]
 80097da:	69fa      	ldr	r2, [r7, #28]
 80097dc:	e841 2300 	strex	r3, r2, [r1]
 80097e0:	617b      	str	r3, [r7, #20]
   return(result);
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d1e4      	bne.n	80097b2 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80097e8:	e007      	b.n	80097fa <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	699a      	ldr	r2, [r3, #24]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f042 0208 	orr.w	r2, r2, #8
 80097f8:	619a      	str	r2, [r3, #24]
}
 80097fa:	bf00      	nop
 80097fc:	37b8      	adds	r7, #184	@ 0xb8
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}
 8009802:	bf00      	nop
 8009804:	effffffe 	.word	0xeffffffe
 8009808:	58000c00 	.word	0x58000c00
 800980c:	08008f89 	.word	0x08008f89

08009810 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009810:	b480      	push	{r7}
 8009812:	b083      	sub	sp, #12
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009818:	bf00      	nop
 800981a:	370c      	adds	r7, #12
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr

08009824 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009824:	b480      	push	{r7}
 8009826:	b083      	sub	sp, #12
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800982c:	bf00      	nop
 800982e:	370c      	adds	r7, #12
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009838:	b480      	push	{r7}
 800983a:	b083      	sub	sp, #12
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009840:	bf00      	nop
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800985a:	2b01      	cmp	r3, #1
 800985c:	d101      	bne.n	8009862 <HAL_UARTEx_DisableFifoMode+0x16>
 800985e:	2302      	movs	r3, #2
 8009860:	e027      	b.n	80098b2 <HAL_UARTEx_DisableFifoMode+0x66>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	2201      	movs	r2, #1
 8009866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2224      	movs	r2, #36	@ 0x24
 800986e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	681a      	ldr	r2, [r3, #0]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f022 0201 	bic.w	r2, r2, #1
 8009888:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009890:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2200      	movs	r2, #0
 8009896:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68fa      	ldr	r2, [r7, #12]
 800989e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2220      	movs	r2, #32
 80098a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	2200      	movs	r2, #0
 80098ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80098b0:	2300      	movs	r3, #0
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3714      	adds	r7, #20
 80098b6:	46bd      	mov	sp, r7
 80098b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098bc:	4770      	bx	lr

080098be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b084      	sub	sp, #16
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
 80098c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80098ce:	2b01      	cmp	r3, #1
 80098d0:	d101      	bne.n	80098d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80098d2:	2302      	movs	r3, #2
 80098d4:	e02d      	b.n	8009932 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2201      	movs	r2, #1
 80098da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2224      	movs	r2, #36	@ 0x24
 80098e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 0201 	bic.w	r2, r2, #1
 80098fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	683a      	ldr	r2, [r7, #0]
 800990e:	430a      	orrs	r2, r1
 8009910:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009912:	6878      	ldr	r0, [r7, #4]
 8009914:	f000 f8a0 	bl	8009a58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	68fa      	ldr	r2, [r7, #12]
 800991e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2220      	movs	r2, #32
 8009924:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	2200      	movs	r2, #0
 800992c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009930:	2300      	movs	r3, #0
}
 8009932:	4618      	mov	r0, r3
 8009934:	3710      	adds	r7, #16
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800993a:	b580      	push	{r7, lr}
 800993c:	b084      	sub	sp, #16
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
 8009942:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800994a:	2b01      	cmp	r3, #1
 800994c:	d101      	bne.n	8009952 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800994e:	2302      	movs	r3, #2
 8009950:	e02d      	b.n	80099ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2201      	movs	r2, #1
 8009956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2224      	movs	r2, #36	@ 0x24
 800995e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	681a      	ldr	r2, [r3, #0]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	f022 0201 	bic.w	r2, r2, #1
 8009978:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	689b      	ldr	r3, [r3, #8]
 8009980:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	683a      	ldr	r2, [r7, #0]
 800998a:	430a      	orrs	r2, r1
 800998c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f000 f862 	bl	8009a58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2220      	movs	r2, #32
 80099a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	2200      	movs	r2, #0
 80099a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099ac:	2300      	movs	r3, #0
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3710      	adds	r7, #16
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b08c      	sub	sp, #48	@ 0x30
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	60f8      	str	r0, [r7, #12]
 80099be:	60b9      	str	r1, [r7, #8]
 80099c0:	4613      	mov	r3, r2
 80099c2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80099c4:	2300      	movs	r3, #0
 80099c6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80099d0:	2b20      	cmp	r3, #32
 80099d2:	d13b      	bne.n	8009a4c <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  {
    if ((pData == NULL) || (Size == 0U))
 80099d4:	68bb      	ldr	r3, [r7, #8]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d002      	beq.n	80099e0 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 80099da:	88fb      	ldrh	r3, [r7, #6]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d101      	bne.n	80099e4 <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 80099e0:	2301      	movs	r3, #1
 80099e2:	e034      	b.n	8009a4e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	2201      	movs	r2, #1
 80099e8:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2200      	movs	r2, #0
 80099ee:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 80099f0:	88fb      	ldrh	r3, [r7, #6]
 80099f2:	461a      	mov	r2, r3
 80099f4:	68b9      	ldr	r1, [r7, #8]
 80099f6:	68f8      	ldr	r0, [r7, #12]
 80099f8:	f7ff f824 	bl	8008a44 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a00:	2b01      	cmp	r3, #1
 8009a02:	d11d      	bne.n	8009a40 <HAL_UARTEx_ReceiveToIdle_IT+0x8a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	2210      	movs	r2, #16
 8009a0a:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a12:	69bb      	ldr	r3, [r7, #24]
 8009a14:	e853 3f00 	ldrex	r3, [r3]
 8009a18:	617b      	str	r3, [r7, #20]
   return(result);
 8009a1a:	697b      	ldr	r3, [r7, #20]
 8009a1c:	f043 0310 	orr.w	r3, r3, #16
 8009a20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	461a      	mov	r2, r3
 8009a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a2c:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a2e:	6a39      	ldr	r1, [r7, #32]
 8009a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a32:	e841 2300 	strex	r3, r2, [r1]
 8009a36:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a38:	69fb      	ldr	r3, [r7, #28]
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d1e6      	bne.n	8009a0c <HAL_UARTEx_ReceiveToIdle_IT+0x56>
 8009a3e:	e002      	b.n	8009a46 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8009a40:	2301      	movs	r3, #1
 8009a42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8009a46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009a4a:	e000      	b.n	8009a4e <HAL_UARTEx_ReceiveToIdle_IT+0x98>
  }
  else
  {
    return HAL_BUSY;
 8009a4c:	2302      	movs	r3, #2
  }
}
 8009a4e:	4618      	mov	r0, r3
 8009a50:	3730      	adds	r7, #48	@ 0x30
 8009a52:	46bd      	mov	sp, r7
 8009a54:	bd80      	pop	{r7, pc}
	...

08009a58 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b085      	sub	sp, #20
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d108      	bne.n	8009a7a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009a78:	e031      	b.n	8009ade <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009a7a:	2310      	movs	r3, #16
 8009a7c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009a7e:	2310      	movs	r3, #16
 8009a80:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	0e5b      	lsrs	r3, r3, #25
 8009a8a:	b2db      	uxtb	r3, r3
 8009a8c:	f003 0307 	and.w	r3, r3, #7
 8009a90:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	689b      	ldr	r3, [r3, #8]
 8009a98:	0f5b      	lsrs	r3, r3, #29
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	f003 0307 	and.w	r3, r3, #7
 8009aa0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009aa2:	7bbb      	ldrb	r3, [r7, #14]
 8009aa4:	7b3a      	ldrb	r2, [r7, #12]
 8009aa6:	4911      	ldr	r1, [pc, #68]	@ (8009aec <UARTEx_SetNbDataToProcess+0x94>)
 8009aa8:	5c8a      	ldrb	r2, [r1, r2]
 8009aaa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009aae:	7b3a      	ldrb	r2, [r7, #12]
 8009ab0:	490f      	ldr	r1, [pc, #60]	@ (8009af0 <UARTEx_SetNbDataToProcess+0x98>)
 8009ab2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009ab4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ab8:	b29a      	uxth	r2, r3
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ac0:	7bfb      	ldrb	r3, [r7, #15]
 8009ac2:	7b7a      	ldrb	r2, [r7, #13]
 8009ac4:	4909      	ldr	r1, [pc, #36]	@ (8009aec <UARTEx_SetNbDataToProcess+0x94>)
 8009ac6:	5c8a      	ldrb	r2, [r1, r2]
 8009ac8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009acc:	7b7a      	ldrb	r2, [r7, #13]
 8009ace:	4908      	ldr	r1, [pc, #32]	@ (8009af0 <UARTEx_SetNbDataToProcess+0x98>)
 8009ad0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ad2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ad6:	b29a      	uxth	r2, r3
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009ade:	bf00      	nop
 8009ae0:	3714      	adds	r7, #20
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	0800e404 	.word	0x0800e404
 8009af0:	0800e40c 	.word	0x0800e40c

08009af4 <__cvt>:
 8009af4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009af6:	ed2d 8b02 	vpush	{d8}
 8009afa:	eeb0 8b40 	vmov.f64	d8, d0
 8009afe:	b085      	sub	sp, #20
 8009b00:	4617      	mov	r7, r2
 8009b02:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8009b04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009b06:	ee18 2a90 	vmov	r2, s17
 8009b0a:	f025 0520 	bic.w	r5, r5, #32
 8009b0e:	2a00      	cmp	r2, #0
 8009b10:	bfb6      	itet	lt
 8009b12:	222d      	movlt	r2, #45	@ 0x2d
 8009b14:	2200      	movge	r2, #0
 8009b16:	eeb1 8b40 	vneglt.f64	d8, d0
 8009b1a:	2d46      	cmp	r5, #70	@ 0x46
 8009b1c:	460c      	mov	r4, r1
 8009b1e:	701a      	strb	r2, [r3, #0]
 8009b20:	d004      	beq.n	8009b2c <__cvt+0x38>
 8009b22:	2d45      	cmp	r5, #69	@ 0x45
 8009b24:	d100      	bne.n	8009b28 <__cvt+0x34>
 8009b26:	3401      	adds	r4, #1
 8009b28:	2102      	movs	r1, #2
 8009b2a:	e000      	b.n	8009b2e <__cvt+0x3a>
 8009b2c:	2103      	movs	r1, #3
 8009b2e:	ab03      	add	r3, sp, #12
 8009b30:	9301      	str	r3, [sp, #4]
 8009b32:	ab02      	add	r3, sp, #8
 8009b34:	9300      	str	r3, [sp, #0]
 8009b36:	4622      	mov	r2, r4
 8009b38:	4633      	mov	r3, r6
 8009b3a:	eeb0 0b48 	vmov.f64	d0, d8
 8009b3e:	f001 f857 	bl	800abf0 <_dtoa_r>
 8009b42:	2d47      	cmp	r5, #71	@ 0x47
 8009b44:	d114      	bne.n	8009b70 <__cvt+0x7c>
 8009b46:	07fb      	lsls	r3, r7, #31
 8009b48:	d50a      	bpl.n	8009b60 <__cvt+0x6c>
 8009b4a:	1902      	adds	r2, r0, r4
 8009b4c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009b50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b54:	bf08      	it	eq
 8009b56:	9203      	streq	r2, [sp, #12]
 8009b58:	2130      	movs	r1, #48	@ 0x30
 8009b5a:	9b03      	ldr	r3, [sp, #12]
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d319      	bcc.n	8009b94 <__cvt+0xa0>
 8009b60:	9b03      	ldr	r3, [sp, #12]
 8009b62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b64:	1a1b      	subs	r3, r3, r0
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	b005      	add	sp, #20
 8009b6a:	ecbd 8b02 	vpop	{d8}
 8009b6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b70:	2d46      	cmp	r5, #70	@ 0x46
 8009b72:	eb00 0204 	add.w	r2, r0, r4
 8009b76:	d1e9      	bne.n	8009b4c <__cvt+0x58>
 8009b78:	7803      	ldrb	r3, [r0, #0]
 8009b7a:	2b30      	cmp	r3, #48	@ 0x30
 8009b7c:	d107      	bne.n	8009b8e <__cvt+0x9a>
 8009b7e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b86:	bf1c      	itt	ne
 8009b88:	f1c4 0401 	rsbne	r4, r4, #1
 8009b8c:	6034      	strne	r4, [r6, #0]
 8009b8e:	6833      	ldr	r3, [r6, #0]
 8009b90:	441a      	add	r2, r3
 8009b92:	e7db      	b.n	8009b4c <__cvt+0x58>
 8009b94:	1c5c      	adds	r4, r3, #1
 8009b96:	9403      	str	r4, [sp, #12]
 8009b98:	7019      	strb	r1, [r3, #0]
 8009b9a:	e7de      	b.n	8009b5a <__cvt+0x66>

08009b9c <__exponent>:
 8009b9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b9e:	2900      	cmp	r1, #0
 8009ba0:	bfba      	itte	lt
 8009ba2:	4249      	neglt	r1, r1
 8009ba4:	232d      	movlt	r3, #45	@ 0x2d
 8009ba6:	232b      	movge	r3, #43	@ 0x2b
 8009ba8:	2909      	cmp	r1, #9
 8009baa:	7002      	strb	r2, [r0, #0]
 8009bac:	7043      	strb	r3, [r0, #1]
 8009bae:	dd29      	ble.n	8009c04 <__exponent+0x68>
 8009bb0:	f10d 0307 	add.w	r3, sp, #7
 8009bb4:	461d      	mov	r5, r3
 8009bb6:	270a      	movs	r7, #10
 8009bb8:	461a      	mov	r2, r3
 8009bba:	fbb1 f6f7 	udiv	r6, r1, r7
 8009bbe:	fb07 1416 	mls	r4, r7, r6, r1
 8009bc2:	3430      	adds	r4, #48	@ 0x30
 8009bc4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009bc8:	460c      	mov	r4, r1
 8009bca:	2c63      	cmp	r4, #99	@ 0x63
 8009bcc:	f103 33ff 	add.w	r3, r3, #4294967295
 8009bd0:	4631      	mov	r1, r6
 8009bd2:	dcf1      	bgt.n	8009bb8 <__exponent+0x1c>
 8009bd4:	3130      	adds	r1, #48	@ 0x30
 8009bd6:	1e94      	subs	r4, r2, #2
 8009bd8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009bdc:	1c41      	adds	r1, r0, #1
 8009bde:	4623      	mov	r3, r4
 8009be0:	42ab      	cmp	r3, r5
 8009be2:	d30a      	bcc.n	8009bfa <__exponent+0x5e>
 8009be4:	f10d 0309 	add.w	r3, sp, #9
 8009be8:	1a9b      	subs	r3, r3, r2
 8009bea:	42ac      	cmp	r4, r5
 8009bec:	bf88      	it	hi
 8009bee:	2300      	movhi	r3, #0
 8009bf0:	3302      	adds	r3, #2
 8009bf2:	4403      	add	r3, r0
 8009bf4:	1a18      	subs	r0, r3, r0
 8009bf6:	b003      	add	sp, #12
 8009bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bfa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009bfe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009c02:	e7ed      	b.n	8009be0 <__exponent+0x44>
 8009c04:	2330      	movs	r3, #48	@ 0x30
 8009c06:	3130      	adds	r1, #48	@ 0x30
 8009c08:	7083      	strb	r3, [r0, #2]
 8009c0a:	70c1      	strb	r1, [r0, #3]
 8009c0c:	1d03      	adds	r3, r0, #4
 8009c0e:	e7f1      	b.n	8009bf4 <__exponent+0x58>

08009c10 <_printf_float>:
 8009c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	b08d      	sub	sp, #52	@ 0x34
 8009c16:	460c      	mov	r4, r1
 8009c18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009c1c:	4616      	mov	r6, r2
 8009c1e:	461f      	mov	r7, r3
 8009c20:	4605      	mov	r5, r0
 8009c22:	f000 fed1 	bl	800a9c8 <_localeconv_r>
 8009c26:	f8d0 b000 	ldr.w	fp, [r0]
 8009c2a:	4658      	mov	r0, fp
 8009c2c:	f7f6 fba8 	bl	8000380 <strlen>
 8009c30:	2300      	movs	r3, #0
 8009c32:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c34:	f8d8 3000 	ldr.w	r3, [r8]
 8009c38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009c3c:	6822      	ldr	r2, [r4, #0]
 8009c3e:	9005      	str	r0, [sp, #20]
 8009c40:	3307      	adds	r3, #7
 8009c42:	f023 0307 	bic.w	r3, r3, #7
 8009c46:	f103 0108 	add.w	r1, r3, #8
 8009c4a:	f8c8 1000 	str.w	r1, [r8]
 8009c4e:	ed93 0b00 	vldr	d0, [r3]
 8009c52:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009eb0 <_printf_float+0x2a0>
 8009c56:	eeb0 7bc0 	vabs.f64	d7, d0
 8009c5a:	eeb4 7b46 	vcmp.f64	d7, d6
 8009c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c62:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8009c66:	dd24      	ble.n	8009cb2 <_printf_float+0xa2>
 8009c68:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c70:	d502      	bpl.n	8009c78 <_printf_float+0x68>
 8009c72:	232d      	movs	r3, #45	@ 0x2d
 8009c74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c78:	498f      	ldr	r1, [pc, #572]	@ (8009eb8 <_printf_float+0x2a8>)
 8009c7a:	4b90      	ldr	r3, [pc, #576]	@ (8009ebc <_printf_float+0x2ac>)
 8009c7c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8009c80:	bf8c      	ite	hi
 8009c82:	4688      	movhi	r8, r1
 8009c84:	4698      	movls	r8, r3
 8009c86:	f022 0204 	bic.w	r2, r2, #4
 8009c8a:	2303      	movs	r3, #3
 8009c8c:	6123      	str	r3, [r4, #16]
 8009c8e:	6022      	str	r2, [r4, #0]
 8009c90:	f04f 0a00 	mov.w	sl, #0
 8009c94:	9700      	str	r7, [sp, #0]
 8009c96:	4633      	mov	r3, r6
 8009c98:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	f000 f9d1 	bl	800a044 <_printf_common>
 8009ca2:	3001      	adds	r0, #1
 8009ca4:	f040 8089 	bne.w	8009dba <_printf_float+0x1aa>
 8009ca8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cac:	b00d      	add	sp, #52	@ 0x34
 8009cae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cb2:	eeb4 0b40 	vcmp.f64	d0, d0
 8009cb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cba:	d709      	bvc.n	8009cd0 <_printf_float+0xc0>
 8009cbc:	ee10 3a90 	vmov	r3, s1
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	bfbc      	itt	lt
 8009cc4:	232d      	movlt	r3, #45	@ 0x2d
 8009cc6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009cca:	497d      	ldr	r1, [pc, #500]	@ (8009ec0 <_printf_float+0x2b0>)
 8009ccc:	4b7d      	ldr	r3, [pc, #500]	@ (8009ec4 <_printf_float+0x2b4>)
 8009cce:	e7d5      	b.n	8009c7c <_printf_float+0x6c>
 8009cd0:	6863      	ldr	r3, [r4, #4]
 8009cd2:	1c59      	adds	r1, r3, #1
 8009cd4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8009cd8:	d139      	bne.n	8009d4e <_printf_float+0x13e>
 8009cda:	2306      	movs	r3, #6
 8009cdc:	6063      	str	r3, [r4, #4]
 8009cde:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	6022      	str	r2, [r4, #0]
 8009ce6:	9303      	str	r3, [sp, #12]
 8009ce8:	ab0a      	add	r3, sp, #40	@ 0x28
 8009cea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009cee:	ab09      	add	r3, sp, #36	@ 0x24
 8009cf0:	9300      	str	r3, [sp, #0]
 8009cf2:	6861      	ldr	r1, [r4, #4]
 8009cf4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009cf8:	4628      	mov	r0, r5
 8009cfa:	f7ff fefb 	bl	8009af4 <__cvt>
 8009cfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009d04:	4680      	mov	r8, r0
 8009d06:	d129      	bne.n	8009d5c <_printf_float+0x14c>
 8009d08:	1cc8      	adds	r0, r1, #3
 8009d0a:	db02      	blt.n	8009d12 <_printf_float+0x102>
 8009d0c:	6863      	ldr	r3, [r4, #4]
 8009d0e:	4299      	cmp	r1, r3
 8009d10:	dd41      	ble.n	8009d96 <_printf_float+0x186>
 8009d12:	f1a9 0902 	sub.w	r9, r9, #2
 8009d16:	fa5f f989 	uxtb.w	r9, r9
 8009d1a:	3901      	subs	r1, #1
 8009d1c:	464a      	mov	r2, r9
 8009d1e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009d22:	9109      	str	r1, [sp, #36]	@ 0x24
 8009d24:	f7ff ff3a 	bl	8009b9c <__exponent>
 8009d28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d2a:	1813      	adds	r3, r2, r0
 8009d2c:	2a01      	cmp	r2, #1
 8009d2e:	4682      	mov	sl, r0
 8009d30:	6123      	str	r3, [r4, #16]
 8009d32:	dc02      	bgt.n	8009d3a <_printf_float+0x12a>
 8009d34:	6822      	ldr	r2, [r4, #0]
 8009d36:	07d2      	lsls	r2, r2, #31
 8009d38:	d501      	bpl.n	8009d3e <_printf_float+0x12e>
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	6123      	str	r3, [r4, #16]
 8009d3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d0a6      	beq.n	8009c94 <_printf_float+0x84>
 8009d46:	232d      	movs	r3, #45	@ 0x2d
 8009d48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009d4c:	e7a2      	b.n	8009c94 <_printf_float+0x84>
 8009d4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009d52:	d1c4      	bne.n	8009cde <_printf_float+0xce>
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1c2      	bne.n	8009cde <_printf_float+0xce>
 8009d58:	2301      	movs	r3, #1
 8009d5a:	e7bf      	b.n	8009cdc <_printf_float+0xcc>
 8009d5c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009d60:	d9db      	bls.n	8009d1a <_printf_float+0x10a>
 8009d62:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8009d66:	d118      	bne.n	8009d9a <_printf_float+0x18a>
 8009d68:	2900      	cmp	r1, #0
 8009d6a:	6863      	ldr	r3, [r4, #4]
 8009d6c:	dd0b      	ble.n	8009d86 <_printf_float+0x176>
 8009d6e:	6121      	str	r1, [r4, #16]
 8009d70:	b913      	cbnz	r3, 8009d78 <_printf_float+0x168>
 8009d72:	6822      	ldr	r2, [r4, #0]
 8009d74:	07d0      	lsls	r0, r2, #31
 8009d76:	d502      	bpl.n	8009d7e <_printf_float+0x16e>
 8009d78:	3301      	adds	r3, #1
 8009d7a:	440b      	add	r3, r1
 8009d7c:	6123      	str	r3, [r4, #16]
 8009d7e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009d80:	f04f 0a00 	mov.w	sl, #0
 8009d84:	e7db      	b.n	8009d3e <_printf_float+0x12e>
 8009d86:	b913      	cbnz	r3, 8009d8e <_printf_float+0x17e>
 8009d88:	6822      	ldr	r2, [r4, #0]
 8009d8a:	07d2      	lsls	r2, r2, #31
 8009d8c:	d501      	bpl.n	8009d92 <_printf_float+0x182>
 8009d8e:	3302      	adds	r3, #2
 8009d90:	e7f4      	b.n	8009d7c <_printf_float+0x16c>
 8009d92:	2301      	movs	r3, #1
 8009d94:	e7f2      	b.n	8009d7c <_printf_float+0x16c>
 8009d96:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8009d9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d9c:	4299      	cmp	r1, r3
 8009d9e:	db05      	blt.n	8009dac <_printf_float+0x19c>
 8009da0:	6823      	ldr	r3, [r4, #0]
 8009da2:	6121      	str	r1, [r4, #16]
 8009da4:	07d8      	lsls	r0, r3, #31
 8009da6:	d5ea      	bpl.n	8009d7e <_printf_float+0x16e>
 8009da8:	1c4b      	adds	r3, r1, #1
 8009daa:	e7e7      	b.n	8009d7c <_printf_float+0x16c>
 8009dac:	2900      	cmp	r1, #0
 8009dae:	bfd4      	ite	le
 8009db0:	f1c1 0202 	rsble	r2, r1, #2
 8009db4:	2201      	movgt	r2, #1
 8009db6:	4413      	add	r3, r2
 8009db8:	e7e0      	b.n	8009d7c <_printf_float+0x16c>
 8009dba:	6823      	ldr	r3, [r4, #0]
 8009dbc:	055a      	lsls	r2, r3, #21
 8009dbe:	d407      	bmi.n	8009dd0 <_printf_float+0x1c0>
 8009dc0:	6923      	ldr	r3, [r4, #16]
 8009dc2:	4642      	mov	r2, r8
 8009dc4:	4631      	mov	r1, r6
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	47b8      	blx	r7
 8009dca:	3001      	adds	r0, #1
 8009dcc:	d12a      	bne.n	8009e24 <_printf_float+0x214>
 8009dce:	e76b      	b.n	8009ca8 <_printf_float+0x98>
 8009dd0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009dd4:	f240 80e0 	bls.w	8009f98 <_printf_float+0x388>
 8009dd8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009ddc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009de4:	d133      	bne.n	8009e4e <_printf_float+0x23e>
 8009de6:	4a38      	ldr	r2, [pc, #224]	@ (8009ec8 <_printf_float+0x2b8>)
 8009de8:	2301      	movs	r3, #1
 8009dea:	4631      	mov	r1, r6
 8009dec:	4628      	mov	r0, r5
 8009dee:	47b8      	blx	r7
 8009df0:	3001      	adds	r0, #1
 8009df2:	f43f af59 	beq.w	8009ca8 <_printf_float+0x98>
 8009df6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009dfa:	4543      	cmp	r3, r8
 8009dfc:	db02      	blt.n	8009e04 <_printf_float+0x1f4>
 8009dfe:	6823      	ldr	r3, [r4, #0]
 8009e00:	07d8      	lsls	r0, r3, #31
 8009e02:	d50f      	bpl.n	8009e24 <_printf_float+0x214>
 8009e04:	9b05      	ldr	r3, [sp, #20]
 8009e06:	465a      	mov	r2, fp
 8009e08:	4631      	mov	r1, r6
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	47b8      	blx	r7
 8009e0e:	3001      	adds	r0, #1
 8009e10:	f43f af4a 	beq.w	8009ca8 <_printf_float+0x98>
 8009e14:	f04f 0900 	mov.w	r9, #0
 8009e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8009e1c:	f104 0a1a 	add.w	sl, r4, #26
 8009e20:	45c8      	cmp	r8, r9
 8009e22:	dc09      	bgt.n	8009e38 <_printf_float+0x228>
 8009e24:	6823      	ldr	r3, [r4, #0]
 8009e26:	079b      	lsls	r3, r3, #30
 8009e28:	f100 8107 	bmi.w	800a03a <_printf_float+0x42a>
 8009e2c:	68e0      	ldr	r0, [r4, #12]
 8009e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e30:	4298      	cmp	r0, r3
 8009e32:	bfb8      	it	lt
 8009e34:	4618      	movlt	r0, r3
 8009e36:	e739      	b.n	8009cac <_printf_float+0x9c>
 8009e38:	2301      	movs	r3, #1
 8009e3a:	4652      	mov	r2, sl
 8009e3c:	4631      	mov	r1, r6
 8009e3e:	4628      	mov	r0, r5
 8009e40:	47b8      	blx	r7
 8009e42:	3001      	adds	r0, #1
 8009e44:	f43f af30 	beq.w	8009ca8 <_printf_float+0x98>
 8009e48:	f109 0901 	add.w	r9, r9, #1
 8009e4c:	e7e8      	b.n	8009e20 <_printf_float+0x210>
 8009e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	dc3b      	bgt.n	8009ecc <_printf_float+0x2bc>
 8009e54:	4a1c      	ldr	r2, [pc, #112]	@ (8009ec8 <_printf_float+0x2b8>)
 8009e56:	2301      	movs	r3, #1
 8009e58:	4631      	mov	r1, r6
 8009e5a:	4628      	mov	r0, r5
 8009e5c:	47b8      	blx	r7
 8009e5e:	3001      	adds	r0, #1
 8009e60:	f43f af22 	beq.w	8009ca8 <_printf_float+0x98>
 8009e64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009e68:	ea59 0303 	orrs.w	r3, r9, r3
 8009e6c:	d102      	bne.n	8009e74 <_printf_float+0x264>
 8009e6e:	6823      	ldr	r3, [r4, #0]
 8009e70:	07d9      	lsls	r1, r3, #31
 8009e72:	d5d7      	bpl.n	8009e24 <_printf_float+0x214>
 8009e74:	9b05      	ldr	r3, [sp, #20]
 8009e76:	465a      	mov	r2, fp
 8009e78:	4631      	mov	r1, r6
 8009e7a:	4628      	mov	r0, r5
 8009e7c:	47b8      	blx	r7
 8009e7e:	3001      	adds	r0, #1
 8009e80:	f43f af12 	beq.w	8009ca8 <_printf_float+0x98>
 8009e84:	f04f 0a00 	mov.w	sl, #0
 8009e88:	f104 0b1a 	add.w	fp, r4, #26
 8009e8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e8e:	425b      	negs	r3, r3
 8009e90:	4553      	cmp	r3, sl
 8009e92:	dc01      	bgt.n	8009e98 <_printf_float+0x288>
 8009e94:	464b      	mov	r3, r9
 8009e96:	e794      	b.n	8009dc2 <_printf_float+0x1b2>
 8009e98:	2301      	movs	r3, #1
 8009e9a:	465a      	mov	r2, fp
 8009e9c:	4631      	mov	r1, r6
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	47b8      	blx	r7
 8009ea2:	3001      	adds	r0, #1
 8009ea4:	f43f af00 	beq.w	8009ca8 <_printf_float+0x98>
 8009ea8:	f10a 0a01 	add.w	sl, sl, #1
 8009eac:	e7ee      	b.n	8009e8c <_printf_float+0x27c>
 8009eae:	bf00      	nop
 8009eb0:	ffffffff 	.word	0xffffffff
 8009eb4:	7fefffff 	.word	0x7fefffff
 8009eb8:	0800e418 	.word	0x0800e418
 8009ebc:	0800e414 	.word	0x0800e414
 8009ec0:	0800e420 	.word	0x0800e420
 8009ec4:	0800e41c 	.word	0x0800e41c
 8009ec8:	0800e424 	.word	0x0800e424
 8009ecc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009ece:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009ed2:	4553      	cmp	r3, sl
 8009ed4:	bfa8      	it	ge
 8009ed6:	4653      	movge	r3, sl
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	4699      	mov	r9, r3
 8009edc:	dc37      	bgt.n	8009f4e <_printf_float+0x33e>
 8009ede:	2300      	movs	r3, #0
 8009ee0:	9307      	str	r3, [sp, #28]
 8009ee2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ee6:	f104 021a 	add.w	r2, r4, #26
 8009eea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009eec:	9907      	ldr	r1, [sp, #28]
 8009eee:	9306      	str	r3, [sp, #24]
 8009ef0:	eba3 0309 	sub.w	r3, r3, r9
 8009ef4:	428b      	cmp	r3, r1
 8009ef6:	dc31      	bgt.n	8009f5c <_printf_float+0x34c>
 8009ef8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009efa:	459a      	cmp	sl, r3
 8009efc:	dc3b      	bgt.n	8009f76 <_printf_float+0x366>
 8009efe:	6823      	ldr	r3, [r4, #0]
 8009f00:	07da      	lsls	r2, r3, #31
 8009f02:	d438      	bmi.n	8009f76 <_printf_float+0x366>
 8009f04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f06:	ebaa 0903 	sub.w	r9, sl, r3
 8009f0a:	9b06      	ldr	r3, [sp, #24]
 8009f0c:	ebaa 0303 	sub.w	r3, sl, r3
 8009f10:	4599      	cmp	r9, r3
 8009f12:	bfa8      	it	ge
 8009f14:	4699      	movge	r9, r3
 8009f16:	f1b9 0f00 	cmp.w	r9, #0
 8009f1a:	dc34      	bgt.n	8009f86 <_printf_float+0x376>
 8009f1c:	f04f 0800 	mov.w	r8, #0
 8009f20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009f24:	f104 0b1a 	add.w	fp, r4, #26
 8009f28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009f2a:	ebaa 0303 	sub.w	r3, sl, r3
 8009f2e:	eba3 0309 	sub.w	r3, r3, r9
 8009f32:	4543      	cmp	r3, r8
 8009f34:	f77f af76 	ble.w	8009e24 <_printf_float+0x214>
 8009f38:	2301      	movs	r3, #1
 8009f3a:	465a      	mov	r2, fp
 8009f3c:	4631      	mov	r1, r6
 8009f3e:	4628      	mov	r0, r5
 8009f40:	47b8      	blx	r7
 8009f42:	3001      	adds	r0, #1
 8009f44:	f43f aeb0 	beq.w	8009ca8 <_printf_float+0x98>
 8009f48:	f108 0801 	add.w	r8, r8, #1
 8009f4c:	e7ec      	b.n	8009f28 <_printf_float+0x318>
 8009f4e:	4642      	mov	r2, r8
 8009f50:	4631      	mov	r1, r6
 8009f52:	4628      	mov	r0, r5
 8009f54:	47b8      	blx	r7
 8009f56:	3001      	adds	r0, #1
 8009f58:	d1c1      	bne.n	8009ede <_printf_float+0x2ce>
 8009f5a:	e6a5      	b.n	8009ca8 <_printf_float+0x98>
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	4631      	mov	r1, r6
 8009f60:	4628      	mov	r0, r5
 8009f62:	9206      	str	r2, [sp, #24]
 8009f64:	47b8      	blx	r7
 8009f66:	3001      	adds	r0, #1
 8009f68:	f43f ae9e 	beq.w	8009ca8 <_printf_float+0x98>
 8009f6c:	9b07      	ldr	r3, [sp, #28]
 8009f6e:	9a06      	ldr	r2, [sp, #24]
 8009f70:	3301      	adds	r3, #1
 8009f72:	9307      	str	r3, [sp, #28]
 8009f74:	e7b9      	b.n	8009eea <_printf_float+0x2da>
 8009f76:	9b05      	ldr	r3, [sp, #20]
 8009f78:	465a      	mov	r2, fp
 8009f7a:	4631      	mov	r1, r6
 8009f7c:	4628      	mov	r0, r5
 8009f7e:	47b8      	blx	r7
 8009f80:	3001      	adds	r0, #1
 8009f82:	d1bf      	bne.n	8009f04 <_printf_float+0x2f4>
 8009f84:	e690      	b.n	8009ca8 <_printf_float+0x98>
 8009f86:	9a06      	ldr	r2, [sp, #24]
 8009f88:	464b      	mov	r3, r9
 8009f8a:	4442      	add	r2, r8
 8009f8c:	4631      	mov	r1, r6
 8009f8e:	4628      	mov	r0, r5
 8009f90:	47b8      	blx	r7
 8009f92:	3001      	adds	r0, #1
 8009f94:	d1c2      	bne.n	8009f1c <_printf_float+0x30c>
 8009f96:	e687      	b.n	8009ca8 <_printf_float+0x98>
 8009f98:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8009f9c:	f1b9 0f01 	cmp.w	r9, #1
 8009fa0:	dc01      	bgt.n	8009fa6 <_printf_float+0x396>
 8009fa2:	07db      	lsls	r3, r3, #31
 8009fa4:	d536      	bpl.n	800a014 <_printf_float+0x404>
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	4642      	mov	r2, r8
 8009faa:	4631      	mov	r1, r6
 8009fac:	4628      	mov	r0, r5
 8009fae:	47b8      	blx	r7
 8009fb0:	3001      	adds	r0, #1
 8009fb2:	f43f ae79 	beq.w	8009ca8 <_printf_float+0x98>
 8009fb6:	9b05      	ldr	r3, [sp, #20]
 8009fb8:	465a      	mov	r2, fp
 8009fba:	4631      	mov	r1, r6
 8009fbc:	4628      	mov	r0, r5
 8009fbe:	47b8      	blx	r7
 8009fc0:	3001      	adds	r0, #1
 8009fc2:	f43f ae71 	beq.w	8009ca8 <_printf_float+0x98>
 8009fc6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009fca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd2:	f109 39ff 	add.w	r9, r9, #4294967295
 8009fd6:	d018      	beq.n	800a00a <_printf_float+0x3fa>
 8009fd8:	464b      	mov	r3, r9
 8009fda:	f108 0201 	add.w	r2, r8, #1
 8009fde:	4631      	mov	r1, r6
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	47b8      	blx	r7
 8009fe4:	3001      	adds	r0, #1
 8009fe6:	d10c      	bne.n	800a002 <_printf_float+0x3f2>
 8009fe8:	e65e      	b.n	8009ca8 <_printf_float+0x98>
 8009fea:	2301      	movs	r3, #1
 8009fec:	465a      	mov	r2, fp
 8009fee:	4631      	mov	r1, r6
 8009ff0:	4628      	mov	r0, r5
 8009ff2:	47b8      	blx	r7
 8009ff4:	3001      	adds	r0, #1
 8009ff6:	f43f ae57 	beq.w	8009ca8 <_printf_float+0x98>
 8009ffa:	f108 0801 	add.w	r8, r8, #1
 8009ffe:	45c8      	cmp	r8, r9
 800a000:	dbf3      	blt.n	8009fea <_printf_float+0x3da>
 800a002:	4653      	mov	r3, sl
 800a004:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a008:	e6dc      	b.n	8009dc4 <_printf_float+0x1b4>
 800a00a:	f04f 0800 	mov.w	r8, #0
 800a00e:	f104 0b1a 	add.w	fp, r4, #26
 800a012:	e7f4      	b.n	8009ffe <_printf_float+0x3ee>
 800a014:	2301      	movs	r3, #1
 800a016:	4642      	mov	r2, r8
 800a018:	e7e1      	b.n	8009fde <_printf_float+0x3ce>
 800a01a:	2301      	movs	r3, #1
 800a01c:	464a      	mov	r2, r9
 800a01e:	4631      	mov	r1, r6
 800a020:	4628      	mov	r0, r5
 800a022:	47b8      	blx	r7
 800a024:	3001      	adds	r0, #1
 800a026:	f43f ae3f 	beq.w	8009ca8 <_printf_float+0x98>
 800a02a:	f108 0801 	add.w	r8, r8, #1
 800a02e:	68e3      	ldr	r3, [r4, #12]
 800a030:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a032:	1a5b      	subs	r3, r3, r1
 800a034:	4543      	cmp	r3, r8
 800a036:	dcf0      	bgt.n	800a01a <_printf_float+0x40a>
 800a038:	e6f8      	b.n	8009e2c <_printf_float+0x21c>
 800a03a:	f04f 0800 	mov.w	r8, #0
 800a03e:	f104 0919 	add.w	r9, r4, #25
 800a042:	e7f4      	b.n	800a02e <_printf_float+0x41e>

0800a044 <_printf_common>:
 800a044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a048:	4616      	mov	r6, r2
 800a04a:	4698      	mov	r8, r3
 800a04c:	688a      	ldr	r2, [r1, #8]
 800a04e:	690b      	ldr	r3, [r1, #16]
 800a050:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a054:	4293      	cmp	r3, r2
 800a056:	bfb8      	it	lt
 800a058:	4613      	movlt	r3, r2
 800a05a:	6033      	str	r3, [r6, #0]
 800a05c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a060:	4607      	mov	r7, r0
 800a062:	460c      	mov	r4, r1
 800a064:	b10a      	cbz	r2, 800a06a <_printf_common+0x26>
 800a066:	3301      	adds	r3, #1
 800a068:	6033      	str	r3, [r6, #0]
 800a06a:	6823      	ldr	r3, [r4, #0]
 800a06c:	0699      	lsls	r1, r3, #26
 800a06e:	bf42      	ittt	mi
 800a070:	6833      	ldrmi	r3, [r6, #0]
 800a072:	3302      	addmi	r3, #2
 800a074:	6033      	strmi	r3, [r6, #0]
 800a076:	6825      	ldr	r5, [r4, #0]
 800a078:	f015 0506 	ands.w	r5, r5, #6
 800a07c:	d106      	bne.n	800a08c <_printf_common+0x48>
 800a07e:	f104 0a19 	add.w	sl, r4, #25
 800a082:	68e3      	ldr	r3, [r4, #12]
 800a084:	6832      	ldr	r2, [r6, #0]
 800a086:	1a9b      	subs	r3, r3, r2
 800a088:	42ab      	cmp	r3, r5
 800a08a:	dc26      	bgt.n	800a0da <_printf_common+0x96>
 800a08c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a090:	6822      	ldr	r2, [r4, #0]
 800a092:	3b00      	subs	r3, #0
 800a094:	bf18      	it	ne
 800a096:	2301      	movne	r3, #1
 800a098:	0692      	lsls	r2, r2, #26
 800a09a:	d42b      	bmi.n	800a0f4 <_printf_common+0xb0>
 800a09c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a0a0:	4641      	mov	r1, r8
 800a0a2:	4638      	mov	r0, r7
 800a0a4:	47c8      	blx	r9
 800a0a6:	3001      	adds	r0, #1
 800a0a8:	d01e      	beq.n	800a0e8 <_printf_common+0xa4>
 800a0aa:	6823      	ldr	r3, [r4, #0]
 800a0ac:	6922      	ldr	r2, [r4, #16]
 800a0ae:	f003 0306 	and.w	r3, r3, #6
 800a0b2:	2b04      	cmp	r3, #4
 800a0b4:	bf02      	ittt	eq
 800a0b6:	68e5      	ldreq	r5, [r4, #12]
 800a0b8:	6833      	ldreq	r3, [r6, #0]
 800a0ba:	1aed      	subeq	r5, r5, r3
 800a0bc:	68a3      	ldr	r3, [r4, #8]
 800a0be:	bf0c      	ite	eq
 800a0c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0c4:	2500      	movne	r5, #0
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	bfc4      	itt	gt
 800a0ca:	1a9b      	subgt	r3, r3, r2
 800a0cc:	18ed      	addgt	r5, r5, r3
 800a0ce:	2600      	movs	r6, #0
 800a0d0:	341a      	adds	r4, #26
 800a0d2:	42b5      	cmp	r5, r6
 800a0d4:	d11a      	bne.n	800a10c <_printf_common+0xc8>
 800a0d6:	2000      	movs	r0, #0
 800a0d8:	e008      	b.n	800a0ec <_printf_common+0xa8>
 800a0da:	2301      	movs	r3, #1
 800a0dc:	4652      	mov	r2, sl
 800a0de:	4641      	mov	r1, r8
 800a0e0:	4638      	mov	r0, r7
 800a0e2:	47c8      	blx	r9
 800a0e4:	3001      	adds	r0, #1
 800a0e6:	d103      	bne.n	800a0f0 <_printf_common+0xac>
 800a0e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0f0:	3501      	adds	r5, #1
 800a0f2:	e7c6      	b.n	800a082 <_printf_common+0x3e>
 800a0f4:	18e1      	adds	r1, r4, r3
 800a0f6:	1c5a      	adds	r2, r3, #1
 800a0f8:	2030      	movs	r0, #48	@ 0x30
 800a0fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a0fe:	4422      	add	r2, r4
 800a100:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a104:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a108:	3302      	adds	r3, #2
 800a10a:	e7c7      	b.n	800a09c <_printf_common+0x58>
 800a10c:	2301      	movs	r3, #1
 800a10e:	4622      	mov	r2, r4
 800a110:	4641      	mov	r1, r8
 800a112:	4638      	mov	r0, r7
 800a114:	47c8      	blx	r9
 800a116:	3001      	adds	r0, #1
 800a118:	d0e6      	beq.n	800a0e8 <_printf_common+0xa4>
 800a11a:	3601      	adds	r6, #1
 800a11c:	e7d9      	b.n	800a0d2 <_printf_common+0x8e>
	...

0800a120 <_printf_i>:
 800a120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a124:	7e0f      	ldrb	r7, [r1, #24]
 800a126:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a128:	2f78      	cmp	r7, #120	@ 0x78
 800a12a:	4691      	mov	r9, r2
 800a12c:	4680      	mov	r8, r0
 800a12e:	460c      	mov	r4, r1
 800a130:	469a      	mov	sl, r3
 800a132:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a136:	d807      	bhi.n	800a148 <_printf_i+0x28>
 800a138:	2f62      	cmp	r7, #98	@ 0x62
 800a13a:	d80a      	bhi.n	800a152 <_printf_i+0x32>
 800a13c:	2f00      	cmp	r7, #0
 800a13e:	f000 80d1 	beq.w	800a2e4 <_printf_i+0x1c4>
 800a142:	2f58      	cmp	r7, #88	@ 0x58
 800a144:	f000 80b8 	beq.w	800a2b8 <_printf_i+0x198>
 800a148:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a14c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a150:	e03a      	b.n	800a1c8 <_printf_i+0xa8>
 800a152:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a156:	2b15      	cmp	r3, #21
 800a158:	d8f6      	bhi.n	800a148 <_printf_i+0x28>
 800a15a:	a101      	add	r1, pc, #4	@ (adr r1, 800a160 <_printf_i+0x40>)
 800a15c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a160:	0800a1b9 	.word	0x0800a1b9
 800a164:	0800a1cd 	.word	0x0800a1cd
 800a168:	0800a149 	.word	0x0800a149
 800a16c:	0800a149 	.word	0x0800a149
 800a170:	0800a149 	.word	0x0800a149
 800a174:	0800a149 	.word	0x0800a149
 800a178:	0800a1cd 	.word	0x0800a1cd
 800a17c:	0800a149 	.word	0x0800a149
 800a180:	0800a149 	.word	0x0800a149
 800a184:	0800a149 	.word	0x0800a149
 800a188:	0800a149 	.word	0x0800a149
 800a18c:	0800a2cb 	.word	0x0800a2cb
 800a190:	0800a1f7 	.word	0x0800a1f7
 800a194:	0800a285 	.word	0x0800a285
 800a198:	0800a149 	.word	0x0800a149
 800a19c:	0800a149 	.word	0x0800a149
 800a1a0:	0800a2ed 	.word	0x0800a2ed
 800a1a4:	0800a149 	.word	0x0800a149
 800a1a8:	0800a1f7 	.word	0x0800a1f7
 800a1ac:	0800a149 	.word	0x0800a149
 800a1b0:	0800a149 	.word	0x0800a149
 800a1b4:	0800a28d 	.word	0x0800a28d
 800a1b8:	6833      	ldr	r3, [r6, #0]
 800a1ba:	1d1a      	adds	r2, r3, #4
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	6032      	str	r2, [r6, #0]
 800a1c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a1c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a1c8:	2301      	movs	r3, #1
 800a1ca:	e09c      	b.n	800a306 <_printf_i+0x1e6>
 800a1cc:	6833      	ldr	r3, [r6, #0]
 800a1ce:	6820      	ldr	r0, [r4, #0]
 800a1d0:	1d19      	adds	r1, r3, #4
 800a1d2:	6031      	str	r1, [r6, #0]
 800a1d4:	0606      	lsls	r6, r0, #24
 800a1d6:	d501      	bpl.n	800a1dc <_printf_i+0xbc>
 800a1d8:	681d      	ldr	r5, [r3, #0]
 800a1da:	e003      	b.n	800a1e4 <_printf_i+0xc4>
 800a1dc:	0645      	lsls	r5, r0, #25
 800a1de:	d5fb      	bpl.n	800a1d8 <_printf_i+0xb8>
 800a1e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a1e4:	2d00      	cmp	r5, #0
 800a1e6:	da03      	bge.n	800a1f0 <_printf_i+0xd0>
 800a1e8:	232d      	movs	r3, #45	@ 0x2d
 800a1ea:	426d      	negs	r5, r5
 800a1ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a1f0:	4858      	ldr	r0, [pc, #352]	@ (800a354 <_printf_i+0x234>)
 800a1f2:	230a      	movs	r3, #10
 800a1f4:	e011      	b.n	800a21a <_printf_i+0xfa>
 800a1f6:	6821      	ldr	r1, [r4, #0]
 800a1f8:	6833      	ldr	r3, [r6, #0]
 800a1fa:	0608      	lsls	r0, r1, #24
 800a1fc:	f853 5b04 	ldr.w	r5, [r3], #4
 800a200:	d402      	bmi.n	800a208 <_printf_i+0xe8>
 800a202:	0649      	lsls	r1, r1, #25
 800a204:	bf48      	it	mi
 800a206:	b2ad      	uxthmi	r5, r5
 800a208:	2f6f      	cmp	r7, #111	@ 0x6f
 800a20a:	4852      	ldr	r0, [pc, #328]	@ (800a354 <_printf_i+0x234>)
 800a20c:	6033      	str	r3, [r6, #0]
 800a20e:	bf14      	ite	ne
 800a210:	230a      	movne	r3, #10
 800a212:	2308      	moveq	r3, #8
 800a214:	2100      	movs	r1, #0
 800a216:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a21a:	6866      	ldr	r6, [r4, #4]
 800a21c:	60a6      	str	r6, [r4, #8]
 800a21e:	2e00      	cmp	r6, #0
 800a220:	db05      	blt.n	800a22e <_printf_i+0x10e>
 800a222:	6821      	ldr	r1, [r4, #0]
 800a224:	432e      	orrs	r6, r5
 800a226:	f021 0104 	bic.w	r1, r1, #4
 800a22a:	6021      	str	r1, [r4, #0]
 800a22c:	d04b      	beq.n	800a2c6 <_printf_i+0x1a6>
 800a22e:	4616      	mov	r6, r2
 800a230:	fbb5 f1f3 	udiv	r1, r5, r3
 800a234:	fb03 5711 	mls	r7, r3, r1, r5
 800a238:	5dc7      	ldrb	r7, [r0, r7]
 800a23a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a23e:	462f      	mov	r7, r5
 800a240:	42bb      	cmp	r3, r7
 800a242:	460d      	mov	r5, r1
 800a244:	d9f4      	bls.n	800a230 <_printf_i+0x110>
 800a246:	2b08      	cmp	r3, #8
 800a248:	d10b      	bne.n	800a262 <_printf_i+0x142>
 800a24a:	6823      	ldr	r3, [r4, #0]
 800a24c:	07df      	lsls	r7, r3, #31
 800a24e:	d508      	bpl.n	800a262 <_printf_i+0x142>
 800a250:	6923      	ldr	r3, [r4, #16]
 800a252:	6861      	ldr	r1, [r4, #4]
 800a254:	4299      	cmp	r1, r3
 800a256:	bfde      	ittt	le
 800a258:	2330      	movle	r3, #48	@ 0x30
 800a25a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a25e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a262:	1b92      	subs	r2, r2, r6
 800a264:	6122      	str	r2, [r4, #16]
 800a266:	f8cd a000 	str.w	sl, [sp]
 800a26a:	464b      	mov	r3, r9
 800a26c:	aa03      	add	r2, sp, #12
 800a26e:	4621      	mov	r1, r4
 800a270:	4640      	mov	r0, r8
 800a272:	f7ff fee7 	bl	800a044 <_printf_common>
 800a276:	3001      	adds	r0, #1
 800a278:	d14a      	bne.n	800a310 <_printf_i+0x1f0>
 800a27a:	f04f 30ff 	mov.w	r0, #4294967295
 800a27e:	b004      	add	sp, #16
 800a280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	f043 0320 	orr.w	r3, r3, #32
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	4832      	ldr	r0, [pc, #200]	@ (800a358 <_printf_i+0x238>)
 800a28e:	2778      	movs	r7, #120	@ 0x78
 800a290:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	6831      	ldr	r1, [r6, #0]
 800a298:	061f      	lsls	r7, r3, #24
 800a29a:	f851 5b04 	ldr.w	r5, [r1], #4
 800a29e:	d402      	bmi.n	800a2a6 <_printf_i+0x186>
 800a2a0:	065f      	lsls	r7, r3, #25
 800a2a2:	bf48      	it	mi
 800a2a4:	b2ad      	uxthmi	r5, r5
 800a2a6:	6031      	str	r1, [r6, #0]
 800a2a8:	07d9      	lsls	r1, r3, #31
 800a2aa:	bf44      	itt	mi
 800a2ac:	f043 0320 	orrmi.w	r3, r3, #32
 800a2b0:	6023      	strmi	r3, [r4, #0]
 800a2b2:	b11d      	cbz	r5, 800a2bc <_printf_i+0x19c>
 800a2b4:	2310      	movs	r3, #16
 800a2b6:	e7ad      	b.n	800a214 <_printf_i+0xf4>
 800a2b8:	4826      	ldr	r0, [pc, #152]	@ (800a354 <_printf_i+0x234>)
 800a2ba:	e7e9      	b.n	800a290 <_printf_i+0x170>
 800a2bc:	6823      	ldr	r3, [r4, #0]
 800a2be:	f023 0320 	bic.w	r3, r3, #32
 800a2c2:	6023      	str	r3, [r4, #0]
 800a2c4:	e7f6      	b.n	800a2b4 <_printf_i+0x194>
 800a2c6:	4616      	mov	r6, r2
 800a2c8:	e7bd      	b.n	800a246 <_printf_i+0x126>
 800a2ca:	6833      	ldr	r3, [r6, #0]
 800a2cc:	6825      	ldr	r5, [r4, #0]
 800a2ce:	6961      	ldr	r1, [r4, #20]
 800a2d0:	1d18      	adds	r0, r3, #4
 800a2d2:	6030      	str	r0, [r6, #0]
 800a2d4:	062e      	lsls	r6, r5, #24
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	d501      	bpl.n	800a2de <_printf_i+0x1be>
 800a2da:	6019      	str	r1, [r3, #0]
 800a2dc:	e002      	b.n	800a2e4 <_printf_i+0x1c4>
 800a2de:	0668      	lsls	r0, r5, #25
 800a2e0:	d5fb      	bpl.n	800a2da <_printf_i+0x1ba>
 800a2e2:	8019      	strh	r1, [r3, #0]
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	6123      	str	r3, [r4, #16]
 800a2e8:	4616      	mov	r6, r2
 800a2ea:	e7bc      	b.n	800a266 <_printf_i+0x146>
 800a2ec:	6833      	ldr	r3, [r6, #0]
 800a2ee:	1d1a      	adds	r2, r3, #4
 800a2f0:	6032      	str	r2, [r6, #0]
 800a2f2:	681e      	ldr	r6, [r3, #0]
 800a2f4:	6862      	ldr	r2, [r4, #4]
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	4630      	mov	r0, r6
 800a2fa:	f7f5 fff1 	bl	80002e0 <memchr>
 800a2fe:	b108      	cbz	r0, 800a304 <_printf_i+0x1e4>
 800a300:	1b80      	subs	r0, r0, r6
 800a302:	6060      	str	r0, [r4, #4]
 800a304:	6863      	ldr	r3, [r4, #4]
 800a306:	6123      	str	r3, [r4, #16]
 800a308:	2300      	movs	r3, #0
 800a30a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a30e:	e7aa      	b.n	800a266 <_printf_i+0x146>
 800a310:	6923      	ldr	r3, [r4, #16]
 800a312:	4632      	mov	r2, r6
 800a314:	4649      	mov	r1, r9
 800a316:	4640      	mov	r0, r8
 800a318:	47d0      	blx	sl
 800a31a:	3001      	adds	r0, #1
 800a31c:	d0ad      	beq.n	800a27a <_printf_i+0x15a>
 800a31e:	6823      	ldr	r3, [r4, #0]
 800a320:	079b      	lsls	r3, r3, #30
 800a322:	d413      	bmi.n	800a34c <_printf_i+0x22c>
 800a324:	68e0      	ldr	r0, [r4, #12]
 800a326:	9b03      	ldr	r3, [sp, #12]
 800a328:	4298      	cmp	r0, r3
 800a32a:	bfb8      	it	lt
 800a32c:	4618      	movlt	r0, r3
 800a32e:	e7a6      	b.n	800a27e <_printf_i+0x15e>
 800a330:	2301      	movs	r3, #1
 800a332:	4632      	mov	r2, r6
 800a334:	4649      	mov	r1, r9
 800a336:	4640      	mov	r0, r8
 800a338:	47d0      	blx	sl
 800a33a:	3001      	adds	r0, #1
 800a33c:	d09d      	beq.n	800a27a <_printf_i+0x15a>
 800a33e:	3501      	adds	r5, #1
 800a340:	68e3      	ldr	r3, [r4, #12]
 800a342:	9903      	ldr	r1, [sp, #12]
 800a344:	1a5b      	subs	r3, r3, r1
 800a346:	42ab      	cmp	r3, r5
 800a348:	dcf2      	bgt.n	800a330 <_printf_i+0x210>
 800a34a:	e7eb      	b.n	800a324 <_printf_i+0x204>
 800a34c:	2500      	movs	r5, #0
 800a34e:	f104 0619 	add.w	r6, r4, #25
 800a352:	e7f5      	b.n	800a340 <_printf_i+0x220>
 800a354:	0800e426 	.word	0x0800e426
 800a358:	0800e437 	.word	0x0800e437

0800a35c <_scanf_float>:
 800a35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a360:	b087      	sub	sp, #28
 800a362:	4691      	mov	r9, r2
 800a364:	9303      	str	r3, [sp, #12]
 800a366:	688b      	ldr	r3, [r1, #8]
 800a368:	1e5a      	subs	r2, r3, #1
 800a36a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a36e:	bf81      	itttt	hi
 800a370:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a374:	eb03 0b05 	addhi.w	fp, r3, r5
 800a378:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a37c:	608b      	strhi	r3, [r1, #8]
 800a37e:	680b      	ldr	r3, [r1, #0]
 800a380:	460a      	mov	r2, r1
 800a382:	f04f 0500 	mov.w	r5, #0
 800a386:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a38a:	f842 3b1c 	str.w	r3, [r2], #28
 800a38e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a392:	4680      	mov	r8, r0
 800a394:	460c      	mov	r4, r1
 800a396:	bf98      	it	ls
 800a398:	f04f 0b00 	movls.w	fp, #0
 800a39c:	9201      	str	r2, [sp, #4]
 800a39e:	4616      	mov	r6, r2
 800a3a0:	46aa      	mov	sl, r5
 800a3a2:	462f      	mov	r7, r5
 800a3a4:	9502      	str	r5, [sp, #8]
 800a3a6:	68a2      	ldr	r2, [r4, #8]
 800a3a8:	b15a      	cbz	r2, 800a3c2 <_scanf_float+0x66>
 800a3aa:	f8d9 3000 	ldr.w	r3, [r9]
 800a3ae:	781b      	ldrb	r3, [r3, #0]
 800a3b0:	2b4e      	cmp	r3, #78	@ 0x4e
 800a3b2:	d863      	bhi.n	800a47c <_scanf_float+0x120>
 800a3b4:	2b40      	cmp	r3, #64	@ 0x40
 800a3b6:	d83b      	bhi.n	800a430 <_scanf_float+0xd4>
 800a3b8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a3bc:	b2c8      	uxtb	r0, r1
 800a3be:	280e      	cmp	r0, #14
 800a3c0:	d939      	bls.n	800a436 <_scanf_float+0xda>
 800a3c2:	b11f      	cbz	r7, 800a3cc <_scanf_float+0x70>
 800a3c4:	6823      	ldr	r3, [r4, #0]
 800a3c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a3ca:	6023      	str	r3, [r4, #0]
 800a3cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a3d0:	f1ba 0f01 	cmp.w	sl, #1
 800a3d4:	f200 8114 	bhi.w	800a600 <_scanf_float+0x2a4>
 800a3d8:	9b01      	ldr	r3, [sp, #4]
 800a3da:	429e      	cmp	r6, r3
 800a3dc:	f200 8105 	bhi.w	800a5ea <_scanf_float+0x28e>
 800a3e0:	2001      	movs	r0, #1
 800a3e2:	b007      	add	sp, #28
 800a3e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a3ec:	2a0d      	cmp	r2, #13
 800a3ee:	d8e8      	bhi.n	800a3c2 <_scanf_float+0x66>
 800a3f0:	a101      	add	r1, pc, #4	@ (adr r1, 800a3f8 <_scanf_float+0x9c>)
 800a3f2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a3f6:	bf00      	nop
 800a3f8:	0800a541 	.word	0x0800a541
 800a3fc:	0800a3c3 	.word	0x0800a3c3
 800a400:	0800a3c3 	.word	0x0800a3c3
 800a404:	0800a3c3 	.word	0x0800a3c3
 800a408:	0800a59d 	.word	0x0800a59d
 800a40c:	0800a577 	.word	0x0800a577
 800a410:	0800a3c3 	.word	0x0800a3c3
 800a414:	0800a3c3 	.word	0x0800a3c3
 800a418:	0800a54f 	.word	0x0800a54f
 800a41c:	0800a3c3 	.word	0x0800a3c3
 800a420:	0800a3c3 	.word	0x0800a3c3
 800a424:	0800a3c3 	.word	0x0800a3c3
 800a428:	0800a3c3 	.word	0x0800a3c3
 800a42c:	0800a50b 	.word	0x0800a50b
 800a430:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a434:	e7da      	b.n	800a3ec <_scanf_float+0x90>
 800a436:	290e      	cmp	r1, #14
 800a438:	d8c3      	bhi.n	800a3c2 <_scanf_float+0x66>
 800a43a:	a001      	add	r0, pc, #4	@ (adr r0, 800a440 <_scanf_float+0xe4>)
 800a43c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a440:	0800a4fb 	.word	0x0800a4fb
 800a444:	0800a3c3 	.word	0x0800a3c3
 800a448:	0800a4fb 	.word	0x0800a4fb
 800a44c:	0800a58b 	.word	0x0800a58b
 800a450:	0800a3c3 	.word	0x0800a3c3
 800a454:	0800a49d 	.word	0x0800a49d
 800a458:	0800a4e1 	.word	0x0800a4e1
 800a45c:	0800a4e1 	.word	0x0800a4e1
 800a460:	0800a4e1 	.word	0x0800a4e1
 800a464:	0800a4e1 	.word	0x0800a4e1
 800a468:	0800a4e1 	.word	0x0800a4e1
 800a46c:	0800a4e1 	.word	0x0800a4e1
 800a470:	0800a4e1 	.word	0x0800a4e1
 800a474:	0800a4e1 	.word	0x0800a4e1
 800a478:	0800a4e1 	.word	0x0800a4e1
 800a47c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a47e:	d809      	bhi.n	800a494 <_scanf_float+0x138>
 800a480:	2b60      	cmp	r3, #96	@ 0x60
 800a482:	d8b1      	bhi.n	800a3e8 <_scanf_float+0x8c>
 800a484:	2b54      	cmp	r3, #84	@ 0x54
 800a486:	d07b      	beq.n	800a580 <_scanf_float+0x224>
 800a488:	2b59      	cmp	r3, #89	@ 0x59
 800a48a:	d19a      	bne.n	800a3c2 <_scanf_float+0x66>
 800a48c:	2d07      	cmp	r5, #7
 800a48e:	d198      	bne.n	800a3c2 <_scanf_float+0x66>
 800a490:	2508      	movs	r5, #8
 800a492:	e02f      	b.n	800a4f4 <_scanf_float+0x198>
 800a494:	2b74      	cmp	r3, #116	@ 0x74
 800a496:	d073      	beq.n	800a580 <_scanf_float+0x224>
 800a498:	2b79      	cmp	r3, #121	@ 0x79
 800a49a:	e7f6      	b.n	800a48a <_scanf_float+0x12e>
 800a49c:	6821      	ldr	r1, [r4, #0]
 800a49e:	05c8      	lsls	r0, r1, #23
 800a4a0:	d51e      	bpl.n	800a4e0 <_scanf_float+0x184>
 800a4a2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a4a6:	6021      	str	r1, [r4, #0]
 800a4a8:	3701      	adds	r7, #1
 800a4aa:	f1bb 0f00 	cmp.w	fp, #0
 800a4ae:	d003      	beq.n	800a4b8 <_scanf_float+0x15c>
 800a4b0:	3201      	adds	r2, #1
 800a4b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4b6:	60a2      	str	r2, [r4, #8]
 800a4b8:	68a3      	ldr	r3, [r4, #8]
 800a4ba:	3b01      	subs	r3, #1
 800a4bc:	60a3      	str	r3, [r4, #8]
 800a4be:	6923      	ldr	r3, [r4, #16]
 800a4c0:	3301      	adds	r3, #1
 800a4c2:	6123      	str	r3, [r4, #16]
 800a4c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a4c8:	3b01      	subs	r3, #1
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	f8c9 3004 	str.w	r3, [r9, #4]
 800a4d0:	f340 8082 	ble.w	800a5d8 <_scanf_float+0x27c>
 800a4d4:	f8d9 3000 	ldr.w	r3, [r9]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	f8c9 3000 	str.w	r3, [r9]
 800a4de:	e762      	b.n	800a3a6 <_scanf_float+0x4a>
 800a4e0:	eb1a 0105 	adds.w	r1, sl, r5
 800a4e4:	f47f af6d 	bne.w	800a3c2 <_scanf_float+0x66>
 800a4e8:	6822      	ldr	r2, [r4, #0]
 800a4ea:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a4ee:	6022      	str	r2, [r4, #0]
 800a4f0:	460d      	mov	r5, r1
 800a4f2:	468a      	mov	sl, r1
 800a4f4:	f806 3b01 	strb.w	r3, [r6], #1
 800a4f8:	e7de      	b.n	800a4b8 <_scanf_float+0x15c>
 800a4fa:	6822      	ldr	r2, [r4, #0]
 800a4fc:	0610      	lsls	r0, r2, #24
 800a4fe:	f57f af60 	bpl.w	800a3c2 <_scanf_float+0x66>
 800a502:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a506:	6022      	str	r2, [r4, #0]
 800a508:	e7f4      	b.n	800a4f4 <_scanf_float+0x198>
 800a50a:	f1ba 0f00 	cmp.w	sl, #0
 800a50e:	d10c      	bne.n	800a52a <_scanf_float+0x1ce>
 800a510:	b977      	cbnz	r7, 800a530 <_scanf_float+0x1d4>
 800a512:	6822      	ldr	r2, [r4, #0]
 800a514:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a518:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a51c:	d108      	bne.n	800a530 <_scanf_float+0x1d4>
 800a51e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a522:	6022      	str	r2, [r4, #0]
 800a524:	f04f 0a01 	mov.w	sl, #1
 800a528:	e7e4      	b.n	800a4f4 <_scanf_float+0x198>
 800a52a:	f1ba 0f02 	cmp.w	sl, #2
 800a52e:	d050      	beq.n	800a5d2 <_scanf_float+0x276>
 800a530:	2d01      	cmp	r5, #1
 800a532:	d002      	beq.n	800a53a <_scanf_float+0x1de>
 800a534:	2d04      	cmp	r5, #4
 800a536:	f47f af44 	bne.w	800a3c2 <_scanf_float+0x66>
 800a53a:	3501      	adds	r5, #1
 800a53c:	b2ed      	uxtb	r5, r5
 800a53e:	e7d9      	b.n	800a4f4 <_scanf_float+0x198>
 800a540:	f1ba 0f01 	cmp.w	sl, #1
 800a544:	f47f af3d 	bne.w	800a3c2 <_scanf_float+0x66>
 800a548:	f04f 0a02 	mov.w	sl, #2
 800a54c:	e7d2      	b.n	800a4f4 <_scanf_float+0x198>
 800a54e:	b975      	cbnz	r5, 800a56e <_scanf_float+0x212>
 800a550:	2f00      	cmp	r7, #0
 800a552:	f47f af37 	bne.w	800a3c4 <_scanf_float+0x68>
 800a556:	6822      	ldr	r2, [r4, #0]
 800a558:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a55c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a560:	f040 80fc 	bne.w	800a75c <_scanf_float+0x400>
 800a564:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a568:	6022      	str	r2, [r4, #0]
 800a56a:	2501      	movs	r5, #1
 800a56c:	e7c2      	b.n	800a4f4 <_scanf_float+0x198>
 800a56e:	2d03      	cmp	r5, #3
 800a570:	d0e3      	beq.n	800a53a <_scanf_float+0x1de>
 800a572:	2d05      	cmp	r5, #5
 800a574:	e7df      	b.n	800a536 <_scanf_float+0x1da>
 800a576:	2d02      	cmp	r5, #2
 800a578:	f47f af23 	bne.w	800a3c2 <_scanf_float+0x66>
 800a57c:	2503      	movs	r5, #3
 800a57e:	e7b9      	b.n	800a4f4 <_scanf_float+0x198>
 800a580:	2d06      	cmp	r5, #6
 800a582:	f47f af1e 	bne.w	800a3c2 <_scanf_float+0x66>
 800a586:	2507      	movs	r5, #7
 800a588:	e7b4      	b.n	800a4f4 <_scanf_float+0x198>
 800a58a:	6822      	ldr	r2, [r4, #0]
 800a58c:	0591      	lsls	r1, r2, #22
 800a58e:	f57f af18 	bpl.w	800a3c2 <_scanf_float+0x66>
 800a592:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a596:	6022      	str	r2, [r4, #0]
 800a598:	9702      	str	r7, [sp, #8]
 800a59a:	e7ab      	b.n	800a4f4 <_scanf_float+0x198>
 800a59c:	6822      	ldr	r2, [r4, #0]
 800a59e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a5a2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a5a6:	d005      	beq.n	800a5b4 <_scanf_float+0x258>
 800a5a8:	0550      	lsls	r0, r2, #21
 800a5aa:	f57f af0a 	bpl.w	800a3c2 <_scanf_float+0x66>
 800a5ae:	2f00      	cmp	r7, #0
 800a5b0:	f000 80d4 	beq.w	800a75c <_scanf_float+0x400>
 800a5b4:	0591      	lsls	r1, r2, #22
 800a5b6:	bf58      	it	pl
 800a5b8:	9902      	ldrpl	r1, [sp, #8]
 800a5ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a5be:	bf58      	it	pl
 800a5c0:	1a79      	subpl	r1, r7, r1
 800a5c2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a5c6:	bf58      	it	pl
 800a5c8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a5cc:	6022      	str	r2, [r4, #0]
 800a5ce:	2700      	movs	r7, #0
 800a5d0:	e790      	b.n	800a4f4 <_scanf_float+0x198>
 800a5d2:	f04f 0a03 	mov.w	sl, #3
 800a5d6:	e78d      	b.n	800a4f4 <_scanf_float+0x198>
 800a5d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a5dc:	4649      	mov	r1, r9
 800a5de:	4640      	mov	r0, r8
 800a5e0:	4798      	blx	r3
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	f43f aedf 	beq.w	800a3a6 <_scanf_float+0x4a>
 800a5e8:	e6eb      	b.n	800a3c2 <_scanf_float+0x66>
 800a5ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a5ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a5f2:	464a      	mov	r2, r9
 800a5f4:	4640      	mov	r0, r8
 800a5f6:	4798      	blx	r3
 800a5f8:	6923      	ldr	r3, [r4, #16]
 800a5fa:	3b01      	subs	r3, #1
 800a5fc:	6123      	str	r3, [r4, #16]
 800a5fe:	e6eb      	b.n	800a3d8 <_scanf_float+0x7c>
 800a600:	1e6b      	subs	r3, r5, #1
 800a602:	2b06      	cmp	r3, #6
 800a604:	d824      	bhi.n	800a650 <_scanf_float+0x2f4>
 800a606:	2d02      	cmp	r5, #2
 800a608:	d836      	bhi.n	800a678 <_scanf_float+0x31c>
 800a60a:	9b01      	ldr	r3, [sp, #4]
 800a60c:	429e      	cmp	r6, r3
 800a60e:	f67f aee7 	bls.w	800a3e0 <_scanf_float+0x84>
 800a612:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a616:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a61a:	464a      	mov	r2, r9
 800a61c:	4640      	mov	r0, r8
 800a61e:	4798      	blx	r3
 800a620:	6923      	ldr	r3, [r4, #16]
 800a622:	3b01      	subs	r3, #1
 800a624:	6123      	str	r3, [r4, #16]
 800a626:	e7f0      	b.n	800a60a <_scanf_float+0x2ae>
 800a628:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a62c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a630:	464a      	mov	r2, r9
 800a632:	4640      	mov	r0, r8
 800a634:	4798      	blx	r3
 800a636:	6923      	ldr	r3, [r4, #16]
 800a638:	3b01      	subs	r3, #1
 800a63a:	6123      	str	r3, [r4, #16]
 800a63c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a640:	fa5f fa8a 	uxtb.w	sl, sl
 800a644:	f1ba 0f02 	cmp.w	sl, #2
 800a648:	d1ee      	bne.n	800a628 <_scanf_float+0x2cc>
 800a64a:	3d03      	subs	r5, #3
 800a64c:	b2ed      	uxtb	r5, r5
 800a64e:	1b76      	subs	r6, r6, r5
 800a650:	6823      	ldr	r3, [r4, #0]
 800a652:	05da      	lsls	r2, r3, #23
 800a654:	d530      	bpl.n	800a6b8 <_scanf_float+0x35c>
 800a656:	055b      	lsls	r3, r3, #21
 800a658:	d511      	bpl.n	800a67e <_scanf_float+0x322>
 800a65a:	9b01      	ldr	r3, [sp, #4]
 800a65c:	429e      	cmp	r6, r3
 800a65e:	f67f aebf 	bls.w	800a3e0 <_scanf_float+0x84>
 800a662:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a666:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a66a:	464a      	mov	r2, r9
 800a66c:	4640      	mov	r0, r8
 800a66e:	4798      	blx	r3
 800a670:	6923      	ldr	r3, [r4, #16]
 800a672:	3b01      	subs	r3, #1
 800a674:	6123      	str	r3, [r4, #16]
 800a676:	e7f0      	b.n	800a65a <_scanf_float+0x2fe>
 800a678:	46aa      	mov	sl, r5
 800a67a:	46b3      	mov	fp, r6
 800a67c:	e7de      	b.n	800a63c <_scanf_float+0x2e0>
 800a67e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a682:	6923      	ldr	r3, [r4, #16]
 800a684:	2965      	cmp	r1, #101	@ 0x65
 800a686:	f103 33ff 	add.w	r3, r3, #4294967295
 800a68a:	f106 35ff 	add.w	r5, r6, #4294967295
 800a68e:	6123      	str	r3, [r4, #16]
 800a690:	d00c      	beq.n	800a6ac <_scanf_float+0x350>
 800a692:	2945      	cmp	r1, #69	@ 0x45
 800a694:	d00a      	beq.n	800a6ac <_scanf_float+0x350>
 800a696:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a69a:	464a      	mov	r2, r9
 800a69c:	4640      	mov	r0, r8
 800a69e:	4798      	blx	r3
 800a6a0:	6923      	ldr	r3, [r4, #16]
 800a6a2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a6a6:	3b01      	subs	r3, #1
 800a6a8:	1eb5      	subs	r5, r6, #2
 800a6aa:	6123      	str	r3, [r4, #16]
 800a6ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a6b0:	464a      	mov	r2, r9
 800a6b2:	4640      	mov	r0, r8
 800a6b4:	4798      	blx	r3
 800a6b6:	462e      	mov	r6, r5
 800a6b8:	6822      	ldr	r2, [r4, #0]
 800a6ba:	f012 0210 	ands.w	r2, r2, #16
 800a6be:	d001      	beq.n	800a6c4 <_scanf_float+0x368>
 800a6c0:	2000      	movs	r0, #0
 800a6c2:	e68e      	b.n	800a3e2 <_scanf_float+0x86>
 800a6c4:	7032      	strb	r2, [r6, #0]
 800a6c6:	6823      	ldr	r3, [r4, #0]
 800a6c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a6cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a6d0:	d123      	bne.n	800a71a <_scanf_float+0x3be>
 800a6d2:	9b02      	ldr	r3, [sp, #8]
 800a6d4:	429f      	cmp	r7, r3
 800a6d6:	d00a      	beq.n	800a6ee <_scanf_float+0x392>
 800a6d8:	1bda      	subs	r2, r3, r7
 800a6da:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a6de:	429e      	cmp	r6, r3
 800a6e0:	bf28      	it	cs
 800a6e2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a6e6:	491e      	ldr	r1, [pc, #120]	@ (800a760 <_scanf_float+0x404>)
 800a6e8:	4630      	mov	r0, r6
 800a6ea:	f000 f8ff 	bl	800a8ec <siprintf>
 800a6ee:	9901      	ldr	r1, [sp, #4]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	4640      	mov	r0, r8
 800a6f4:	f002 fb36 	bl	800cd64 <_strtod_r>
 800a6f8:	9b03      	ldr	r3, [sp, #12]
 800a6fa:	6821      	ldr	r1, [r4, #0]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f011 0f02 	tst.w	r1, #2
 800a702:	f103 0204 	add.w	r2, r3, #4
 800a706:	d015      	beq.n	800a734 <_scanf_float+0x3d8>
 800a708:	9903      	ldr	r1, [sp, #12]
 800a70a:	600a      	str	r2, [r1, #0]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	ed83 0b00 	vstr	d0, [r3]
 800a712:	68e3      	ldr	r3, [r4, #12]
 800a714:	3301      	adds	r3, #1
 800a716:	60e3      	str	r3, [r4, #12]
 800a718:	e7d2      	b.n	800a6c0 <_scanf_float+0x364>
 800a71a:	9b04      	ldr	r3, [sp, #16]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d0e6      	beq.n	800a6ee <_scanf_float+0x392>
 800a720:	9905      	ldr	r1, [sp, #20]
 800a722:	230a      	movs	r3, #10
 800a724:	3101      	adds	r1, #1
 800a726:	4640      	mov	r0, r8
 800a728:	f002 fb9c 	bl	800ce64 <_strtol_r>
 800a72c:	9b04      	ldr	r3, [sp, #16]
 800a72e:	9e05      	ldr	r6, [sp, #20]
 800a730:	1ac2      	subs	r2, r0, r3
 800a732:	e7d2      	b.n	800a6da <_scanf_float+0x37e>
 800a734:	f011 0f04 	tst.w	r1, #4
 800a738:	9903      	ldr	r1, [sp, #12]
 800a73a:	600a      	str	r2, [r1, #0]
 800a73c:	d1e6      	bne.n	800a70c <_scanf_float+0x3b0>
 800a73e:	eeb4 0b40 	vcmp.f64	d0, d0
 800a742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a746:	681d      	ldr	r5, [r3, #0]
 800a748:	d705      	bvc.n	800a756 <_scanf_float+0x3fa>
 800a74a:	4806      	ldr	r0, [pc, #24]	@ (800a764 <_scanf_float+0x408>)
 800a74c:	f000 f9c2 	bl	800aad4 <nanf>
 800a750:	ed85 0a00 	vstr	s0, [r5]
 800a754:	e7dd      	b.n	800a712 <_scanf_float+0x3b6>
 800a756:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800a75a:	e7f9      	b.n	800a750 <_scanf_float+0x3f4>
 800a75c:	2700      	movs	r7, #0
 800a75e:	e635      	b.n	800a3cc <_scanf_float+0x70>
 800a760:	0800e448 	.word	0x0800e448
 800a764:	0800e589 	.word	0x0800e589

0800a768 <std>:
 800a768:	2300      	movs	r3, #0
 800a76a:	b510      	push	{r4, lr}
 800a76c:	4604      	mov	r4, r0
 800a76e:	e9c0 3300 	strd	r3, r3, [r0]
 800a772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a776:	6083      	str	r3, [r0, #8]
 800a778:	8181      	strh	r1, [r0, #12]
 800a77a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a77c:	81c2      	strh	r2, [r0, #14]
 800a77e:	6183      	str	r3, [r0, #24]
 800a780:	4619      	mov	r1, r3
 800a782:	2208      	movs	r2, #8
 800a784:	305c      	adds	r0, #92	@ 0x5c
 800a786:	f000 f916 	bl	800a9b6 <memset>
 800a78a:	4b0d      	ldr	r3, [pc, #52]	@ (800a7c0 <std+0x58>)
 800a78c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a78e:	4b0d      	ldr	r3, [pc, #52]	@ (800a7c4 <std+0x5c>)
 800a790:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a792:	4b0d      	ldr	r3, [pc, #52]	@ (800a7c8 <std+0x60>)
 800a794:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a796:	4b0d      	ldr	r3, [pc, #52]	@ (800a7cc <std+0x64>)
 800a798:	6323      	str	r3, [r4, #48]	@ 0x30
 800a79a:	4b0d      	ldr	r3, [pc, #52]	@ (800a7d0 <std+0x68>)
 800a79c:	6224      	str	r4, [r4, #32]
 800a79e:	429c      	cmp	r4, r3
 800a7a0:	d006      	beq.n	800a7b0 <std+0x48>
 800a7a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a7a6:	4294      	cmp	r4, r2
 800a7a8:	d002      	beq.n	800a7b0 <std+0x48>
 800a7aa:	33d0      	adds	r3, #208	@ 0xd0
 800a7ac:	429c      	cmp	r4, r3
 800a7ae:	d105      	bne.n	800a7bc <std+0x54>
 800a7b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a7b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a7b8:	f000 b97a 	b.w	800aab0 <__retarget_lock_init_recursive>
 800a7bc:	bd10      	pop	{r4, pc}
 800a7be:	bf00      	nop
 800a7c0:	0800a931 	.word	0x0800a931
 800a7c4:	0800a953 	.word	0x0800a953
 800a7c8:	0800a98b 	.word	0x0800a98b
 800a7cc:	0800a9af 	.word	0x0800a9af
 800a7d0:	24000dd8 	.word	0x24000dd8

0800a7d4 <stdio_exit_handler>:
 800a7d4:	4a02      	ldr	r2, [pc, #8]	@ (800a7e0 <stdio_exit_handler+0xc>)
 800a7d6:	4903      	ldr	r1, [pc, #12]	@ (800a7e4 <stdio_exit_handler+0x10>)
 800a7d8:	4803      	ldr	r0, [pc, #12]	@ (800a7e8 <stdio_exit_handler+0x14>)
 800a7da:	f000 b869 	b.w	800a8b0 <_fwalk_sglue>
 800a7de:	bf00      	nop
 800a7e0:	24000010 	.word	0x24000010
 800a7e4:	0800d4a5 	.word	0x0800d4a5
 800a7e8:	24000020 	.word	0x24000020

0800a7ec <cleanup_stdio>:
 800a7ec:	6841      	ldr	r1, [r0, #4]
 800a7ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a820 <cleanup_stdio+0x34>)
 800a7f0:	4299      	cmp	r1, r3
 800a7f2:	b510      	push	{r4, lr}
 800a7f4:	4604      	mov	r4, r0
 800a7f6:	d001      	beq.n	800a7fc <cleanup_stdio+0x10>
 800a7f8:	f002 fe54 	bl	800d4a4 <_fflush_r>
 800a7fc:	68a1      	ldr	r1, [r4, #8]
 800a7fe:	4b09      	ldr	r3, [pc, #36]	@ (800a824 <cleanup_stdio+0x38>)
 800a800:	4299      	cmp	r1, r3
 800a802:	d002      	beq.n	800a80a <cleanup_stdio+0x1e>
 800a804:	4620      	mov	r0, r4
 800a806:	f002 fe4d 	bl	800d4a4 <_fflush_r>
 800a80a:	68e1      	ldr	r1, [r4, #12]
 800a80c:	4b06      	ldr	r3, [pc, #24]	@ (800a828 <cleanup_stdio+0x3c>)
 800a80e:	4299      	cmp	r1, r3
 800a810:	d004      	beq.n	800a81c <cleanup_stdio+0x30>
 800a812:	4620      	mov	r0, r4
 800a814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a818:	f002 be44 	b.w	800d4a4 <_fflush_r>
 800a81c:	bd10      	pop	{r4, pc}
 800a81e:	bf00      	nop
 800a820:	24000dd8 	.word	0x24000dd8
 800a824:	24000e40 	.word	0x24000e40
 800a828:	24000ea8 	.word	0x24000ea8

0800a82c <global_stdio_init.part.0>:
 800a82c:	b510      	push	{r4, lr}
 800a82e:	4b0b      	ldr	r3, [pc, #44]	@ (800a85c <global_stdio_init.part.0+0x30>)
 800a830:	4c0b      	ldr	r4, [pc, #44]	@ (800a860 <global_stdio_init.part.0+0x34>)
 800a832:	4a0c      	ldr	r2, [pc, #48]	@ (800a864 <global_stdio_init.part.0+0x38>)
 800a834:	601a      	str	r2, [r3, #0]
 800a836:	4620      	mov	r0, r4
 800a838:	2200      	movs	r2, #0
 800a83a:	2104      	movs	r1, #4
 800a83c:	f7ff ff94 	bl	800a768 <std>
 800a840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a844:	2201      	movs	r2, #1
 800a846:	2109      	movs	r1, #9
 800a848:	f7ff ff8e 	bl	800a768 <std>
 800a84c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a850:	2202      	movs	r2, #2
 800a852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a856:	2112      	movs	r1, #18
 800a858:	f7ff bf86 	b.w	800a768 <std>
 800a85c:	24000f10 	.word	0x24000f10
 800a860:	24000dd8 	.word	0x24000dd8
 800a864:	0800a7d5 	.word	0x0800a7d5

0800a868 <__sfp_lock_acquire>:
 800a868:	4801      	ldr	r0, [pc, #4]	@ (800a870 <__sfp_lock_acquire+0x8>)
 800a86a:	f000 b922 	b.w	800aab2 <__retarget_lock_acquire_recursive>
 800a86e:	bf00      	nop
 800a870:	24000f19 	.word	0x24000f19

0800a874 <__sfp_lock_release>:
 800a874:	4801      	ldr	r0, [pc, #4]	@ (800a87c <__sfp_lock_release+0x8>)
 800a876:	f000 b91d 	b.w	800aab4 <__retarget_lock_release_recursive>
 800a87a:	bf00      	nop
 800a87c:	24000f19 	.word	0x24000f19

0800a880 <__sinit>:
 800a880:	b510      	push	{r4, lr}
 800a882:	4604      	mov	r4, r0
 800a884:	f7ff fff0 	bl	800a868 <__sfp_lock_acquire>
 800a888:	6a23      	ldr	r3, [r4, #32]
 800a88a:	b11b      	cbz	r3, 800a894 <__sinit+0x14>
 800a88c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a890:	f7ff bff0 	b.w	800a874 <__sfp_lock_release>
 800a894:	4b04      	ldr	r3, [pc, #16]	@ (800a8a8 <__sinit+0x28>)
 800a896:	6223      	str	r3, [r4, #32]
 800a898:	4b04      	ldr	r3, [pc, #16]	@ (800a8ac <__sinit+0x2c>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d1f5      	bne.n	800a88c <__sinit+0xc>
 800a8a0:	f7ff ffc4 	bl	800a82c <global_stdio_init.part.0>
 800a8a4:	e7f2      	b.n	800a88c <__sinit+0xc>
 800a8a6:	bf00      	nop
 800a8a8:	0800a7ed 	.word	0x0800a7ed
 800a8ac:	24000f10 	.word	0x24000f10

0800a8b0 <_fwalk_sglue>:
 800a8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b4:	4607      	mov	r7, r0
 800a8b6:	4688      	mov	r8, r1
 800a8b8:	4614      	mov	r4, r2
 800a8ba:	2600      	movs	r6, #0
 800a8bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a8c0:	f1b9 0901 	subs.w	r9, r9, #1
 800a8c4:	d505      	bpl.n	800a8d2 <_fwalk_sglue+0x22>
 800a8c6:	6824      	ldr	r4, [r4, #0]
 800a8c8:	2c00      	cmp	r4, #0
 800a8ca:	d1f7      	bne.n	800a8bc <_fwalk_sglue+0xc>
 800a8cc:	4630      	mov	r0, r6
 800a8ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8d2:	89ab      	ldrh	r3, [r5, #12]
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d907      	bls.n	800a8e8 <_fwalk_sglue+0x38>
 800a8d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a8dc:	3301      	adds	r3, #1
 800a8de:	d003      	beq.n	800a8e8 <_fwalk_sglue+0x38>
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	4638      	mov	r0, r7
 800a8e4:	47c0      	blx	r8
 800a8e6:	4306      	orrs	r6, r0
 800a8e8:	3568      	adds	r5, #104	@ 0x68
 800a8ea:	e7e9      	b.n	800a8c0 <_fwalk_sglue+0x10>

0800a8ec <siprintf>:
 800a8ec:	b40e      	push	{r1, r2, r3}
 800a8ee:	b510      	push	{r4, lr}
 800a8f0:	b09d      	sub	sp, #116	@ 0x74
 800a8f2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a8f4:	9002      	str	r0, [sp, #8]
 800a8f6:	9006      	str	r0, [sp, #24]
 800a8f8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a8fc:	480a      	ldr	r0, [pc, #40]	@ (800a928 <siprintf+0x3c>)
 800a8fe:	9107      	str	r1, [sp, #28]
 800a900:	9104      	str	r1, [sp, #16]
 800a902:	490a      	ldr	r1, [pc, #40]	@ (800a92c <siprintf+0x40>)
 800a904:	f853 2b04 	ldr.w	r2, [r3], #4
 800a908:	9105      	str	r1, [sp, #20]
 800a90a:	2400      	movs	r4, #0
 800a90c:	a902      	add	r1, sp, #8
 800a90e:	6800      	ldr	r0, [r0, #0]
 800a910:	9301      	str	r3, [sp, #4]
 800a912:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a914:	f002 fb04 	bl	800cf20 <_svfiprintf_r>
 800a918:	9b02      	ldr	r3, [sp, #8]
 800a91a:	701c      	strb	r4, [r3, #0]
 800a91c:	b01d      	add	sp, #116	@ 0x74
 800a91e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a922:	b003      	add	sp, #12
 800a924:	4770      	bx	lr
 800a926:	bf00      	nop
 800a928:	2400001c 	.word	0x2400001c
 800a92c:	ffff0208 	.word	0xffff0208

0800a930 <__sread>:
 800a930:	b510      	push	{r4, lr}
 800a932:	460c      	mov	r4, r1
 800a934:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a938:	f000 f86c 	bl	800aa14 <_read_r>
 800a93c:	2800      	cmp	r0, #0
 800a93e:	bfab      	itete	ge
 800a940:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a942:	89a3      	ldrhlt	r3, [r4, #12]
 800a944:	181b      	addge	r3, r3, r0
 800a946:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a94a:	bfac      	ite	ge
 800a94c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a94e:	81a3      	strhlt	r3, [r4, #12]
 800a950:	bd10      	pop	{r4, pc}

0800a952 <__swrite>:
 800a952:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a956:	461f      	mov	r7, r3
 800a958:	898b      	ldrh	r3, [r1, #12]
 800a95a:	05db      	lsls	r3, r3, #23
 800a95c:	4605      	mov	r5, r0
 800a95e:	460c      	mov	r4, r1
 800a960:	4616      	mov	r6, r2
 800a962:	d505      	bpl.n	800a970 <__swrite+0x1e>
 800a964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a968:	2302      	movs	r3, #2
 800a96a:	2200      	movs	r2, #0
 800a96c:	f000 f840 	bl	800a9f0 <_lseek_r>
 800a970:	89a3      	ldrh	r3, [r4, #12]
 800a972:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a976:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a97a:	81a3      	strh	r3, [r4, #12]
 800a97c:	4632      	mov	r2, r6
 800a97e:	463b      	mov	r3, r7
 800a980:	4628      	mov	r0, r5
 800a982:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a986:	f000 b857 	b.w	800aa38 <_write_r>

0800a98a <__sseek>:
 800a98a:	b510      	push	{r4, lr}
 800a98c:	460c      	mov	r4, r1
 800a98e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a992:	f000 f82d 	bl	800a9f0 <_lseek_r>
 800a996:	1c43      	adds	r3, r0, #1
 800a998:	89a3      	ldrh	r3, [r4, #12]
 800a99a:	bf15      	itete	ne
 800a99c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a99e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a9a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a9a6:	81a3      	strheq	r3, [r4, #12]
 800a9a8:	bf18      	it	ne
 800a9aa:	81a3      	strhne	r3, [r4, #12]
 800a9ac:	bd10      	pop	{r4, pc}

0800a9ae <__sclose>:
 800a9ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b2:	f000 b80d 	b.w	800a9d0 <_close_r>

0800a9b6 <memset>:
 800a9b6:	4402      	add	r2, r0
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d100      	bne.n	800a9c0 <memset+0xa>
 800a9be:	4770      	bx	lr
 800a9c0:	f803 1b01 	strb.w	r1, [r3], #1
 800a9c4:	e7f9      	b.n	800a9ba <memset+0x4>
	...

0800a9c8 <_localeconv_r>:
 800a9c8:	4800      	ldr	r0, [pc, #0]	@ (800a9cc <_localeconv_r+0x4>)
 800a9ca:	4770      	bx	lr
 800a9cc:	2400015c 	.word	0x2400015c

0800a9d0 <_close_r>:
 800a9d0:	b538      	push	{r3, r4, r5, lr}
 800a9d2:	4d06      	ldr	r5, [pc, #24]	@ (800a9ec <_close_r+0x1c>)
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	4604      	mov	r4, r0
 800a9d8:	4608      	mov	r0, r1
 800a9da:	602b      	str	r3, [r5, #0]
 800a9dc:	f7f7 f8f6 	bl	8001bcc <_close>
 800a9e0:	1c43      	adds	r3, r0, #1
 800a9e2:	d102      	bne.n	800a9ea <_close_r+0x1a>
 800a9e4:	682b      	ldr	r3, [r5, #0]
 800a9e6:	b103      	cbz	r3, 800a9ea <_close_r+0x1a>
 800a9e8:	6023      	str	r3, [r4, #0]
 800a9ea:	bd38      	pop	{r3, r4, r5, pc}
 800a9ec:	24000f14 	.word	0x24000f14

0800a9f0 <_lseek_r>:
 800a9f0:	b538      	push	{r3, r4, r5, lr}
 800a9f2:	4d07      	ldr	r5, [pc, #28]	@ (800aa10 <_lseek_r+0x20>)
 800a9f4:	4604      	mov	r4, r0
 800a9f6:	4608      	mov	r0, r1
 800a9f8:	4611      	mov	r1, r2
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	602a      	str	r2, [r5, #0]
 800a9fe:	461a      	mov	r2, r3
 800aa00:	f7f7 f90b 	bl	8001c1a <_lseek>
 800aa04:	1c43      	adds	r3, r0, #1
 800aa06:	d102      	bne.n	800aa0e <_lseek_r+0x1e>
 800aa08:	682b      	ldr	r3, [r5, #0]
 800aa0a:	b103      	cbz	r3, 800aa0e <_lseek_r+0x1e>
 800aa0c:	6023      	str	r3, [r4, #0]
 800aa0e:	bd38      	pop	{r3, r4, r5, pc}
 800aa10:	24000f14 	.word	0x24000f14

0800aa14 <_read_r>:
 800aa14:	b538      	push	{r3, r4, r5, lr}
 800aa16:	4d07      	ldr	r5, [pc, #28]	@ (800aa34 <_read_r+0x20>)
 800aa18:	4604      	mov	r4, r0
 800aa1a:	4608      	mov	r0, r1
 800aa1c:	4611      	mov	r1, r2
 800aa1e:	2200      	movs	r2, #0
 800aa20:	602a      	str	r2, [r5, #0]
 800aa22:	461a      	mov	r2, r3
 800aa24:	f7f7 f899 	bl	8001b5a <_read>
 800aa28:	1c43      	adds	r3, r0, #1
 800aa2a:	d102      	bne.n	800aa32 <_read_r+0x1e>
 800aa2c:	682b      	ldr	r3, [r5, #0]
 800aa2e:	b103      	cbz	r3, 800aa32 <_read_r+0x1e>
 800aa30:	6023      	str	r3, [r4, #0]
 800aa32:	bd38      	pop	{r3, r4, r5, pc}
 800aa34:	24000f14 	.word	0x24000f14

0800aa38 <_write_r>:
 800aa38:	b538      	push	{r3, r4, r5, lr}
 800aa3a:	4d07      	ldr	r5, [pc, #28]	@ (800aa58 <_write_r+0x20>)
 800aa3c:	4604      	mov	r4, r0
 800aa3e:	4608      	mov	r0, r1
 800aa40:	4611      	mov	r1, r2
 800aa42:	2200      	movs	r2, #0
 800aa44:	602a      	str	r2, [r5, #0]
 800aa46:	461a      	mov	r2, r3
 800aa48:	f7f7 f8a4 	bl	8001b94 <_write>
 800aa4c:	1c43      	adds	r3, r0, #1
 800aa4e:	d102      	bne.n	800aa56 <_write_r+0x1e>
 800aa50:	682b      	ldr	r3, [r5, #0]
 800aa52:	b103      	cbz	r3, 800aa56 <_write_r+0x1e>
 800aa54:	6023      	str	r3, [r4, #0]
 800aa56:	bd38      	pop	{r3, r4, r5, pc}
 800aa58:	24000f14 	.word	0x24000f14

0800aa5c <__errno>:
 800aa5c:	4b01      	ldr	r3, [pc, #4]	@ (800aa64 <__errno+0x8>)
 800aa5e:	6818      	ldr	r0, [r3, #0]
 800aa60:	4770      	bx	lr
 800aa62:	bf00      	nop
 800aa64:	2400001c 	.word	0x2400001c

0800aa68 <__libc_init_array>:
 800aa68:	b570      	push	{r4, r5, r6, lr}
 800aa6a:	4d0d      	ldr	r5, [pc, #52]	@ (800aaa0 <__libc_init_array+0x38>)
 800aa6c:	4c0d      	ldr	r4, [pc, #52]	@ (800aaa4 <__libc_init_array+0x3c>)
 800aa6e:	1b64      	subs	r4, r4, r5
 800aa70:	10a4      	asrs	r4, r4, #2
 800aa72:	2600      	movs	r6, #0
 800aa74:	42a6      	cmp	r6, r4
 800aa76:	d109      	bne.n	800aa8c <__libc_init_array+0x24>
 800aa78:	4d0b      	ldr	r5, [pc, #44]	@ (800aaa8 <__libc_init_array+0x40>)
 800aa7a:	4c0c      	ldr	r4, [pc, #48]	@ (800aaac <__libc_init_array+0x44>)
 800aa7c:	f003 fae4 	bl	800e048 <_init>
 800aa80:	1b64      	subs	r4, r4, r5
 800aa82:	10a4      	asrs	r4, r4, #2
 800aa84:	2600      	movs	r6, #0
 800aa86:	42a6      	cmp	r6, r4
 800aa88:	d105      	bne.n	800aa96 <__libc_init_array+0x2e>
 800aa8a:	bd70      	pop	{r4, r5, r6, pc}
 800aa8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa90:	4798      	blx	r3
 800aa92:	3601      	adds	r6, #1
 800aa94:	e7ee      	b.n	800aa74 <__libc_init_array+0xc>
 800aa96:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa9a:	4798      	blx	r3
 800aa9c:	3601      	adds	r6, #1
 800aa9e:	e7f2      	b.n	800aa86 <__libc_init_array+0x1e>
 800aaa0:	0800e844 	.word	0x0800e844
 800aaa4:	0800e844 	.word	0x0800e844
 800aaa8:	0800e844 	.word	0x0800e844
 800aaac:	0800e848 	.word	0x0800e848

0800aab0 <__retarget_lock_init_recursive>:
 800aab0:	4770      	bx	lr

0800aab2 <__retarget_lock_acquire_recursive>:
 800aab2:	4770      	bx	lr

0800aab4 <__retarget_lock_release_recursive>:
 800aab4:	4770      	bx	lr

0800aab6 <memcpy>:
 800aab6:	440a      	add	r2, r1
 800aab8:	4291      	cmp	r1, r2
 800aaba:	f100 33ff 	add.w	r3, r0, #4294967295
 800aabe:	d100      	bne.n	800aac2 <memcpy+0xc>
 800aac0:	4770      	bx	lr
 800aac2:	b510      	push	{r4, lr}
 800aac4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aac8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aacc:	4291      	cmp	r1, r2
 800aace:	d1f9      	bne.n	800aac4 <memcpy+0xe>
 800aad0:	bd10      	pop	{r4, pc}
	...

0800aad4 <nanf>:
 800aad4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800aadc <nanf+0x8>
 800aad8:	4770      	bx	lr
 800aada:	bf00      	nop
 800aadc:	7fc00000 	.word	0x7fc00000

0800aae0 <quorem>:
 800aae0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae4:	6903      	ldr	r3, [r0, #16]
 800aae6:	690c      	ldr	r4, [r1, #16]
 800aae8:	42a3      	cmp	r3, r4
 800aaea:	4607      	mov	r7, r0
 800aaec:	db7e      	blt.n	800abec <quorem+0x10c>
 800aaee:	3c01      	subs	r4, #1
 800aaf0:	f101 0814 	add.w	r8, r1, #20
 800aaf4:	00a3      	lsls	r3, r4, #2
 800aaf6:	f100 0514 	add.w	r5, r0, #20
 800aafa:	9300      	str	r3, [sp, #0]
 800aafc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ab00:	9301      	str	r3, [sp, #4]
 800ab02:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ab06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ab0a:	3301      	adds	r3, #1
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ab12:	fbb2 f6f3 	udiv	r6, r2, r3
 800ab16:	d32e      	bcc.n	800ab76 <quorem+0x96>
 800ab18:	f04f 0a00 	mov.w	sl, #0
 800ab1c:	46c4      	mov	ip, r8
 800ab1e:	46ae      	mov	lr, r5
 800ab20:	46d3      	mov	fp, sl
 800ab22:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ab26:	b298      	uxth	r0, r3
 800ab28:	fb06 a000 	mla	r0, r6, r0, sl
 800ab2c:	0c02      	lsrs	r2, r0, #16
 800ab2e:	0c1b      	lsrs	r3, r3, #16
 800ab30:	fb06 2303 	mla	r3, r6, r3, r2
 800ab34:	f8de 2000 	ldr.w	r2, [lr]
 800ab38:	b280      	uxth	r0, r0
 800ab3a:	b292      	uxth	r2, r2
 800ab3c:	1a12      	subs	r2, r2, r0
 800ab3e:	445a      	add	r2, fp
 800ab40:	f8de 0000 	ldr.w	r0, [lr]
 800ab44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ab48:	b29b      	uxth	r3, r3
 800ab4a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ab4e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ab52:	b292      	uxth	r2, r2
 800ab54:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ab58:	45e1      	cmp	r9, ip
 800ab5a:	f84e 2b04 	str.w	r2, [lr], #4
 800ab5e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ab62:	d2de      	bcs.n	800ab22 <quorem+0x42>
 800ab64:	9b00      	ldr	r3, [sp, #0]
 800ab66:	58eb      	ldr	r3, [r5, r3]
 800ab68:	b92b      	cbnz	r3, 800ab76 <quorem+0x96>
 800ab6a:	9b01      	ldr	r3, [sp, #4]
 800ab6c:	3b04      	subs	r3, #4
 800ab6e:	429d      	cmp	r5, r3
 800ab70:	461a      	mov	r2, r3
 800ab72:	d32f      	bcc.n	800abd4 <quorem+0xf4>
 800ab74:	613c      	str	r4, [r7, #16]
 800ab76:	4638      	mov	r0, r7
 800ab78:	f001 f954 	bl	800be24 <__mcmp>
 800ab7c:	2800      	cmp	r0, #0
 800ab7e:	db25      	blt.n	800abcc <quorem+0xec>
 800ab80:	4629      	mov	r1, r5
 800ab82:	2000      	movs	r0, #0
 800ab84:	f858 2b04 	ldr.w	r2, [r8], #4
 800ab88:	f8d1 c000 	ldr.w	ip, [r1]
 800ab8c:	fa1f fe82 	uxth.w	lr, r2
 800ab90:	fa1f f38c 	uxth.w	r3, ip
 800ab94:	eba3 030e 	sub.w	r3, r3, lr
 800ab98:	4403      	add	r3, r0
 800ab9a:	0c12      	lsrs	r2, r2, #16
 800ab9c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800aba0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800aba4:	b29b      	uxth	r3, r3
 800aba6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800abaa:	45c1      	cmp	r9, r8
 800abac:	f841 3b04 	str.w	r3, [r1], #4
 800abb0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800abb4:	d2e6      	bcs.n	800ab84 <quorem+0xa4>
 800abb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800abba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800abbe:	b922      	cbnz	r2, 800abca <quorem+0xea>
 800abc0:	3b04      	subs	r3, #4
 800abc2:	429d      	cmp	r5, r3
 800abc4:	461a      	mov	r2, r3
 800abc6:	d30b      	bcc.n	800abe0 <quorem+0x100>
 800abc8:	613c      	str	r4, [r7, #16]
 800abca:	3601      	adds	r6, #1
 800abcc:	4630      	mov	r0, r6
 800abce:	b003      	add	sp, #12
 800abd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abd4:	6812      	ldr	r2, [r2, #0]
 800abd6:	3b04      	subs	r3, #4
 800abd8:	2a00      	cmp	r2, #0
 800abda:	d1cb      	bne.n	800ab74 <quorem+0x94>
 800abdc:	3c01      	subs	r4, #1
 800abde:	e7c6      	b.n	800ab6e <quorem+0x8e>
 800abe0:	6812      	ldr	r2, [r2, #0]
 800abe2:	3b04      	subs	r3, #4
 800abe4:	2a00      	cmp	r2, #0
 800abe6:	d1ef      	bne.n	800abc8 <quorem+0xe8>
 800abe8:	3c01      	subs	r4, #1
 800abea:	e7ea      	b.n	800abc2 <quorem+0xe2>
 800abec:	2000      	movs	r0, #0
 800abee:	e7ee      	b.n	800abce <quorem+0xee>

0800abf0 <_dtoa_r>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	ed2d 8b02 	vpush	{d8}
 800abf8:	69c7      	ldr	r7, [r0, #28]
 800abfa:	b091      	sub	sp, #68	@ 0x44
 800abfc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ac00:	ec55 4b10 	vmov	r4, r5, d0
 800ac04:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ac06:	9107      	str	r1, [sp, #28]
 800ac08:	4681      	mov	r9, r0
 800ac0a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac0c:	930d      	str	r3, [sp, #52]	@ 0x34
 800ac0e:	b97f      	cbnz	r7, 800ac30 <_dtoa_r+0x40>
 800ac10:	2010      	movs	r0, #16
 800ac12:	f000 fd95 	bl	800b740 <malloc>
 800ac16:	4602      	mov	r2, r0
 800ac18:	f8c9 001c 	str.w	r0, [r9, #28]
 800ac1c:	b920      	cbnz	r0, 800ac28 <_dtoa_r+0x38>
 800ac1e:	4ba0      	ldr	r3, [pc, #640]	@ (800aea0 <_dtoa_r+0x2b0>)
 800ac20:	21ef      	movs	r1, #239	@ 0xef
 800ac22:	48a0      	ldr	r0, [pc, #640]	@ (800aea4 <_dtoa_r+0x2b4>)
 800ac24:	f002 fd40 	bl	800d6a8 <__assert_func>
 800ac28:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ac2c:	6007      	str	r7, [r0, #0]
 800ac2e:	60c7      	str	r7, [r0, #12]
 800ac30:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac34:	6819      	ldr	r1, [r3, #0]
 800ac36:	b159      	cbz	r1, 800ac50 <_dtoa_r+0x60>
 800ac38:	685a      	ldr	r2, [r3, #4]
 800ac3a:	604a      	str	r2, [r1, #4]
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	4093      	lsls	r3, r2
 800ac40:	608b      	str	r3, [r1, #8]
 800ac42:	4648      	mov	r0, r9
 800ac44:	f000 fe72 	bl	800b92c <_Bfree>
 800ac48:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	601a      	str	r2, [r3, #0]
 800ac50:	1e2b      	subs	r3, r5, #0
 800ac52:	bfbb      	ittet	lt
 800ac54:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ac58:	9303      	strlt	r3, [sp, #12]
 800ac5a:	2300      	movge	r3, #0
 800ac5c:	2201      	movlt	r2, #1
 800ac5e:	bfac      	ite	ge
 800ac60:	6033      	strge	r3, [r6, #0]
 800ac62:	6032      	strlt	r2, [r6, #0]
 800ac64:	4b90      	ldr	r3, [pc, #576]	@ (800aea8 <_dtoa_r+0x2b8>)
 800ac66:	9e03      	ldr	r6, [sp, #12]
 800ac68:	43b3      	bics	r3, r6
 800ac6a:	d110      	bne.n	800ac8e <_dtoa_r+0x9e>
 800ac6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ac6e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ac72:	6013      	str	r3, [r2, #0]
 800ac74:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ac78:	4323      	orrs	r3, r4
 800ac7a:	f000 84e6 	beq.w	800b64a <_dtoa_r+0xa5a>
 800ac7e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ac80:	4f8a      	ldr	r7, [pc, #552]	@ (800aeac <_dtoa_r+0x2bc>)
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	f000 84e8 	beq.w	800b658 <_dtoa_r+0xa68>
 800ac88:	1cfb      	adds	r3, r7, #3
 800ac8a:	f000 bce3 	b.w	800b654 <_dtoa_r+0xa64>
 800ac8e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ac92:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ac96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac9a:	d10a      	bne.n	800acb2 <_dtoa_r+0xc2>
 800ac9c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ac9e:	2301      	movs	r3, #1
 800aca0:	6013      	str	r3, [r2, #0]
 800aca2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800aca4:	b113      	cbz	r3, 800acac <_dtoa_r+0xbc>
 800aca6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800aca8:	4b81      	ldr	r3, [pc, #516]	@ (800aeb0 <_dtoa_r+0x2c0>)
 800acaa:	6013      	str	r3, [r2, #0]
 800acac:	4f81      	ldr	r7, [pc, #516]	@ (800aeb4 <_dtoa_r+0x2c4>)
 800acae:	f000 bcd3 	b.w	800b658 <_dtoa_r+0xa68>
 800acb2:	aa0e      	add	r2, sp, #56	@ 0x38
 800acb4:	a90f      	add	r1, sp, #60	@ 0x3c
 800acb6:	4648      	mov	r0, r9
 800acb8:	eeb0 0b48 	vmov.f64	d0, d8
 800acbc:	f001 f9d2 	bl	800c064 <__d2b>
 800acc0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800acc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acc6:	9001      	str	r0, [sp, #4]
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d045      	beq.n	800ad58 <_dtoa_r+0x168>
 800accc:	eeb0 7b48 	vmov.f64	d7, d8
 800acd0:	ee18 1a90 	vmov	r1, s17
 800acd4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800acd8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800acdc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800ace0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ace4:	2500      	movs	r5, #0
 800ace6:	ee07 1a90 	vmov	s15, r1
 800acea:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800acee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ae88 <_dtoa_r+0x298>
 800acf2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800acf6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800ae90 <_dtoa_r+0x2a0>
 800acfa:	eea7 6b05 	vfma.f64	d6, d7, d5
 800acfe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ae98 <_dtoa_r+0x2a8>
 800ad02:	ee07 3a90 	vmov	s15, r3
 800ad06:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800ad0a:	eeb0 7b46 	vmov.f64	d7, d6
 800ad0e:	eea4 7b05 	vfma.f64	d7, d4, d5
 800ad12:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ad16:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800ad1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad1e:	ee16 8a90 	vmov	r8, s13
 800ad22:	d508      	bpl.n	800ad36 <_dtoa_r+0x146>
 800ad24:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800ad28:	eeb4 6b47 	vcmp.f64	d6, d7
 800ad2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad30:	bf18      	it	ne
 800ad32:	f108 38ff 	addne.w	r8, r8, #4294967295
 800ad36:	f1b8 0f16 	cmp.w	r8, #22
 800ad3a:	d82b      	bhi.n	800ad94 <_dtoa_r+0x1a4>
 800ad3c:	495e      	ldr	r1, [pc, #376]	@ (800aeb8 <_dtoa_r+0x2c8>)
 800ad3e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ad42:	ed91 7b00 	vldr	d7, [r1]
 800ad46:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ad4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ad4e:	d501      	bpl.n	800ad54 <_dtoa_r+0x164>
 800ad50:	f108 38ff 	add.w	r8, r8, #4294967295
 800ad54:	2100      	movs	r1, #0
 800ad56:	e01e      	b.n	800ad96 <_dtoa_r+0x1a6>
 800ad58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ad5a:	4413      	add	r3, r2
 800ad5c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ad60:	2920      	cmp	r1, #32
 800ad62:	bfc1      	itttt	gt
 800ad64:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ad68:	408e      	lslgt	r6, r1
 800ad6a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ad6e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ad72:	bfd6      	itet	le
 800ad74:	f1c1 0120 	rsble	r1, r1, #32
 800ad78:	4331      	orrgt	r1, r6
 800ad7a:	fa04 f101 	lslle.w	r1, r4, r1
 800ad7e:	ee07 1a90 	vmov	s15, r1
 800ad82:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ad86:	3b01      	subs	r3, #1
 800ad88:	ee17 1a90 	vmov	r1, s15
 800ad8c:	2501      	movs	r5, #1
 800ad8e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ad92:	e7a8      	b.n	800ace6 <_dtoa_r+0xf6>
 800ad94:	2101      	movs	r1, #1
 800ad96:	1ad2      	subs	r2, r2, r3
 800ad98:	1e53      	subs	r3, r2, #1
 800ad9a:	9306      	str	r3, [sp, #24]
 800ad9c:	bf45      	ittet	mi
 800ad9e:	f1c2 0301 	rsbmi	r3, r2, #1
 800ada2:	9304      	strmi	r3, [sp, #16]
 800ada4:	2300      	movpl	r3, #0
 800ada6:	2300      	movmi	r3, #0
 800ada8:	bf4c      	ite	mi
 800adaa:	9306      	strmi	r3, [sp, #24]
 800adac:	9304      	strpl	r3, [sp, #16]
 800adae:	f1b8 0f00 	cmp.w	r8, #0
 800adb2:	910c      	str	r1, [sp, #48]	@ 0x30
 800adb4:	db18      	blt.n	800ade8 <_dtoa_r+0x1f8>
 800adb6:	9b06      	ldr	r3, [sp, #24]
 800adb8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800adbc:	4443      	add	r3, r8
 800adbe:	9306      	str	r3, [sp, #24]
 800adc0:	2300      	movs	r3, #0
 800adc2:	9a07      	ldr	r2, [sp, #28]
 800adc4:	2a09      	cmp	r2, #9
 800adc6:	d845      	bhi.n	800ae54 <_dtoa_r+0x264>
 800adc8:	2a05      	cmp	r2, #5
 800adca:	bfc4      	itt	gt
 800adcc:	3a04      	subgt	r2, #4
 800adce:	9207      	strgt	r2, [sp, #28]
 800add0:	9a07      	ldr	r2, [sp, #28]
 800add2:	f1a2 0202 	sub.w	r2, r2, #2
 800add6:	bfcc      	ite	gt
 800add8:	2400      	movgt	r4, #0
 800adda:	2401      	movle	r4, #1
 800addc:	2a03      	cmp	r2, #3
 800adde:	d844      	bhi.n	800ae6a <_dtoa_r+0x27a>
 800ade0:	e8df f002 	tbb	[pc, r2]
 800ade4:	0b173634 	.word	0x0b173634
 800ade8:	9b04      	ldr	r3, [sp, #16]
 800adea:	2200      	movs	r2, #0
 800adec:	eba3 0308 	sub.w	r3, r3, r8
 800adf0:	9304      	str	r3, [sp, #16]
 800adf2:	920a      	str	r2, [sp, #40]	@ 0x28
 800adf4:	f1c8 0300 	rsb	r3, r8, #0
 800adf8:	e7e3      	b.n	800adc2 <_dtoa_r+0x1d2>
 800adfa:	2201      	movs	r2, #1
 800adfc:	9208      	str	r2, [sp, #32]
 800adfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae00:	eb08 0b02 	add.w	fp, r8, r2
 800ae04:	f10b 0a01 	add.w	sl, fp, #1
 800ae08:	4652      	mov	r2, sl
 800ae0a:	2a01      	cmp	r2, #1
 800ae0c:	bfb8      	it	lt
 800ae0e:	2201      	movlt	r2, #1
 800ae10:	e006      	b.n	800ae20 <_dtoa_r+0x230>
 800ae12:	2201      	movs	r2, #1
 800ae14:	9208      	str	r2, [sp, #32]
 800ae16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae18:	2a00      	cmp	r2, #0
 800ae1a:	dd29      	ble.n	800ae70 <_dtoa_r+0x280>
 800ae1c:	4693      	mov	fp, r2
 800ae1e:	4692      	mov	sl, r2
 800ae20:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800ae24:	2100      	movs	r1, #0
 800ae26:	2004      	movs	r0, #4
 800ae28:	f100 0614 	add.w	r6, r0, #20
 800ae2c:	4296      	cmp	r6, r2
 800ae2e:	d926      	bls.n	800ae7e <_dtoa_r+0x28e>
 800ae30:	6079      	str	r1, [r7, #4]
 800ae32:	4648      	mov	r0, r9
 800ae34:	9305      	str	r3, [sp, #20]
 800ae36:	f000 fd39 	bl	800b8ac <_Balloc>
 800ae3a:	9b05      	ldr	r3, [sp, #20]
 800ae3c:	4607      	mov	r7, r0
 800ae3e:	2800      	cmp	r0, #0
 800ae40:	d13e      	bne.n	800aec0 <_dtoa_r+0x2d0>
 800ae42:	4b1e      	ldr	r3, [pc, #120]	@ (800aebc <_dtoa_r+0x2cc>)
 800ae44:	4602      	mov	r2, r0
 800ae46:	f240 11af 	movw	r1, #431	@ 0x1af
 800ae4a:	e6ea      	b.n	800ac22 <_dtoa_r+0x32>
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	e7e1      	b.n	800ae14 <_dtoa_r+0x224>
 800ae50:	2200      	movs	r2, #0
 800ae52:	e7d3      	b.n	800adfc <_dtoa_r+0x20c>
 800ae54:	2401      	movs	r4, #1
 800ae56:	2200      	movs	r2, #0
 800ae58:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ae5c:	f04f 3bff 	mov.w	fp, #4294967295
 800ae60:	2100      	movs	r1, #0
 800ae62:	46da      	mov	sl, fp
 800ae64:	2212      	movs	r2, #18
 800ae66:	9109      	str	r1, [sp, #36]	@ 0x24
 800ae68:	e7da      	b.n	800ae20 <_dtoa_r+0x230>
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	9208      	str	r2, [sp, #32]
 800ae6e:	e7f5      	b.n	800ae5c <_dtoa_r+0x26c>
 800ae70:	f04f 0b01 	mov.w	fp, #1
 800ae74:	46da      	mov	sl, fp
 800ae76:	465a      	mov	r2, fp
 800ae78:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800ae7c:	e7d0      	b.n	800ae20 <_dtoa_r+0x230>
 800ae7e:	3101      	adds	r1, #1
 800ae80:	0040      	lsls	r0, r0, #1
 800ae82:	e7d1      	b.n	800ae28 <_dtoa_r+0x238>
 800ae84:	f3af 8000 	nop.w
 800ae88:	636f4361 	.word	0x636f4361
 800ae8c:	3fd287a7 	.word	0x3fd287a7
 800ae90:	8b60c8b3 	.word	0x8b60c8b3
 800ae94:	3fc68a28 	.word	0x3fc68a28
 800ae98:	509f79fb 	.word	0x509f79fb
 800ae9c:	3fd34413 	.word	0x3fd34413
 800aea0:	0800e45a 	.word	0x0800e45a
 800aea4:	0800e471 	.word	0x0800e471
 800aea8:	7ff00000 	.word	0x7ff00000
 800aeac:	0800e456 	.word	0x0800e456
 800aeb0:	0800e425 	.word	0x0800e425
 800aeb4:	0800e424 	.word	0x0800e424
 800aeb8:	0800e620 	.word	0x0800e620
 800aebc:	0800e4c9 	.word	0x0800e4c9
 800aec0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800aec4:	f1ba 0f0e 	cmp.w	sl, #14
 800aec8:	6010      	str	r0, [r2, #0]
 800aeca:	d86e      	bhi.n	800afaa <_dtoa_r+0x3ba>
 800aecc:	2c00      	cmp	r4, #0
 800aece:	d06c      	beq.n	800afaa <_dtoa_r+0x3ba>
 800aed0:	f1b8 0f00 	cmp.w	r8, #0
 800aed4:	f340 80b4 	ble.w	800b040 <_dtoa_r+0x450>
 800aed8:	4ac8      	ldr	r2, [pc, #800]	@ (800b1fc <_dtoa_r+0x60c>)
 800aeda:	f008 010f 	and.w	r1, r8, #15
 800aede:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800aee2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800aee6:	ed92 7b00 	vldr	d7, [r2]
 800aeea:	ea4f 1128 	mov.w	r1, r8, asr #4
 800aeee:	f000 809b 	beq.w	800b028 <_dtoa_r+0x438>
 800aef2:	4ac3      	ldr	r2, [pc, #780]	@ (800b200 <_dtoa_r+0x610>)
 800aef4:	ed92 6b08 	vldr	d6, [r2, #32]
 800aef8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800aefc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800af00:	f001 010f 	and.w	r1, r1, #15
 800af04:	2203      	movs	r2, #3
 800af06:	48be      	ldr	r0, [pc, #760]	@ (800b200 <_dtoa_r+0x610>)
 800af08:	2900      	cmp	r1, #0
 800af0a:	f040 808f 	bne.w	800b02c <_dtoa_r+0x43c>
 800af0e:	ed9d 6b02 	vldr	d6, [sp, #8]
 800af12:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800af16:	ed8d 7b02 	vstr	d7, [sp, #8]
 800af1a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800af1c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af20:	2900      	cmp	r1, #0
 800af22:	f000 80b3 	beq.w	800b08c <_dtoa_r+0x49c>
 800af26:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800af2a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800af2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af32:	f140 80ab 	bpl.w	800b08c <_dtoa_r+0x49c>
 800af36:	f1ba 0f00 	cmp.w	sl, #0
 800af3a:	f000 80a7 	beq.w	800b08c <_dtoa_r+0x49c>
 800af3e:	f1bb 0f00 	cmp.w	fp, #0
 800af42:	dd30      	ble.n	800afa6 <_dtoa_r+0x3b6>
 800af44:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800af48:	ee27 7b06 	vmul.f64	d7, d7, d6
 800af4c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800af50:	f108 31ff 	add.w	r1, r8, #4294967295
 800af54:	9105      	str	r1, [sp, #20]
 800af56:	3201      	adds	r2, #1
 800af58:	465c      	mov	r4, fp
 800af5a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800af5e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800af62:	ee07 2a90 	vmov	s15, r2
 800af66:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800af6a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800af6e:	ee15 2a90 	vmov	r2, s11
 800af72:	ec51 0b15 	vmov	r0, r1, d5
 800af76:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800af7a:	2c00      	cmp	r4, #0
 800af7c:	f040 808a 	bne.w	800b094 <_dtoa_r+0x4a4>
 800af80:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800af84:	ee36 6b47 	vsub.f64	d6, d6, d7
 800af88:	ec41 0b17 	vmov	d7, r0, r1
 800af8c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800af90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af94:	f300 826a 	bgt.w	800b46c <_dtoa_r+0x87c>
 800af98:	eeb1 7b47 	vneg.f64	d7, d7
 800af9c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800afa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afa4:	d423      	bmi.n	800afee <_dtoa_r+0x3fe>
 800afa6:	ed8d 8b02 	vstr	d8, [sp, #8]
 800afaa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800afac:	2a00      	cmp	r2, #0
 800afae:	f2c0 8129 	blt.w	800b204 <_dtoa_r+0x614>
 800afb2:	f1b8 0f0e 	cmp.w	r8, #14
 800afb6:	f300 8125 	bgt.w	800b204 <_dtoa_r+0x614>
 800afba:	4b90      	ldr	r3, [pc, #576]	@ (800b1fc <_dtoa_r+0x60c>)
 800afbc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800afc0:	ed93 6b00 	vldr	d6, [r3]
 800afc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	f280 80c8 	bge.w	800b15c <_dtoa_r+0x56c>
 800afcc:	f1ba 0f00 	cmp.w	sl, #0
 800afd0:	f300 80c4 	bgt.w	800b15c <_dtoa_r+0x56c>
 800afd4:	d10b      	bne.n	800afee <_dtoa_r+0x3fe>
 800afd6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800afda:	ee26 6b07 	vmul.f64	d6, d6, d7
 800afde:	ed9d 7b02 	vldr	d7, [sp, #8]
 800afe2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800afe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afea:	f2c0 823c 	blt.w	800b466 <_dtoa_r+0x876>
 800afee:	2400      	movs	r4, #0
 800aff0:	4625      	mov	r5, r4
 800aff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aff4:	43db      	mvns	r3, r3
 800aff6:	9305      	str	r3, [sp, #20]
 800aff8:	463e      	mov	r6, r7
 800affa:	f04f 0800 	mov.w	r8, #0
 800affe:	4621      	mov	r1, r4
 800b000:	4648      	mov	r0, r9
 800b002:	f000 fc93 	bl	800b92c <_Bfree>
 800b006:	2d00      	cmp	r5, #0
 800b008:	f000 80a2 	beq.w	800b150 <_dtoa_r+0x560>
 800b00c:	f1b8 0f00 	cmp.w	r8, #0
 800b010:	d005      	beq.n	800b01e <_dtoa_r+0x42e>
 800b012:	45a8      	cmp	r8, r5
 800b014:	d003      	beq.n	800b01e <_dtoa_r+0x42e>
 800b016:	4641      	mov	r1, r8
 800b018:	4648      	mov	r0, r9
 800b01a:	f000 fc87 	bl	800b92c <_Bfree>
 800b01e:	4629      	mov	r1, r5
 800b020:	4648      	mov	r0, r9
 800b022:	f000 fc83 	bl	800b92c <_Bfree>
 800b026:	e093      	b.n	800b150 <_dtoa_r+0x560>
 800b028:	2202      	movs	r2, #2
 800b02a:	e76c      	b.n	800af06 <_dtoa_r+0x316>
 800b02c:	07cc      	lsls	r4, r1, #31
 800b02e:	d504      	bpl.n	800b03a <_dtoa_r+0x44a>
 800b030:	ed90 6b00 	vldr	d6, [r0]
 800b034:	3201      	adds	r2, #1
 800b036:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b03a:	1049      	asrs	r1, r1, #1
 800b03c:	3008      	adds	r0, #8
 800b03e:	e763      	b.n	800af08 <_dtoa_r+0x318>
 800b040:	d022      	beq.n	800b088 <_dtoa_r+0x498>
 800b042:	f1c8 0100 	rsb	r1, r8, #0
 800b046:	4a6d      	ldr	r2, [pc, #436]	@ (800b1fc <_dtoa_r+0x60c>)
 800b048:	f001 000f 	and.w	r0, r1, #15
 800b04c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b050:	ed92 7b00 	vldr	d7, [r2]
 800b054:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b058:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b05c:	4868      	ldr	r0, [pc, #416]	@ (800b200 <_dtoa_r+0x610>)
 800b05e:	1109      	asrs	r1, r1, #4
 800b060:	2400      	movs	r4, #0
 800b062:	2202      	movs	r2, #2
 800b064:	b929      	cbnz	r1, 800b072 <_dtoa_r+0x482>
 800b066:	2c00      	cmp	r4, #0
 800b068:	f43f af57 	beq.w	800af1a <_dtoa_r+0x32a>
 800b06c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b070:	e753      	b.n	800af1a <_dtoa_r+0x32a>
 800b072:	07ce      	lsls	r6, r1, #31
 800b074:	d505      	bpl.n	800b082 <_dtoa_r+0x492>
 800b076:	ed90 6b00 	vldr	d6, [r0]
 800b07a:	3201      	adds	r2, #1
 800b07c:	2401      	movs	r4, #1
 800b07e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b082:	1049      	asrs	r1, r1, #1
 800b084:	3008      	adds	r0, #8
 800b086:	e7ed      	b.n	800b064 <_dtoa_r+0x474>
 800b088:	2202      	movs	r2, #2
 800b08a:	e746      	b.n	800af1a <_dtoa_r+0x32a>
 800b08c:	f8cd 8014 	str.w	r8, [sp, #20]
 800b090:	4654      	mov	r4, sl
 800b092:	e762      	b.n	800af5a <_dtoa_r+0x36a>
 800b094:	4a59      	ldr	r2, [pc, #356]	@ (800b1fc <_dtoa_r+0x60c>)
 800b096:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800b09a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b09e:	9a08      	ldr	r2, [sp, #32]
 800b0a0:	ec41 0b17 	vmov	d7, r0, r1
 800b0a4:	443c      	add	r4, r7
 800b0a6:	b34a      	cbz	r2, 800b0fc <_dtoa_r+0x50c>
 800b0a8:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800b0ac:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800b0b0:	463e      	mov	r6, r7
 800b0b2:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b0b6:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b0ba:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b0be:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b0c2:	ee14 2a90 	vmov	r2, s9
 800b0c6:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b0ca:	3230      	adds	r2, #48	@ 0x30
 800b0cc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b0d0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b0d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0d8:	f806 2b01 	strb.w	r2, [r6], #1
 800b0dc:	d438      	bmi.n	800b150 <_dtoa_r+0x560>
 800b0de:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b0e2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b0e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b0ea:	d46e      	bmi.n	800b1ca <_dtoa_r+0x5da>
 800b0ec:	42a6      	cmp	r6, r4
 800b0ee:	f43f af5a 	beq.w	800afa6 <_dtoa_r+0x3b6>
 800b0f2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b0f6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b0fa:	e7e0      	b.n	800b0be <_dtoa_r+0x4ce>
 800b0fc:	4621      	mov	r1, r4
 800b0fe:	463e      	mov	r6, r7
 800b100:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b104:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800b108:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b10c:	ee14 2a90 	vmov	r2, s9
 800b110:	3230      	adds	r2, #48	@ 0x30
 800b112:	f806 2b01 	strb.w	r2, [r6], #1
 800b116:	42a6      	cmp	r6, r4
 800b118:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b11c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b120:	d119      	bne.n	800b156 <_dtoa_r+0x566>
 800b122:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800b126:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b12a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b12e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b132:	dc4a      	bgt.n	800b1ca <_dtoa_r+0x5da>
 800b134:	ee35 5b47 	vsub.f64	d5, d5, d7
 800b138:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800b13c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b140:	f57f af31 	bpl.w	800afa6 <_dtoa_r+0x3b6>
 800b144:	460e      	mov	r6, r1
 800b146:	3901      	subs	r1, #1
 800b148:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b14c:	2b30      	cmp	r3, #48	@ 0x30
 800b14e:	d0f9      	beq.n	800b144 <_dtoa_r+0x554>
 800b150:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800b154:	e027      	b.n	800b1a6 <_dtoa_r+0x5b6>
 800b156:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b15a:	e7d5      	b.n	800b108 <_dtoa_r+0x518>
 800b15c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b160:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800b164:	463e      	mov	r6, r7
 800b166:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b16a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b16e:	ee15 3a10 	vmov	r3, s10
 800b172:	3330      	adds	r3, #48	@ 0x30
 800b174:	f806 3b01 	strb.w	r3, [r6], #1
 800b178:	1bf3      	subs	r3, r6, r7
 800b17a:	459a      	cmp	sl, r3
 800b17c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b180:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b184:	d132      	bne.n	800b1ec <_dtoa_r+0x5fc>
 800b186:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b18a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b18e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b192:	dc18      	bgt.n	800b1c6 <_dtoa_r+0x5d6>
 800b194:	eeb4 7b46 	vcmp.f64	d7, d6
 800b198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b19c:	d103      	bne.n	800b1a6 <_dtoa_r+0x5b6>
 800b19e:	ee15 3a10 	vmov	r3, s10
 800b1a2:	07db      	lsls	r3, r3, #31
 800b1a4:	d40f      	bmi.n	800b1c6 <_dtoa_r+0x5d6>
 800b1a6:	9901      	ldr	r1, [sp, #4]
 800b1a8:	4648      	mov	r0, r9
 800b1aa:	f000 fbbf 	bl	800b92c <_Bfree>
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b1b2:	7033      	strb	r3, [r6, #0]
 800b1b4:	f108 0301 	add.w	r3, r8, #1
 800b1b8:	6013      	str	r3, [r2, #0]
 800b1ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	f000 824b 	beq.w	800b658 <_dtoa_r+0xa68>
 800b1c2:	601e      	str	r6, [r3, #0]
 800b1c4:	e248      	b.n	800b658 <_dtoa_r+0xa68>
 800b1c6:	f8cd 8014 	str.w	r8, [sp, #20]
 800b1ca:	4633      	mov	r3, r6
 800b1cc:	461e      	mov	r6, r3
 800b1ce:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b1d2:	2a39      	cmp	r2, #57	@ 0x39
 800b1d4:	d106      	bne.n	800b1e4 <_dtoa_r+0x5f4>
 800b1d6:	429f      	cmp	r7, r3
 800b1d8:	d1f8      	bne.n	800b1cc <_dtoa_r+0x5dc>
 800b1da:	9a05      	ldr	r2, [sp, #20]
 800b1dc:	3201      	adds	r2, #1
 800b1de:	9205      	str	r2, [sp, #20]
 800b1e0:	2230      	movs	r2, #48	@ 0x30
 800b1e2:	703a      	strb	r2, [r7, #0]
 800b1e4:	781a      	ldrb	r2, [r3, #0]
 800b1e6:	3201      	adds	r2, #1
 800b1e8:	701a      	strb	r2, [r3, #0]
 800b1ea:	e7b1      	b.n	800b150 <_dtoa_r+0x560>
 800b1ec:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b1f0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b1f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1f8:	d1b5      	bne.n	800b166 <_dtoa_r+0x576>
 800b1fa:	e7d4      	b.n	800b1a6 <_dtoa_r+0x5b6>
 800b1fc:	0800e620 	.word	0x0800e620
 800b200:	0800e5f8 	.word	0x0800e5f8
 800b204:	9908      	ldr	r1, [sp, #32]
 800b206:	2900      	cmp	r1, #0
 800b208:	f000 80e9 	beq.w	800b3de <_dtoa_r+0x7ee>
 800b20c:	9907      	ldr	r1, [sp, #28]
 800b20e:	2901      	cmp	r1, #1
 800b210:	f300 80cb 	bgt.w	800b3aa <_dtoa_r+0x7ba>
 800b214:	2d00      	cmp	r5, #0
 800b216:	f000 80c4 	beq.w	800b3a2 <_dtoa_r+0x7b2>
 800b21a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b21e:	9e04      	ldr	r6, [sp, #16]
 800b220:	461c      	mov	r4, r3
 800b222:	9305      	str	r3, [sp, #20]
 800b224:	9b04      	ldr	r3, [sp, #16]
 800b226:	4413      	add	r3, r2
 800b228:	9304      	str	r3, [sp, #16]
 800b22a:	9b06      	ldr	r3, [sp, #24]
 800b22c:	2101      	movs	r1, #1
 800b22e:	4413      	add	r3, r2
 800b230:	4648      	mov	r0, r9
 800b232:	9306      	str	r3, [sp, #24]
 800b234:	f000 fc78 	bl	800bb28 <__i2b>
 800b238:	9b05      	ldr	r3, [sp, #20]
 800b23a:	4605      	mov	r5, r0
 800b23c:	b166      	cbz	r6, 800b258 <_dtoa_r+0x668>
 800b23e:	9a06      	ldr	r2, [sp, #24]
 800b240:	2a00      	cmp	r2, #0
 800b242:	dd09      	ble.n	800b258 <_dtoa_r+0x668>
 800b244:	42b2      	cmp	r2, r6
 800b246:	9904      	ldr	r1, [sp, #16]
 800b248:	bfa8      	it	ge
 800b24a:	4632      	movge	r2, r6
 800b24c:	1a89      	subs	r1, r1, r2
 800b24e:	9104      	str	r1, [sp, #16]
 800b250:	9906      	ldr	r1, [sp, #24]
 800b252:	1ab6      	subs	r6, r6, r2
 800b254:	1a8a      	subs	r2, r1, r2
 800b256:	9206      	str	r2, [sp, #24]
 800b258:	b30b      	cbz	r3, 800b29e <_dtoa_r+0x6ae>
 800b25a:	9a08      	ldr	r2, [sp, #32]
 800b25c:	2a00      	cmp	r2, #0
 800b25e:	f000 80c5 	beq.w	800b3ec <_dtoa_r+0x7fc>
 800b262:	2c00      	cmp	r4, #0
 800b264:	f000 80bf 	beq.w	800b3e6 <_dtoa_r+0x7f6>
 800b268:	4629      	mov	r1, r5
 800b26a:	4622      	mov	r2, r4
 800b26c:	4648      	mov	r0, r9
 800b26e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b270:	f000 fd12 	bl	800bc98 <__pow5mult>
 800b274:	9a01      	ldr	r2, [sp, #4]
 800b276:	4601      	mov	r1, r0
 800b278:	4605      	mov	r5, r0
 800b27a:	4648      	mov	r0, r9
 800b27c:	f000 fc6a 	bl	800bb54 <__multiply>
 800b280:	9901      	ldr	r1, [sp, #4]
 800b282:	9005      	str	r0, [sp, #20]
 800b284:	4648      	mov	r0, r9
 800b286:	f000 fb51 	bl	800b92c <_Bfree>
 800b28a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b28c:	1b1b      	subs	r3, r3, r4
 800b28e:	f000 80b0 	beq.w	800b3f2 <_dtoa_r+0x802>
 800b292:	9905      	ldr	r1, [sp, #20]
 800b294:	461a      	mov	r2, r3
 800b296:	4648      	mov	r0, r9
 800b298:	f000 fcfe 	bl	800bc98 <__pow5mult>
 800b29c:	9001      	str	r0, [sp, #4]
 800b29e:	2101      	movs	r1, #1
 800b2a0:	4648      	mov	r0, r9
 800b2a2:	f000 fc41 	bl	800bb28 <__i2b>
 800b2a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2a8:	4604      	mov	r4, r0
 800b2aa:	2b00      	cmp	r3, #0
 800b2ac:	f000 81da 	beq.w	800b664 <_dtoa_r+0xa74>
 800b2b0:	461a      	mov	r2, r3
 800b2b2:	4601      	mov	r1, r0
 800b2b4:	4648      	mov	r0, r9
 800b2b6:	f000 fcef 	bl	800bc98 <__pow5mult>
 800b2ba:	9b07      	ldr	r3, [sp, #28]
 800b2bc:	2b01      	cmp	r3, #1
 800b2be:	4604      	mov	r4, r0
 800b2c0:	f300 80a0 	bgt.w	800b404 <_dtoa_r+0x814>
 800b2c4:	9b02      	ldr	r3, [sp, #8]
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	f040 8096 	bne.w	800b3f8 <_dtoa_r+0x808>
 800b2cc:	9b03      	ldr	r3, [sp, #12]
 800b2ce:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b2d2:	2a00      	cmp	r2, #0
 800b2d4:	f040 8092 	bne.w	800b3fc <_dtoa_r+0x80c>
 800b2d8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800b2dc:	0d12      	lsrs	r2, r2, #20
 800b2de:	0512      	lsls	r2, r2, #20
 800b2e0:	2a00      	cmp	r2, #0
 800b2e2:	f000 808d 	beq.w	800b400 <_dtoa_r+0x810>
 800b2e6:	9b04      	ldr	r3, [sp, #16]
 800b2e8:	3301      	adds	r3, #1
 800b2ea:	9304      	str	r3, [sp, #16]
 800b2ec:	9b06      	ldr	r3, [sp, #24]
 800b2ee:	3301      	adds	r3, #1
 800b2f0:	9306      	str	r3, [sp, #24]
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b2f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	f000 81b9 	beq.w	800b670 <_dtoa_r+0xa80>
 800b2fe:	6922      	ldr	r2, [r4, #16]
 800b300:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b304:	6910      	ldr	r0, [r2, #16]
 800b306:	f000 fbc3 	bl	800ba90 <__hi0bits>
 800b30a:	f1c0 0020 	rsb	r0, r0, #32
 800b30e:	9b06      	ldr	r3, [sp, #24]
 800b310:	4418      	add	r0, r3
 800b312:	f010 001f 	ands.w	r0, r0, #31
 800b316:	f000 8081 	beq.w	800b41c <_dtoa_r+0x82c>
 800b31a:	f1c0 0220 	rsb	r2, r0, #32
 800b31e:	2a04      	cmp	r2, #4
 800b320:	dd73      	ble.n	800b40a <_dtoa_r+0x81a>
 800b322:	9b04      	ldr	r3, [sp, #16]
 800b324:	f1c0 001c 	rsb	r0, r0, #28
 800b328:	4403      	add	r3, r0
 800b32a:	9304      	str	r3, [sp, #16]
 800b32c:	9b06      	ldr	r3, [sp, #24]
 800b32e:	4406      	add	r6, r0
 800b330:	4403      	add	r3, r0
 800b332:	9306      	str	r3, [sp, #24]
 800b334:	9b04      	ldr	r3, [sp, #16]
 800b336:	2b00      	cmp	r3, #0
 800b338:	dd05      	ble.n	800b346 <_dtoa_r+0x756>
 800b33a:	9901      	ldr	r1, [sp, #4]
 800b33c:	461a      	mov	r2, r3
 800b33e:	4648      	mov	r0, r9
 800b340:	f000 fd04 	bl	800bd4c <__lshift>
 800b344:	9001      	str	r0, [sp, #4]
 800b346:	9b06      	ldr	r3, [sp, #24]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	dd05      	ble.n	800b358 <_dtoa_r+0x768>
 800b34c:	4621      	mov	r1, r4
 800b34e:	461a      	mov	r2, r3
 800b350:	4648      	mov	r0, r9
 800b352:	f000 fcfb 	bl	800bd4c <__lshift>
 800b356:	4604      	mov	r4, r0
 800b358:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d060      	beq.n	800b420 <_dtoa_r+0x830>
 800b35e:	9801      	ldr	r0, [sp, #4]
 800b360:	4621      	mov	r1, r4
 800b362:	f000 fd5f 	bl	800be24 <__mcmp>
 800b366:	2800      	cmp	r0, #0
 800b368:	da5a      	bge.n	800b420 <_dtoa_r+0x830>
 800b36a:	f108 33ff 	add.w	r3, r8, #4294967295
 800b36e:	9305      	str	r3, [sp, #20]
 800b370:	9901      	ldr	r1, [sp, #4]
 800b372:	2300      	movs	r3, #0
 800b374:	220a      	movs	r2, #10
 800b376:	4648      	mov	r0, r9
 800b378:	f000 fafa 	bl	800b970 <__multadd>
 800b37c:	9b08      	ldr	r3, [sp, #32]
 800b37e:	9001      	str	r0, [sp, #4]
 800b380:	2b00      	cmp	r3, #0
 800b382:	f000 8177 	beq.w	800b674 <_dtoa_r+0xa84>
 800b386:	4629      	mov	r1, r5
 800b388:	2300      	movs	r3, #0
 800b38a:	220a      	movs	r2, #10
 800b38c:	4648      	mov	r0, r9
 800b38e:	f000 faef 	bl	800b970 <__multadd>
 800b392:	f1bb 0f00 	cmp.w	fp, #0
 800b396:	4605      	mov	r5, r0
 800b398:	dc6e      	bgt.n	800b478 <_dtoa_r+0x888>
 800b39a:	9b07      	ldr	r3, [sp, #28]
 800b39c:	2b02      	cmp	r3, #2
 800b39e:	dc48      	bgt.n	800b432 <_dtoa_r+0x842>
 800b3a0:	e06a      	b.n	800b478 <_dtoa_r+0x888>
 800b3a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b3a4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b3a8:	e739      	b.n	800b21e <_dtoa_r+0x62e>
 800b3aa:	f10a 34ff 	add.w	r4, sl, #4294967295
 800b3ae:	42a3      	cmp	r3, r4
 800b3b0:	db07      	blt.n	800b3c2 <_dtoa_r+0x7d2>
 800b3b2:	f1ba 0f00 	cmp.w	sl, #0
 800b3b6:	eba3 0404 	sub.w	r4, r3, r4
 800b3ba:	db0b      	blt.n	800b3d4 <_dtoa_r+0x7e4>
 800b3bc:	9e04      	ldr	r6, [sp, #16]
 800b3be:	4652      	mov	r2, sl
 800b3c0:	e72f      	b.n	800b222 <_dtoa_r+0x632>
 800b3c2:	1ae2      	subs	r2, r4, r3
 800b3c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b3c6:	9e04      	ldr	r6, [sp, #16]
 800b3c8:	4413      	add	r3, r2
 800b3ca:	930a      	str	r3, [sp, #40]	@ 0x28
 800b3cc:	4652      	mov	r2, sl
 800b3ce:	4623      	mov	r3, r4
 800b3d0:	2400      	movs	r4, #0
 800b3d2:	e726      	b.n	800b222 <_dtoa_r+0x632>
 800b3d4:	9a04      	ldr	r2, [sp, #16]
 800b3d6:	eba2 060a 	sub.w	r6, r2, sl
 800b3da:	2200      	movs	r2, #0
 800b3dc:	e721      	b.n	800b222 <_dtoa_r+0x632>
 800b3de:	9e04      	ldr	r6, [sp, #16]
 800b3e0:	9d08      	ldr	r5, [sp, #32]
 800b3e2:	461c      	mov	r4, r3
 800b3e4:	e72a      	b.n	800b23c <_dtoa_r+0x64c>
 800b3e6:	9a01      	ldr	r2, [sp, #4]
 800b3e8:	9205      	str	r2, [sp, #20]
 800b3ea:	e752      	b.n	800b292 <_dtoa_r+0x6a2>
 800b3ec:	9901      	ldr	r1, [sp, #4]
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	e751      	b.n	800b296 <_dtoa_r+0x6a6>
 800b3f2:	9b05      	ldr	r3, [sp, #20]
 800b3f4:	9301      	str	r3, [sp, #4]
 800b3f6:	e752      	b.n	800b29e <_dtoa_r+0x6ae>
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	e77b      	b.n	800b2f4 <_dtoa_r+0x704>
 800b3fc:	9b02      	ldr	r3, [sp, #8]
 800b3fe:	e779      	b.n	800b2f4 <_dtoa_r+0x704>
 800b400:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b402:	e778      	b.n	800b2f6 <_dtoa_r+0x706>
 800b404:	2300      	movs	r3, #0
 800b406:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b408:	e779      	b.n	800b2fe <_dtoa_r+0x70e>
 800b40a:	d093      	beq.n	800b334 <_dtoa_r+0x744>
 800b40c:	9b04      	ldr	r3, [sp, #16]
 800b40e:	321c      	adds	r2, #28
 800b410:	4413      	add	r3, r2
 800b412:	9304      	str	r3, [sp, #16]
 800b414:	9b06      	ldr	r3, [sp, #24]
 800b416:	4416      	add	r6, r2
 800b418:	4413      	add	r3, r2
 800b41a:	e78a      	b.n	800b332 <_dtoa_r+0x742>
 800b41c:	4602      	mov	r2, r0
 800b41e:	e7f5      	b.n	800b40c <_dtoa_r+0x81c>
 800b420:	f1ba 0f00 	cmp.w	sl, #0
 800b424:	f8cd 8014 	str.w	r8, [sp, #20]
 800b428:	46d3      	mov	fp, sl
 800b42a:	dc21      	bgt.n	800b470 <_dtoa_r+0x880>
 800b42c:	9b07      	ldr	r3, [sp, #28]
 800b42e:	2b02      	cmp	r3, #2
 800b430:	dd1e      	ble.n	800b470 <_dtoa_r+0x880>
 800b432:	f1bb 0f00 	cmp.w	fp, #0
 800b436:	f47f addc 	bne.w	800aff2 <_dtoa_r+0x402>
 800b43a:	4621      	mov	r1, r4
 800b43c:	465b      	mov	r3, fp
 800b43e:	2205      	movs	r2, #5
 800b440:	4648      	mov	r0, r9
 800b442:	f000 fa95 	bl	800b970 <__multadd>
 800b446:	4601      	mov	r1, r0
 800b448:	4604      	mov	r4, r0
 800b44a:	9801      	ldr	r0, [sp, #4]
 800b44c:	f000 fcea 	bl	800be24 <__mcmp>
 800b450:	2800      	cmp	r0, #0
 800b452:	f77f adce 	ble.w	800aff2 <_dtoa_r+0x402>
 800b456:	463e      	mov	r6, r7
 800b458:	2331      	movs	r3, #49	@ 0x31
 800b45a:	f806 3b01 	strb.w	r3, [r6], #1
 800b45e:	9b05      	ldr	r3, [sp, #20]
 800b460:	3301      	adds	r3, #1
 800b462:	9305      	str	r3, [sp, #20]
 800b464:	e5c9      	b.n	800affa <_dtoa_r+0x40a>
 800b466:	f8cd 8014 	str.w	r8, [sp, #20]
 800b46a:	4654      	mov	r4, sl
 800b46c:	4625      	mov	r5, r4
 800b46e:	e7f2      	b.n	800b456 <_dtoa_r+0x866>
 800b470:	9b08      	ldr	r3, [sp, #32]
 800b472:	2b00      	cmp	r3, #0
 800b474:	f000 8102 	beq.w	800b67c <_dtoa_r+0xa8c>
 800b478:	2e00      	cmp	r6, #0
 800b47a:	dd05      	ble.n	800b488 <_dtoa_r+0x898>
 800b47c:	4629      	mov	r1, r5
 800b47e:	4632      	mov	r2, r6
 800b480:	4648      	mov	r0, r9
 800b482:	f000 fc63 	bl	800bd4c <__lshift>
 800b486:	4605      	mov	r5, r0
 800b488:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b48a:	2b00      	cmp	r3, #0
 800b48c:	d058      	beq.n	800b540 <_dtoa_r+0x950>
 800b48e:	6869      	ldr	r1, [r5, #4]
 800b490:	4648      	mov	r0, r9
 800b492:	f000 fa0b 	bl	800b8ac <_Balloc>
 800b496:	4606      	mov	r6, r0
 800b498:	b928      	cbnz	r0, 800b4a6 <_dtoa_r+0x8b6>
 800b49a:	4b82      	ldr	r3, [pc, #520]	@ (800b6a4 <_dtoa_r+0xab4>)
 800b49c:	4602      	mov	r2, r0
 800b49e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b4a2:	f7ff bbbe 	b.w	800ac22 <_dtoa_r+0x32>
 800b4a6:	692a      	ldr	r2, [r5, #16]
 800b4a8:	3202      	adds	r2, #2
 800b4aa:	0092      	lsls	r2, r2, #2
 800b4ac:	f105 010c 	add.w	r1, r5, #12
 800b4b0:	300c      	adds	r0, #12
 800b4b2:	f7ff fb00 	bl	800aab6 <memcpy>
 800b4b6:	2201      	movs	r2, #1
 800b4b8:	4631      	mov	r1, r6
 800b4ba:	4648      	mov	r0, r9
 800b4bc:	f000 fc46 	bl	800bd4c <__lshift>
 800b4c0:	1c7b      	adds	r3, r7, #1
 800b4c2:	9304      	str	r3, [sp, #16]
 800b4c4:	eb07 030b 	add.w	r3, r7, fp
 800b4c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b4ca:	9b02      	ldr	r3, [sp, #8]
 800b4cc:	f003 0301 	and.w	r3, r3, #1
 800b4d0:	46a8      	mov	r8, r5
 800b4d2:	9308      	str	r3, [sp, #32]
 800b4d4:	4605      	mov	r5, r0
 800b4d6:	9b04      	ldr	r3, [sp, #16]
 800b4d8:	9801      	ldr	r0, [sp, #4]
 800b4da:	4621      	mov	r1, r4
 800b4dc:	f103 3bff 	add.w	fp, r3, #4294967295
 800b4e0:	f7ff fafe 	bl	800aae0 <quorem>
 800b4e4:	4641      	mov	r1, r8
 800b4e6:	9002      	str	r0, [sp, #8]
 800b4e8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b4ec:	9801      	ldr	r0, [sp, #4]
 800b4ee:	f000 fc99 	bl	800be24 <__mcmp>
 800b4f2:	462a      	mov	r2, r5
 800b4f4:	9006      	str	r0, [sp, #24]
 800b4f6:	4621      	mov	r1, r4
 800b4f8:	4648      	mov	r0, r9
 800b4fa:	f000 fcaf 	bl	800be5c <__mdiff>
 800b4fe:	68c2      	ldr	r2, [r0, #12]
 800b500:	4606      	mov	r6, r0
 800b502:	b9fa      	cbnz	r2, 800b544 <_dtoa_r+0x954>
 800b504:	4601      	mov	r1, r0
 800b506:	9801      	ldr	r0, [sp, #4]
 800b508:	f000 fc8c 	bl	800be24 <__mcmp>
 800b50c:	4602      	mov	r2, r0
 800b50e:	4631      	mov	r1, r6
 800b510:	4648      	mov	r0, r9
 800b512:	920a      	str	r2, [sp, #40]	@ 0x28
 800b514:	f000 fa0a 	bl	800b92c <_Bfree>
 800b518:	9b07      	ldr	r3, [sp, #28]
 800b51a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b51c:	9e04      	ldr	r6, [sp, #16]
 800b51e:	ea42 0103 	orr.w	r1, r2, r3
 800b522:	9b08      	ldr	r3, [sp, #32]
 800b524:	4319      	orrs	r1, r3
 800b526:	d10f      	bne.n	800b548 <_dtoa_r+0x958>
 800b528:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b52c:	d028      	beq.n	800b580 <_dtoa_r+0x990>
 800b52e:	9b06      	ldr	r3, [sp, #24]
 800b530:	2b00      	cmp	r3, #0
 800b532:	dd02      	ble.n	800b53a <_dtoa_r+0x94a>
 800b534:	9b02      	ldr	r3, [sp, #8]
 800b536:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800b53a:	f88b a000 	strb.w	sl, [fp]
 800b53e:	e55e      	b.n	800affe <_dtoa_r+0x40e>
 800b540:	4628      	mov	r0, r5
 800b542:	e7bd      	b.n	800b4c0 <_dtoa_r+0x8d0>
 800b544:	2201      	movs	r2, #1
 800b546:	e7e2      	b.n	800b50e <_dtoa_r+0x91e>
 800b548:	9b06      	ldr	r3, [sp, #24]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	db04      	blt.n	800b558 <_dtoa_r+0x968>
 800b54e:	9907      	ldr	r1, [sp, #28]
 800b550:	430b      	orrs	r3, r1
 800b552:	9908      	ldr	r1, [sp, #32]
 800b554:	430b      	orrs	r3, r1
 800b556:	d120      	bne.n	800b59a <_dtoa_r+0x9aa>
 800b558:	2a00      	cmp	r2, #0
 800b55a:	ddee      	ble.n	800b53a <_dtoa_r+0x94a>
 800b55c:	9901      	ldr	r1, [sp, #4]
 800b55e:	2201      	movs	r2, #1
 800b560:	4648      	mov	r0, r9
 800b562:	f000 fbf3 	bl	800bd4c <__lshift>
 800b566:	4621      	mov	r1, r4
 800b568:	9001      	str	r0, [sp, #4]
 800b56a:	f000 fc5b 	bl	800be24 <__mcmp>
 800b56e:	2800      	cmp	r0, #0
 800b570:	dc03      	bgt.n	800b57a <_dtoa_r+0x98a>
 800b572:	d1e2      	bne.n	800b53a <_dtoa_r+0x94a>
 800b574:	f01a 0f01 	tst.w	sl, #1
 800b578:	d0df      	beq.n	800b53a <_dtoa_r+0x94a>
 800b57a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b57e:	d1d9      	bne.n	800b534 <_dtoa_r+0x944>
 800b580:	2339      	movs	r3, #57	@ 0x39
 800b582:	f88b 3000 	strb.w	r3, [fp]
 800b586:	4633      	mov	r3, r6
 800b588:	461e      	mov	r6, r3
 800b58a:	3b01      	subs	r3, #1
 800b58c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b590:	2a39      	cmp	r2, #57	@ 0x39
 800b592:	d052      	beq.n	800b63a <_dtoa_r+0xa4a>
 800b594:	3201      	adds	r2, #1
 800b596:	701a      	strb	r2, [r3, #0]
 800b598:	e531      	b.n	800affe <_dtoa_r+0x40e>
 800b59a:	2a00      	cmp	r2, #0
 800b59c:	dd07      	ble.n	800b5ae <_dtoa_r+0x9be>
 800b59e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b5a2:	d0ed      	beq.n	800b580 <_dtoa_r+0x990>
 800b5a4:	f10a 0301 	add.w	r3, sl, #1
 800b5a8:	f88b 3000 	strb.w	r3, [fp]
 800b5ac:	e527      	b.n	800affe <_dtoa_r+0x40e>
 800b5ae:	9b04      	ldr	r3, [sp, #16]
 800b5b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5b2:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b5b6:	4293      	cmp	r3, r2
 800b5b8:	d029      	beq.n	800b60e <_dtoa_r+0xa1e>
 800b5ba:	9901      	ldr	r1, [sp, #4]
 800b5bc:	2300      	movs	r3, #0
 800b5be:	220a      	movs	r2, #10
 800b5c0:	4648      	mov	r0, r9
 800b5c2:	f000 f9d5 	bl	800b970 <__multadd>
 800b5c6:	45a8      	cmp	r8, r5
 800b5c8:	9001      	str	r0, [sp, #4]
 800b5ca:	f04f 0300 	mov.w	r3, #0
 800b5ce:	f04f 020a 	mov.w	r2, #10
 800b5d2:	4641      	mov	r1, r8
 800b5d4:	4648      	mov	r0, r9
 800b5d6:	d107      	bne.n	800b5e8 <_dtoa_r+0x9f8>
 800b5d8:	f000 f9ca 	bl	800b970 <__multadd>
 800b5dc:	4680      	mov	r8, r0
 800b5de:	4605      	mov	r5, r0
 800b5e0:	9b04      	ldr	r3, [sp, #16]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	9304      	str	r3, [sp, #16]
 800b5e6:	e776      	b.n	800b4d6 <_dtoa_r+0x8e6>
 800b5e8:	f000 f9c2 	bl	800b970 <__multadd>
 800b5ec:	4629      	mov	r1, r5
 800b5ee:	4680      	mov	r8, r0
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	220a      	movs	r2, #10
 800b5f4:	4648      	mov	r0, r9
 800b5f6:	f000 f9bb 	bl	800b970 <__multadd>
 800b5fa:	4605      	mov	r5, r0
 800b5fc:	e7f0      	b.n	800b5e0 <_dtoa_r+0x9f0>
 800b5fe:	f1bb 0f00 	cmp.w	fp, #0
 800b602:	bfcc      	ite	gt
 800b604:	465e      	movgt	r6, fp
 800b606:	2601      	movle	r6, #1
 800b608:	443e      	add	r6, r7
 800b60a:	f04f 0800 	mov.w	r8, #0
 800b60e:	9901      	ldr	r1, [sp, #4]
 800b610:	2201      	movs	r2, #1
 800b612:	4648      	mov	r0, r9
 800b614:	f000 fb9a 	bl	800bd4c <__lshift>
 800b618:	4621      	mov	r1, r4
 800b61a:	9001      	str	r0, [sp, #4]
 800b61c:	f000 fc02 	bl	800be24 <__mcmp>
 800b620:	2800      	cmp	r0, #0
 800b622:	dcb0      	bgt.n	800b586 <_dtoa_r+0x996>
 800b624:	d102      	bne.n	800b62c <_dtoa_r+0xa3c>
 800b626:	f01a 0f01 	tst.w	sl, #1
 800b62a:	d1ac      	bne.n	800b586 <_dtoa_r+0x996>
 800b62c:	4633      	mov	r3, r6
 800b62e:	461e      	mov	r6, r3
 800b630:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b634:	2a30      	cmp	r2, #48	@ 0x30
 800b636:	d0fa      	beq.n	800b62e <_dtoa_r+0xa3e>
 800b638:	e4e1      	b.n	800affe <_dtoa_r+0x40e>
 800b63a:	429f      	cmp	r7, r3
 800b63c:	d1a4      	bne.n	800b588 <_dtoa_r+0x998>
 800b63e:	9b05      	ldr	r3, [sp, #20]
 800b640:	3301      	adds	r3, #1
 800b642:	9305      	str	r3, [sp, #20]
 800b644:	2331      	movs	r3, #49	@ 0x31
 800b646:	703b      	strb	r3, [r7, #0]
 800b648:	e4d9      	b.n	800affe <_dtoa_r+0x40e>
 800b64a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b64c:	4f16      	ldr	r7, [pc, #88]	@ (800b6a8 <_dtoa_r+0xab8>)
 800b64e:	b11b      	cbz	r3, 800b658 <_dtoa_r+0xa68>
 800b650:	f107 0308 	add.w	r3, r7, #8
 800b654:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b656:	6013      	str	r3, [r2, #0]
 800b658:	4638      	mov	r0, r7
 800b65a:	b011      	add	sp, #68	@ 0x44
 800b65c:	ecbd 8b02 	vpop	{d8}
 800b660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b664:	9b07      	ldr	r3, [sp, #28]
 800b666:	2b01      	cmp	r3, #1
 800b668:	f77f ae2c 	ble.w	800b2c4 <_dtoa_r+0x6d4>
 800b66c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b66e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b670:	2001      	movs	r0, #1
 800b672:	e64c      	b.n	800b30e <_dtoa_r+0x71e>
 800b674:	f1bb 0f00 	cmp.w	fp, #0
 800b678:	f77f aed8 	ble.w	800b42c <_dtoa_r+0x83c>
 800b67c:	463e      	mov	r6, r7
 800b67e:	9801      	ldr	r0, [sp, #4]
 800b680:	4621      	mov	r1, r4
 800b682:	f7ff fa2d 	bl	800aae0 <quorem>
 800b686:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b68a:	f806 ab01 	strb.w	sl, [r6], #1
 800b68e:	1bf2      	subs	r2, r6, r7
 800b690:	4593      	cmp	fp, r2
 800b692:	ddb4      	ble.n	800b5fe <_dtoa_r+0xa0e>
 800b694:	9901      	ldr	r1, [sp, #4]
 800b696:	2300      	movs	r3, #0
 800b698:	220a      	movs	r2, #10
 800b69a:	4648      	mov	r0, r9
 800b69c:	f000 f968 	bl	800b970 <__multadd>
 800b6a0:	9001      	str	r0, [sp, #4]
 800b6a2:	e7ec      	b.n	800b67e <_dtoa_r+0xa8e>
 800b6a4:	0800e4c9 	.word	0x0800e4c9
 800b6a8:	0800e44d 	.word	0x0800e44d

0800b6ac <_free_r>:
 800b6ac:	b538      	push	{r3, r4, r5, lr}
 800b6ae:	4605      	mov	r5, r0
 800b6b0:	2900      	cmp	r1, #0
 800b6b2:	d041      	beq.n	800b738 <_free_r+0x8c>
 800b6b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b6b8:	1f0c      	subs	r4, r1, #4
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	bfb8      	it	lt
 800b6be:	18e4      	addlt	r4, r4, r3
 800b6c0:	f000 f8e8 	bl	800b894 <__malloc_lock>
 800b6c4:	4a1d      	ldr	r2, [pc, #116]	@ (800b73c <_free_r+0x90>)
 800b6c6:	6813      	ldr	r3, [r2, #0]
 800b6c8:	b933      	cbnz	r3, 800b6d8 <_free_r+0x2c>
 800b6ca:	6063      	str	r3, [r4, #4]
 800b6cc:	6014      	str	r4, [r2, #0]
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b6d4:	f000 b8e4 	b.w	800b8a0 <__malloc_unlock>
 800b6d8:	42a3      	cmp	r3, r4
 800b6da:	d908      	bls.n	800b6ee <_free_r+0x42>
 800b6dc:	6820      	ldr	r0, [r4, #0]
 800b6de:	1821      	adds	r1, r4, r0
 800b6e0:	428b      	cmp	r3, r1
 800b6e2:	bf01      	itttt	eq
 800b6e4:	6819      	ldreq	r1, [r3, #0]
 800b6e6:	685b      	ldreq	r3, [r3, #4]
 800b6e8:	1809      	addeq	r1, r1, r0
 800b6ea:	6021      	streq	r1, [r4, #0]
 800b6ec:	e7ed      	b.n	800b6ca <_free_r+0x1e>
 800b6ee:	461a      	mov	r2, r3
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	b10b      	cbz	r3, 800b6f8 <_free_r+0x4c>
 800b6f4:	42a3      	cmp	r3, r4
 800b6f6:	d9fa      	bls.n	800b6ee <_free_r+0x42>
 800b6f8:	6811      	ldr	r1, [r2, #0]
 800b6fa:	1850      	adds	r0, r2, r1
 800b6fc:	42a0      	cmp	r0, r4
 800b6fe:	d10b      	bne.n	800b718 <_free_r+0x6c>
 800b700:	6820      	ldr	r0, [r4, #0]
 800b702:	4401      	add	r1, r0
 800b704:	1850      	adds	r0, r2, r1
 800b706:	4283      	cmp	r3, r0
 800b708:	6011      	str	r1, [r2, #0]
 800b70a:	d1e0      	bne.n	800b6ce <_free_r+0x22>
 800b70c:	6818      	ldr	r0, [r3, #0]
 800b70e:	685b      	ldr	r3, [r3, #4]
 800b710:	6053      	str	r3, [r2, #4]
 800b712:	4408      	add	r0, r1
 800b714:	6010      	str	r0, [r2, #0]
 800b716:	e7da      	b.n	800b6ce <_free_r+0x22>
 800b718:	d902      	bls.n	800b720 <_free_r+0x74>
 800b71a:	230c      	movs	r3, #12
 800b71c:	602b      	str	r3, [r5, #0]
 800b71e:	e7d6      	b.n	800b6ce <_free_r+0x22>
 800b720:	6820      	ldr	r0, [r4, #0]
 800b722:	1821      	adds	r1, r4, r0
 800b724:	428b      	cmp	r3, r1
 800b726:	bf04      	itt	eq
 800b728:	6819      	ldreq	r1, [r3, #0]
 800b72a:	685b      	ldreq	r3, [r3, #4]
 800b72c:	6063      	str	r3, [r4, #4]
 800b72e:	bf04      	itt	eq
 800b730:	1809      	addeq	r1, r1, r0
 800b732:	6021      	streq	r1, [r4, #0]
 800b734:	6054      	str	r4, [r2, #4]
 800b736:	e7ca      	b.n	800b6ce <_free_r+0x22>
 800b738:	bd38      	pop	{r3, r4, r5, pc}
 800b73a:	bf00      	nop
 800b73c:	24000f20 	.word	0x24000f20

0800b740 <malloc>:
 800b740:	4b02      	ldr	r3, [pc, #8]	@ (800b74c <malloc+0xc>)
 800b742:	4601      	mov	r1, r0
 800b744:	6818      	ldr	r0, [r3, #0]
 800b746:	f000 b825 	b.w	800b794 <_malloc_r>
 800b74a:	bf00      	nop
 800b74c:	2400001c 	.word	0x2400001c

0800b750 <sbrk_aligned>:
 800b750:	b570      	push	{r4, r5, r6, lr}
 800b752:	4e0f      	ldr	r6, [pc, #60]	@ (800b790 <sbrk_aligned+0x40>)
 800b754:	460c      	mov	r4, r1
 800b756:	6831      	ldr	r1, [r6, #0]
 800b758:	4605      	mov	r5, r0
 800b75a:	b911      	cbnz	r1, 800b762 <sbrk_aligned+0x12>
 800b75c:	f001 ff8a 	bl	800d674 <_sbrk_r>
 800b760:	6030      	str	r0, [r6, #0]
 800b762:	4621      	mov	r1, r4
 800b764:	4628      	mov	r0, r5
 800b766:	f001 ff85 	bl	800d674 <_sbrk_r>
 800b76a:	1c43      	adds	r3, r0, #1
 800b76c:	d103      	bne.n	800b776 <sbrk_aligned+0x26>
 800b76e:	f04f 34ff 	mov.w	r4, #4294967295
 800b772:	4620      	mov	r0, r4
 800b774:	bd70      	pop	{r4, r5, r6, pc}
 800b776:	1cc4      	adds	r4, r0, #3
 800b778:	f024 0403 	bic.w	r4, r4, #3
 800b77c:	42a0      	cmp	r0, r4
 800b77e:	d0f8      	beq.n	800b772 <sbrk_aligned+0x22>
 800b780:	1a21      	subs	r1, r4, r0
 800b782:	4628      	mov	r0, r5
 800b784:	f001 ff76 	bl	800d674 <_sbrk_r>
 800b788:	3001      	adds	r0, #1
 800b78a:	d1f2      	bne.n	800b772 <sbrk_aligned+0x22>
 800b78c:	e7ef      	b.n	800b76e <sbrk_aligned+0x1e>
 800b78e:	bf00      	nop
 800b790:	24000f1c 	.word	0x24000f1c

0800b794 <_malloc_r>:
 800b794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b798:	1ccd      	adds	r5, r1, #3
 800b79a:	f025 0503 	bic.w	r5, r5, #3
 800b79e:	3508      	adds	r5, #8
 800b7a0:	2d0c      	cmp	r5, #12
 800b7a2:	bf38      	it	cc
 800b7a4:	250c      	movcc	r5, #12
 800b7a6:	2d00      	cmp	r5, #0
 800b7a8:	4606      	mov	r6, r0
 800b7aa:	db01      	blt.n	800b7b0 <_malloc_r+0x1c>
 800b7ac:	42a9      	cmp	r1, r5
 800b7ae:	d904      	bls.n	800b7ba <_malloc_r+0x26>
 800b7b0:	230c      	movs	r3, #12
 800b7b2:	6033      	str	r3, [r6, #0]
 800b7b4:	2000      	movs	r0, #0
 800b7b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b890 <_malloc_r+0xfc>
 800b7be:	f000 f869 	bl	800b894 <__malloc_lock>
 800b7c2:	f8d8 3000 	ldr.w	r3, [r8]
 800b7c6:	461c      	mov	r4, r3
 800b7c8:	bb44      	cbnz	r4, 800b81c <_malloc_r+0x88>
 800b7ca:	4629      	mov	r1, r5
 800b7cc:	4630      	mov	r0, r6
 800b7ce:	f7ff ffbf 	bl	800b750 <sbrk_aligned>
 800b7d2:	1c43      	adds	r3, r0, #1
 800b7d4:	4604      	mov	r4, r0
 800b7d6:	d158      	bne.n	800b88a <_malloc_r+0xf6>
 800b7d8:	f8d8 4000 	ldr.w	r4, [r8]
 800b7dc:	4627      	mov	r7, r4
 800b7de:	2f00      	cmp	r7, #0
 800b7e0:	d143      	bne.n	800b86a <_malloc_r+0xd6>
 800b7e2:	2c00      	cmp	r4, #0
 800b7e4:	d04b      	beq.n	800b87e <_malloc_r+0xea>
 800b7e6:	6823      	ldr	r3, [r4, #0]
 800b7e8:	4639      	mov	r1, r7
 800b7ea:	4630      	mov	r0, r6
 800b7ec:	eb04 0903 	add.w	r9, r4, r3
 800b7f0:	f001 ff40 	bl	800d674 <_sbrk_r>
 800b7f4:	4581      	cmp	r9, r0
 800b7f6:	d142      	bne.n	800b87e <_malloc_r+0xea>
 800b7f8:	6821      	ldr	r1, [r4, #0]
 800b7fa:	1a6d      	subs	r5, r5, r1
 800b7fc:	4629      	mov	r1, r5
 800b7fe:	4630      	mov	r0, r6
 800b800:	f7ff ffa6 	bl	800b750 <sbrk_aligned>
 800b804:	3001      	adds	r0, #1
 800b806:	d03a      	beq.n	800b87e <_malloc_r+0xea>
 800b808:	6823      	ldr	r3, [r4, #0]
 800b80a:	442b      	add	r3, r5
 800b80c:	6023      	str	r3, [r4, #0]
 800b80e:	f8d8 3000 	ldr.w	r3, [r8]
 800b812:	685a      	ldr	r2, [r3, #4]
 800b814:	bb62      	cbnz	r2, 800b870 <_malloc_r+0xdc>
 800b816:	f8c8 7000 	str.w	r7, [r8]
 800b81a:	e00f      	b.n	800b83c <_malloc_r+0xa8>
 800b81c:	6822      	ldr	r2, [r4, #0]
 800b81e:	1b52      	subs	r2, r2, r5
 800b820:	d420      	bmi.n	800b864 <_malloc_r+0xd0>
 800b822:	2a0b      	cmp	r2, #11
 800b824:	d917      	bls.n	800b856 <_malloc_r+0xc2>
 800b826:	1961      	adds	r1, r4, r5
 800b828:	42a3      	cmp	r3, r4
 800b82a:	6025      	str	r5, [r4, #0]
 800b82c:	bf18      	it	ne
 800b82e:	6059      	strne	r1, [r3, #4]
 800b830:	6863      	ldr	r3, [r4, #4]
 800b832:	bf08      	it	eq
 800b834:	f8c8 1000 	streq.w	r1, [r8]
 800b838:	5162      	str	r2, [r4, r5]
 800b83a:	604b      	str	r3, [r1, #4]
 800b83c:	4630      	mov	r0, r6
 800b83e:	f000 f82f 	bl	800b8a0 <__malloc_unlock>
 800b842:	f104 000b 	add.w	r0, r4, #11
 800b846:	1d23      	adds	r3, r4, #4
 800b848:	f020 0007 	bic.w	r0, r0, #7
 800b84c:	1ac2      	subs	r2, r0, r3
 800b84e:	bf1c      	itt	ne
 800b850:	1a1b      	subne	r3, r3, r0
 800b852:	50a3      	strne	r3, [r4, r2]
 800b854:	e7af      	b.n	800b7b6 <_malloc_r+0x22>
 800b856:	6862      	ldr	r2, [r4, #4]
 800b858:	42a3      	cmp	r3, r4
 800b85a:	bf0c      	ite	eq
 800b85c:	f8c8 2000 	streq.w	r2, [r8]
 800b860:	605a      	strne	r2, [r3, #4]
 800b862:	e7eb      	b.n	800b83c <_malloc_r+0xa8>
 800b864:	4623      	mov	r3, r4
 800b866:	6864      	ldr	r4, [r4, #4]
 800b868:	e7ae      	b.n	800b7c8 <_malloc_r+0x34>
 800b86a:	463c      	mov	r4, r7
 800b86c:	687f      	ldr	r7, [r7, #4]
 800b86e:	e7b6      	b.n	800b7de <_malloc_r+0x4a>
 800b870:	461a      	mov	r2, r3
 800b872:	685b      	ldr	r3, [r3, #4]
 800b874:	42a3      	cmp	r3, r4
 800b876:	d1fb      	bne.n	800b870 <_malloc_r+0xdc>
 800b878:	2300      	movs	r3, #0
 800b87a:	6053      	str	r3, [r2, #4]
 800b87c:	e7de      	b.n	800b83c <_malloc_r+0xa8>
 800b87e:	230c      	movs	r3, #12
 800b880:	6033      	str	r3, [r6, #0]
 800b882:	4630      	mov	r0, r6
 800b884:	f000 f80c 	bl	800b8a0 <__malloc_unlock>
 800b888:	e794      	b.n	800b7b4 <_malloc_r+0x20>
 800b88a:	6005      	str	r5, [r0, #0]
 800b88c:	e7d6      	b.n	800b83c <_malloc_r+0xa8>
 800b88e:	bf00      	nop
 800b890:	24000f20 	.word	0x24000f20

0800b894 <__malloc_lock>:
 800b894:	4801      	ldr	r0, [pc, #4]	@ (800b89c <__malloc_lock+0x8>)
 800b896:	f7ff b90c 	b.w	800aab2 <__retarget_lock_acquire_recursive>
 800b89a:	bf00      	nop
 800b89c:	24000f18 	.word	0x24000f18

0800b8a0 <__malloc_unlock>:
 800b8a0:	4801      	ldr	r0, [pc, #4]	@ (800b8a8 <__malloc_unlock+0x8>)
 800b8a2:	f7ff b907 	b.w	800aab4 <__retarget_lock_release_recursive>
 800b8a6:	bf00      	nop
 800b8a8:	24000f18 	.word	0x24000f18

0800b8ac <_Balloc>:
 800b8ac:	b570      	push	{r4, r5, r6, lr}
 800b8ae:	69c6      	ldr	r6, [r0, #28]
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	460d      	mov	r5, r1
 800b8b4:	b976      	cbnz	r6, 800b8d4 <_Balloc+0x28>
 800b8b6:	2010      	movs	r0, #16
 800b8b8:	f7ff ff42 	bl	800b740 <malloc>
 800b8bc:	4602      	mov	r2, r0
 800b8be:	61e0      	str	r0, [r4, #28]
 800b8c0:	b920      	cbnz	r0, 800b8cc <_Balloc+0x20>
 800b8c2:	4b18      	ldr	r3, [pc, #96]	@ (800b924 <_Balloc+0x78>)
 800b8c4:	4818      	ldr	r0, [pc, #96]	@ (800b928 <_Balloc+0x7c>)
 800b8c6:	216b      	movs	r1, #107	@ 0x6b
 800b8c8:	f001 feee 	bl	800d6a8 <__assert_func>
 800b8cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b8d0:	6006      	str	r6, [r0, #0]
 800b8d2:	60c6      	str	r6, [r0, #12]
 800b8d4:	69e6      	ldr	r6, [r4, #28]
 800b8d6:	68f3      	ldr	r3, [r6, #12]
 800b8d8:	b183      	cbz	r3, 800b8fc <_Balloc+0x50>
 800b8da:	69e3      	ldr	r3, [r4, #28]
 800b8dc:	68db      	ldr	r3, [r3, #12]
 800b8de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b8e2:	b9b8      	cbnz	r0, 800b914 <_Balloc+0x68>
 800b8e4:	2101      	movs	r1, #1
 800b8e6:	fa01 f605 	lsl.w	r6, r1, r5
 800b8ea:	1d72      	adds	r2, r6, #5
 800b8ec:	0092      	lsls	r2, r2, #2
 800b8ee:	4620      	mov	r0, r4
 800b8f0:	f001 fef8 	bl	800d6e4 <_calloc_r>
 800b8f4:	b160      	cbz	r0, 800b910 <_Balloc+0x64>
 800b8f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b8fa:	e00e      	b.n	800b91a <_Balloc+0x6e>
 800b8fc:	2221      	movs	r2, #33	@ 0x21
 800b8fe:	2104      	movs	r1, #4
 800b900:	4620      	mov	r0, r4
 800b902:	f001 feef 	bl	800d6e4 <_calloc_r>
 800b906:	69e3      	ldr	r3, [r4, #28]
 800b908:	60f0      	str	r0, [r6, #12]
 800b90a:	68db      	ldr	r3, [r3, #12]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d1e4      	bne.n	800b8da <_Balloc+0x2e>
 800b910:	2000      	movs	r0, #0
 800b912:	bd70      	pop	{r4, r5, r6, pc}
 800b914:	6802      	ldr	r2, [r0, #0]
 800b916:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b91a:	2300      	movs	r3, #0
 800b91c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b920:	e7f7      	b.n	800b912 <_Balloc+0x66>
 800b922:	bf00      	nop
 800b924:	0800e45a 	.word	0x0800e45a
 800b928:	0800e4da 	.word	0x0800e4da

0800b92c <_Bfree>:
 800b92c:	b570      	push	{r4, r5, r6, lr}
 800b92e:	69c6      	ldr	r6, [r0, #28]
 800b930:	4605      	mov	r5, r0
 800b932:	460c      	mov	r4, r1
 800b934:	b976      	cbnz	r6, 800b954 <_Bfree+0x28>
 800b936:	2010      	movs	r0, #16
 800b938:	f7ff ff02 	bl	800b740 <malloc>
 800b93c:	4602      	mov	r2, r0
 800b93e:	61e8      	str	r0, [r5, #28]
 800b940:	b920      	cbnz	r0, 800b94c <_Bfree+0x20>
 800b942:	4b09      	ldr	r3, [pc, #36]	@ (800b968 <_Bfree+0x3c>)
 800b944:	4809      	ldr	r0, [pc, #36]	@ (800b96c <_Bfree+0x40>)
 800b946:	218f      	movs	r1, #143	@ 0x8f
 800b948:	f001 feae 	bl	800d6a8 <__assert_func>
 800b94c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b950:	6006      	str	r6, [r0, #0]
 800b952:	60c6      	str	r6, [r0, #12]
 800b954:	b13c      	cbz	r4, 800b966 <_Bfree+0x3a>
 800b956:	69eb      	ldr	r3, [r5, #28]
 800b958:	6862      	ldr	r2, [r4, #4]
 800b95a:	68db      	ldr	r3, [r3, #12]
 800b95c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b960:	6021      	str	r1, [r4, #0]
 800b962:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b966:	bd70      	pop	{r4, r5, r6, pc}
 800b968:	0800e45a 	.word	0x0800e45a
 800b96c:	0800e4da 	.word	0x0800e4da

0800b970 <__multadd>:
 800b970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b974:	690d      	ldr	r5, [r1, #16]
 800b976:	4607      	mov	r7, r0
 800b978:	460c      	mov	r4, r1
 800b97a:	461e      	mov	r6, r3
 800b97c:	f101 0c14 	add.w	ip, r1, #20
 800b980:	2000      	movs	r0, #0
 800b982:	f8dc 3000 	ldr.w	r3, [ip]
 800b986:	b299      	uxth	r1, r3
 800b988:	fb02 6101 	mla	r1, r2, r1, r6
 800b98c:	0c1e      	lsrs	r6, r3, #16
 800b98e:	0c0b      	lsrs	r3, r1, #16
 800b990:	fb02 3306 	mla	r3, r2, r6, r3
 800b994:	b289      	uxth	r1, r1
 800b996:	3001      	adds	r0, #1
 800b998:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b99c:	4285      	cmp	r5, r0
 800b99e:	f84c 1b04 	str.w	r1, [ip], #4
 800b9a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b9a6:	dcec      	bgt.n	800b982 <__multadd+0x12>
 800b9a8:	b30e      	cbz	r6, 800b9ee <__multadd+0x7e>
 800b9aa:	68a3      	ldr	r3, [r4, #8]
 800b9ac:	42ab      	cmp	r3, r5
 800b9ae:	dc19      	bgt.n	800b9e4 <__multadd+0x74>
 800b9b0:	6861      	ldr	r1, [r4, #4]
 800b9b2:	4638      	mov	r0, r7
 800b9b4:	3101      	adds	r1, #1
 800b9b6:	f7ff ff79 	bl	800b8ac <_Balloc>
 800b9ba:	4680      	mov	r8, r0
 800b9bc:	b928      	cbnz	r0, 800b9ca <__multadd+0x5a>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	4b0c      	ldr	r3, [pc, #48]	@ (800b9f4 <__multadd+0x84>)
 800b9c2:	480d      	ldr	r0, [pc, #52]	@ (800b9f8 <__multadd+0x88>)
 800b9c4:	21ba      	movs	r1, #186	@ 0xba
 800b9c6:	f001 fe6f 	bl	800d6a8 <__assert_func>
 800b9ca:	6922      	ldr	r2, [r4, #16]
 800b9cc:	3202      	adds	r2, #2
 800b9ce:	f104 010c 	add.w	r1, r4, #12
 800b9d2:	0092      	lsls	r2, r2, #2
 800b9d4:	300c      	adds	r0, #12
 800b9d6:	f7ff f86e 	bl	800aab6 <memcpy>
 800b9da:	4621      	mov	r1, r4
 800b9dc:	4638      	mov	r0, r7
 800b9de:	f7ff ffa5 	bl	800b92c <_Bfree>
 800b9e2:	4644      	mov	r4, r8
 800b9e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b9e8:	3501      	adds	r5, #1
 800b9ea:	615e      	str	r6, [r3, #20]
 800b9ec:	6125      	str	r5, [r4, #16]
 800b9ee:	4620      	mov	r0, r4
 800b9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9f4:	0800e4c9 	.word	0x0800e4c9
 800b9f8:	0800e4da 	.word	0x0800e4da

0800b9fc <__s2b>:
 800b9fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba00:	460c      	mov	r4, r1
 800ba02:	4615      	mov	r5, r2
 800ba04:	461f      	mov	r7, r3
 800ba06:	2209      	movs	r2, #9
 800ba08:	3308      	adds	r3, #8
 800ba0a:	4606      	mov	r6, r0
 800ba0c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ba10:	2100      	movs	r1, #0
 800ba12:	2201      	movs	r2, #1
 800ba14:	429a      	cmp	r2, r3
 800ba16:	db09      	blt.n	800ba2c <__s2b+0x30>
 800ba18:	4630      	mov	r0, r6
 800ba1a:	f7ff ff47 	bl	800b8ac <_Balloc>
 800ba1e:	b940      	cbnz	r0, 800ba32 <__s2b+0x36>
 800ba20:	4602      	mov	r2, r0
 800ba22:	4b19      	ldr	r3, [pc, #100]	@ (800ba88 <__s2b+0x8c>)
 800ba24:	4819      	ldr	r0, [pc, #100]	@ (800ba8c <__s2b+0x90>)
 800ba26:	21d3      	movs	r1, #211	@ 0xd3
 800ba28:	f001 fe3e 	bl	800d6a8 <__assert_func>
 800ba2c:	0052      	lsls	r2, r2, #1
 800ba2e:	3101      	adds	r1, #1
 800ba30:	e7f0      	b.n	800ba14 <__s2b+0x18>
 800ba32:	9b08      	ldr	r3, [sp, #32]
 800ba34:	6143      	str	r3, [r0, #20]
 800ba36:	2d09      	cmp	r5, #9
 800ba38:	f04f 0301 	mov.w	r3, #1
 800ba3c:	6103      	str	r3, [r0, #16]
 800ba3e:	dd16      	ble.n	800ba6e <__s2b+0x72>
 800ba40:	f104 0909 	add.w	r9, r4, #9
 800ba44:	46c8      	mov	r8, r9
 800ba46:	442c      	add	r4, r5
 800ba48:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ba4c:	4601      	mov	r1, r0
 800ba4e:	3b30      	subs	r3, #48	@ 0x30
 800ba50:	220a      	movs	r2, #10
 800ba52:	4630      	mov	r0, r6
 800ba54:	f7ff ff8c 	bl	800b970 <__multadd>
 800ba58:	45a0      	cmp	r8, r4
 800ba5a:	d1f5      	bne.n	800ba48 <__s2b+0x4c>
 800ba5c:	f1a5 0408 	sub.w	r4, r5, #8
 800ba60:	444c      	add	r4, r9
 800ba62:	1b2d      	subs	r5, r5, r4
 800ba64:	1963      	adds	r3, r4, r5
 800ba66:	42bb      	cmp	r3, r7
 800ba68:	db04      	blt.n	800ba74 <__s2b+0x78>
 800ba6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba6e:	340a      	adds	r4, #10
 800ba70:	2509      	movs	r5, #9
 800ba72:	e7f6      	b.n	800ba62 <__s2b+0x66>
 800ba74:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ba78:	4601      	mov	r1, r0
 800ba7a:	3b30      	subs	r3, #48	@ 0x30
 800ba7c:	220a      	movs	r2, #10
 800ba7e:	4630      	mov	r0, r6
 800ba80:	f7ff ff76 	bl	800b970 <__multadd>
 800ba84:	e7ee      	b.n	800ba64 <__s2b+0x68>
 800ba86:	bf00      	nop
 800ba88:	0800e4c9 	.word	0x0800e4c9
 800ba8c:	0800e4da 	.word	0x0800e4da

0800ba90 <__hi0bits>:
 800ba90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ba94:	4603      	mov	r3, r0
 800ba96:	bf36      	itet	cc
 800ba98:	0403      	lslcc	r3, r0, #16
 800ba9a:	2000      	movcs	r0, #0
 800ba9c:	2010      	movcc	r0, #16
 800ba9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800baa2:	bf3c      	itt	cc
 800baa4:	021b      	lslcc	r3, r3, #8
 800baa6:	3008      	addcc	r0, #8
 800baa8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800baac:	bf3c      	itt	cc
 800baae:	011b      	lslcc	r3, r3, #4
 800bab0:	3004      	addcc	r0, #4
 800bab2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bab6:	bf3c      	itt	cc
 800bab8:	009b      	lslcc	r3, r3, #2
 800baba:	3002      	addcc	r0, #2
 800babc:	2b00      	cmp	r3, #0
 800babe:	db05      	blt.n	800bacc <__hi0bits+0x3c>
 800bac0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800bac4:	f100 0001 	add.w	r0, r0, #1
 800bac8:	bf08      	it	eq
 800baca:	2020      	moveq	r0, #32
 800bacc:	4770      	bx	lr

0800bace <__lo0bits>:
 800bace:	6803      	ldr	r3, [r0, #0]
 800bad0:	4602      	mov	r2, r0
 800bad2:	f013 0007 	ands.w	r0, r3, #7
 800bad6:	d00b      	beq.n	800baf0 <__lo0bits+0x22>
 800bad8:	07d9      	lsls	r1, r3, #31
 800bada:	d421      	bmi.n	800bb20 <__lo0bits+0x52>
 800badc:	0798      	lsls	r0, r3, #30
 800bade:	bf49      	itett	mi
 800bae0:	085b      	lsrmi	r3, r3, #1
 800bae2:	089b      	lsrpl	r3, r3, #2
 800bae4:	2001      	movmi	r0, #1
 800bae6:	6013      	strmi	r3, [r2, #0]
 800bae8:	bf5c      	itt	pl
 800baea:	6013      	strpl	r3, [r2, #0]
 800baec:	2002      	movpl	r0, #2
 800baee:	4770      	bx	lr
 800baf0:	b299      	uxth	r1, r3
 800baf2:	b909      	cbnz	r1, 800baf8 <__lo0bits+0x2a>
 800baf4:	0c1b      	lsrs	r3, r3, #16
 800baf6:	2010      	movs	r0, #16
 800baf8:	b2d9      	uxtb	r1, r3
 800bafa:	b909      	cbnz	r1, 800bb00 <__lo0bits+0x32>
 800bafc:	3008      	adds	r0, #8
 800bafe:	0a1b      	lsrs	r3, r3, #8
 800bb00:	0719      	lsls	r1, r3, #28
 800bb02:	bf04      	itt	eq
 800bb04:	091b      	lsreq	r3, r3, #4
 800bb06:	3004      	addeq	r0, #4
 800bb08:	0799      	lsls	r1, r3, #30
 800bb0a:	bf04      	itt	eq
 800bb0c:	089b      	lsreq	r3, r3, #2
 800bb0e:	3002      	addeq	r0, #2
 800bb10:	07d9      	lsls	r1, r3, #31
 800bb12:	d403      	bmi.n	800bb1c <__lo0bits+0x4e>
 800bb14:	085b      	lsrs	r3, r3, #1
 800bb16:	f100 0001 	add.w	r0, r0, #1
 800bb1a:	d003      	beq.n	800bb24 <__lo0bits+0x56>
 800bb1c:	6013      	str	r3, [r2, #0]
 800bb1e:	4770      	bx	lr
 800bb20:	2000      	movs	r0, #0
 800bb22:	4770      	bx	lr
 800bb24:	2020      	movs	r0, #32
 800bb26:	4770      	bx	lr

0800bb28 <__i2b>:
 800bb28:	b510      	push	{r4, lr}
 800bb2a:	460c      	mov	r4, r1
 800bb2c:	2101      	movs	r1, #1
 800bb2e:	f7ff febd 	bl	800b8ac <_Balloc>
 800bb32:	4602      	mov	r2, r0
 800bb34:	b928      	cbnz	r0, 800bb42 <__i2b+0x1a>
 800bb36:	4b05      	ldr	r3, [pc, #20]	@ (800bb4c <__i2b+0x24>)
 800bb38:	4805      	ldr	r0, [pc, #20]	@ (800bb50 <__i2b+0x28>)
 800bb3a:	f240 1145 	movw	r1, #325	@ 0x145
 800bb3e:	f001 fdb3 	bl	800d6a8 <__assert_func>
 800bb42:	2301      	movs	r3, #1
 800bb44:	6144      	str	r4, [r0, #20]
 800bb46:	6103      	str	r3, [r0, #16]
 800bb48:	bd10      	pop	{r4, pc}
 800bb4a:	bf00      	nop
 800bb4c:	0800e4c9 	.word	0x0800e4c9
 800bb50:	0800e4da 	.word	0x0800e4da

0800bb54 <__multiply>:
 800bb54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb58:	4617      	mov	r7, r2
 800bb5a:	690a      	ldr	r2, [r1, #16]
 800bb5c:	693b      	ldr	r3, [r7, #16]
 800bb5e:	429a      	cmp	r2, r3
 800bb60:	bfa8      	it	ge
 800bb62:	463b      	movge	r3, r7
 800bb64:	4689      	mov	r9, r1
 800bb66:	bfa4      	itt	ge
 800bb68:	460f      	movge	r7, r1
 800bb6a:	4699      	movge	r9, r3
 800bb6c:	693d      	ldr	r5, [r7, #16]
 800bb6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bb72:	68bb      	ldr	r3, [r7, #8]
 800bb74:	6879      	ldr	r1, [r7, #4]
 800bb76:	eb05 060a 	add.w	r6, r5, sl
 800bb7a:	42b3      	cmp	r3, r6
 800bb7c:	b085      	sub	sp, #20
 800bb7e:	bfb8      	it	lt
 800bb80:	3101      	addlt	r1, #1
 800bb82:	f7ff fe93 	bl	800b8ac <_Balloc>
 800bb86:	b930      	cbnz	r0, 800bb96 <__multiply+0x42>
 800bb88:	4602      	mov	r2, r0
 800bb8a:	4b41      	ldr	r3, [pc, #260]	@ (800bc90 <__multiply+0x13c>)
 800bb8c:	4841      	ldr	r0, [pc, #260]	@ (800bc94 <__multiply+0x140>)
 800bb8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bb92:	f001 fd89 	bl	800d6a8 <__assert_func>
 800bb96:	f100 0414 	add.w	r4, r0, #20
 800bb9a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800bb9e:	4623      	mov	r3, r4
 800bba0:	2200      	movs	r2, #0
 800bba2:	4573      	cmp	r3, lr
 800bba4:	d320      	bcc.n	800bbe8 <__multiply+0x94>
 800bba6:	f107 0814 	add.w	r8, r7, #20
 800bbaa:	f109 0114 	add.w	r1, r9, #20
 800bbae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800bbb2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800bbb6:	9302      	str	r3, [sp, #8]
 800bbb8:	1beb      	subs	r3, r5, r7
 800bbba:	3b15      	subs	r3, #21
 800bbbc:	f023 0303 	bic.w	r3, r3, #3
 800bbc0:	3304      	adds	r3, #4
 800bbc2:	3715      	adds	r7, #21
 800bbc4:	42bd      	cmp	r5, r7
 800bbc6:	bf38      	it	cc
 800bbc8:	2304      	movcc	r3, #4
 800bbca:	9301      	str	r3, [sp, #4]
 800bbcc:	9b02      	ldr	r3, [sp, #8]
 800bbce:	9103      	str	r1, [sp, #12]
 800bbd0:	428b      	cmp	r3, r1
 800bbd2:	d80c      	bhi.n	800bbee <__multiply+0x9a>
 800bbd4:	2e00      	cmp	r6, #0
 800bbd6:	dd03      	ble.n	800bbe0 <__multiply+0x8c>
 800bbd8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800bbdc:	2b00      	cmp	r3, #0
 800bbde:	d055      	beq.n	800bc8c <__multiply+0x138>
 800bbe0:	6106      	str	r6, [r0, #16]
 800bbe2:	b005      	add	sp, #20
 800bbe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbe8:	f843 2b04 	str.w	r2, [r3], #4
 800bbec:	e7d9      	b.n	800bba2 <__multiply+0x4e>
 800bbee:	f8b1 a000 	ldrh.w	sl, [r1]
 800bbf2:	f1ba 0f00 	cmp.w	sl, #0
 800bbf6:	d01f      	beq.n	800bc38 <__multiply+0xe4>
 800bbf8:	46c4      	mov	ip, r8
 800bbfa:	46a1      	mov	r9, r4
 800bbfc:	2700      	movs	r7, #0
 800bbfe:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bc02:	f8d9 3000 	ldr.w	r3, [r9]
 800bc06:	fa1f fb82 	uxth.w	fp, r2
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	fb0a 330b 	mla	r3, sl, fp, r3
 800bc10:	443b      	add	r3, r7
 800bc12:	f8d9 7000 	ldr.w	r7, [r9]
 800bc16:	0c12      	lsrs	r2, r2, #16
 800bc18:	0c3f      	lsrs	r7, r7, #16
 800bc1a:	fb0a 7202 	mla	r2, sl, r2, r7
 800bc1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800bc22:	b29b      	uxth	r3, r3
 800bc24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc28:	4565      	cmp	r5, ip
 800bc2a:	f849 3b04 	str.w	r3, [r9], #4
 800bc2e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800bc32:	d8e4      	bhi.n	800bbfe <__multiply+0xaa>
 800bc34:	9b01      	ldr	r3, [sp, #4]
 800bc36:	50e7      	str	r7, [r4, r3]
 800bc38:	9b03      	ldr	r3, [sp, #12]
 800bc3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bc3e:	3104      	adds	r1, #4
 800bc40:	f1b9 0f00 	cmp.w	r9, #0
 800bc44:	d020      	beq.n	800bc88 <__multiply+0x134>
 800bc46:	6823      	ldr	r3, [r4, #0]
 800bc48:	4647      	mov	r7, r8
 800bc4a:	46a4      	mov	ip, r4
 800bc4c:	f04f 0a00 	mov.w	sl, #0
 800bc50:	f8b7 b000 	ldrh.w	fp, [r7]
 800bc54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800bc58:	fb09 220b 	mla	r2, r9, fp, r2
 800bc5c:	4452      	add	r2, sl
 800bc5e:	b29b      	uxth	r3, r3
 800bc60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc64:	f84c 3b04 	str.w	r3, [ip], #4
 800bc68:	f857 3b04 	ldr.w	r3, [r7], #4
 800bc6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc70:	f8bc 3000 	ldrh.w	r3, [ip]
 800bc74:	fb09 330a 	mla	r3, r9, sl, r3
 800bc78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800bc7c:	42bd      	cmp	r5, r7
 800bc7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bc82:	d8e5      	bhi.n	800bc50 <__multiply+0xfc>
 800bc84:	9a01      	ldr	r2, [sp, #4]
 800bc86:	50a3      	str	r3, [r4, r2]
 800bc88:	3404      	adds	r4, #4
 800bc8a:	e79f      	b.n	800bbcc <__multiply+0x78>
 800bc8c:	3e01      	subs	r6, #1
 800bc8e:	e7a1      	b.n	800bbd4 <__multiply+0x80>
 800bc90:	0800e4c9 	.word	0x0800e4c9
 800bc94:	0800e4da 	.word	0x0800e4da

0800bc98 <__pow5mult>:
 800bc98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc9c:	4615      	mov	r5, r2
 800bc9e:	f012 0203 	ands.w	r2, r2, #3
 800bca2:	4607      	mov	r7, r0
 800bca4:	460e      	mov	r6, r1
 800bca6:	d007      	beq.n	800bcb8 <__pow5mult+0x20>
 800bca8:	4c25      	ldr	r4, [pc, #148]	@ (800bd40 <__pow5mult+0xa8>)
 800bcaa:	3a01      	subs	r2, #1
 800bcac:	2300      	movs	r3, #0
 800bcae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bcb2:	f7ff fe5d 	bl	800b970 <__multadd>
 800bcb6:	4606      	mov	r6, r0
 800bcb8:	10ad      	asrs	r5, r5, #2
 800bcba:	d03d      	beq.n	800bd38 <__pow5mult+0xa0>
 800bcbc:	69fc      	ldr	r4, [r7, #28]
 800bcbe:	b97c      	cbnz	r4, 800bce0 <__pow5mult+0x48>
 800bcc0:	2010      	movs	r0, #16
 800bcc2:	f7ff fd3d 	bl	800b740 <malloc>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	61f8      	str	r0, [r7, #28]
 800bcca:	b928      	cbnz	r0, 800bcd8 <__pow5mult+0x40>
 800bccc:	4b1d      	ldr	r3, [pc, #116]	@ (800bd44 <__pow5mult+0xac>)
 800bcce:	481e      	ldr	r0, [pc, #120]	@ (800bd48 <__pow5mult+0xb0>)
 800bcd0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800bcd4:	f001 fce8 	bl	800d6a8 <__assert_func>
 800bcd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bcdc:	6004      	str	r4, [r0, #0]
 800bcde:	60c4      	str	r4, [r0, #12]
 800bce0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800bce4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bce8:	b94c      	cbnz	r4, 800bcfe <__pow5mult+0x66>
 800bcea:	f240 2171 	movw	r1, #625	@ 0x271
 800bcee:	4638      	mov	r0, r7
 800bcf0:	f7ff ff1a 	bl	800bb28 <__i2b>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	f8c8 0008 	str.w	r0, [r8, #8]
 800bcfa:	4604      	mov	r4, r0
 800bcfc:	6003      	str	r3, [r0, #0]
 800bcfe:	f04f 0900 	mov.w	r9, #0
 800bd02:	07eb      	lsls	r3, r5, #31
 800bd04:	d50a      	bpl.n	800bd1c <__pow5mult+0x84>
 800bd06:	4631      	mov	r1, r6
 800bd08:	4622      	mov	r2, r4
 800bd0a:	4638      	mov	r0, r7
 800bd0c:	f7ff ff22 	bl	800bb54 <__multiply>
 800bd10:	4631      	mov	r1, r6
 800bd12:	4680      	mov	r8, r0
 800bd14:	4638      	mov	r0, r7
 800bd16:	f7ff fe09 	bl	800b92c <_Bfree>
 800bd1a:	4646      	mov	r6, r8
 800bd1c:	106d      	asrs	r5, r5, #1
 800bd1e:	d00b      	beq.n	800bd38 <__pow5mult+0xa0>
 800bd20:	6820      	ldr	r0, [r4, #0]
 800bd22:	b938      	cbnz	r0, 800bd34 <__pow5mult+0x9c>
 800bd24:	4622      	mov	r2, r4
 800bd26:	4621      	mov	r1, r4
 800bd28:	4638      	mov	r0, r7
 800bd2a:	f7ff ff13 	bl	800bb54 <__multiply>
 800bd2e:	6020      	str	r0, [r4, #0]
 800bd30:	f8c0 9000 	str.w	r9, [r0]
 800bd34:	4604      	mov	r4, r0
 800bd36:	e7e4      	b.n	800bd02 <__pow5mult+0x6a>
 800bd38:	4630      	mov	r0, r6
 800bd3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd3e:	bf00      	nop
 800bd40:	0800e5ec 	.word	0x0800e5ec
 800bd44:	0800e45a 	.word	0x0800e45a
 800bd48:	0800e4da 	.word	0x0800e4da

0800bd4c <__lshift>:
 800bd4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd50:	460c      	mov	r4, r1
 800bd52:	6849      	ldr	r1, [r1, #4]
 800bd54:	6923      	ldr	r3, [r4, #16]
 800bd56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bd5a:	68a3      	ldr	r3, [r4, #8]
 800bd5c:	4607      	mov	r7, r0
 800bd5e:	4691      	mov	r9, r2
 800bd60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bd64:	f108 0601 	add.w	r6, r8, #1
 800bd68:	42b3      	cmp	r3, r6
 800bd6a:	db0b      	blt.n	800bd84 <__lshift+0x38>
 800bd6c:	4638      	mov	r0, r7
 800bd6e:	f7ff fd9d 	bl	800b8ac <_Balloc>
 800bd72:	4605      	mov	r5, r0
 800bd74:	b948      	cbnz	r0, 800bd8a <__lshift+0x3e>
 800bd76:	4602      	mov	r2, r0
 800bd78:	4b28      	ldr	r3, [pc, #160]	@ (800be1c <__lshift+0xd0>)
 800bd7a:	4829      	ldr	r0, [pc, #164]	@ (800be20 <__lshift+0xd4>)
 800bd7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800bd80:	f001 fc92 	bl	800d6a8 <__assert_func>
 800bd84:	3101      	adds	r1, #1
 800bd86:	005b      	lsls	r3, r3, #1
 800bd88:	e7ee      	b.n	800bd68 <__lshift+0x1c>
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	f100 0114 	add.w	r1, r0, #20
 800bd90:	f100 0210 	add.w	r2, r0, #16
 800bd94:	4618      	mov	r0, r3
 800bd96:	4553      	cmp	r3, sl
 800bd98:	db33      	blt.n	800be02 <__lshift+0xb6>
 800bd9a:	6920      	ldr	r0, [r4, #16]
 800bd9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bda0:	f104 0314 	add.w	r3, r4, #20
 800bda4:	f019 091f 	ands.w	r9, r9, #31
 800bda8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bdac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bdb0:	d02b      	beq.n	800be0a <__lshift+0xbe>
 800bdb2:	f1c9 0e20 	rsb	lr, r9, #32
 800bdb6:	468a      	mov	sl, r1
 800bdb8:	2200      	movs	r2, #0
 800bdba:	6818      	ldr	r0, [r3, #0]
 800bdbc:	fa00 f009 	lsl.w	r0, r0, r9
 800bdc0:	4310      	orrs	r0, r2
 800bdc2:	f84a 0b04 	str.w	r0, [sl], #4
 800bdc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdca:	459c      	cmp	ip, r3
 800bdcc:	fa22 f20e 	lsr.w	r2, r2, lr
 800bdd0:	d8f3      	bhi.n	800bdba <__lshift+0x6e>
 800bdd2:	ebac 0304 	sub.w	r3, ip, r4
 800bdd6:	3b15      	subs	r3, #21
 800bdd8:	f023 0303 	bic.w	r3, r3, #3
 800bddc:	3304      	adds	r3, #4
 800bdde:	f104 0015 	add.w	r0, r4, #21
 800bde2:	4560      	cmp	r0, ip
 800bde4:	bf88      	it	hi
 800bde6:	2304      	movhi	r3, #4
 800bde8:	50ca      	str	r2, [r1, r3]
 800bdea:	b10a      	cbz	r2, 800bdf0 <__lshift+0xa4>
 800bdec:	f108 0602 	add.w	r6, r8, #2
 800bdf0:	3e01      	subs	r6, #1
 800bdf2:	4638      	mov	r0, r7
 800bdf4:	612e      	str	r6, [r5, #16]
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	f7ff fd98 	bl	800b92c <_Bfree>
 800bdfc:	4628      	mov	r0, r5
 800bdfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be02:	f842 0f04 	str.w	r0, [r2, #4]!
 800be06:	3301      	adds	r3, #1
 800be08:	e7c5      	b.n	800bd96 <__lshift+0x4a>
 800be0a:	3904      	subs	r1, #4
 800be0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800be10:	f841 2f04 	str.w	r2, [r1, #4]!
 800be14:	459c      	cmp	ip, r3
 800be16:	d8f9      	bhi.n	800be0c <__lshift+0xc0>
 800be18:	e7ea      	b.n	800bdf0 <__lshift+0xa4>
 800be1a:	bf00      	nop
 800be1c:	0800e4c9 	.word	0x0800e4c9
 800be20:	0800e4da 	.word	0x0800e4da

0800be24 <__mcmp>:
 800be24:	690a      	ldr	r2, [r1, #16]
 800be26:	4603      	mov	r3, r0
 800be28:	6900      	ldr	r0, [r0, #16]
 800be2a:	1a80      	subs	r0, r0, r2
 800be2c:	b530      	push	{r4, r5, lr}
 800be2e:	d10e      	bne.n	800be4e <__mcmp+0x2a>
 800be30:	3314      	adds	r3, #20
 800be32:	3114      	adds	r1, #20
 800be34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800be38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800be3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800be40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800be44:	4295      	cmp	r5, r2
 800be46:	d003      	beq.n	800be50 <__mcmp+0x2c>
 800be48:	d205      	bcs.n	800be56 <__mcmp+0x32>
 800be4a:	f04f 30ff 	mov.w	r0, #4294967295
 800be4e:	bd30      	pop	{r4, r5, pc}
 800be50:	42a3      	cmp	r3, r4
 800be52:	d3f3      	bcc.n	800be3c <__mcmp+0x18>
 800be54:	e7fb      	b.n	800be4e <__mcmp+0x2a>
 800be56:	2001      	movs	r0, #1
 800be58:	e7f9      	b.n	800be4e <__mcmp+0x2a>
	...

0800be5c <__mdiff>:
 800be5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be60:	4689      	mov	r9, r1
 800be62:	4606      	mov	r6, r0
 800be64:	4611      	mov	r1, r2
 800be66:	4648      	mov	r0, r9
 800be68:	4614      	mov	r4, r2
 800be6a:	f7ff ffdb 	bl	800be24 <__mcmp>
 800be6e:	1e05      	subs	r5, r0, #0
 800be70:	d112      	bne.n	800be98 <__mdiff+0x3c>
 800be72:	4629      	mov	r1, r5
 800be74:	4630      	mov	r0, r6
 800be76:	f7ff fd19 	bl	800b8ac <_Balloc>
 800be7a:	4602      	mov	r2, r0
 800be7c:	b928      	cbnz	r0, 800be8a <__mdiff+0x2e>
 800be7e:	4b3f      	ldr	r3, [pc, #252]	@ (800bf7c <__mdiff+0x120>)
 800be80:	f240 2137 	movw	r1, #567	@ 0x237
 800be84:	483e      	ldr	r0, [pc, #248]	@ (800bf80 <__mdiff+0x124>)
 800be86:	f001 fc0f 	bl	800d6a8 <__assert_func>
 800be8a:	2301      	movs	r3, #1
 800be8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800be90:	4610      	mov	r0, r2
 800be92:	b003      	add	sp, #12
 800be94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be98:	bfbc      	itt	lt
 800be9a:	464b      	movlt	r3, r9
 800be9c:	46a1      	movlt	r9, r4
 800be9e:	4630      	mov	r0, r6
 800bea0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800bea4:	bfba      	itte	lt
 800bea6:	461c      	movlt	r4, r3
 800bea8:	2501      	movlt	r5, #1
 800beaa:	2500      	movge	r5, #0
 800beac:	f7ff fcfe 	bl	800b8ac <_Balloc>
 800beb0:	4602      	mov	r2, r0
 800beb2:	b918      	cbnz	r0, 800bebc <__mdiff+0x60>
 800beb4:	4b31      	ldr	r3, [pc, #196]	@ (800bf7c <__mdiff+0x120>)
 800beb6:	f240 2145 	movw	r1, #581	@ 0x245
 800beba:	e7e3      	b.n	800be84 <__mdiff+0x28>
 800bebc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800bec0:	6926      	ldr	r6, [r4, #16]
 800bec2:	60c5      	str	r5, [r0, #12]
 800bec4:	f109 0310 	add.w	r3, r9, #16
 800bec8:	f109 0514 	add.w	r5, r9, #20
 800becc:	f104 0e14 	add.w	lr, r4, #20
 800bed0:	f100 0b14 	add.w	fp, r0, #20
 800bed4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800bed8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800bedc:	9301      	str	r3, [sp, #4]
 800bede:	46d9      	mov	r9, fp
 800bee0:	f04f 0c00 	mov.w	ip, #0
 800bee4:	9b01      	ldr	r3, [sp, #4]
 800bee6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800beea:	f853 af04 	ldr.w	sl, [r3, #4]!
 800beee:	9301      	str	r3, [sp, #4]
 800bef0:	fa1f f38a 	uxth.w	r3, sl
 800bef4:	4619      	mov	r1, r3
 800bef6:	b283      	uxth	r3, r0
 800bef8:	1acb      	subs	r3, r1, r3
 800befa:	0c00      	lsrs	r0, r0, #16
 800befc:	4463      	add	r3, ip
 800befe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800bf02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800bf06:	b29b      	uxth	r3, r3
 800bf08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800bf0c:	4576      	cmp	r6, lr
 800bf0e:	f849 3b04 	str.w	r3, [r9], #4
 800bf12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf16:	d8e5      	bhi.n	800bee4 <__mdiff+0x88>
 800bf18:	1b33      	subs	r3, r6, r4
 800bf1a:	3b15      	subs	r3, #21
 800bf1c:	f023 0303 	bic.w	r3, r3, #3
 800bf20:	3415      	adds	r4, #21
 800bf22:	3304      	adds	r3, #4
 800bf24:	42a6      	cmp	r6, r4
 800bf26:	bf38      	it	cc
 800bf28:	2304      	movcc	r3, #4
 800bf2a:	441d      	add	r5, r3
 800bf2c:	445b      	add	r3, fp
 800bf2e:	461e      	mov	r6, r3
 800bf30:	462c      	mov	r4, r5
 800bf32:	4544      	cmp	r4, r8
 800bf34:	d30e      	bcc.n	800bf54 <__mdiff+0xf8>
 800bf36:	f108 0103 	add.w	r1, r8, #3
 800bf3a:	1b49      	subs	r1, r1, r5
 800bf3c:	f021 0103 	bic.w	r1, r1, #3
 800bf40:	3d03      	subs	r5, #3
 800bf42:	45a8      	cmp	r8, r5
 800bf44:	bf38      	it	cc
 800bf46:	2100      	movcc	r1, #0
 800bf48:	440b      	add	r3, r1
 800bf4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bf4e:	b191      	cbz	r1, 800bf76 <__mdiff+0x11a>
 800bf50:	6117      	str	r7, [r2, #16]
 800bf52:	e79d      	b.n	800be90 <__mdiff+0x34>
 800bf54:	f854 1b04 	ldr.w	r1, [r4], #4
 800bf58:	46e6      	mov	lr, ip
 800bf5a:	0c08      	lsrs	r0, r1, #16
 800bf5c:	fa1c fc81 	uxtah	ip, ip, r1
 800bf60:	4471      	add	r1, lr
 800bf62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800bf66:	b289      	uxth	r1, r1
 800bf68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800bf6c:	f846 1b04 	str.w	r1, [r6], #4
 800bf70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bf74:	e7dd      	b.n	800bf32 <__mdiff+0xd6>
 800bf76:	3f01      	subs	r7, #1
 800bf78:	e7e7      	b.n	800bf4a <__mdiff+0xee>
 800bf7a:	bf00      	nop
 800bf7c:	0800e4c9 	.word	0x0800e4c9
 800bf80:	0800e4da 	.word	0x0800e4da

0800bf84 <__ulp>:
 800bf84:	b082      	sub	sp, #8
 800bf86:	ed8d 0b00 	vstr	d0, [sp]
 800bf8a:	9a01      	ldr	r2, [sp, #4]
 800bf8c:	4b0f      	ldr	r3, [pc, #60]	@ (800bfcc <__ulp+0x48>)
 800bf8e:	4013      	ands	r3, r2
 800bf90:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	dc08      	bgt.n	800bfaa <__ulp+0x26>
 800bf98:	425b      	negs	r3, r3
 800bf9a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800bf9e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bfa2:	da04      	bge.n	800bfae <__ulp+0x2a>
 800bfa4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800bfa8:	4113      	asrs	r3, r2
 800bfaa:	2200      	movs	r2, #0
 800bfac:	e008      	b.n	800bfc0 <__ulp+0x3c>
 800bfae:	f1a2 0314 	sub.w	r3, r2, #20
 800bfb2:	2b1e      	cmp	r3, #30
 800bfb4:	bfda      	itte	le
 800bfb6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800bfba:	40da      	lsrle	r2, r3
 800bfbc:	2201      	movgt	r2, #1
 800bfbe:	2300      	movs	r3, #0
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	4610      	mov	r0, r2
 800bfc4:	ec41 0b10 	vmov	d0, r0, r1
 800bfc8:	b002      	add	sp, #8
 800bfca:	4770      	bx	lr
 800bfcc:	7ff00000 	.word	0x7ff00000

0800bfd0 <__b2d>:
 800bfd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfd4:	6906      	ldr	r6, [r0, #16]
 800bfd6:	f100 0814 	add.w	r8, r0, #20
 800bfda:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800bfde:	1f37      	subs	r7, r6, #4
 800bfe0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bfe4:	4610      	mov	r0, r2
 800bfe6:	f7ff fd53 	bl	800ba90 <__hi0bits>
 800bfea:	f1c0 0320 	rsb	r3, r0, #32
 800bfee:	280a      	cmp	r0, #10
 800bff0:	600b      	str	r3, [r1, #0]
 800bff2:	491b      	ldr	r1, [pc, #108]	@ (800c060 <__b2d+0x90>)
 800bff4:	dc15      	bgt.n	800c022 <__b2d+0x52>
 800bff6:	f1c0 0c0b 	rsb	ip, r0, #11
 800bffa:	fa22 f30c 	lsr.w	r3, r2, ip
 800bffe:	45b8      	cmp	r8, r7
 800c000:	ea43 0501 	orr.w	r5, r3, r1
 800c004:	bf34      	ite	cc
 800c006:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c00a:	2300      	movcs	r3, #0
 800c00c:	3015      	adds	r0, #21
 800c00e:	fa02 f000 	lsl.w	r0, r2, r0
 800c012:	fa23 f30c 	lsr.w	r3, r3, ip
 800c016:	4303      	orrs	r3, r0
 800c018:	461c      	mov	r4, r3
 800c01a:	ec45 4b10 	vmov	d0, r4, r5
 800c01e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c022:	45b8      	cmp	r8, r7
 800c024:	bf3a      	itte	cc
 800c026:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c02a:	f1a6 0708 	subcc.w	r7, r6, #8
 800c02e:	2300      	movcs	r3, #0
 800c030:	380b      	subs	r0, #11
 800c032:	d012      	beq.n	800c05a <__b2d+0x8a>
 800c034:	f1c0 0120 	rsb	r1, r0, #32
 800c038:	fa23 f401 	lsr.w	r4, r3, r1
 800c03c:	4082      	lsls	r2, r0
 800c03e:	4322      	orrs	r2, r4
 800c040:	4547      	cmp	r7, r8
 800c042:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c046:	bf8c      	ite	hi
 800c048:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c04c:	2200      	movls	r2, #0
 800c04e:	4083      	lsls	r3, r0
 800c050:	40ca      	lsrs	r2, r1
 800c052:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c056:	4313      	orrs	r3, r2
 800c058:	e7de      	b.n	800c018 <__b2d+0x48>
 800c05a:	ea42 0501 	orr.w	r5, r2, r1
 800c05e:	e7db      	b.n	800c018 <__b2d+0x48>
 800c060:	3ff00000 	.word	0x3ff00000

0800c064 <__d2b>:
 800c064:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c068:	460f      	mov	r7, r1
 800c06a:	2101      	movs	r1, #1
 800c06c:	ec59 8b10 	vmov	r8, r9, d0
 800c070:	4616      	mov	r6, r2
 800c072:	f7ff fc1b 	bl	800b8ac <_Balloc>
 800c076:	4604      	mov	r4, r0
 800c078:	b930      	cbnz	r0, 800c088 <__d2b+0x24>
 800c07a:	4602      	mov	r2, r0
 800c07c:	4b23      	ldr	r3, [pc, #140]	@ (800c10c <__d2b+0xa8>)
 800c07e:	4824      	ldr	r0, [pc, #144]	@ (800c110 <__d2b+0xac>)
 800c080:	f240 310f 	movw	r1, #783	@ 0x30f
 800c084:	f001 fb10 	bl	800d6a8 <__assert_func>
 800c088:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c08c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c090:	b10d      	cbz	r5, 800c096 <__d2b+0x32>
 800c092:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c096:	9301      	str	r3, [sp, #4]
 800c098:	f1b8 0300 	subs.w	r3, r8, #0
 800c09c:	d023      	beq.n	800c0e6 <__d2b+0x82>
 800c09e:	4668      	mov	r0, sp
 800c0a0:	9300      	str	r3, [sp, #0]
 800c0a2:	f7ff fd14 	bl	800bace <__lo0bits>
 800c0a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c0aa:	b1d0      	cbz	r0, 800c0e2 <__d2b+0x7e>
 800c0ac:	f1c0 0320 	rsb	r3, r0, #32
 800c0b0:	fa02 f303 	lsl.w	r3, r2, r3
 800c0b4:	430b      	orrs	r3, r1
 800c0b6:	40c2      	lsrs	r2, r0
 800c0b8:	6163      	str	r3, [r4, #20]
 800c0ba:	9201      	str	r2, [sp, #4]
 800c0bc:	9b01      	ldr	r3, [sp, #4]
 800c0be:	61a3      	str	r3, [r4, #24]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	bf0c      	ite	eq
 800c0c4:	2201      	moveq	r2, #1
 800c0c6:	2202      	movne	r2, #2
 800c0c8:	6122      	str	r2, [r4, #16]
 800c0ca:	b1a5      	cbz	r5, 800c0f6 <__d2b+0x92>
 800c0cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c0d0:	4405      	add	r5, r0
 800c0d2:	603d      	str	r5, [r7, #0]
 800c0d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c0d8:	6030      	str	r0, [r6, #0]
 800c0da:	4620      	mov	r0, r4
 800c0dc:	b003      	add	sp, #12
 800c0de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c0e2:	6161      	str	r1, [r4, #20]
 800c0e4:	e7ea      	b.n	800c0bc <__d2b+0x58>
 800c0e6:	a801      	add	r0, sp, #4
 800c0e8:	f7ff fcf1 	bl	800bace <__lo0bits>
 800c0ec:	9b01      	ldr	r3, [sp, #4]
 800c0ee:	6163      	str	r3, [r4, #20]
 800c0f0:	3020      	adds	r0, #32
 800c0f2:	2201      	movs	r2, #1
 800c0f4:	e7e8      	b.n	800c0c8 <__d2b+0x64>
 800c0f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c0fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c0fe:	6038      	str	r0, [r7, #0]
 800c100:	6918      	ldr	r0, [r3, #16]
 800c102:	f7ff fcc5 	bl	800ba90 <__hi0bits>
 800c106:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c10a:	e7e5      	b.n	800c0d8 <__d2b+0x74>
 800c10c:	0800e4c9 	.word	0x0800e4c9
 800c110:	0800e4da 	.word	0x0800e4da

0800c114 <__ratio>:
 800c114:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c118:	4688      	mov	r8, r1
 800c11a:	4669      	mov	r1, sp
 800c11c:	4681      	mov	r9, r0
 800c11e:	f7ff ff57 	bl	800bfd0 <__b2d>
 800c122:	a901      	add	r1, sp, #4
 800c124:	4640      	mov	r0, r8
 800c126:	ec55 4b10 	vmov	r4, r5, d0
 800c12a:	f7ff ff51 	bl	800bfd0 <__b2d>
 800c12e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800c132:	f8d9 2010 	ldr.w	r2, [r9, #16]
 800c136:	1ad2      	subs	r2, r2, r3
 800c138:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c13c:	1a5b      	subs	r3, r3, r1
 800c13e:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800c142:	ec57 6b10 	vmov	r6, r7, d0
 800c146:	2b00      	cmp	r3, #0
 800c148:	bfd6      	itet	le
 800c14a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c14e:	462a      	movgt	r2, r5
 800c150:	463a      	movle	r2, r7
 800c152:	46ab      	mov	fp, r5
 800c154:	46a2      	mov	sl, r4
 800c156:	bfce      	itee	gt
 800c158:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c15c:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c160:	ee00 3a90 	vmovle	s1, r3
 800c164:	ec4b ab17 	vmov	d7, sl, fp
 800c168:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c16c:	b003      	add	sp, #12
 800c16e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c172 <__copybits>:
 800c172:	3901      	subs	r1, #1
 800c174:	b570      	push	{r4, r5, r6, lr}
 800c176:	1149      	asrs	r1, r1, #5
 800c178:	6914      	ldr	r4, [r2, #16]
 800c17a:	3101      	adds	r1, #1
 800c17c:	f102 0314 	add.w	r3, r2, #20
 800c180:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c184:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c188:	1f05      	subs	r5, r0, #4
 800c18a:	42a3      	cmp	r3, r4
 800c18c:	d30c      	bcc.n	800c1a8 <__copybits+0x36>
 800c18e:	1aa3      	subs	r3, r4, r2
 800c190:	3b11      	subs	r3, #17
 800c192:	f023 0303 	bic.w	r3, r3, #3
 800c196:	3211      	adds	r2, #17
 800c198:	42a2      	cmp	r2, r4
 800c19a:	bf88      	it	hi
 800c19c:	2300      	movhi	r3, #0
 800c19e:	4418      	add	r0, r3
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	4288      	cmp	r0, r1
 800c1a4:	d305      	bcc.n	800c1b2 <__copybits+0x40>
 800c1a6:	bd70      	pop	{r4, r5, r6, pc}
 800c1a8:	f853 6b04 	ldr.w	r6, [r3], #4
 800c1ac:	f845 6f04 	str.w	r6, [r5, #4]!
 800c1b0:	e7eb      	b.n	800c18a <__copybits+0x18>
 800c1b2:	f840 3b04 	str.w	r3, [r0], #4
 800c1b6:	e7f4      	b.n	800c1a2 <__copybits+0x30>

0800c1b8 <__any_on>:
 800c1b8:	f100 0214 	add.w	r2, r0, #20
 800c1bc:	6900      	ldr	r0, [r0, #16]
 800c1be:	114b      	asrs	r3, r1, #5
 800c1c0:	4298      	cmp	r0, r3
 800c1c2:	b510      	push	{r4, lr}
 800c1c4:	db11      	blt.n	800c1ea <__any_on+0x32>
 800c1c6:	dd0a      	ble.n	800c1de <__any_on+0x26>
 800c1c8:	f011 011f 	ands.w	r1, r1, #31
 800c1cc:	d007      	beq.n	800c1de <__any_on+0x26>
 800c1ce:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c1d2:	fa24 f001 	lsr.w	r0, r4, r1
 800c1d6:	fa00 f101 	lsl.w	r1, r0, r1
 800c1da:	428c      	cmp	r4, r1
 800c1dc:	d10b      	bne.n	800c1f6 <__any_on+0x3e>
 800c1de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	d803      	bhi.n	800c1ee <__any_on+0x36>
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	bd10      	pop	{r4, pc}
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	e7f7      	b.n	800c1de <__any_on+0x26>
 800c1ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c1f2:	2900      	cmp	r1, #0
 800c1f4:	d0f5      	beq.n	800c1e2 <__any_on+0x2a>
 800c1f6:	2001      	movs	r0, #1
 800c1f8:	e7f6      	b.n	800c1e8 <__any_on+0x30>

0800c1fa <sulp>:
 800c1fa:	b570      	push	{r4, r5, r6, lr}
 800c1fc:	4604      	mov	r4, r0
 800c1fe:	460d      	mov	r5, r1
 800c200:	4616      	mov	r6, r2
 800c202:	ec45 4b10 	vmov	d0, r4, r5
 800c206:	f7ff febd 	bl	800bf84 <__ulp>
 800c20a:	b17e      	cbz	r6, 800c22c <sulp+0x32>
 800c20c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c210:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c214:	2b00      	cmp	r3, #0
 800c216:	dd09      	ble.n	800c22c <sulp+0x32>
 800c218:	051b      	lsls	r3, r3, #20
 800c21a:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800c21e:	2000      	movs	r0, #0
 800c220:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 800c224:	ec41 0b17 	vmov	d7, r0, r1
 800c228:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c22c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c230 <_strtod_l>:
 800c230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c234:	ed2d 8b0a 	vpush	{d8-d12}
 800c238:	b097      	sub	sp, #92	@ 0x5c
 800c23a:	4688      	mov	r8, r1
 800c23c:	920e      	str	r2, [sp, #56]	@ 0x38
 800c23e:	2200      	movs	r2, #0
 800c240:	9212      	str	r2, [sp, #72]	@ 0x48
 800c242:	9005      	str	r0, [sp, #20]
 800c244:	f04f 0a00 	mov.w	sl, #0
 800c248:	f04f 0b00 	mov.w	fp, #0
 800c24c:	460a      	mov	r2, r1
 800c24e:	9211      	str	r2, [sp, #68]	@ 0x44
 800c250:	7811      	ldrb	r1, [r2, #0]
 800c252:	292b      	cmp	r1, #43	@ 0x2b
 800c254:	d04c      	beq.n	800c2f0 <_strtod_l+0xc0>
 800c256:	d839      	bhi.n	800c2cc <_strtod_l+0x9c>
 800c258:	290d      	cmp	r1, #13
 800c25a:	d833      	bhi.n	800c2c4 <_strtod_l+0x94>
 800c25c:	2908      	cmp	r1, #8
 800c25e:	d833      	bhi.n	800c2c8 <_strtod_l+0x98>
 800c260:	2900      	cmp	r1, #0
 800c262:	d03c      	beq.n	800c2de <_strtod_l+0xae>
 800c264:	2200      	movs	r2, #0
 800c266:	9208      	str	r2, [sp, #32]
 800c268:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800c26a:	782a      	ldrb	r2, [r5, #0]
 800c26c:	2a30      	cmp	r2, #48	@ 0x30
 800c26e:	f040 80b7 	bne.w	800c3e0 <_strtod_l+0x1b0>
 800c272:	786a      	ldrb	r2, [r5, #1]
 800c274:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c278:	2a58      	cmp	r2, #88	@ 0x58
 800c27a:	d170      	bne.n	800c35e <_strtod_l+0x12e>
 800c27c:	9302      	str	r3, [sp, #8]
 800c27e:	9b08      	ldr	r3, [sp, #32]
 800c280:	9301      	str	r3, [sp, #4]
 800c282:	ab12      	add	r3, sp, #72	@ 0x48
 800c284:	9300      	str	r3, [sp, #0]
 800c286:	4a90      	ldr	r2, [pc, #576]	@ (800c4c8 <_strtod_l+0x298>)
 800c288:	9805      	ldr	r0, [sp, #20]
 800c28a:	ab13      	add	r3, sp, #76	@ 0x4c
 800c28c:	a911      	add	r1, sp, #68	@ 0x44
 800c28e:	f001 faa5 	bl	800d7dc <__gethex>
 800c292:	f010 060f 	ands.w	r6, r0, #15
 800c296:	4604      	mov	r4, r0
 800c298:	d005      	beq.n	800c2a6 <_strtod_l+0x76>
 800c29a:	2e06      	cmp	r6, #6
 800c29c:	d12a      	bne.n	800c2f4 <_strtod_l+0xc4>
 800c29e:	3501      	adds	r5, #1
 800c2a0:	2300      	movs	r3, #0
 800c2a2:	9511      	str	r5, [sp, #68]	@ 0x44
 800c2a4:	9308      	str	r3, [sp, #32]
 800c2a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	f040 8537 	bne.w	800cd1c <_strtod_l+0xaec>
 800c2ae:	9b08      	ldr	r3, [sp, #32]
 800c2b0:	ec4b ab10 	vmov	d0, sl, fp
 800c2b4:	b1cb      	cbz	r3, 800c2ea <_strtod_l+0xba>
 800c2b6:	eeb1 0b40 	vneg.f64	d0, d0
 800c2ba:	b017      	add	sp, #92	@ 0x5c
 800c2bc:	ecbd 8b0a 	vpop	{d8-d12}
 800c2c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2c4:	2920      	cmp	r1, #32
 800c2c6:	d1cd      	bne.n	800c264 <_strtod_l+0x34>
 800c2c8:	3201      	adds	r2, #1
 800c2ca:	e7c0      	b.n	800c24e <_strtod_l+0x1e>
 800c2cc:	292d      	cmp	r1, #45	@ 0x2d
 800c2ce:	d1c9      	bne.n	800c264 <_strtod_l+0x34>
 800c2d0:	2101      	movs	r1, #1
 800c2d2:	9108      	str	r1, [sp, #32]
 800c2d4:	1c51      	adds	r1, r2, #1
 800c2d6:	9111      	str	r1, [sp, #68]	@ 0x44
 800c2d8:	7852      	ldrb	r2, [r2, #1]
 800c2da:	2a00      	cmp	r2, #0
 800c2dc:	d1c4      	bne.n	800c268 <_strtod_l+0x38>
 800c2de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2e0:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	f040 8517 	bne.w	800cd18 <_strtod_l+0xae8>
 800c2ea:	ec4b ab10 	vmov	d0, sl, fp
 800c2ee:	e7e4      	b.n	800c2ba <_strtod_l+0x8a>
 800c2f0:	2100      	movs	r1, #0
 800c2f2:	e7ee      	b.n	800c2d2 <_strtod_l+0xa2>
 800c2f4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c2f6:	b13a      	cbz	r2, 800c308 <_strtod_l+0xd8>
 800c2f8:	2135      	movs	r1, #53	@ 0x35
 800c2fa:	a814      	add	r0, sp, #80	@ 0x50
 800c2fc:	f7ff ff39 	bl	800c172 <__copybits>
 800c300:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c302:	9805      	ldr	r0, [sp, #20]
 800c304:	f7ff fb12 	bl	800b92c <_Bfree>
 800c308:	1e73      	subs	r3, r6, #1
 800c30a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c30c:	2b04      	cmp	r3, #4
 800c30e:	d806      	bhi.n	800c31e <_strtod_l+0xee>
 800c310:	e8df f003 	tbb	[pc, r3]
 800c314:	201d0314 	.word	0x201d0314
 800c318:	14          	.byte	0x14
 800c319:	00          	.byte	0x00
 800c31a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 800c31e:	05e3      	lsls	r3, r4, #23
 800c320:	bf48      	it	mi
 800c322:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c326:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c32a:	0d1b      	lsrs	r3, r3, #20
 800c32c:	051b      	lsls	r3, r3, #20
 800c32e:	2b00      	cmp	r3, #0
 800c330:	d1b9      	bne.n	800c2a6 <_strtod_l+0x76>
 800c332:	f7fe fb93 	bl	800aa5c <__errno>
 800c336:	2322      	movs	r3, #34	@ 0x22
 800c338:	6003      	str	r3, [r0, #0]
 800c33a:	e7b4      	b.n	800c2a6 <_strtod_l+0x76>
 800c33c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 800c340:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c344:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c348:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c34c:	e7e7      	b.n	800c31e <_strtod_l+0xee>
 800c34e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c4d0 <_strtod_l+0x2a0>
 800c352:	e7e4      	b.n	800c31e <_strtod_l+0xee>
 800c354:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c358:	f04f 3aff 	mov.w	sl, #4294967295
 800c35c:	e7df      	b.n	800c31e <_strtod_l+0xee>
 800c35e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c360:	1c5a      	adds	r2, r3, #1
 800c362:	9211      	str	r2, [sp, #68]	@ 0x44
 800c364:	785b      	ldrb	r3, [r3, #1]
 800c366:	2b30      	cmp	r3, #48	@ 0x30
 800c368:	d0f9      	beq.n	800c35e <_strtod_l+0x12e>
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d09b      	beq.n	800c2a6 <_strtod_l+0x76>
 800c36e:	2301      	movs	r3, #1
 800c370:	9307      	str	r3, [sp, #28]
 800c372:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c374:	930a      	str	r3, [sp, #40]	@ 0x28
 800c376:	2300      	movs	r3, #0
 800c378:	9306      	str	r3, [sp, #24]
 800c37a:	4699      	mov	r9, r3
 800c37c:	461d      	mov	r5, r3
 800c37e:	220a      	movs	r2, #10
 800c380:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800c382:	7804      	ldrb	r4, [r0, #0]
 800c384:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800c388:	b2d9      	uxtb	r1, r3
 800c38a:	2909      	cmp	r1, #9
 800c38c:	d92a      	bls.n	800c3e4 <_strtod_l+0x1b4>
 800c38e:	494f      	ldr	r1, [pc, #316]	@ (800c4cc <_strtod_l+0x29c>)
 800c390:	2201      	movs	r2, #1
 800c392:	f001 f95d 	bl	800d650 <strncmp>
 800c396:	b398      	cbz	r0, 800c400 <_strtod_l+0x1d0>
 800c398:	2000      	movs	r0, #0
 800c39a:	4622      	mov	r2, r4
 800c39c:	462b      	mov	r3, r5
 800c39e:	4607      	mov	r7, r0
 800c3a0:	4601      	mov	r1, r0
 800c3a2:	2a65      	cmp	r2, #101	@ 0x65
 800c3a4:	d001      	beq.n	800c3aa <_strtod_l+0x17a>
 800c3a6:	2a45      	cmp	r2, #69	@ 0x45
 800c3a8:	d118      	bne.n	800c3dc <_strtod_l+0x1ac>
 800c3aa:	b91b      	cbnz	r3, 800c3b4 <_strtod_l+0x184>
 800c3ac:	9b07      	ldr	r3, [sp, #28]
 800c3ae:	4303      	orrs	r3, r0
 800c3b0:	d095      	beq.n	800c2de <_strtod_l+0xae>
 800c3b2:	2300      	movs	r3, #0
 800c3b4:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 800c3b8:	f108 0201 	add.w	r2, r8, #1
 800c3bc:	9211      	str	r2, [sp, #68]	@ 0x44
 800c3be:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c3c2:	2a2b      	cmp	r2, #43	@ 0x2b
 800c3c4:	d074      	beq.n	800c4b0 <_strtod_l+0x280>
 800c3c6:	2a2d      	cmp	r2, #45	@ 0x2d
 800c3c8:	d07a      	beq.n	800c4c0 <_strtod_l+0x290>
 800c3ca:	f04f 0e00 	mov.w	lr, #0
 800c3ce:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 800c3d2:	2c09      	cmp	r4, #9
 800c3d4:	f240 8082 	bls.w	800c4dc <_strtod_l+0x2ac>
 800c3d8:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 800c3dc:	2400      	movs	r4, #0
 800c3de:	e09d      	b.n	800c51c <_strtod_l+0x2ec>
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	e7c5      	b.n	800c370 <_strtod_l+0x140>
 800c3e4:	2d08      	cmp	r5, #8
 800c3e6:	bfc8      	it	gt
 800c3e8:	9906      	ldrgt	r1, [sp, #24]
 800c3ea:	f100 0001 	add.w	r0, r0, #1
 800c3ee:	bfca      	itet	gt
 800c3f0:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c3f4:	fb02 3909 	mlale	r9, r2, r9, r3
 800c3f8:	9306      	strgt	r3, [sp, #24]
 800c3fa:	3501      	adds	r5, #1
 800c3fc:	9011      	str	r0, [sp, #68]	@ 0x44
 800c3fe:	e7bf      	b.n	800c380 <_strtod_l+0x150>
 800c400:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c402:	1c5a      	adds	r2, r3, #1
 800c404:	9211      	str	r2, [sp, #68]	@ 0x44
 800c406:	785a      	ldrb	r2, [r3, #1]
 800c408:	b3bd      	cbz	r5, 800c47a <_strtod_l+0x24a>
 800c40a:	4607      	mov	r7, r0
 800c40c:	462b      	mov	r3, r5
 800c40e:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c412:	2909      	cmp	r1, #9
 800c414:	d912      	bls.n	800c43c <_strtod_l+0x20c>
 800c416:	2101      	movs	r1, #1
 800c418:	e7c3      	b.n	800c3a2 <_strtod_l+0x172>
 800c41a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c41c:	1c5a      	adds	r2, r3, #1
 800c41e:	9211      	str	r2, [sp, #68]	@ 0x44
 800c420:	785a      	ldrb	r2, [r3, #1]
 800c422:	3001      	adds	r0, #1
 800c424:	2a30      	cmp	r2, #48	@ 0x30
 800c426:	d0f8      	beq.n	800c41a <_strtod_l+0x1ea>
 800c428:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c42c:	2b08      	cmp	r3, #8
 800c42e:	f200 847a 	bhi.w	800cd26 <_strtod_l+0xaf6>
 800c432:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c434:	930a      	str	r3, [sp, #40]	@ 0x28
 800c436:	4607      	mov	r7, r0
 800c438:	2000      	movs	r0, #0
 800c43a:	4603      	mov	r3, r0
 800c43c:	3a30      	subs	r2, #48	@ 0x30
 800c43e:	f100 0101 	add.w	r1, r0, #1
 800c442:	d014      	beq.n	800c46e <_strtod_l+0x23e>
 800c444:	440f      	add	r7, r1
 800c446:	469c      	mov	ip, r3
 800c448:	f04f 0e0a 	mov.w	lr, #10
 800c44c:	f10c 0401 	add.w	r4, ip, #1
 800c450:	1ae6      	subs	r6, r4, r3
 800c452:	42b1      	cmp	r1, r6
 800c454:	dc13      	bgt.n	800c47e <_strtod_l+0x24e>
 800c456:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c45a:	1819      	adds	r1, r3, r0
 800c45c:	2908      	cmp	r1, #8
 800c45e:	f103 0301 	add.w	r3, r3, #1
 800c462:	4403      	add	r3, r0
 800c464:	dc19      	bgt.n	800c49a <_strtod_l+0x26a>
 800c466:	210a      	movs	r1, #10
 800c468:	fb01 2909 	mla	r9, r1, r9, r2
 800c46c:	2100      	movs	r1, #0
 800c46e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c470:	1c50      	adds	r0, r2, #1
 800c472:	9011      	str	r0, [sp, #68]	@ 0x44
 800c474:	7852      	ldrb	r2, [r2, #1]
 800c476:	4608      	mov	r0, r1
 800c478:	e7c9      	b.n	800c40e <_strtod_l+0x1de>
 800c47a:	4628      	mov	r0, r5
 800c47c:	e7d2      	b.n	800c424 <_strtod_l+0x1f4>
 800c47e:	f1bc 0f08 	cmp.w	ip, #8
 800c482:	dc03      	bgt.n	800c48c <_strtod_l+0x25c>
 800c484:	fb0e f909 	mul.w	r9, lr, r9
 800c488:	46a4      	mov	ip, r4
 800c48a:	e7df      	b.n	800c44c <_strtod_l+0x21c>
 800c48c:	2c10      	cmp	r4, #16
 800c48e:	bfde      	ittt	le
 800c490:	9e06      	ldrle	r6, [sp, #24]
 800c492:	fb0e f606 	mulle.w	r6, lr, r6
 800c496:	9606      	strle	r6, [sp, #24]
 800c498:	e7f6      	b.n	800c488 <_strtod_l+0x258>
 800c49a:	290f      	cmp	r1, #15
 800c49c:	bfdf      	itttt	le
 800c49e:	9806      	ldrle	r0, [sp, #24]
 800c4a0:	210a      	movle	r1, #10
 800c4a2:	fb01 2200 	mlale	r2, r1, r0, r2
 800c4a6:	9206      	strle	r2, [sp, #24]
 800c4a8:	e7e0      	b.n	800c46c <_strtod_l+0x23c>
 800c4aa:	2700      	movs	r7, #0
 800c4ac:	2101      	movs	r1, #1
 800c4ae:	e77d      	b.n	800c3ac <_strtod_l+0x17c>
 800c4b0:	f04f 0e00 	mov.w	lr, #0
 800c4b4:	f108 0202 	add.w	r2, r8, #2
 800c4b8:	9211      	str	r2, [sp, #68]	@ 0x44
 800c4ba:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c4be:	e786      	b.n	800c3ce <_strtod_l+0x19e>
 800c4c0:	f04f 0e01 	mov.w	lr, #1
 800c4c4:	e7f6      	b.n	800c4b4 <_strtod_l+0x284>
 800c4c6:	bf00      	nop
 800c4c8:	0800e6fc 	.word	0x0800e6fc
 800c4cc:	0800e533 	.word	0x0800e533
 800c4d0:	7ff00000 	.word	0x7ff00000
 800c4d4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c4d6:	1c54      	adds	r4, r2, #1
 800c4d8:	9411      	str	r4, [sp, #68]	@ 0x44
 800c4da:	7852      	ldrb	r2, [r2, #1]
 800c4dc:	2a30      	cmp	r2, #48	@ 0x30
 800c4de:	d0f9      	beq.n	800c4d4 <_strtod_l+0x2a4>
 800c4e0:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 800c4e4:	2c08      	cmp	r4, #8
 800c4e6:	f63f af79 	bhi.w	800c3dc <_strtod_l+0x1ac>
 800c4ea:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 800c4ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c4f0:	9209      	str	r2, [sp, #36]	@ 0x24
 800c4f2:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c4f4:	1c54      	adds	r4, r2, #1
 800c4f6:	9411      	str	r4, [sp, #68]	@ 0x44
 800c4f8:	7852      	ldrb	r2, [r2, #1]
 800c4fa:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 800c4fe:	2e09      	cmp	r6, #9
 800c500:	d937      	bls.n	800c572 <_strtod_l+0x342>
 800c502:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800c504:	1ba4      	subs	r4, r4, r6
 800c506:	2c08      	cmp	r4, #8
 800c508:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 800c50c:	dc02      	bgt.n	800c514 <_strtod_l+0x2e4>
 800c50e:	4564      	cmp	r4, ip
 800c510:	bfa8      	it	ge
 800c512:	4664      	movge	r4, ip
 800c514:	f1be 0f00 	cmp.w	lr, #0
 800c518:	d000      	beq.n	800c51c <_strtod_l+0x2ec>
 800c51a:	4264      	negs	r4, r4
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d14d      	bne.n	800c5bc <_strtod_l+0x38c>
 800c520:	9b07      	ldr	r3, [sp, #28]
 800c522:	4318      	orrs	r0, r3
 800c524:	f47f aebf 	bne.w	800c2a6 <_strtod_l+0x76>
 800c528:	2900      	cmp	r1, #0
 800c52a:	f47f aed8 	bne.w	800c2de <_strtod_l+0xae>
 800c52e:	2a69      	cmp	r2, #105	@ 0x69
 800c530:	d027      	beq.n	800c582 <_strtod_l+0x352>
 800c532:	dc24      	bgt.n	800c57e <_strtod_l+0x34e>
 800c534:	2a49      	cmp	r2, #73	@ 0x49
 800c536:	d024      	beq.n	800c582 <_strtod_l+0x352>
 800c538:	2a4e      	cmp	r2, #78	@ 0x4e
 800c53a:	f47f aed0 	bne.w	800c2de <_strtod_l+0xae>
 800c53e:	4997      	ldr	r1, [pc, #604]	@ (800c79c <_strtod_l+0x56c>)
 800c540:	a811      	add	r0, sp, #68	@ 0x44
 800c542:	f001 fb6d 	bl	800dc20 <__match>
 800c546:	2800      	cmp	r0, #0
 800c548:	f43f aec9 	beq.w	800c2de <_strtod_l+0xae>
 800c54c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c54e:	781b      	ldrb	r3, [r3, #0]
 800c550:	2b28      	cmp	r3, #40	@ 0x28
 800c552:	d12d      	bne.n	800c5b0 <_strtod_l+0x380>
 800c554:	4992      	ldr	r1, [pc, #584]	@ (800c7a0 <_strtod_l+0x570>)
 800c556:	aa14      	add	r2, sp, #80	@ 0x50
 800c558:	a811      	add	r0, sp, #68	@ 0x44
 800c55a:	f001 fb75 	bl	800dc48 <__hexnan>
 800c55e:	2805      	cmp	r0, #5
 800c560:	d126      	bne.n	800c5b0 <_strtod_l+0x380>
 800c562:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c564:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 800c568:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c56c:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c570:	e699      	b.n	800c2a6 <_strtod_l+0x76>
 800c572:	240a      	movs	r4, #10
 800c574:	fb04 2c0c 	mla	ip, r4, ip, r2
 800c578:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 800c57c:	e7b9      	b.n	800c4f2 <_strtod_l+0x2c2>
 800c57e:	2a6e      	cmp	r2, #110	@ 0x6e
 800c580:	e7db      	b.n	800c53a <_strtod_l+0x30a>
 800c582:	4988      	ldr	r1, [pc, #544]	@ (800c7a4 <_strtod_l+0x574>)
 800c584:	a811      	add	r0, sp, #68	@ 0x44
 800c586:	f001 fb4b 	bl	800dc20 <__match>
 800c58a:	2800      	cmp	r0, #0
 800c58c:	f43f aea7 	beq.w	800c2de <_strtod_l+0xae>
 800c590:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c592:	4985      	ldr	r1, [pc, #532]	@ (800c7a8 <_strtod_l+0x578>)
 800c594:	3b01      	subs	r3, #1
 800c596:	a811      	add	r0, sp, #68	@ 0x44
 800c598:	9311      	str	r3, [sp, #68]	@ 0x44
 800c59a:	f001 fb41 	bl	800dc20 <__match>
 800c59e:	b910      	cbnz	r0, 800c5a6 <_strtod_l+0x376>
 800c5a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	9311      	str	r3, [sp, #68]	@ 0x44
 800c5a6:	f8df b214 	ldr.w	fp, [pc, #532]	@ 800c7bc <_strtod_l+0x58c>
 800c5aa:	f04f 0a00 	mov.w	sl, #0
 800c5ae:	e67a      	b.n	800c2a6 <_strtod_l+0x76>
 800c5b0:	487e      	ldr	r0, [pc, #504]	@ (800c7ac <_strtod_l+0x57c>)
 800c5b2:	f001 f871 	bl	800d698 <nan>
 800c5b6:	ec5b ab10 	vmov	sl, fp, d0
 800c5ba:	e674      	b.n	800c2a6 <_strtod_l+0x76>
 800c5bc:	ee07 9a90 	vmov	s15, r9
 800c5c0:	1be2      	subs	r2, r4, r7
 800c5c2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c5c6:	2d00      	cmp	r5, #0
 800c5c8:	bf08      	it	eq
 800c5ca:	461d      	moveq	r5, r3
 800c5cc:	2b10      	cmp	r3, #16
 800c5ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5d0:	461a      	mov	r2, r3
 800c5d2:	bfa8      	it	ge
 800c5d4:	2210      	movge	r2, #16
 800c5d6:	2b09      	cmp	r3, #9
 800c5d8:	ec5b ab17 	vmov	sl, fp, d7
 800c5dc:	dc15      	bgt.n	800c60a <_strtod_l+0x3da>
 800c5de:	1be1      	subs	r1, r4, r7
 800c5e0:	2900      	cmp	r1, #0
 800c5e2:	f43f ae60 	beq.w	800c2a6 <_strtod_l+0x76>
 800c5e6:	eba4 0107 	sub.w	r1, r4, r7
 800c5ea:	dd72      	ble.n	800c6d2 <_strtod_l+0x4a2>
 800c5ec:	2916      	cmp	r1, #22
 800c5ee:	dc59      	bgt.n	800c6a4 <_strtod_l+0x474>
 800c5f0:	4b6f      	ldr	r3, [pc, #444]	@ (800c7b0 <_strtod_l+0x580>)
 800c5f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c5f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5f8:	ed93 7b00 	vldr	d7, [r3]
 800c5fc:	ec4b ab16 	vmov	d6, sl, fp
 800c600:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c604:	ec5b ab17 	vmov	sl, fp, d7
 800c608:	e64d      	b.n	800c2a6 <_strtod_l+0x76>
 800c60a:	4969      	ldr	r1, [pc, #420]	@ (800c7b0 <_strtod_l+0x580>)
 800c60c:	eddd 6a06 	vldr	s13, [sp, #24]
 800c610:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800c614:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 800c618:	2b0f      	cmp	r3, #15
 800c61a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800c61e:	eea7 6b05 	vfma.f64	d6, d7, d5
 800c622:	ec5b ab16 	vmov	sl, fp, d6
 800c626:	ddda      	ble.n	800c5de <_strtod_l+0x3ae>
 800c628:	1a9a      	subs	r2, r3, r2
 800c62a:	1be1      	subs	r1, r4, r7
 800c62c:	440a      	add	r2, r1
 800c62e:	2a00      	cmp	r2, #0
 800c630:	f340 8094 	ble.w	800c75c <_strtod_l+0x52c>
 800c634:	f012 000f 	ands.w	r0, r2, #15
 800c638:	d00a      	beq.n	800c650 <_strtod_l+0x420>
 800c63a:	495d      	ldr	r1, [pc, #372]	@ (800c7b0 <_strtod_l+0x580>)
 800c63c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c640:	ed91 7b00 	vldr	d7, [r1]
 800c644:	ec4b ab16 	vmov	d6, sl, fp
 800c648:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c64c:	ec5b ab17 	vmov	sl, fp, d7
 800c650:	f032 020f 	bics.w	r2, r2, #15
 800c654:	d073      	beq.n	800c73e <_strtod_l+0x50e>
 800c656:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 800c65a:	dd47      	ble.n	800c6ec <_strtod_l+0x4bc>
 800c65c:	2400      	movs	r4, #0
 800c65e:	4625      	mov	r5, r4
 800c660:	9407      	str	r4, [sp, #28]
 800c662:	4626      	mov	r6, r4
 800c664:	9a05      	ldr	r2, [sp, #20]
 800c666:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800c7bc <_strtod_l+0x58c>
 800c66a:	2322      	movs	r3, #34	@ 0x22
 800c66c:	6013      	str	r3, [r2, #0]
 800c66e:	f04f 0a00 	mov.w	sl, #0
 800c672:	9b07      	ldr	r3, [sp, #28]
 800c674:	2b00      	cmp	r3, #0
 800c676:	f43f ae16 	beq.w	800c2a6 <_strtod_l+0x76>
 800c67a:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c67c:	9805      	ldr	r0, [sp, #20]
 800c67e:	f7ff f955 	bl	800b92c <_Bfree>
 800c682:	9805      	ldr	r0, [sp, #20]
 800c684:	4631      	mov	r1, r6
 800c686:	f7ff f951 	bl	800b92c <_Bfree>
 800c68a:	9805      	ldr	r0, [sp, #20]
 800c68c:	4629      	mov	r1, r5
 800c68e:	f7ff f94d 	bl	800b92c <_Bfree>
 800c692:	9907      	ldr	r1, [sp, #28]
 800c694:	9805      	ldr	r0, [sp, #20]
 800c696:	f7ff f949 	bl	800b92c <_Bfree>
 800c69a:	9805      	ldr	r0, [sp, #20]
 800c69c:	4621      	mov	r1, r4
 800c69e:	f7ff f945 	bl	800b92c <_Bfree>
 800c6a2:	e600      	b.n	800c2a6 <_strtod_l+0x76>
 800c6a4:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 800c6a8:	1be0      	subs	r0, r4, r7
 800c6aa:	4281      	cmp	r1, r0
 800c6ac:	dbbc      	blt.n	800c628 <_strtod_l+0x3f8>
 800c6ae:	4a40      	ldr	r2, [pc, #256]	@ (800c7b0 <_strtod_l+0x580>)
 800c6b0:	f1c3 030f 	rsb	r3, r3, #15
 800c6b4:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800c6b8:	ed91 7b00 	vldr	d7, [r1]
 800c6bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c6be:	ec4b ab16 	vmov	d6, sl, fp
 800c6c2:	1acb      	subs	r3, r1, r3
 800c6c4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800c6c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c6cc:	ed92 6b00 	vldr	d6, [r2]
 800c6d0:	e796      	b.n	800c600 <_strtod_l+0x3d0>
 800c6d2:	3116      	adds	r1, #22
 800c6d4:	dba8      	blt.n	800c628 <_strtod_l+0x3f8>
 800c6d6:	4b36      	ldr	r3, [pc, #216]	@ (800c7b0 <_strtod_l+0x580>)
 800c6d8:	1b3c      	subs	r4, r7, r4
 800c6da:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800c6de:	ed94 7b00 	vldr	d7, [r4]
 800c6e2:	ec4b ab16 	vmov	d6, sl, fp
 800c6e6:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c6ea:	e78b      	b.n	800c604 <_strtod_l+0x3d4>
 800c6ec:	2000      	movs	r0, #0
 800c6ee:	ec4b ab17 	vmov	d7, sl, fp
 800c6f2:	4e30      	ldr	r6, [pc, #192]	@ (800c7b4 <_strtod_l+0x584>)
 800c6f4:	1112      	asrs	r2, r2, #4
 800c6f6:	4601      	mov	r1, r0
 800c6f8:	2a01      	cmp	r2, #1
 800c6fa:	dc23      	bgt.n	800c744 <_strtod_l+0x514>
 800c6fc:	b108      	cbz	r0, 800c702 <_strtod_l+0x4d2>
 800c6fe:	ec5b ab17 	vmov	sl, fp, d7
 800c702:	4a2c      	ldr	r2, [pc, #176]	@ (800c7b4 <_strtod_l+0x584>)
 800c704:	482c      	ldr	r0, [pc, #176]	@ (800c7b8 <_strtod_l+0x588>)
 800c706:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800c70a:	ed92 7b00 	vldr	d7, [r2]
 800c70e:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c712:	ec4b ab16 	vmov	d6, sl, fp
 800c716:	4a29      	ldr	r2, [pc, #164]	@ (800c7bc <_strtod_l+0x58c>)
 800c718:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c71c:	ee17 1a90 	vmov	r1, s15
 800c720:	400a      	ands	r2, r1
 800c722:	4282      	cmp	r2, r0
 800c724:	ec5b ab17 	vmov	sl, fp, d7
 800c728:	d898      	bhi.n	800c65c <_strtod_l+0x42c>
 800c72a:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 800c72e:	4282      	cmp	r2, r0
 800c730:	bf86      	itte	hi
 800c732:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 800c7c0 <_strtod_l+0x590>
 800c736:	f04f 3aff 	movhi.w	sl, #4294967295
 800c73a:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 800c73e:	2200      	movs	r2, #0
 800c740:	9206      	str	r2, [sp, #24]
 800c742:	e076      	b.n	800c832 <_strtod_l+0x602>
 800c744:	f012 0f01 	tst.w	r2, #1
 800c748:	d004      	beq.n	800c754 <_strtod_l+0x524>
 800c74a:	ed96 6b00 	vldr	d6, [r6]
 800c74e:	2001      	movs	r0, #1
 800c750:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c754:	3101      	adds	r1, #1
 800c756:	1052      	asrs	r2, r2, #1
 800c758:	3608      	adds	r6, #8
 800c75a:	e7cd      	b.n	800c6f8 <_strtod_l+0x4c8>
 800c75c:	d0ef      	beq.n	800c73e <_strtod_l+0x50e>
 800c75e:	4252      	negs	r2, r2
 800c760:	f012 000f 	ands.w	r0, r2, #15
 800c764:	d00a      	beq.n	800c77c <_strtod_l+0x54c>
 800c766:	4912      	ldr	r1, [pc, #72]	@ (800c7b0 <_strtod_l+0x580>)
 800c768:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800c76c:	ed91 7b00 	vldr	d7, [r1]
 800c770:	ec4b ab16 	vmov	d6, sl, fp
 800c774:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800c778:	ec5b ab17 	vmov	sl, fp, d7
 800c77c:	1112      	asrs	r2, r2, #4
 800c77e:	d0de      	beq.n	800c73e <_strtod_l+0x50e>
 800c780:	2a1f      	cmp	r2, #31
 800c782:	dd1f      	ble.n	800c7c4 <_strtod_l+0x594>
 800c784:	2400      	movs	r4, #0
 800c786:	4625      	mov	r5, r4
 800c788:	9407      	str	r4, [sp, #28]
 800c78a:	4626      	mov	r6, r4
 800c78c:	9a05      	ldr	r2, [sp, #20]
 800c78e:	2322      	movs	r3, #34	@ 0x22
 800c790:	f04f 0a00 	mov.w	sl, #0
 800c794:	f04f 0b00 	mov.w	fp, #0
 800c798:	6013      	str	r3, [r2, #0]
 800c79a:	e76a      	b.n	800c672 <_strtod_l+0x442>
 800c79c:	0800e421 	.word	0x0800e421
 800c7a0:	0800e6e8 	.word	0x0800e6e8
 800c7a4:	0800e419 	.word	0x0800e419
 800c7a8:	0800e450 	.word	0x0800e450
 800c7ac:	0800e589 	.word	0x0800e589
 800c7b0:	0800e620 	.word	0x0800e620
 800c7b4:	0800e5f8 	.word	0x0800e5f8
 800c7b8:	7ca00000 	.word	0x7ca00000
 800c7bc:	7ff00000 	.word	0x7ff00000
 800c7c0:	7fefffff 	.word	0x7fefffff
 800c7c4:	f012 0110 	ands.w	r1, r2, #16
 800c7c8:	bf18      	it	ne
 800c7ca:	216a      	movne	r1, #106	@ 0x6a
 800c7cc:	9106      	str	r1, [sp, #24]
 800c7ce:	ec4b ab17 	vmov	d7, sl, fp
 800c7d2:	49af      	ldr	r1, [pc, #700]	@ (800ca90 <_strtod_l+0x860>)
 800c7d4:	2000      	movs	r0, #0
 800c7d6:	07d6      	lsls	r6, r2, #31
 800c7d8:	d504      	bpl.n	800c7e4 <_strtod_l+0x5b4>
 800c7da:	ed91 6b00 	vldr	d6, [r1]
 800c7de:	2001      	movs	r0, #1
 800c7e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c7e4:	1052      	asrs	r2, r2, #1
 800c7e6:	f101 0108 	add.w	r1, r1, #8
 800c7ea:	d1f4      	bne.n	800c7d6 <_strtod_l+0x5a6>
 800c7ec:	b108      	cbz	r0, 800c7f2 <_strtod_l+0x5c2>
 800c7ee:	ec5b ab17 	vmov	sl, fp, d7
 800c7f2:	9a06      	ldr	r2, [sp, #24]
 800c7f4:	b1b2      	cbz	r2, 800c824 <_strtod_l+0x5f4>
 800c7f6:	f3cb 510a 	ubfx	r1, fp, #20, #11
 800c7fa:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 800c7fe:	2a00      	cmp	r2, #0
 800c800:	4658      	mov	r0, fp
 800c802:	dd0f      	ble.n	800c824 <_strtod_l+0x5f4>
 800c804:	2a1f      	cmp	r2, #31
 800c806:	dd55      	ble.n	800c8b4 <_strtod_l+0x684>
 800c808:	2a34      	cmp	r2, #52	@ 0x34
 800c80a:	bfde      	ittt	le
 800c80c:	f04f 32ff 	movle.w	r2, #4294967295
 800c810:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 800c814:	408a      	lslle	r2, r1
 800c816:	f04f 0a00 	mov.w	sl, #0
 800c81a:	bfcc      	ite	gt
 800c81c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c820:	ea02 0b00 	andle.w	fp, r2, r0
 800c824:	ec4b ab17 	vmov	d7, sl, fp
 800c828:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800c82c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c830:	d0a8      	beq.n	800c784 <_strtod_l+0x554>
 800c832:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c834:	9805      	ldr	r0, [sp, #20]
 800c836:	f8cd 9000 	str.w	r9, [sp]
 800c83a:	462a      	mov	r2, r5
 800c83c:	f7ff f8de 	bl	800b9fc <__s2b>
 800c840:	9007      	str	r0, [sp, #28]
 800c842:	2800      	cmp	r0, #0
 800c844:	f43f af0a 	beq.w	800c65c <_strtod_l+0x42c>
 800c848:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c84a:	1b3f      	subs	r7, r7, r4
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	bfb4      	ite	lt
 800c850:	463b      	movlt	r3, r7
 800c852:	2300      	movge	r3, #0
 800c854:	930a      	str	r3, [sp, #40]	@ 0x28
 800c856:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c858:	ed9f bb89 	vldr	d11, [pc, #548]	@ 800ca80 <_strtod_l+0x850>
 800c85c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c860:	2400      	movs	r4, #0
 800c862:	930d      	str	r3, [sp, #52]	@ 0x34
 800c864:	4625      	mov	r5, r4
 800c866:	9b07      	ldr	r3, [sp, #28]
 800c868:	9805      	ldr	r0, [sp, #20]
 800c86a:	6859      	ldr	r1, [r3, #4]
 800c86c:	f7ff f81e 	bl	800b8ac <_Balloc>
 800c870:	4606      	mov	r6, r0
 800c872:	2800      	cmp	r0, #0
 800c874:	f43f aef6 	beq.w	800c664 <_strtod_l+0x434>
 800c878:	9b07      	ldr	r3, [sp, #28]
 800c87a:	691a      	ldr	r2, [r3, #16]
 800c87c:	ec4b ab19 	vmov	d9, sl, fp
 800c880:	3202      	adds	r2, #2
 800c882:	f103 010c 	add.w	r1, r3, #12
 800c886:	0092      	lsls	r2, r2, #2
 800c888:	300c      	adds	r0, #12
 800c88a:	f7fe f914 	bl	800aab6 <memcpy>
 800c88e:	eeb0 0b49 	vmov.f64	d0, d9
 800c892:	9805      	ldr	r0, [sp, #20]
 800c894:	aa14      	add	r2, sp, #80	@ 0x50
 800c896:	a913      	add	r1, sp, #76	@ 0x4c
 800c898:	f7ff fbe4 	bl	800c064 <__d2b>
 800c89c:	9012      	str	r0, [sp, #72]	@ 0x48
 800c89e:	2800      	cmp	r0, #0
 800c8a0:	f43f aee0 	beq.w	800c664 <_strtod_l+0x434>
 800c8a4:	9805      	ldr	r0, [sp, #20]
 800c8a6:	2101      	movs	r1, #1
 800c8a8:	f7ff f93e 	bl	800bb28 <__i2b>
 800c8ac:	4605      	mov	r5, r0
 800c8ae:	b940      	cbnz	r0, 800c8c2 <_strtod_l+0x692>
 800c8b0:	2500      	movs	r5, #0
 800c8b2:	e6d7      	b.n	800c664 <_strtod_l+0x434>
 800c8b4:	f04f 31ff 	mov.w	r1, #4294967295
 800c8b8:	fa01 f202 	lsl.w	r2, r1, r2
 800c8bc:	ea02 0a0a 	and.w	sl, r2, sl
 800c8c0:	e7b0      	b.n	800c824 <_strtod_l+0x5f4>
 800c8c2:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 800c8c4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c8c6:	2f00      	cmp	r7, #0
 800c8c8:	bfab      	itete	ge
 800c8ca:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 800c8cc:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 800c8ce:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 800c8d2:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 800c8d6:	bfac      	ite	ge
 800c8d8:	eb07 0903 	addge.w	r9, r7, r3
 800c8dc:	eba3 0807 	sublt.w	r8, r3, r7
 800c8e0:	9b06      	ldr	r3, [sp, #24]
 800c8e2:	1aff      	subs	r7, r7, r3
 800c8e4:	4417      	add	r7, r2
 800c8e6:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 800c8ea:	4a6a      	ldr	r2, [pc, #424]	@ (800ca94 <_strtod_l+0x864>)
 800c8ec:	3f01      	subs	r7, #1
 800c8ee:	4297      	cmp	r7, r2
 800c8f0:	da51      	bge.n	800c996 <_strtod_l+0x766>
 800c8f2:	1bd1      	subs	r1, r2, r7
 800c8f4:	291f      	cmp	r1, #31
 800c8f6:	eba3 0301 	sub.w	r3, r3, r1
 800c8fa:	f04f 0201 	mov.w	r2, #1
 800c8fe:	dc3e      	bgt.n	800c97e <_strtod_l+0x74e>
 800c900:	408a      	lsls	r2, r1
 800c902:	920c      	str	r2, [sp, #48]	@ 0x30
 800c904:	2200      	movs	r2, #0
 800c906:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c908:	eb09 0703 	add.w	r7, r9, r3
 800c90c:	4498      	add	r8, r3
 800c90e:	9b06      	ldr	r3, [sp, #24]
 800c910:	45b9      	cmp	r9, r7
 800c912:	4498      	add	r8, r3
 800c914:	464b      	mov	r3, r9
 800c916:	bfa8      	it	ge
 800c918:	463b      	movge	r3, r7
 800c91a:	4543      	cmp	r3, r8
 800c91c:	bfa8      	it	ge
 800c91e:	4643      	movge	r3, r8
 800c920:	2b00      	cmp	r3, #0
 800c922:	bfc2      	ittt	gt
 800c924:	1aff      	subgt	r7, r7, r3
 800c926:	eba8 0803 	subgt.w	r8, r8, r3
 800c92a:	eba9 0903 	subgt.w	r9, r9, r3
 800c92e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c930:	2b00      	cmp	r3, #0
 800c932:	dd16      	ble.n	800c962 <_strtod_l+0x732>
 800c934:	4629      	mov	r1, r5
 800c936:	9805      	ldr	r0, [sp, #20]
 800c938:	461a      	mov	r2, r3
 800c93a:	f7ff f9ad 	bl	800bc98 <__pow5mult>
 800c93e:	4605      	mov	r5, r0
 800c940:	2800      	cmp	r0, #0
 800c942:	d0b5      	beq.n	800c8b0 <_strtod_l+0x680>
 800c944:	4601      	mov	r1, r0
 800c946:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c948:	9805      	ldr	r0, [sp, #20]
 800c94a:	f7ff f903 	bl	800bb54 <__multiply>
 800c94e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800c950:	2800      	cmp	r0, #0
 800c952:	f43f ae87 	beq.w	800c664 <_strtod_l+0x434>
 800c956:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c958:	9805      	ldr	r0, [sp, #20]
 800c95a:	f7fe ffe7 	bl	800b92c <_Bfree>
 800c95e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c960:	9312      	str	r3, [sp, #72]	@ 0x48
 800c962:	2f00      	cmp	r7, #0
 800c964:	dc1b      	bgt.n	800c99e <_strtod_l+0x76e>
 800c966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c968:	2b00      	cmp	r3, #0
 800c96a:	dd21      	ble.n	800c9b0 <_strtod_l+0x780>
 800c96c:	4631      	mov	r1, r6
 800c96e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c970:	9805      	ldr	r0, [sp, #20]
 800c972:	f7ff f991 	bl	800bc98 <__pow5mult>
 800c976:	4606      	mov	r6, r0
 800c978:	b9d0      	cbnz	r0, 800c9b0 <_strtod_l+0x780>
 800c97a:	2600      	movs	r6, #0
 800c97c:	e672      	b.n	800c664 <_strtod_l+0x434>
 800c97e:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 800c982:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 800c986:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 800c98a:	37e2      	adds	r7, #226	@ 0xe2
 800c98c:	fa02 f107 	lsl.w	r1, r2, r7
 800c990:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c992:	920c      	str	r2, [sp, #48]	@ 0x30
 800c994:	e7b8      	b.n	800c908 <_strtod_l+0x6d8>
 800c996:	2200      	movs	r2, #0
 800c998:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c99a:	2201      	movs	r2, #1
 800c99c:	e7f9      	b.n	800c992 <_strtod_l+0x762>
 800c99e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c9a0:	9805      	ldr	r0, [sp, #20]
 800c9a2:	463a      	mov	r2, r7
 800c9a4:	f7ff f9d2 	bl	800bd4c <__lshift>
 800c9a8:	9012      	str	r0, [sp, #72]	@ 0x48
 800c9aa:	2800      	cmp	r0, #0
 800c9ac:	d1db      	bne.n	800c966 <_strtod_l+0x736>
 800c9ae:	e659      	b.n	800c664 <_strtod_l+0x434>
 800c9b0:	f1b8 0f00 	cmp.w	r8, #0
 800c9b4:	dd07      	ble.n	800c9c6 <_strtod_l+0x796>
 800c9b6:	4631      	mov	r1, r6
 800c9b8:	9805      	ldr	r0, [sp, #20]
 800c9ba:	4642      	mov	r2, r8
 800c9bc:	f7ff f9c6 	bl	800bd4c <__lshift>
 800c9c0:	4606      	mov	r6, r0
 800c9c2:	2800      	cmp	r0, #0
 800c9c4:	d0d9      	beq.n	800c97a <_strtod_l+0x74a>
 800c9c6:	f1b9 0f00 	cmp.w	r9, #0
 800c9ca:	dd08      	ble.n	800c9de <_strtod_l+0x7ae>
 800c9cc:	4629      	mov	r1, r5
 800c9ce:	9805      	ldr	r0, [sp, #20]
 800c9d0:	464a      	mov	r2, r9
 800c9d2:	f7ff f9bb 	bl	800bd4c <__lshift>
 800c9d6:	4605      	mov	r5, r0
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	f43f ae43 	beq.w	800c664 <_strtod_l+0x434>
 800c9de:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800c9e0:	9805      	ldr	r0, [sp, #20]
 800c9e2:	4632      	mov	r2, r6
 800c9e4:	f7ff fa3a 	bl	800be5c <__mdiff>
 800c9e8:	4604      	mov	r4, r0
 800c9ea:	2800      	cmp	r0, #0
 800c9ec:	f43f ae3a 	beq.w	800c664 <_strtod_l+0x434>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	f8d0 800c 	ldr.w	r8, [r0, #12]
 800c9f6:	60c3      	str	r3, [r0, #12]
 800c9f8:	4629      	mov	r1, r5
 800c9fa:	f7ff fa13 	bl	800be24 <__mcmp>
 800c9fe:	2800      	cmp	r0, #0
 800ca00:	da4c      	bge.n	800ca9c <_strtod_l+0x86c>
 800ca02:	ea58 080a 	orrs.w	r8, r8, sl
 800ca06:	d172      	bne.n	800caee <_strtod_l+0x8be>
 800ca08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	d16e      	bne.n	800caee <_strtod_l+0x8be>
 800ca10:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca14:	0d1b      	lsrs	r3, r3, #20
 800ca16:	051b      	lsls	r3, r3, #20
 800ca18:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ca1c:	d967      	bls.n	800caee <_strtod_l+0x8be>
 800ca1e:	6963      	ldr	r3, [r4, #20]
 800ca20:	b913      	cbnz	r3, 800ca28 <_strtod_l+0x7f8>
 800ca22:	6923      	ldr	r3, [r4, #16]
 800ca24:	2b01      	cmp	r3, #1
 800ca26:	dd62      	ble.n	800caee <_strtod_l+0x8be>
 800ca28:	4621      	mov	r1, r4
 800ca2a:	2201      	movs	r2, #1
 800ca2c:	9805      	ldr	r0, [sp, #20]
 800ca2e:	f7ff f98d 	bl	800bd4c <__lshift>
 800ca32:	4629      	mov	r1, r5
 800ca34:	4604      	mov	r4, r0
 800ca36:	f7ff f9f5 	bl	800be24 <__mcmp>
 800ca3a:	2800      	cmp	r0, #0
 800ca3c:	dd57      	ble.n	800caee <_strtod_l+0x8be>
 800ca3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ca42:	9a06      	ldr	r2, [sp, #24]
 800ca44:	0d1b      	lsrs	r3, r3, #20
 800ca46:	051b      	lsls	r3, r3, #20
 800ca48:	2a00      	cmp	r2, #0
 800ca4a:	d06e      	beq.n	800cb2a <_strtod_l+0x8fa>
 800ca4c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ca50:	d86b      	bhi.n	800cb2a <_strtod_l+0x8fa>
 800ca52:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ca56:	f67f ae99 	bls.w	800c78c <_strtod_l+0x55c>
 800ca5a:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 800ca88 <_strtod_l+0x858>
 800ca5e:	ec4b ab16 	vmov	d6, sl, fp
 800ca62:	4b0d      	ldr	r3, [pc, #52]	@ (800ca98 <_strtod_l+0x868>)
 800ca64:	ee26 7b07 	vmul.f64	d7, d6, d7
 800ca68:	ee17 2a90 	vmov	r2, s15
 800ca6c:	4013      	ands	r3, r2
 800ca6e:	ec5b ab17 	vmov	sl, fp, d7
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f47f ae01 	bne.w	800c67a <_strtod_l+0x44a>
 800ca78:	9a05      	ldr	r2, [sp, #20]
 800ca7a:	2322      	movs	r3, #34	@ 0x22
 800ca7c:	6013      	str	r3, [r2, #0]
 800ca7e:	e5fc      	b.n	800c67a <_strtod_l+0x44a>
 800ca80:	ffc00000 	.word	0xffc00000
 800ca84:	41dfffff 	.word	0x41dfffff
 800ca88:	00000000 	.word	0x00000000
 800ca8c:	39500000 	.word	0x39500000
 800ca90:	0800e710 	.word	0x0800e710
 800ca94:	fffffc02 	.word	0xfffffc02
 800ca98:	7ff00000 	.word	0x7ff00000
 800ca9c:	46d9      	mov	r9, fp
 800ca9e:	d15d      	bne.n	800cb5c <_strtod_l+0x92c>
 800caa0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800caa4:	f1b8 0f00 	cmp.w	r8, #0
 800caa8:	d02a      	beq.n	800cb00 <_strtod_l+0x8d0>
 800caaa:	4aa9      	ldr	r2, [pc, #676]	@ (800cd50 <_strtod_l+0xb20>)
 800caac:	4293      	cmp	r3, r2
 800caae:	d12a      	bne.n	800cb06 <_strtod_l+0x8d6>
 800cab0:	9b06      	ldr	r3, [sp, #24]
 800cab2:	4652      	mov	r2, sl
 800cab4:	b1fb      	cbz	r3, 800caf6 <_strtod_l+0x8c6>
 800cab6:	4ba7      	ldr	r3, [pc, #668]	@ (800cd54 <_strtod_l+0xb24>)
 800cab8:	ea0b 0303 	and.w	r3, fp, r3
 800cabc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cac0:	f04f 31ff 	mov.w	r1, #4294967295
 800cac4:	d81a      	bhi.n	800cafc <_strtod_l+0x8cc>
 800cac6:	0d1b      	lsrs	r3, r3, #20
 800cac8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cacc:	fa01 f303 	lsl.w	r3, r1, r3
 800cad0:	429a      	cmp	r2, r3
 800cad2:	d118      	bne.n	800cb06 <_strtod_l+0x8d6>
 800cad4:	4ba0      	ldr	r3, [pc, #640]	@ (800cd58 <_strtod_l+0xb28>)
 800cad6:	4599      	cmp	r9, r3
 800cad8:	d102      	bne.n	800cae0 <_strtod_l+0x8b0>
 800cada:	3201      	adds	r2, #1
 800cadc:	f43f adc2 	beq.w	800c664 <_strtod_l+0x434>
 800cae0:	4b9c      	ldr	r3, [pc, #624]	@ (800cd54 <_strtod_l+0xb24>)
 800cae2:	ea09 0303 	and.w	r3, r9, r3
 800cae6:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 800caea:	f04f 0a00 	mov.w	sl, #0
 800caee:	9b06      	ldr	r3, [sp, #24]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d1b2      	bne.n	800ca5a <_strtod_l+0x82a>
 800caf4:	e5c1      	b.n	800c67a <_strtod_l+0x44a>
 800caf6:	f04f 33ff 	mov.w	r3, #4294967295
 800cafa:	e7e9      	b.n	800cad0 <_strtod_l+0x8a0>
 800cafc:	460b      	mov	r3, r1
 800cafe:	e7e7      	b.n	800cad0 <_strtod_l+0x8a0>
 800cb00:	ea53 030a 	orrs.w	r3, r3, sl
 800cb04:	d09b      	beq.n	800ca3e <_strtod_l+0x80e>
 800cb06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cb08:	b1c3      	cbz	r3, 800cb3c <_strtod_l+0x90c>
 800cb0a:	ea13 0f09 	tst.w	r3, r9
 800cb0e:	d0ee      	beq.n	800caee <_strtod_l+0x8be>
 800cb10:	9a06      	ldr	r2, [sp, #24]
 800cb12:	4650      	mov	r0, sl
 800cb14:	4659      	mov	r1, fp
 800cb16:	f1b8 0f00 	cmp.w	r8, #0
 800cb1a:	d013      	beq.n	800cb44 <_strtod_l+0x914>
 800cb1c:	f7ff fb6d 	bl	800c1fa <sulp>
 800cb20:	ee39 7b00 	vadd.f64	d7, d9, d0
 800cb24:	ec5b ab17 	vmov	sl, fp, d7
 800cb28:	e7e1      	b.n	800caee <_strtod_l+0x8be>
 800cb2a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cb2e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cb32:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cb36:	f04f 3aff 	mov.w	sl, #4294967295
 800cb3a:	e7d8      	b.n	800caee <_strtod_l+0x8be>
 800cb3c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cb3e:	ea13 0f0a 	tst.w	r3, sl
 800cb42:	e7e4      	b.n	800cb0e <_strtod_l+0x8de>
 800cb44:	f7ff fb59 	bl	800c1fa <sulp>
 800cb48:	ee39 0b40 	vsub.f64	d0, d9, d0
 800cb4c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800cb50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb54:	ec5b ab10 	vmov	sl, fp, d0
 800cb58:	d1c9      	bne.n	800caee <_strtod_l+0x8be>
 800cb5a:	e617      	b.n	800c78c <_strtod_l+0x55c>
 800cb5c:	4629      	mov	r1, r5
 800cb5e:	4620      	mov	r0, r4
 800cb60:	f7ff fad8 	bl	800c114 <__ratio>
 800cb64:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 800cb68:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800cb6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb70:	d85d      	bhi.n	800cc2e <_strtod_l+0x9fe>
 800cb72:	f1b8 0f00 	cmp.w	r8, #0
 800cb76:	d164      	bne.n	800cc42 <_strtod_l+0xa12>
 800cb78:	f1ba 0f00 	cmp.w	sl, #0
 800cb7c:	d14b      	bne.n	800cc16 <_strtod_l+0x9e6>
 800cb7e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb82:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d160      	bne.n	800cc4c <_strtod_l+0xa1c>
 800cb8a:	eeb4 0bc8 	vcmpe.f64	d0, d8
 800cb8e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800cb92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb96:	d401      	bmi.n	800cb9c <_strtod_l+0x96c>
 800cb98:	ee20 8b08 	vmul.f64	d8, d0, d8
 800cb9c:	eeb1 ab48 	vneg.f64	d10, d8
 800cba0:	486c      	ldr	r0, [pc, #432]	@ (800cd54 <_strtod_l+0xb24>)
 800cba2:	496e      	ldr	r1, [pc, #440]	@ (800cd5c <_strtod_l+0xb2c>)
 800cba4:	ea09 0700 	and.w	r7, r9, r0
 800cba8:	428f      	cmp	r7, r1
 800cbaa:	ec53 2b1a 	vmov	r2, r3, d10
 800cbae:	d17d      	bne.n	800ccac <_strtod_l+0xa7c>
 800cbb0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 800cbb4:	ec4b ab1c 	vmov	d12, sl, fp
 800cbb8:	eeb0 0b4c 	vmov.f64	d0, d12
 800cbbc:	f7ff f9e2 	bl	800bf84 <__ulp>
 800cbc0:	4864      	ldr	r0, [pc, #400]	@ (800cd54 <_strtod_l+0xb24>)
 800cbc2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 800cbc6:	ee1c 3a90 	vmov	r3, s25
 800cbca:	4a65      	ldr	r2, [pc, #404]	@ (800cd60 <_strtod_l+0xb30>)
 800cbcc:	ea03 0100 	and.w	r1, r3, r0
 800cbd0:	4291      	cmp	r1, r2
 800cbd2:	ec5b ab1c 	vmov	sl, fp, d12
 800cbd6:	d93c      	bls.n	800cc52 <_strtod_l+0xa22>
 800cbd8:	ee19 2a90 	vmov	r2, s19
 800cbdc:	4b5e      	ldr	r3, [pc, #376]	@ (800cd58 <_strtod_l+0xb28>)
 800cbde:	429a      	cmp	r2, r3
 800cbe0:	d104      	bne.n	800cbec <_strtod_l+0x9bc>
 800cbe2:	ee19 3a10 	vmov	r3, s18
 800cbe6:	3301      	adds	r3, #1
 800cbe8:	f43f ad3c 	beq.w	800c664 <_strtod_l+0x434>
 800cbec:	f8df b168 	ldr.w	fp, [pc, #360]	@ 800cd58 <_strtod_l+0xb28>
 800cbf0:	f04f 3aff 	mov.w	sl, #4294967295
 800cbf4:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800cbf6:	9805      	ldr	r0, [sp, #20]
 800cbf8:	f7fe fe98 	bl	800b92c <_Bfree>
 800cbfc:	9805      	ldr	r0, [sp, #20]
 800cbfe:	4631      	mov	r1, r6
 800cc00:	f7fe fe94 	bl	800b92c <_Bfree>
 800cc04:	9805      	ldr	r0, [sp, #20]
 800cc06:	4629      	mov	r1, r5
 800cc08:	f7fe fe90 	bl	800b92c <_Bfree>
 800cc0c:	9805      	ldr	r0, [sp, #20]
 800cc0e:	4621      	mov	r1, r4
 800cc10:	f7fe fe8c 	bl	800b92c <_Bfree>
 800cc14:	e627      	b.n	800c866 <_strtod_l+0x636>
 800cc16:	f1ba 0f01 	cmp.w	sl, #1
 800cc1a:	d103      	bne.n	800cc24 <_strtod_l+0x9f4>
 800cc1c:	f1bb 0f00 	cmp.w	fp, #0
 800cc20:	f43f adb4 	beq.w	800c78c <_strtod_l+0x55c>
 800cc24:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800cc28:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 800cc2c:	e7b8      	b.n	800cba0 <_strtod_l+0x970>
 800cc2e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 800cc32:	ee20 8b08 	vmul.f64	d8, d0, d8
 800cc36:	f1b8 0f00 	cmp.w	r8, #0
 800cc3a:	d0af      	beq.n	800cb9c <_strtod_l+0x96c>
 800cc3c:	eeb0 ab48 	vmov.f64	d10, d8
 800cc40:	e7ae      	b.n	800cba0 <_strtod_l+0x970>
 800cc42:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 800cc46:	eeb0 8b4a 	vmov.f64	d8, d10
 800cc4a:	e7a9      	b.n	800cba0 <_strtod_l+0x970>
 800cc4c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 800cc50:	e7a6      	b.n	800cba0 <_strtod_l+0x970>
 800cc52:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cc56:	9b06      	ldr	r3, [sp, #24]
 800cc58:	46d9      	mov	r9, fp
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d1ca      	bne.n	800cbf4 <_strtod_l+0x9c4>
 800cc5e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cc62:	0d1b      	lsrs	r3, r3, #20
 800cc64:	051b      	lsls	r3, r3, #20
 800cc66:	429f      	cmp	r7, r3
 800cc68:	d1c4      	bne.n	800cbf4 <_strtod_l+0x9c4>
 800cc6a:	ec51 0b18 	vmov	r0, r1, d8
 800cc6e:	f7f3 fd63 	bl	8000738 <__aeabi_d2lz>
 800cc72:	f7f3 fd1b 	bl	80006ac <__aeabi_l2d>
 800cc76:	f3cb 0913 	ubfx	r9, fp, #0, #20
 800cc7a:	ec41 0b17 	vmov	d7, r0, r1
 800cc7e:	ea49 090a 	orr.w	r9, r9, sl
 800cc82:	ea59 0908 	orrs.w	r9, r9, r8
 800cc86:	ee38 8b47 	vsub.f64	d8, d8, d7
 800cc8a:	d03c      	beq.n	800cd06 <_strtod_l+0xad6>
 800cc8c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800cd38 <_strtod_l+0xb08>
 800cc90:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cc94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc98:	f53f acef 	bmi.w	800c67a <_strtod_l+0x44a>
 800cc9c:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 800cd40 <_strtod_l+0xb10>
 800cca0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cca8:	dda4      	ble.n	800cbf4 <_strtod_l+0x9c4>
 800ccaa:	e4e6      	b.n	800c67a <_strtod_l+0x44a>
 800ccac:	9906      	ldr	r1, [sp, #24]
 800ccae:	b1e1      	cbz	r1, 800ccea <_strtod_l+0xaba>
 800ccb0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 800ccb4:	d819      	bhi.n	800ccea <_strtod_l+0xaba>
 800ccb6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 800ccba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccbe:	d811      	bhi.n	800cce4 <_strtod_l+0xab4>
 800ccc0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 800ccc4:	ee18 3a10 	vmov	r3, s16
 800ccc8:	2b01      	cmp	r3, #1
 800ccca:	bf38      	it	cc
 800cccc:	2301      	movcc	r3, #1
 800ccce:	ee08 3a10 	vmov	s16, r3
 800ccd2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 800ccd6:	f1b8 0f00 	cmp.w	r8, #0
 800ccda:	d111      	bne.n	800cd00 <_strtod_l+0xad0>
 800ccdc:	eeb1 7b48 	vneg.f64	d7, d8
 800cce0:	ec53 2b17 	vmov	r2, r3, d7
 800cce4:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 800cce8:	1bcb      	subs	r3, r1, r7
 800ccea:	eeb0 0b49 	vmov.f64	d0, d9
 800ccee:	ec43 2b1a 	vmov	d10, r2, r3
 800ccf2:	f7ff f947 	bl	800bf84 <__ulp>
 800ccf6:	eeaa 9b00 	vfma.f64	d9, d10, d0
 800ccfa:	ec5b ab19 	vmov	sl, fp, d9
 800ccfe:	e7aa      	b.n	800cc56 <_strtod_l+0xa26>
 800cd00:	eeb0 7b48 	vmov.f64	d7, d8
 800cd04:	e7ec      	b.n	800cce0 <_strtod_l+0xab0>
 800cd06:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800cd48 <_strtod_l+0xb18>
 800cd0a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800cd0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd12:	f57f af6f 	bpl.w	800cbf4 <_strtod_l+0x9c4>
 800cd16:	e4b0      	b.n	800c67a <_strtod_l+0x44a>
 800cd18:	2300      	movs	r3, #0
 800cd1a:	9308      	str	r3, [sp, #32]
 800cd1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd1e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd20:	6013      	str	r3, [r2, #0]
 800cd22:	f7ff bac4 	b.w	800c2ae <_strtod_l+0x7e>
 800cd26:	2a65      	cmp	r2, #101	@ 0x65
 800cd28:	f43f abbf 	beq.w	800c4aa <_strtod_l+0x27a>
 800cd2c:	2a45      	cmp	r2, #69	@ 0x45
 800cd2e:	f43f abbc 	beq.w	800c4aa <_strtod_l+0x27a>
 800cd32:	2101      	movs	r1, #1
 800cd34:	f7ff bbf4 	b.w	800c520 <_strtod_l+0x2f0>
 800cd38:	94a03595 	.word	0x94a03595
 800cd3c:	3fdfffff 	.word	0x3fdfffff
 800cd40:	35afe535 	.word	0x35afe535
 800cd44:	3fe00000 	.word	0x3fe00000
 800cd48:	94a03595 	.word	0x94a03595
 800cd4c:	3fcfffff 	.word	0x3fcfffff
 800cd50:	000fffff 	.word	0x000fffff
 800cd54:	7ff00000 	.word	0x7ff00000
 800cd58:	7fefffff 	.word	0x7fefffff
 800cd5c:	7fe00000 	.word	0x7fe00000
 800cd60:	7c9fffff 	.word	0x7c9fffff

0800cd64 <_strtod_r>:
 800cd64:	4b01      	ldr	r3, [pc, #4]	@ (800cd6c <_strtod_r+0x8>)
 800cd66:	f7ff ba63 	b.w	800c230 <_strtod_l>
 800cd6a:	bf00      	nop
 800cd6c:	2400006c 	.word	0x2400006c

0800cd70 <_strtol_l.isra.0>:
 800cd70:	2b24      	cmp	r3, #36	@ 0x24
 800cd72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd76:	4686      	mov	lr, r0
 800cd78:	4690      	mov	r8, r2
 800cd7a:	d801      	bhi.n	800cd80 <_strtol_l.isra.0+0x10>
 800cd7c:	2b01      	cmp	r3, #1
 800cd7e:	d106      	bne.n	800cd8e <_strtol_l.isra.0+0x1e>
 800cd80:	f7fd fe6c 	bl	800aa5c <__errno>
 800cd84:	2316      	movs	r3, #22
 800cd86:	6003      	str	r3, [r0, #0]
 800cd88:	2000      	movs	r0, #0
 800cd8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd8e:	4834      	ldr	r0, [pc, #208]	@ (800ce60 <_strtol_l.isra.0+0xf0>)
 800cd90:	460d      	mov	r5, r1
 800cd92:	462a      	mov	r2, r5
 800cd94:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cd98:	5d06      	ldrb	r6, [r0, r4]
 800cd9a:	f016 0608 	ands.w	r6, r6, #8
 800cd9e:	d1f8      	bne.n	800cd92 <_strtol_l.isra.0+0x22>
 800cda0:	2c2d      	cmp	r4, #45	@ 0x2d
 800cda2:	d110      	bne.n	800cdc6 <_strtol_l.isra.0+0x56>
 800cda4:	782c      	ldrb	r4, [r5, #0]
 800cda6:	2601      	movs	r6, #1
 800cda8:	1c95      	adds	r5, r2, #2
 800cdaa:	f033 0210 	bics.w	r2, r3, #16
 800cdae:	d115      	bne.n	800cddc <_strtol_l.isra.0+0x6c>
 800cdb0:	2c30      	cmp	r4, #48	@ 0x30
 800cdb2:	d10d      	bne.n	800cdd0 <_strtol_l.isra.0+0x60>
 800cdb4:	782a      	ldrb	r2, [r5, #0]
 800cdb6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cdba:	2a58      	cmp	r2, #88	@ 0x58
 800cdbc:	d108      	bne.n	800cdd0 <_strtol_l.isra.0+0x60>
 800cdbe:	786c      	ldrb	r4, [r5, #1]
 800cdc0:	3502      	adds	r5, #2
 800cdc2:	2310      	movs	r3, #16
 800cdc4:	e00a      	b.n	800cddc <_strtol_l.isra.0+0x6c>
 800cdc6:	2c2b      	cmp	r4, #43	@ 0x2b
 800cdc8:	bf04      	itt	eq
 800cdca:	782c      	ldrbeq	r4, [r5, #0]
 800cdcc:	1c95      	addeq	r5, r2, #2
 800cdce:	e7ec      	b.n	800cdaa <_strtol_l.isra.0+0x3a>
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d1f6      	bne.n	800cdc2 <_strtol_l.isra.0+0x52>
 800cdd4:	2c30      	cmp	r4, #48	@ 0x30
 800cdd6:	bf14      	ite	ne
 800cdd8:	230a      	movne	r3, #10
 800cdda:	2308      	moveq	r3, #8
 800cddc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cde0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cde4:	2200      	movs	r2, #0
 800cde6:	fbbc f9f3 	udiv	r9, ip, r3
 800cdea:	4610      	mov	r0, r2
 800cdec:	fb03 ca19 	mls	sl, r3, r9, ip
 800cdf0:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cdf4:	2f09      	cmp	r7, #9
 800cdf6:	d80f      	bhi.n	800ce18 <_strtol_l.isra.0+0xa8>
 800cdf8:	463c      	mov	r4, r7
 800cdfa:	42a3      	cmp	r3, r4
 800cdfc:	dd1b      	ble.n	800ce36 <_strtol_l.isra.0+0xc6>
 800cdfe:	1c57      	adds	r7, r2, #1
 800ce00:	d007      	beq.n	800ce12 <_strtol_l.isra.0+0xa2>
 800ce02:	4581      	cmp	r9, r0
 800ce04:	d314      	bcc.n	800ce30 <_strtol_l.isra.0+0xc0>
 800ce06:	d101      	bne.n	800ce0c <_strtol_l.isra.0+0x9c>
 800ce08:	45a2      	cmp	sl, r4
 800ce0a:	db11      	blt.n	800ce30 <_strtol_l.isra.0+0xc0>
 800ce0c:	fb00 4003 	mla	r0, r0, r3, r4
 800ce10:	2201      	movs	r2, #1
 800ce12:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce16:	e7eb      	b.n	800cdf0 <_strtol_l.isra.0+0x80>
 800ce18:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ce1c:	2f19      	cmp	r7, #25
 800ce1e:	d801      	bhi.n	800ce24 <_strtol_l.isra.0+0xb4>
 800ce20:	3c37      	subs	r4, #55	@ 0x37
 800ce22:	e7ea      	b.n	800cdfa <_strtol_l.isra.0+0x8a>
 800ce24:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ce28:	2f19      	cmp	r7, #25
 800ce2a:	d804      	bhi.n	800ce36 <_strtol_l.isra.0+0xc6>
 800ce2c:	3c57      	subs	r4, #87	@ 0x57
 800ce2e:	e7e4      	b.n	800cdfa <_strtol_l.isra.0+0x8a>
 800ce30:	f04f 32ff 	mov.w	r2, #4294967295
 800ce34:	e7ed      	b.n	800ce12 <_strtol_l.isra.0+0xa2>
 800ce36:	1c53      	adds	r3, r2, #1
 800ce38:	d108      	bne.n	800ce4c <_strtol_l.isra.0+0xdc>
 800ce3a:	2322      	movs	r3, #34	@ 0x22
 800ce3c:	f8ce 3000 	str.w	r3, [lr]
 800ce40:	4660      	mov	r0, ip
 800ce42:	f1b8 0f00 	cmp.w	r8, #0
 800ce46:	d0a0      	beq.n	800cd8a <_strtol_l.isra.0+0x1a>
 800ce48:	1e69      	subs	r1, r5, #1
 800ce4a:	e006      	b.n	800ce5a <_strtol_l.isra.0+0xea>
 800ce4c:	b106      	cbz	r6, 800ce50 <_strtol_l.isra.0+0xe0>
 800ce4e:	4240      	negs	r0, r0
 800ce50:	f1b8 0f00 	cmp.w	r8, #0
 800ce54:	d099      	beq.n	800cd8a <_strtol_l.isra.0+0x1a>
 800ce56:	2a00      	cmp	r2, #0
 800ce58:	d1f6      	bne.n	800ce48 <_strtol_l.isra.0+0xd8>
 800ce5a:	f8c8 1000 	str.w	r1, [r8]
 800ce5e:	e794      	b.n	800cd8a <_strtol_l.isra.0+0x1a>
 800ce60:	0800e739 	.word	0x0800e739

0800ce64 <_strtol_r>:
 800ce64:	f7ff bf84 	b.w	800cd70 <_strtol_l.isra.0>

0800ce68 <__ssputs_r>:
 800ce68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce6c:	688e      	ldr	r6, [r1, #8]
 800ce6e:	461f      	mov	r7, r3
 800ce70:	42be      	cmp	r6, r7
 800ce72:	680b      	ldr	r3, [r1, #0]
 800ce74:	4682      	mov	sl, r0
 800ce76:	460c      	mov	r4, r1
 800ce78:	4690      	mov	r8, r2
 800ce7a:	d82d      	bhi.n	800ced8 <__ssputs_r+0x70>
 800ce7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ce80:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ce84:	d026      	beq.n	800ced4 <__ssputs_r+0x6c>
 800ce86:	6965      	ldr	r5, [r4, #20]
 800ce88:	6909      	ldr	r1, [r1, #16]
 800ce8a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ce8e:	eba3 0901 	sub.w	r9, r3, r1
 800ce92:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ce96:	1c7b      	adds	r3, r7, #1
 800ce98:	444b      	add	r3, r9
 800ce9a:	106d      	asrs	r5, r5, #1
 800ce9c:	429d      	cmp	r5, r3
 800ce9e:	bf38      	it	cc
 800cea0:	461d      	movcc	r5, r3
 800cea2:	0553      	lsls	r3, r2, #21
 800cea4:	d527      	bpl.n	800cef6 <__ssputs_r+0x8e>
 800cea6:	4629      	mov	r1, r5
 800cea8:	f7fe fc74 	bl	800b794 <_malloc_r>
 800ceac:	4606      	mov	r6, r0
 800ceae:	b360      	cbz	r0, 800cf0a <__ssputs_r+0xa2>
 800ceb0:	6921      	ldr	r1, [r4, #16]
 800ceb2:	464a      	mov	r2, r9
 800ceb4:	f7fd fdff 	bl	800aab6 <memcpy>
 800ceb8:	89a3      	ldrh	r3, [r4, #12]
 800ceba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cec2:	81a3      	strh	r3, [r4, #12]
 800cec4:	6126      	str	r6, [r4, #16]
 800cec6:	6165      	str	r5, [r4, #20]
 800cec8:	444e      	add	r6, r9
 800ceca:	eba5 0509 	sub.w	r5, r5, r9
 800cece:	6026      	str	r6, [r4, #0]
 800ced0:	60a5      	str	r5, [r4, #8]
 800ced2:	463e      	mov	r6, r7
 800ced4:	42be      	cmp	r6, r7
 800ced6:	d900      	bls.n	800ceda <__ssputs_r+0x72>
 800ced8:	463e      	mov	r6, r7
 800ceda:	6820      	ldr	r0, [r4, #0]
 800cedc:	4632      	mov	r2, r6
 800cede:	4641      	mov	r1, r8
 800cee0:	f000 fb9c 	bl	800d61c <memmove>
 800cee4:	68a3      	ldr	r3, [r4, #8]
 800cee6:	1b9b      	subs	r3, r3, r6
 800cee8:	60a3      	str	r3, [r4, #8]
 800ceea:	6823      	ldr	r3, [r4, #0]
 800ceec:	4433      	add	r3, r6
 800ceee:	6023      	str	r3, [r4, #0]
 800cef0:	2000      	movs	r0, #0
 800cef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cef6:	462a      	mov	r2, r5
 800cef8:	f000 ff53 	bl	800dda2 <_realloc_r>
 800cefc:	4606      	mov	r6, r0
 800cefe:	2800      	cmp	r0, #0
 800cf00:	d1e0      	bne.n	800cec4 <__ssputs_r+0x5c>
 800cf02:	6921      	ldr	r1, [r4, #16]
 800cf04:	4650      	mov	r0, sl
 800cf06:	f7fe fbd1 	bl	800b6ac <_free_r>
 800cf0a:	230c      	movs	r3, #12
 800cf0c:	f8ca 3000 	str.w	r3, [sl]
 800cf10:	89a3      	ldrh	r3, [r4, #12]
 800cf12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf16:	81a3      	strh	r3, [r4, #12]
 800cf18:	f04f 30ff 	mov.w	r0, #4294967295
 800cf1c:	e7e9      	b.n	800cef2 <__ssputs_r+0x8a>
	...

0800cf20 <_svfiprintf_r>:
 800cf20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf24:	4698      	mov	r8, r3
 800cf26:	898b      	ldrh	r3, [r1, #12]
 800cf28:	061b      	lsls	r3, r3, #24
 800cf2a:	b09d      	sub	sp, #116	@ 0x74
 800cf2c:	4607      	mov	r7, r0
 800cf2e:	460d      	mov	r5, r1
 800cf30:	4614      	mov	r4, r2
 800cf32:	d510      	bpl.n	800cf56 <_svfiprintf_r+0x36>
 800cf34:	690b      	ldr	r3, [r1, #16]
 800cf36:	b973      	cbnz	r3, 800cf56 <_svfiprintf_r+0x36>
 800cf38:	2140      	movs	r1, #64	@ 0x40
 800cf3a:	f7fe fc2b 	bl	800b794 <_malloc_r>
 800cf3e:	6028      	str	r0, [r5, #0]
 800cf40:	6128      	str	r0, [r5, #16]
 800cf42:	b930      	cbnz	r0, 800cf52 <_svfiprintf_r+0x32>
 800cf44:	230c      	movs	r3, #12
 800cf46:	603b      	str	r3, [r7, #0]
 800cf48:	f04f 30ff 	mov.w	r0, #4294967295
 800cf4c:	b01d      	add	sp, #116	@ 0x74
 800cf4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf52:	2340      	movs	r3, #64	@ 0x40
 800cf54:	616b      	str	r3, [r5, #20]
 800cf56:	2300      	movs	r3, #0
 800cf58:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf5a:	2320      	movs	r3, #32
 800cf5c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cf60:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf64:	2330      	movs	r3, #48	@ 0x30
 800cf66:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d104 <_svfiprintf_r+0x1e4>
 800cf6a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cf6e:	f04f 0901 	mov.w	r9, #1
 800cf72:	4623      	mov	r3, r4
 800cf74:	469a      	mov	sl, r3
 800cf76:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf7a:	b10a      	cbz	r2, 800cf80 <_svfiprintf_r+0x60>
 800cf7c:	2a25      	cmp	r2, #37	@ 0x25
 800cf7e:	d1f9      	bne.n	800cf74 <_svfiprintf_r+0x54>
 800cf80:	ebba 0b04 	subs.w	fp, sl, r4
 800cf84:	d00b      	beq.n	800cf9e <_svfiprintf_r+0x7e>
 800cf86:	465b      	mov	r3, fp
 800cf88:	4622      	mov	r2, r4
 800cf8a:	4629      	mov	r1, r5
 800cf8c:	4638      	mov	r0, r7
 800cf8e:	f7ff ff6b 	bl	800ce68 <__ssputs_r>
 800cf92:	3001      	adds	r0, #1
 800cf94:	f000 80a7 	beq.w	800d0e6 <_svfiprintf_r+0x1c6>
 800cf98:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf9a:	445a      	add	r2, fp
 800cf9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf9e:	f89a 3000 	ldrb.w	r3, [sl]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	f000 809f 	beq.w	800d0e6 <_svfiprintf_r+0x1c6>
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	f04f 32ff 	mov.w	r2, #4294967295
 800cfae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cfb2:	f10a 0a01 	add.w	sl, sl, #1
 800cfb6:	9304      	str	r3, [sp, #16]
 800cfb8:	9307      	str	r3, [sp, #28]
 800cfba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cfbe:	931a      	str	r3, [sp, #104]	@ 0x68
 800cfc0:	4654      	mov	r4, sl
 800cfc2:	2205      	movs	r2, #5
 800cfc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfc8:	484e      	ldr	r0, [pc, #312]	@ (800d104 <_svfiprintf_r+0x1e4>)
 800cfca:	f7f3 f989 	bl	80002e0 <memchr>
 800cfce:	9a04      	ldr	r2, [sp, #16]
 800cfd0:	b9d8      	cbnz	r0, 800d00a <_svfiprintf_r+0xea>
 800cfd2:	06d0      	lsls	r0, r2, #27
 800cfd4:	bf44      	itt	mi
 800cfd6:	2320      	movmi	r3, #32
 800cfd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfdc:	0711      	lsls	r1, r2, #28
 800cfde:	bf44      	itt	mi
 800cfe0:	232b      	movmi	r3, #43	@ 0x2b
 800cfe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfe6:	f89a 3000 	ldrb.w	r3, [sl]
 800cfea:	2b2a      	cmp	r3, #42	@ 0x2a
 800cfec:	d015      	beq.n	800d01a <_svfiprintf_r+0xfa>
 800cfee:	9a07      	ldr	r2, [sp, #28]
 800cff0:	4654      	mov	r4, sl
 800cff2:	2000      	movs	r0, #0
 800cff4:	f04f 0c0a 	mov.w	ip, #10
 800cff8:	4621      	mov	r1, r4
 800cffa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cffe:	3b30      	subs	r3, #48	@ 0x30
 800d000:	2b09      	cmp	r3, #9
 800d002:	d94b      	bls.n	800d09c <_svfiprintf_r+0x17c>
 800d004:	b1b0      	cbz	r0, 800d034 <_svfiprintf_r+0x114>
 800d006:	9207      	str	r2, [sp, #28]
 800d008:	e014      	b.n	800d034 <_svfiprintf_r+0x114>
 800d00a:	eba0 0308 	sub.w	r3, r0, r8
 800d00e:	fa09 f303 	lsl.w	r3, r9, r3
 800d012:	4313      	orrs	r3, r2
 800d014:	9304      	str	r3, [sp, #16]
 800d016:	46a2      	mov	sl, r4
 800d018:	e7d2      	b.n	800cfc0 <_svfiprintf_r+0xa0>
 800d01a:	9b03      	ldr	r3, [sp, #12]
 800d01c:	1d19      	adds	r1, r3, #4
 800d01e:	681b      	ldr	r3, [r3, #0]
 800d020:	9103      	str	r1, [sp, #12]
 800d022:	2b00      	cmp	r3, #0
 800d024:	bfbb      	ittet	lt
 800d026:	425b      	neglt	r3, r3
 800d028:	f042 0202 	orrlt.w	r2, r2, #2
 800d02c:	9307      	strge	r3, [sp, #28]
 800d02e:	9307      	strlt	r3, [sp, #28]
 800d030:	bfb8      	it	lt
 800d032:	9204      	strlt	r2, [sp, #16]
 800d034:	7823      	ldrb	r3, [r4, #0]
 800d036:	2b2e      	cmp	r3, #46	@ 0x2e
 800d038:	d10a      	bne.n	800d050 <_svfiprintf_r+0x130>
 800d03a:	7863      	ldrb	r3, [r4, #1]
 800d03c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d03e:	d132      	bne.n	800d0a6 <_svfiprintf_r+0x186>
 800d040:	9b03      	ldr	r3, [sp, #12]
 800d042:	1d1a      	adds	r2, r3, #4
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	9203      	str	r2, [sp, #12]
 800d048:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d04c:	3402      	adds	r4, #2
 800d04e:	9305      	str	r3, [sp, #20]
 800d050:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d114 <_svfiprintf_r+0x1f4>
 800d054:	7821      	ldrb	r1, [r4, #0]
 800d056:	2203      	movs	r2, #3
 800d058:	4650      	mov	r0, sl
 800d05a:	f7f3 f941 	bl	80002e0 <memchr>
 800d05e:	b138      	cbz	r0, 800d070 <_svfiprintf_r+0x150>
 800d060:	9b04      	ldr	r3, [sp, #16]
 800d062:	eba0 000a 	sub.w	r0, r0, sl
 800d066:	2240      	movs	r2, #64	@ 0x40
 800d068:	4082      	lsls	r2, r0
 800d06a:	4313      	orrs	r3, r2
 800d06c:	3401      	adds	r4, #1
 800d06e:	9304      	str	r3, [sp, #16]
 800d070:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d074:	4824      	ldr	r0, [pc, #144]	@ (800d108 <_svfiprintf_r+0x1e8>)
 800d076:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d07a:	2206      	movs	r2, #6
 800d07c:	f7f3 f930 	bl	80002e0 <memchr>
 800d080:	2800      	cmp	r0, #0
 800d082:	d036      	beq.n	800d0f2 <_svfiprintf_r+0x1d2>
 800d084:	4b21      	ldr	r3, [pc, #132]	@ (800d10c <_svfiprintf_r+0x1ec>)
 800d086:	bb1b      	cbnz	r3, 800d0d0 <_svfiprintf_r+0x1b0>
 800d088:	9b03      	ldr	r3, [sp, #12]
 800d08a:	3307      	adds	r3, #7
 800d08c:	f023 0307 	bic.w	r3, r3, #7
 800d090:	3308      	adds	r3, #8
 800d092:	9303      	str	r3, [sp, #12]
 800d094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d096:	4433      	add	r3, r6
 800d098:	9309      	str	r3, [sp, #36]	@ 0x24
 800d09a:	e76a      	b.n	800cf72 <_svfiprintf_r+0x52>
 800d09c:	fb0c 3202 	mla	r2, ip, r2, r3
 800d0a0:	460c      	mov	r4, r1
 800d0a2:	2001      	movs	r0, #1
 800d0a4:	e7a8      	b.n	800cff8 <_svfiprintf_r+0xd8>
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	3401      	adds	r4, #1
 800d0aa:	9305      	str	r3, [sp, #20]
 800d0ac:	4619      	mov	r1, r3
 800d0ae:	f04f 0c0a 	mov.w	ip, #10
 800d0b2:	4620      	mov	r0, r4
 800d0b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d0b8:	3a30      	subs	r2, #48	@ 0x30
 800d0ba:	2a09      	cmp	r2, #9
 800d0bc:	d903      	bls.n	800d0c6 <_svfiprintf_r+0x1a6>
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d0c6      	beq.n	800d050 <_svfiprintf_r+0x130>
 800d0c2:	9105      	str	r1, [sp, #20]
 800d0c4:	e7c4      	b.n	800d050 <_svfiprintf_r+0x130>
 800d0c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0ca:	4604      	mov	r4, r0
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	e7f0      	b.n	800d0b2 <_svfiprintf_r+0x192>
 800d0d0:	ab03      	add	r3, sp, #12
 800d0d2:	9300      	str	r3, [sp, #0]
 800d0d4:	462a      	mov	r2, r5
 800d0d6:	4b0e      	ldr	r3, [pc, #56]	@ (800d110 <_svfiprintf_r+0x1f0>)
 800d0d8:	a904      	add	r1, sp, #16
 800d0da:	4638      	mov	r0, r7
 800d0dc:	f7fc fd98 	bl	8009c10 <_printf_float>
 800d0e0:	1c42      	adds	r2, r0, #1
 800d0e2:	4606      	mov	r6, r0
 800d0e4:	d1d6      	bne.n	800d094 <_svfiprintf_r+0x174>
 800d0e6:	89ab      	ldrh	r3, [r5, #12]
 800d0e8:	065b      	lsls	r3, r3, #25
 800d0ea:	f53f af2d 	bmi.w	800cf48 <_svfiprintf_r+0x28>
 800d0ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d0f0:	e72c      	b.n	800cf4c <_svfiprintf_r+0x2c>
 800d0f2:	ab03      	add	r3, sp, #12
 800d0f4:	9300      	str	r3, [sp, #0]
 800d0f6:	462a      	mov	r2, r5
 800d0f8:	4b05      	ldr	r3, [pc, #20]	@ (800d110 <_svfiprintf_r+0x1f0>)
 800d0fa:	a904      	add	r1, sp, #16
 800d0fc:	4638      	mov	r0, r7
 800d0fe:	f7fd f80f 	bl	800a120 <_printf_i>
 800d102:	e7ed      	b.n	800d0e0 <_svfiprintf_r+0x1c0>
 800d104:	0800e535 	.word	0x0800e535
 800d108:	0800e53f 	.word	0x0800e53f
 800d10c:	08009c11 	.word	0x08009c11
 800d110:	0800ce69 	.word	0x0800ce69
 800d114:	0800e53b 	.word	0x0800e53b

0800d118 <__sfputc_r>:
 800d118:	6893      	ldr	r3, [r2, #8]
 800d11a:	3b01      	subs	r3, #1
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	b410      	push	{r4}
 800d120:	6093      	str	r3, [r2, #8]
 800d122:	da08      	bge.n	800d136 <__sfputc_r+0x1e>
 800d124:	6994      	ldr	r4, [r2, #24]
 800d126:	42a3      	cmp	r3, r4
 800d128:	db01      	blt.n	800d12e <__sfputc_r+0x16>
 800d12a:	290a      	cmp	r1, #10
 800d12c:	d103      	bne.n	800d136 <__sfputc_r+0x1e>
 800d12e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d132:	f000 b9df 	b.w	800d4f4 <__swbuf_r>
 800d136:	6813      	ldr	r3, [r2, #0]
 800d138:	1c58      	adds	r0, r3, #1
 800d13a:	6010      	str	r0, [r2, #0]
 800d13c:	7019      	strb	r1, [r3, #0]
 800d13e:	4608      	mov	r0, r1
 800d140:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d144:	4770      	bx	lr

0800d146 <__sfputs_r>:
 800d146:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d148:	4606      	mov	r6, r0
 800d14a:	460f      	mov	r7, r1
 800d14c:	4614      	mov	r4, r2
 800d14e:	18d5      	adds	r5, r2, r3
 800d150:	42ac      	cmp	r4, r5
 800d152:	d101      	bne.n	800d158 <__sfputs_r+0x12>
 800d154:	2000      	movs	r0, #0
 800d156:	e007      	b.n	800d168 <__sfputs_r+0x22>
 800d158:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d15c:	463a      	mov	r2, r7
 800d15e:	4630      	mov	r0, r6
 800d160:	f7ff ffda 	bl	800d118 <__sfputc_r>
 800d164:	1c43      	adds	r3, r0, #1
 800d166:	d1f3      	bne.n	800d150 <__sfputs_r+0xa>
 800d168:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d16c <_vfiprintf_r>:
 800d16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d170:	460d      	mov	r5, r1
 800d172:	b09d      	sub	sp, #116	@ 0x74
 800d174:	4614      	mov	r4, r2
 800d176:	4698      	mov	r8, r3
 800d178:	4606      	mov	r6, r0
 800d17a:	b118      	cbz	r0, 800d184 <_vfiprintf_r+0x18>
 800d17c:	6a03      	ldr	r3, [r0, #32]
 800d17e:	b90b      	cbnz	r3, 800d184 <_vfiprintf_r+0x18>
 800d180:	f7fd fb7e 	bl	800a880 <__sinit>
 800d184:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d186:	07d9      	lsls	r1, r3, #31
 800d188:	d405      	bmi.n	800d196 <_vfiprintf_r+0x2a>
 800d18a:	89ab      	ldrh	r3, [r5, #12]
 800d18c:	059a      	lsls	r2, r3, #22
 800d18e:	d402      	bmi.n	800d196 <_vfiprintf_r+0x2a>
 800d190:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d192:	f7fd fc8e 	bl	800aab2 <__retarget_lock_acquire_recursive>
 800d196:	89ab      	ldrh	r3, [r5, #12]
 800d198:	071b      	lsls	r3, r3, #28
 800d19a:	d501      	bpl.n	800d1a0 <_vfiprintf_r+0x34>
 800d19c:	692b      	ldr	r3, [r5, #16]
 800d19e:	b99b      	cbnz	r3, 800d1c8 <_vfiprintf_r+0x5c>
 800d1a0:	4629      	mov	r1, r5
 800d1a2:	4630      	mov	r0, r6
 800d1a4:	f000 f9e4 	bl	800d570 <__swsetup_r>
 800d1a8:	b170      	cbz	r0, 800d1c8 <_vfiprintf_r+0x5c>
 800d1aa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d1ac:	07dc      	lsls	r4, r3, #31
 800d1ae:	d504      	bpl.n	800d1ba <_vfiprintf_r+0x4e>
 800d1b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d1b4:	b01d      	add	sp, #116	@ 0x74
 800d1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ba:	89ab      	ldrh	r3, [r5, #12]
 800d1bc:	0598      	lsls	r0, r3, #22
 800d1be:	d4f7      	bmi.n	800d1b0 <_vfiprintf_r+0x44>
 800d1c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d1c2:	f7fd fc77 	bl	800aab4 <__retarget_lock_release_recursive>
 800d1c6:	e7f3      	b.n	800d1b0 <_vfiprintf_r+0x44>
 800d1c8:	2300      	movs	r3, #0
 800d1ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1cc:	2320      	movs	r3, #32
 800d1ce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d1d2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d1d6:	2330      	movs	r3, #48	@ 0x30
 800d1d8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d388 <_vfiprintf_r+0x21c>
 800d1dc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d1e0:	f04f 0901 	mov.w	r9, #1
 800d1e4:	4623      	mov	r3, r4
 800d1e6:	469a      	mov	sl, r3
 800d1e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d1ec:	b10a      	cbz	r2, 800d1f2 <_vfiprintf_r+0x86>
 800d1ee:	2a25      	cmp	r2, #37	@ 0x25
 800d1f0:	d1f9      	bne.n	800d1e6 <_vfiprintf_r+0x7a>
 800d1f2:	ebba 0b04 	subs.w	fp, sl, r4
 800d1f6:	d00b      	beq.n	800d210 <_vfiprintf_r+0xa4>
 800d1f8:	465b      	mov	r3, fp
 800d1fa:	4622      	mov	r2, r4
 800d1fc:	4629      	mov	r1, r5
 800d1fe:	4630      	mov	r0, r6
 800d200:	f7ff ffa1 	bl	800d146 <__sfputs_r>
 800d204:	3001      	adds	r0, #1
 800d206:	f000 80a7 	beq.w	800d358 <_vfiprintf_r+0x1ec>
 800d20a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d20c:	445a      	add	r2, fp
 800d20e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d210:	f89a 3000 	ldrb.w	r3, [sl]
 800d214:	2b00      	cmp	r3, #0
 800d216:	f000 809f 	beq.w	800d358 <_vfiprintf_r+0x1ec>
 800d21a:	2300      	movs	r3, #0
 800d21c:	f04f 32ff 	mov.w	r2, #4294967295
 800d220:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d224:	f10a 0a01 	add.w	sl, sl, #1
 800d228:	9304      	str	r3, [sp, #16]
 800d22a:	9307      	str	r3, [sp, #28]
 800d22c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d230:	931a      	str	r3, [sp, #104]	@ 0x68
 800d232:	4654      	mov	r4, sl
 800d234:	2205      	movs	r2, #5
 800d236:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d23a:	4853      	ldr	r0, [pc, #332]	@ (800d388 <_vfiprintf_r+0x21c>)
 800d23c:	f7f3 f850 	bl	80002e0 <memchr>
 800d240:	9a04      	ldr	r2, [sp, #16]
 800d242:	b9d8      	cbnz	r0, 800d27c <_vfiprintf_r+0x110>
 800d244:	06d1      	lsls	r1, r2, #27
 800d246:	bf44      	itt	mi
 800d248:	2320      	movmi	r3, #32
 800d24a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d24e:	0713      	lsls	r3, r2, #28
 800d250:	bf44      	itt	mi
 800d252:	232b      	movmi	r3, #43	@ 0x2b
 800d254:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d258:	f89a 3000 	ldrb.w	r3, [sl]
 800d25c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d25e:	d015      	beq.n	800d28c <_vfiprintf_r+0x120>
 800d260:	9a07      	ldr	r2, [sp, #28]
 800d262:	4654      	mov	r4, sl
 800d264:	2000      	movs	r0, #0
 800d266:	f04f 0c0a 	mov.w	ip, #10
 800d26a:	4621      	mov	r1, r4
 800d26c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d270:	3b30      	subs	r3, #48	@ 0x30
 800d272:	2b09      	cmp	r3, #9
 800d274:	d94b      	bls.n	800d30e <_vfiprintf_r+0x1a2>
 800d276:	b1b0      	cbz	r0, 800d2a6 <_vfiprintf_r+0x13a>
 800d278:	9207      	str	r2, [sp, #28]
 800d27a:	e014      	b.n	800d2a6 <_vfiprintf_r+0x13a>
 800d27c:	eba0 0308 	sub.w	r3, r0, r8
 800d280:	fa09 f303 	lsl.w	r3, r9, r3
 800d284:	4313      	orrs	r3, r2
 800d286:	9304      	str	r3, [sp, #16]
 800d288:	46a2      	mov	sl, r4
 800d28a:	e7d2      	b.n	800d232 <_vfiprintf_r+0xc6>
 800d28c:	9b03      	ldr	r3, [sp, #12]
 800d28e:	1d19      	adds	r1, r3, #4
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	9103      	str	r1, [sp, #12]
 800d294:	2b00      	cmp	r3, #0
 800d296:	bfbb      	ittet	lt
 800d298:	425b      	neglt	r3, r3
 800d29a:	f042 0202 	orrlt.w	r2, r2, #2
 800d29e:	9307      	strge	r3, [sp, #28]
 800d2a0:	9307      	strlt	r3, [sp, #28]
 800d2a2:	bfb8      	it	lt
 800d2a4:	9204      	strlt	r2, [sp, #16]
 800d2a6:	7823      	ldrb	r3, [r4, #0]
 800d2a8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d2aa:	d10a      	bne.n	800d2c2 <_vfiprintf_r+0x156>
 800d2ac:	7863      	ldrb	r3, [r4, #1]
 800d2ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2b0:	d132      	bne.n	800d318 <_vfiprintf_r+0x1ac>
 800d2b2:	9b03      	ldr	r3, [sp, #12]
 800d2b4:	1d1a      	adds	r2, r3, #4
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	9203      	str	r2, [sp, #12]
 800d2ba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d2be:	3402      	adds	r4, #2
 800d2c0:	9305      	str	r3, [sp, #20]
 800d2c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d398 <_vfiprintf_r+0x22c>
 800d2c6:	7821      	ldrb	r1, [r4, #0]
 800d2c8:	2203      	movs	r2, #3
 800d2ca:	4650      	mov	r0, sl
 800d2cc:	f7f3 f808 	bl	80002e0 <memchr>
 800d2d0:	b138      	cbz	r0, 800d2e2 <_vfiprintf_r+0x176>
 800d2d2:	9b04      	ldr	r3, [sp, #16]
 800d2d4:	eba0 000a 	sub.w	r0, r0, sl
 800d2d8:	2240      	movs	r2, #64	@ 0x40
 800d2da:	4082      	lsls	r2, r0
 800d2dc:	4313      	orrs	r3, r2
 800d2de:	3401      	adds	r4, #1
 800d2e0:	9304      	str	r3, [sp, #16]
 800d2e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2e6:	4829      	ldr	r0, [pc, #164]	@ (800d38c <_vfiprintf_r+0x220>)
 800d2e8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d2ec:	2206      	movs	r2, #6
 800d2ee:	f7f2 fff7 	bl	80002e0 <memchr>
 800d2f2:	2800      	cmp	r0, #0
 800d2f4:	d03f      	beq.n	800d376 <_vfiprintf_r+0x20a>
 800d2f6:	4b26      	ldr	r3, [pc, #152]	@ (800d390 <_vfiprintf_r+0x224>)
 800d2f8:	bb1b      	cbnz	r3, 800d342 <_vfiprintf_r+0x1d6>
 800d2fa:	9b03      	ldr	r3, [sp, #12]
 800d2fc:	3307      	adds	r3, #7
 800d2fe:	f023 0307 	bic.w	r3, r3, #7
 800d302:	3308      	adds	r3, #8
 800d304:	9303      	str	r3, [sp, #12]
 800d306:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d308:	443b      	add	r3, r7
 800d30a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d30c:	e76a      	b.n	800d1e4 <_vfiprintf_r+0x78>
 800d30e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d312:	460c      	mov	r4, r1
 800d314:	2001      	movs	r0, #1
 800d316:	e7a8      	b.n	800d26a <_vfiprintf_r+0xfe>
 800d318:	2300      	movs	r3, #0
 800d31a:	3401      	adds	r4, #1
 800d31c:	9305      	str	r3, [sp, #20]
 800d31e:	4619      	mov	r1, r3
 800d320:	f04f 0c0a 	mov.w	ip, #10
 800d324:	4620      	mov	r0, r4
 800d326:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d32a:	3a30      	subs	r2, #48	@ 0x30
 800d32c:	2a09      	cmp	r2, #9
 800d32e:	d903      	bls.n	800d338 <_vfiprintf_r+0x1cc>
 800d330:	2b00      	cmp	r3, #0
 800d332:	d0c6      	beq.n	800d2c2 <_vfiprintf_r+0x156>
 800d334:	9105      	str	r1, [sp, #20]
 800d336:	e7c4      	b.n	800d2c2 <_vfiprintf_r+0x156>
 800d338:	fb0c 2101 	mla	r1, ip, r1, r2
 800d33c:	4604      	mov	r4, r0
 800d33e:	2301      	movs	r3, #1
 800d340:	e7f0      	b.n	800d324 <_vfiprintf_r+0x1b8>
 800d342:	ab03      	add	r3, sp, #12
 800d344:	9300      	str	r3, [sp, #0]
 800d346:	462a      	mov	r2, r5
 800d348:	4b12      	ldr	r3, [pc, #72]	@ (800d394 <_vfiprintf_r+0x228>)
 800d34a:	a904      	add	r1, sp, #16
 800d34c:	4630      	mov	r0, r6
 800d34e:	f7fc fc5f 	bl	8009c10 <_printf_float>
 800d352:	4607      	mov	r7, r0
 800d354:	1c78      	adds	r0, r7, #1
 800d356:	d1d6      	bne.n	800d306 <_vfiprintf_r+0x19a>
 800d358:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d35a:	07d9      	lsls	r1, r3, #31
 800d35c:	d405      	bmi.n	800d36a <_vfiprintf_r+0x1fe>
 800d35e:	89ab      	ldrh	r3, [r5, #12]
 800d360:	059a      	lsls	r2, r3, #22
 800d362:	d402      	bmi.n	800d36a <_vfiprintf_r+0x1fe>
 800d364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d366:	f7fd fba5 	bl	800aab4 <__retarget_lock_release_recursive>
 800d36a:	89ab      	ldrh	r3, [r5, #12]
 800d36c:	065b      	lsls	r3, r3, #25
 800d36e:	f53f af1f 	bmi.w	800d1b0 <_vfiprintf_r+0x44>
 800d372:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d374:	e71e      	b.n	800d1b4 <_vfiprintf_r+0x48>
 800d376:	ab03      	add	r3, sp, #12
 800d378:	9300      	str	r3, [sp, #0]
 800d37a:	462a      	mov	r2, r5
 800d37c:	4b05      	ldr	r3, [pc, #20]	@ (800d394 <_vfiprintf_r+0x228>)
 800d37e:	a904      	add	r1, sp, #16
 800d380:	4630      	mov	r0, r6
 800d382:	f7fc fecd 	bl	800a120 <_printf_i>
 800d386:	e7e4      	b.n	800d352 <_vfiprintf_r+0x1e6>
 800d388:	0800e535 	.word	0x0800e535
 800d38c:	0800e53f 	.word	0x0800e53f
 800d390:	08009c11 	.word	0x08009c11
 800d394:	0800d147 	.word	0x0800d147
 800d398:	0800e53b 	.word	0x0800e53b

0800d39c <__sflush_r>:
 800d39c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d3a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3a4:	0716      	lsls	r6, r2, #28
 800d3a6:	4605      	mov	r5, r0
 800d3a8:	460c      	mov	r4, r1
 800d3aa:	d454      	bmi.n	800d456 <__sflush_r+0xba>
 800d3ac:	684b      	ldr	r3, [r1, #4]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	dc02      	bgt.n	800d3b8 <__sflush_r+0x1c>
 800d3b2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	dd48      	ble.n	800d44a <__sflush_r+0xae>
 800d3b8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3ba:	2e00      	cmp	r6, #0
 800d3bc:	d045      	beq.n	800d44a <__sflush_r+0xae>
 800d3be:	2300      	movs	r3, #0
 800d3c0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d3c4:	682f      	ldr	r7, [r5, #0]
 800d3c6:	6a21      	ldr	r1, [r4, #32]
 800d3c8:	602b      	str	r3, [r5, #0]
 800d3ca:	d030      	beq.n	800d42e <__sflush_r+0x92>
 800d3cc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d3ce:	89a3      	ldrh	r3, [r4, #12]
 800d3d0:	0759      	lsls	r1, r3, #29
 800d3d2:	d505      	bpl.n	800d3e0 <__sflush_r+0x44>
 800d3d4:	6863      	ldr	r3, [r4, #4]
 800d3d6:	1ad2      	subs	r2, r2, r3
 800d3d8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d3da:	b10b      	cbz	r3, 800d3e0 <__sflush_r+0x44>
 800d3dc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d3de:	1ad2      	subs	r2, r2, r3
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d3e4:	6a21      	ldr	r1, [r4, #32]
 800d3e6:	4628      	mov	r0, r5
 800d3e8:	47b0      	blx	r6
 800d3ea:	1c43      	adds	r3, r0, #1
 800d3ec:	89a3      	ldrh	r3, [r4, #12]
 800d3ee:	d106      	bne.n	800d3fe <__sflush_r+0x62>
 800d3f0:	6829      	ldr	r1, [r5, #0]
 800d3f2:	291d      	cmp	r1, #29
 800d3f4:	d82b      	bhi.n	800d44e <__sflush_r+0xb2>
 800d3f6:	4a2a      	ldr	r2, [pc, #168]	@ (800d4a0 <__sflush_r+0x104>)
 800d3f8:	40ca      	lsrs	r2, r1
 800d3fa:	07d6      	lsls	r6, r2, #31
 800d3fc:	d527      	bpl.n	800d44e <__sflush_r+0xb2>
 800d3fe:	2200      	movs	r2, #0
 800d400:	6062      	str	r2, [r4, #4]
 800d402:	04d9      	lsls	r1, r3, #19
 800d404:	6922      	ldr	r2, [r4, #16]
 800d406:	6022      	str	r2, [r4, #0]
 800d408:	d504      	bpl.n	800d414 <__sflush_r+0x78>
 800d40a:	1c42      	adds	r2, r0, #1
 800d40c:	d101      	bne.n	800d412 <__sflush_r+0x76>
 800d40e:	682b      	ldr	r3, [r5, #0]
 800d410:	b903      	cbnz	r3, 800d414 <__sflush_r+0x78>
 800d412:	6560      	str	r0, [r4, #84]	@ 0x54
 800d414:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d416:	602f      	str	r7, [r5, #0]
 800d418:	b1b9      	cbz	r1, 800d44a <__sflush_r+0xae>
 800d41a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d41e:	4299      	cmp	r1, r3
 800d420:	d002      	beq.n	800d428 <__sflush_r+0x8c>
 800d422:	4628      	mov	r0, r5
 800d424:	f7fe f942 	bl	800b6ac <_free_r>
 800d428:	2300      	movs	r3, #0
 800d42a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d42c:	e00d      	b.n	800d44a <__sflush_r+0xae>
 800d42e:	2301      	movs	r3, #1
 800d430:	4628      	mov	r0, r5
 800d432:	47b0      	blx	r6
 800d434:	4602      	mov	r2, r0
 800d436:	1c50      	adds	r0, r2, #1
 800d438:	d1c9      	bne.n	800d3ce <__sflush_r+0x32>
 800d43a:	682b      	ldr	r3, [r5, #0]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d0c6      	beq.n	800d3ce <__sflush_r+0x32>
 800d440:	2b1d      	cmp	r3, #29
 800d442:	d001      	beq.n	800d448 <__sflush_r+0xac>
 800d444:	2b16      	cmp	r3, #22
 800d446:	d11e      	bne.n	800d486 <__sflush_r+0xea>
 800d448:	602f      	str	r7, [r5, #0]
 800d44a:	2000      	movs	r0, #0
 800d44c:	e022      	b.n	800d494 <__sflush_r+0xf8>
 800d44e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d452:	b21b      	sxth	r3, r3
 800d454:	e01b      	b.n	800d48e <__sflush_r+0xf2>
 800d456:	690f      	ldr	r7, [r1, #16]
 800d458:	2f00      	cmp	r7, #0
 800d45a:	d0f6      	beq.n	800d44a <__sflush_r+0xae>
 800d45c:	0793      	lsls	r3, r2, #30
 800d45e:	680e      	ldr	r6, [r1, #0]
 800d460:	bf08      	it	eq
 800d462:	694b      	ldreq	r3, [r1, #20]
 800d464:	600f      	str	r7, [r1, #0]
 800d466:	bf18      	it	ne
 800d468:	2300      	movne	r3, #0
 800d46a:	eba6 0807 	sub.w	r8, r6, r7
 800d46e:	608b      	str	r3, [r1, #8]
 800d470:	f1b8 0f00 	cmp.w	r8, #0
 800d474:	dde9      	ble.n	800d44a <__sflush_r+0xae>
 800d476:	6a21      	ldr	r1, [r4, #32]
 800d478:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d47a:	4643      	mov	r3, r8
 800d47c:	463a      	mov	r2, r7
 800d47e:	4628      	mov	r0, r5
 800d480:	47b0      	blx	r6
 800d482:	2800      	cmp	r0, #0
 800d484:	dc08      	bgt.n	800d498 <__sflush_r+0xfc>
 800d486:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d48a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d48e:	81a3      	strh	r3, [r4, #12]
 800d490:	f04f 30ff 	mov.w	r0, #4294967295
 800d494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d498:	4407      	add	r7, r0
 800d49a:	eba8 0800 	sub.w	r8, r8, r0
 800d49e:	e7e7      	b.n	800d470 <__sflush_r+0xd4>
 800d4a0:	20400001 	.word	0x20400001

0800d4a4 <_fflush_r>:
 800d4a4:	b538      	push	{r3, r4, r5, lr}
 800d4a6:	690b      	ldr	r3, [r1, #16]
 800d4a8:	4605      	mov	r5, r0
 800d4aa:	460c      	mov	r4, r1
 800d4ac:	b913      	cbnz	r3, 800d4b4 <_fflush_r+0x10>
 800d4ae:	2500      	movs	r5, #0
 800d4b0:	4628      	mov	r0, r5
 800d4b2:	bd38      	pop	{r3, r4, r5, pc}
 800d4b4:	b118      	cbz	r0, 800d4be <_fflush_r+0x1a>
 800d4b6:	6a03      	ldr	r3, [r0, #32]
 800d4b8:	b90b      	cbnz	r3, 800d4be <_fflush_r+0x1a>
 800d4ba:	f7fd f9e1 	bl	800a880 <__sinit>
 800d4be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d0f3      	beq.n	800d4ae <_fflush_r+0xa>
 800d4c6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d4c8:	07d0      	lsls	r0, r2, #31
 800d4ca:	d404      	bmi.n	800d4d6 <_fflush_r+0x32>
 800d4cc:	0599      	lsls	r1, r3, #22
 800d4ce:	d402      	bmi.n	800d4d6 <_fflush_r+0x32>
 800d4d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4d2:	f7fd faee 	bl	800aab2 <__retarget_lock_acquire_recursive>
 800d4d6:	4628      	mov	r0, r5
 800d4d8:	4621      	mov	r1, r4
 800d4da:	f7ff ff5f 	bl	800d39c <__sflush_r>
 800d4de:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d4e0:	07da      	lsls	r2, r3, #31
 800d4e2:	4605      	mov	r5, r0
 800d4e4:	d4e4      	bmi.n	800d4b0 <_fflush_r+0xc>
 800d4e6:	89a3      	ldrh	r3, [r4, #12]
 800d4e8:	059b      	lsls	r3, r3, #22
 800d4ea:	d4e1      	bmi.n	800d4b0 <_fflush_r+0xc>
 800d4ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d4ee:	f7fd fae1 	bl	800aab4 <__retarget_lock_release_recursive>
 800d4f2:	e7dd      	b.n	800d4b0 <_fflush_r+0xc>

0800d4f4 <__swbuf_r>:
 800d4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4f6:	460e      	mov	r6, r1
 800d4f8:	4614      	mov	r4, r2
 800d4fa:	4605      	mov	r5, r0
 800d4fc:	b118      	cbz	r0, 800d506 <__swbuf_r+0x12>
 800d4fe:	6a03      	ldr	r3, [r0, #32]
 800d500:	b90b      	cbnz	r3, 800d506 <__swbuf_r+0x12>
 800d502:	f7fd f9bd 	bl	800a880 <__sinit>
 800d506:	69a3      	ldr	r3, [r4, #24]
 800d508:	60a3      	str	r3, [r4, #8]
 800d50a:	89a3      	ldrh	r3, [r4, #12]
 800d50c:	071a      	lsls	r2, r3, #28
 800d50e:	d501      	bpl.n	800d514 <__swbuf_r+0x20>
 800d510:	6923      	ldr	r3, [r4, #16]
 800d512:	b943      	cbnz	r3, 800d526 <__swbuf_r+0x32>
 800d514:	4621      	mov	r1, r4
 800d516:	4628      	mov	r0, r5
 800d518:	f000 f82a 	bl	800d570 <__swsetup_r>
 800d51c:	b118      	cbz	r0, 800d526 <__swbuf_r+0x32>
 800d51e:	f04f 37ff 	mov.w	r7, #4294967295
 800d522:	4638      	mov	r0, r7
 800d524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d526:	6823      	ldr	r3, [r4, #0]
 800d528:	6922      	ldr	r2, [r4, #16]
 800d52a:	1a98      	subs	r0, r3, r2
 800d52c:	6963      	ldr	r3, [r4, #20]
 800d52e:	b2f6      	uxtb	r6, r6
 800d530:	4283      	cmp	r3, r0
 800d532:	4637      	mov	r7, r6
 800d534:	dc05      	bgt.n	800d542 <__swbuf_r+0x4e>
 800d536:	4621      	mov	r1, r4
 800d538:	4628      	mov	r0, r5
 800d53a:	f7ff ffb3 	bl	800d4a4 <_fflush_r>
 800d53e:	2800      	cmp	r0, #0
 800d540:	d1ed      	bne.n	800d51e <__swbuf_r+0x2a>
 800d542:	68a3      	ldr	r3, [r4, #8]
 800d544:	3b01      	subs	r3, #1
 800d546:	60a3      	str	r3, [r4, #8]
 800d548:	6823      	ldr	r3, [r4, #0]
 800d54a:	1c5a      	adds	r2, r3, #1
 800d54c:	6022      	str	r2, [r4, #0]
 800d54e:	701e      	strb	r6, [r3, #0]
 800d550:	6962      	ldr	r2, [r4, #20]
 800d552:	1c43      	adds	r3, r0, #1
 800d554:	429a      	cmp	r2, r3
 800d556:	d004      	beq.n	800d562 <__swbuf_r+0x6e>
 800d558:	89a3      	ldrh	r3, [r4, #12]
 800d55a:	07db      	lsls	r3, r3, #31
 800d55c:	d5e1      	bpl.n	800d522 <__swbuf_r+0x2e>
 800d55e:	2e0a      	cmp	r6, #10
 800d560:	d1df      	bne.n	800d522 <__swbuf_r+0x2e>
 800d562:	4621      	mov	r1, r4
 800d564:	4628      	mov	r0, r5
 800d566:	f7ff ff9d 	bl	800d4a4 <_fflush_r>
 800d56a:	2800      	cmp	r0, #0
 800d56c:	d0d9      	beq.n	800d522 <__swbuf_r+0x2e>
 800d56e:	e7d6      	b.n	800d51e <__swbuf_r+0x2a>

0800d570 <__swsetup_r>:
 800d570:	b538      	push	{r3, r4, r5, lr}
 800d572:	4b29      	ldr	r3, [pc, #164]	@ (800d618 <__swsetup_r+0xa8>)
 800d574:	4605      	mov	r5, r0
 800d576:	6818      	ldr	r0, [r3, #0]
 800d578:	460c      	mov	r4, r1
 800d57a:	b118      	cbz	r0, 800d584 <__swsetup_r+0x14>
 800d57c:	6a03      	ldr	r3, [r0, #32]
 800d57e:	b90b      	cbnz	r3, 800d584 <__swsetup_r+0x14>
 800d580:	f7fd f97e 	bl	800a880 <__sinit>
 800d584:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d588:	0719      	lsls	r1, r3, #28
 800d58a:	d422      	bmi.n	800d5d2 <__swsetup_r+0x62>
 800d58c:	06da      	lsls	r2, r3, #27
 800d58e:	d407      	bmi.n	800d5a0 <__swsetup_r+0x30>
 800d590:	2209      	movs	r2, #9
 800d592:	602a      	str	r2, [r5, #0]
 800d594:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d598:	81a3      	strh	r3, [r4, #12]
 800d59a:	f04f 30ff 	mov.w	r0, #4294967295
 800d59e:	e033      	b.n	800d608 <__swsetup_r+0x98>
 800d5a0:	0758      	lsls	r0, r3, #29
 800d5a2:	d512      	bpl.n	800d5ca <__swsetup_r+0x5a>
 800d5a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d5a6:	b141      	cbz	r1, 800d5ba <__swsetup_r+0x4a>
 800d5a8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d5ac:	4299      	cmp	r1, r3
 800d5ae:	d002      	beq.n	800d5b6 <__swsetup_r+0x46>
 800d5b0:	4628      	mov	r0, r5
 800d5b2:	f7fe f87b 	bl	800b6ac <_free_r>
 800d5b6:	2300      	movs	r3, #0
 800d5b8:	6363      	str	r3, [r4, #52]	@ 0x34
 800d5ba:	89a3      	ldrh	r3, [r4, #12]
 800d5bc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d5c0:	81a3      	strh	r3, [r4, #12]
 800d5c2:	2300      	movs	r3, #0
 800d5c4:	6063      	str	r3, [r4, #4]
 800d5c6:	6923      	ldr	r3, [r4, #16]
 800d5c8:	6023      	str	r3, [r4, #0]
 800d5ca:	89a3      	ldrh	r3, [r4, #12]
 800d5cc:	f043 0308 	orr.w	r3, r3, #8
 800d5d0:	81a3      	strh	r3, [r4, #12]
 800d5d2:	6923      	ldr	r3, [r4, #16]
 800d5d4:	b94b      	cbnz	r3, 800d5ea <__swsetup_r+0x7a>
 800d5d6:	89a3      	ldrh	r3, [r4, #12]
 800d5d8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d5dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d5e0:	d003      	beq.n	800d5ea <__swsetup_r+0x7a>
 800d5e2:	4621      	mov	r1, r4
 800d5e4:	4628      	mov	r0, r5
 800d5e6:	f000 fc4f 	bl	800de88 <__smakebuf_r>
 800d5ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d5ee:	f013 0201 	ands.w	r2, r3, #1
 800d5f2:	d00a      	beq.n	800d60a <__swsetup_r+0x9a>
 800d5f4:	2200      	movs	r2, #0
 800d5f6:	60a2      	str	r2, [r4, #8]
 800d5f8:	6962      	ldr	r2, [r4, #20]
 800d5fa:	4252      	negs	r2, r2
 800d5fc:	61a2      	str	r2, [r4, #24]
 800d5fe:	6922      	ldr	r2, [r4, #16]
 800d600:	b942      	cbnz	r2, 800d614 <__swsetup_r+0xa4>
 800d602:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d606:	d1c5      	bne.n	800d594 <__swsetup_r+0x24>
 800d608:	bd38      	pop	{r3, r4, r5, pc}
 800d60a:	0799      	lsls	r1, r3, #30
 800d60c:	bf58      	it	pl
 800d60e:	6962      	ldrpl	r2, [r4, #20]
 800d610:	60a2      	str	r2, [r4, #8]
 800d612:	e7f4      	b.n	800d5fe <__swsetup_r+0x8e>
 800d614:	2000      	movs	r0, #0
 800d616:	e7f7      	b.n	800d608 <__swsetup_r+0x98>
 800d618:	2400001c 	.word	0x2400001c

0800d61c <memmove>:
 800d61c:	4288      	cmp	r0, r1
 800d61e:	b510      	push	{r4, lr}
 800d620:	eb01 0402 	add.w	r4, r1, r2
 800d624:	d902      	bls.n	800d62c <memmove+0x10>
 800d626:	4284      	cmp	r4, r0
 800d628:	4623      	mov	r3, r4
 800d62a:	d807      	bhi.n	800d63c <memmove+0x20>
 800d62c:	1e43      	subs	r3, r0, #1
 800d62e:	42a1      	cmp	r1, r4
 800d630:	d008      	beq.n	800d644 <memmove+0x28>
 800d632:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d636:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d63a:	e7f8      	b.n	800d62e <memmove+0x12>
 800d63c:	4402      	add	r2, r0
 800d63e:	4601      	mov	r1, r0
 800d640:	428a      	cmp	r2, r1
 800d642:	d100      	bne.n	800d646 <memmove+0x2a>
 800d644:	bd10      	pop	{r4, pc}
 800d646:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d64a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d64e:	e7f7      	b.n	800d640 <memmove+0x24>

0800d650 <strncmp>:
 800d650:	b510      	push	{r4, lr}
 800d652:	b16a      	cbz	r2, 800d670 <strncmp+0x20>
 800d654:	3901      	subs	r1, #1
 800d656:	1884      	adds	r4, r0, r2
 800d658:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d65c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d660:	429a      	cmp	r2, r3
 800d662:	d103      	bne.n	800d66c <strncmp+0x1c>
 800d664:	42a0      	cmp	r0, r4
 800d666:	d001      	beq.n	800d66c <strncmp+0x1c>
 800d668:	2a00      	cmp	r2, #0
 800d66a:	d1f5      	bne.n	800d658 <strncmp+0x8>
 800d66c:	1ad0      	subs	r0, r2, r3
 800d66e:	bd10      	pop	{r4, pc}
 800d670:	4610      	mov	r0, r2
 800d672:	e7fc      	b.n	800d66e <strncmp+0x1e>

0800d674 <_sbrk_r>:
 800d674:	b538      	push	{r3, r4, r5, lr}
 800d676:	4d06      	ldr	r5, [pc, #24]	@ (800d690 <_sbrk_r+0x1c>)
 800d678:	2300      	movs	r3, #0
 800d67a:	4604      	mov	r4, r0
 800d67c:	4608      	mov	r0, r1
 800d67e:	602b      	str	r3, [r5, #0]
 800d680:	f7f4 fad8 	bl	8001c34 <_sbrk>
 800d684:	1c43      	adds	r3, r0, #1
 800d686:	d102      	bne.n	800d68e <_sbrk_r+0x1a>
 800d688:	682b      	ldr	r3, [r5, #0]
 800d68a:	b103      	cbz	r3, 800d68e <_sbrk_r+0x1a>
 800d68c:	6023      	str	r3, [r4, #0]
 800d68e:	bd38      	pop	{r3, r4, r5, pc}
 800d690:	24000f14 	.word	0x24000f14
 800d694:	00000000 	.word	0x00000000

0800d698 <nan>:
 800d698:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d6a0 <nan+0x8>
 800d69c:	4770      	bx	lr
 800d69e:	bf00      	nop
 800d6a0:	00000000 	.word	0x00000000
 800d6a4:	7ff80000 	.word	0x7ff80000

0800d6a8 <__assert_func>:
 800d6a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d6aa:	4614      	mov	r4, r2
 800d6ac:	461a      	mov	r2, r3
 800d6ae:	4b09      	ldr	r3, [pc, #36]	@ (800d6d4 <__assert_func+0x2c>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	4605      	mov	r5, r0
 800d6b4:	68d8      	ldr	r0, [r3, #12]
 800d6b6:	b14c      	cbz	r4, 800d6cc <__assert_func+0x24>
 800d6b8:	4b07      	ldr	r3, [pc, #28]	@ (800d6d8 <__assert_func+0x30>)
 800d6ba:	9100      	str	r1, [sp, #0]
 800d6bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d6c0:	4906      	ldr	r1, [pc, #24]	@ (800d6dc <__assert_func+0x34>)
 800d6c2:	462b      	mov	r3, r5
 800d6c4:	f000 fba8 	bl	800de18 <fiprintf>
 800d6c8:	f000 fc3c 	bl	800df44 <abort>
 800d6cc:	4b04      	ldr	r3, [pc, #16]	@ (800d6e0 <__assert_func+0x38>)
 800d6ce:	461c      	mov	r4, r3
 800d6d0:	e7f3      	b.n	800d6ba <__assert_func+0x12>
 800d6d2:	bf00      	nop
 800d6d4:	2400001c 	.word	0x2400001c
 800d6d8:	0800e54e 	.word	0x0800e54e
 800d6dc:	0800e55b 	.word	0x0800e55b
 800d6e0:	0800e589 	.word	0x0800e589

0800d6e4 <_calloc_r>:
 800d6e4:	b570      	push	{r4, r5, r6, lr}
 800d6e6:	fba1 5402 	umull	r5, r4, r1, r2
 800d6ea:	b934      	cbnz	r4, 800d6fa <_calloc_r+0x16>
 800d6ec:	4629      	mov	r1, r5
 800d6ee:	f7fe f851 	bl	800b794 <_malloc_r>
 800d6f2:	4606      	mov	r6, r0
 800d6f4:	b928      	cbnz	r0, 800d702 <_calloc_r+0x1e>
 800d6f6:	4630      	mov	r0, r6
 800d6f8:	bd70      	pop	{r4, r5, r6, pc}
 800d6fa:	220c      	movs	r2, #12
 800d6fc:	6002      	str	r2, [r0, #0]
 800d6fe:	2600      	movs	r6, #0
 800d700:	e7f9      	b.n	800d6f6 <_calloc_r+0x12>
 800d702:	462a      	mov	r2, r5
 800d704:	4621      	mov	r1, r4
 800d706:	f7fd f956 	bl	800a9b6 <memset>
 800d70a:	e7f4      	b.n	800d6f6 <_calloc_r+0x12>

0800d70c <rshift>:
 800d70c:	6903      	ldr	r3, [r0, #16]
 800d70e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d712:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d716:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d71a:	f100 0414 	add.w	r4, r0, #20
 800d71e:	dd45      	ble.n	800d7ac <rshift+0xa0>
 800d720:	f011 011f 	ands.w	r1, r1, #31
 800d724:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d728:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d72c:	d10c      	bne.n	800d748 <rshift+0x3c>
 800d72e:	f100 0710 	add.w	r7, r0, #16
 800d732:	4629      	mov	r1, r5
 800d734:	42b1      	cmp	r1, r6
 800d736:	d334      	bcc.n	800d7a2 <rshift+0x96>
 800d738:	1a9b      	subs	r3, r3, r2
 800d73a:	009b      	lsls	r3, r3, #2
 800d73c:	1eea      	subs	r2, r5, #3
 800d73e:	4296      	cmp	r6, r2
 800d740:	bf38      	it	cc
 800d742:	2300      	movcc	r3, #0
 800d744:	4423      	add	r3, r4
 800d746:	e015      	b.n	800d774 <rshift+0x68>
 800d748:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d74c:	f1c1 0820 	rsb	r8, r1, #32
 800d750:	40cf      	lsrs	r7, r1
 800d752:	f105 0e04 	add.w	lr, r5, #4
 800d756:	46a1      	mov	r9, r4
 800d758:	4576      	cmp	r6, lr
 800d75a:	46f4      	mov	ip, lr
 800d75c:	d815      	bhi.n	800d78a <rshift+0x7e>
 800d75e:	1a9a      	subs	r2, r3, r2
 800d760:	0092      	lsls	r2, r2, #2
 800d762:	3a04      	subs	r2, #4
 800d764:	3501      	adds	r5, #1
 800d766:	42ae      	cmp	r6, r5
 800d768:	bf38      	it	cc
 800d76a:	2200      	movcc	r2, #0
 800d76c:	18a3      	adds	r3, r4, r2
 800d76e:	50a7      	str	r7, [r4, r2]
 800d770:	b107      	cbz	r7, 800d774 <rshift+0x68>
 800d772:	3304      	adds	r3, #4
 800d774:	1b1a      	subs	r2, r3, r4
 800d776:	42a3      	cmp	r3, r4
 800d778:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d77c:	bf08      	it	eq
 800d77e:	2300      	moveq	r3, #0
 800d780:	6102      	str	r2, [r0, #16]
 800d782:	bf08      	it	eq
 800d784:	6143      	streq	r3, [r0, #20]
 800d786:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d78a:	f8dc c000 	ldr.w	ip, [ip]
 800d78e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d792:	ea4c 0707 	orr.w	r7, ip, r7
 800d796:	f849 7b04 	str.w	r7, [r9], #4
 800d79a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d79e:	40cf      	lsrs	r7, r1
 800d7a0:	e7da      	b.n	800d758 <rshift+0x4c>
 800d7a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800d7a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800d7aa:	e7c3      	b.n	800d734 <rshift+0x28>
 800d7ac:	4623      	mov	r3, r4
 800d7ae:	e7e1      	b.n	800d774 <rshift+0x68>

0800d7b0 <__hexdig_fun>:
 800d7b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d7b4:	2b09      	cmp	r3, #9
 800d7b6:	d802      	bhi.n	800d7be <__hexdig_fun+0xe>
 800d7b8:	3820      	subs	r0, #32
 800d7ba:	b2c0      	uxtb	r0, r0
 800d7bc:	4770      	bx	lr
 800d7be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d7c2:	2b05      	cmp	r3, #5
 800d7c4:	d801      	bhi.n	800d7ca <__hexdig_fun+0x1a>
 800d7c6:	3847      	subs	r0, #71	@ 0x47
 800d7c8:	e7f7      	b.n	800d7ba <__hexdig_fun+0xa>
 800d7ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d7ce:	2b05      	cmp	r3, #5
 800d7d0:	d801      	bhi.n	800d7d6 <__hexdig_fun+0x26>
 800d7d2:	3827      	subs	r0, #39	@ 0x27
 800d7d4:	e7f1      	b.n	800d7ba <__hexdig_fun+0xa>
 800d7d6:	2000      	movs	r0, #0
 800d7d8:	4770      	bx	lr
	...

0800d7dc <__gethex>:
 800d7dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7e0:	b085      	sub	sp, #20
 800d7e2:	468a      	mov	sl, r1
 800d7e4:	9302      	str	r3, [sp, #8]
 800d7e6:	680b      	ldr	r3, [r1, #0]
 800d7e8:	9001      	str	r0, [sp, #4]
 800d7ea:	4690      	mov	r8, r2
 800d7ec:	1c9c      	adds	r4, r3, #2
 800d7ee:	46a1      	mov	r9, r4
 800d7f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d7f4:	2830      	cmp	r0, #48	@ 0x30
 800d7f6:	d0fa      	beq.n	800d7ee <__gethex+0x12>
 800d7f8:	eba9 0303 	sub.w	r3, r9, r3
 800d7fc:	f1a3 0b02 	sub.w	fp, r3, #2
 800d800:	f7ff ffd6 	bl	800d7b0 <__hexdig_fun>
 800d804:	4605      	mov	r5, r0
 800d806:	2800      	cmp	r0, #0
 800d808:	d168      	bne.n	800d8dc <__gethex+0x100>
 800d80a:	49a0      	ldr	r1, [pc, #640]	@ (800da8c <__gethex+0x2b0>)
 800d80c:	2201      	movs	r2, #1
 800d80e:	4648      	mov	r0, r9
 800d810:	f7ff ff1e 	bl	800d650 <strncmp>
 800d814:	4607      	mov	r7, r0
 800d816:	2800      	cmp	r0, #0
 800d818:	d167      	bne.n	800d8ea <__gethex+0x10e>
 800d81a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d81e:	4626      	mov	r6, r4
 800d820:	f7ff ffc6 	bl	800d7b0 <__hexdig_fun>
 800d824:	2800      	cmp	r0, #0
 800d826:	d062      	beq.n	800d8ee <__gethex+0x112>
 800d828:	4623      	mov	r3, r4
 800d82a:	7818      	ldrb	r0, [r3, #0]
 800d82c:	2830      	cmp	r0, #48	@ 0x30
 800d82e:	4699      	mov	r9, r3
 800d830:	f103 0301 	add.w	r3, r3, #1
 800d834:	d0f9      	beq.n	800d82a <__gethex+0x4e>
 800d836:	f7ff ffbb 	bl	800d7b0 <__hexdig_fun>
 800d83a:	fab0 f580 	clz	r5, r0
 800d83e:	096d      	lsrs	r5, r5, #5
 800d840:	f04f 0b01 	mov.w	fp, #1
 800d844:	464a      	mov	r2, r9
 800d846:	4616      	mov	r6, r2
 800d848:	3201      	adds	r2, #1
 800d84a:	7830      	ldrb	r0, [r6, #0]
 800d84c:	f7ff ffb0 	bl	800d7b0 <__hexdig_fun>
 800d850:	2800      	cmp	r0, #0
 800d852:	d1f8      	bne.n	800d846 <__gethex+0x6a>
 800d854:	498d      	ldr	r1, [pc, #564]	@ (800da8c <__gethex+0x2b0>)
 800d856:	2201      	movs	r2, #1
 800d858:	4630      	mov	r0, r6
 800d85a:	f7ff fef9 	bl	800d650 <strncmp>
 800d85e:	2800      	cmp	r0, #0
 800d860:	d13f      	bne.n	800d8e2 <__gethex+0x106>
 800d862:	b944      	cbnz	r4, 800d876 <__gethex+0x9a>
 800d864:	1c74      	adds	r4, r6, #1
 800d866:	4622      	mov	r2, r4
 800d868:	4616      	mov	r6, r2
 800d86a:	3201      	adds	r2, #1
 800d86c:	7830      	ldrb	r0, [r6, #0]
 800d86e:	f7ff ff9f 	bl	800d7b0 <__hexdig_fun>
 800d872:	2800      	cmp	r0, #0
 800d874:	d1f8      	bne.n	800d868 <__gethex+0x8c>
 800d876:	1ba4      	subs	r4, r4, r6
 800d878:	00a7      	lsls	r7, r4, #2
 800d87a:	7833      	ldrb	r3, [r6, #0]
 800d87c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d880:	2b50      	cmp	r3, #80	@ 0x50
 800d882:	d13e      	bne.n	800d902 <__gethex+0x126>
 800d884:	7873      	ldrb	r3, [r6, #1]
 800d886:	2b2b      	cmp	r3, #43	@ 0x2b
 800d888:	d033      	beq.n	800d8f2 <__gethex+0x116>
 800d88a:	2b2d      	cmp	r3, #45	@ 0x2d
 800d88c:	d034      	beq.n	800d8f8 <__gethex+0x11c>
 800d88e:	1c71      	adds	r1, r6, #1
 800d890:	2400      	movs	r4, #0
 800d892:	7808      	ldrb	r0, [r1, #0]
 800d894:	f7ff ff8c 	bl	800d7b0 <__hexdig_fun>
 800d898:	1e43      	subs	r3, r0, #1
 800d89a:	b2db      	uxtb	r3, r3
 800d89c:	2b18      	cmp	r3, #24
 800d89e:	d830      	bhi.n	800d902 <__gethex+0x126>
 800d8a0:	f1a0 0210 	sub.w	r2, r0, #16
 800d8a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d8a8:	f7ff ff82 	bl	800d7b0 <__hexdig_fun>
 800d8ac:	f100 3cff 	add.w	ip, r0, #4294967295
 800d8b0:	fa5f fc8c 	uxtb.w	ip, ip
 800d8b4:	f1bc 0f18 	cmp.w	ip, #24
 800d8b8:	f04f 030a 	mov.w	r3, #10
 800d8bc:	d91e      	bls.n	800d8fc <__gethex+0x120>
 800d8be:	b104      	cbz	r4, 800d8c2 <__gethex+0xe6>
 800d8c0:	4252      	negs	r2, r2
 800d8c2:	4417      	add	r7, r2
 800d8c4:	f8ca 1000 	str.w	r1, [sl]
 800d8c8:	b1ed      	cbz	r5, 800d906 <__gethex+0x12a>
 800d8ca:	f1bb 0f00 	cmp.w	fp, #0
 800d8ce:	bf0c      	ite	eq
 800d8d0:	2506      	moveq	r5, #6
 800d8d2:	2500      	movne	r5, #0
 800d8d4:	4628      	mov	r0, r5
 800d8d6:	b005      	add	sp, #20
 800d8d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8dc:	2500      	movs	r5, #0
 800d8de:	462c      	mov	r4, r5
 800d8e0:	e7b0      	b.n	800d844 <__gethex+0x68>
 800d8e2:	2c00      	cmp	r4, #0
 800d8e4:	d1c7      	bne.n	800d876 <__gethex+0x9a>
 800d8e6:	4627      	mov	r7, r4
 800d8e8:	e7c7      	b.n	800d87a <__gethex+0x9e>
 800d8ea:	464e      	mov	r6, r9
 800d8ec:	462f      	mov	r7, r5
 800d8ee:	2501      	movs	r5, #1
 800d8f0:	e7c3      	b.n	800d87a <__gethex+0x9e>
 800d8f2:	2400      	movs	r4, #0
 800d8f4:	1cb1      	adds	r1, r6, #2
 800d8f6:	e7cc      	b.n	800d892 <__gethex+0xb6>
 800d8f8:	2401      	movs	r4, #1
 800d8fa:	e7fb      	b.n	800d8f4 <__gethex+0x118>
 800d8fc:	fb03 0002 	mla	r0, r3, r2, r0
 800d900:	e7ce      	b.n	800d8a0 <__gethex+0xc4>
 800d902:	4631      	mov	r1, r6
 800d904:	e7de      	b.n	800d8c4 <__gethex+0xe8>
 800d906:	eba6 0309 	sub.w	r3, r6, r9
 800d90a:	3b01      	subs	r3, #1
 800d90c:	4629      	mov	r1, r5
 800d90e:	2b07      	cmp	r3, #7
 800d910:	dc0a      	bgt.n	800d928 <__gethex+0x14c>
 800d912:	9801      	ldr	r0, [sp, #4]
 800d914:	f7fd ffca 	bl	800b8ac <_Balloc>
 800d918:	4604      	mov	r4, r0
 800d91a:	b940      	cbnz	r0, 800d92e <__gethex+0x152>
 800d91c:	4b5c      	ldr	r3, [pc, #368]	@ (800da90 <__gethex+0x2b4>)
 800d91e:	4602      	mov	r2, r0
 800d920:	21e4      	movs	r1, #228	@ 0xe4
 800d922:	485c      	ldr	r0, [pc, #368]	@ (800da94 <__gethex+0x2b8>)
 800d924:	f7ff fec0 	bl	800d6a8 <__assert_func>
 800d928:	3101      	adds	r1, #1
 800d92a:	105b      	asrs	r3, r3, #1
 800d92c:	e7ef      	b.n	800d90e <__gethex+0x132>
 800d92e:	f100 0a14 	add.w	sl, r0, #20
 800d932:	2300      	movs	r3, #0
 800d934:	4655      	mov	r5, sl
 800d936:	469b      	mov	fp, r3
 800d938:	45b1      	cmp	r9, r6
 800d93a:	d337      	bcc.n	800d9ac <__gethex+0x1d0>
 800d93c:	f845 bb04 	str.w	fp, [r5], #4
 800d940:	eba5 050a 	sub.w	r5, r5, sl
 800d944:	10ad      	asrs	r5, r5, #2
 800d946:	6125      	str	r5, [r4, #16]
 800d948:	4658      	mov	r0, fp
 800d94a:	f7fe f8a1 	bl	800ba90 <__hi0bits>
 800d94e:	016d      	lsls	r5, r5, #5
 800d950:	f8d8 6000 	ldr.w	r6, [r8]
 800d954:	1a2d      	subs	r5, r5, r0
 800d956:	42b5      	cmp	r5, r6
 800d958:	dd54      	ble.n	800da04 <__gethex+0x228>
 800d95a:	1bad      	subs	r5, r5, r6
 800d95c:	4629      	mov	r1, r5
 800d95e:	4620      	mov	r0, r4
 800d960:	f7fe fc2a 	bl	800c1b8 <__any_on>
 800d964:	4681      	mov	r9, r0
 800d966:	b178      	cbz	r0, 800d988 <__gethex+0x1ac>
 800d968:	1e6b      	subs	r3, r5, #1
 800d96a:	1159      	asrs	r1, r3, #5
 800d96c:	f003 021f 	and.w	r2, r3, #31
 800d970:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d974:	f04f 0901 	mov.w	r9, #1
 800d978:	fa09 f202 	lsl.w	r2, r9, r2
 800d97c:	420a      	tst	r2, r1
 800d97e:	d003      	beq.n	800d988 <__gethex+0x1ac>
 800d980:	454b      	cmp	r3, r9
 800d982:	dc36      	bgt.n	800d9f2 <__gethex+0x216>
 800d984:	f04f 0902 	mov.w	r9, #2
 800d988:	4629      	mov	r1, r5
 800d98a:	4620      	mov	r0, r4
 800d98c:	f7ff febe 	bl	800d70c <rshift>
 800d990:	442f      	add	r7, r5
 800d992:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d996:	42bb      	cmp	r3, r7
 800d998:	da42      	bge.n	800da20 <__gethex+0x244>
 800d99a:	9801      	ldr	r0, [sp, #4]
 800d99c:	4621      	mov	r1, r4
 800d99e:	f7fd ffc5 	bl	800b92c <_Bfree>
 800d9a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d9a4:	2300      	movs	r3, #0
 800d9a6:	6013      	str	r3, [r2, #0]
 800d9a8:	25a3      	movs	r5, #163	@ 0xa3
 800d9aa:	e793      	b.n	800d8d4 <__gethex+0xf8>
 800d9ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d9b0:	2a2e      	cmp	r2, #46	@ 0x2e
 800d9b2:	d012      	beq.n	800d9da <__gethex+0x1fe>
 800d9b4:	2b20      	cmp	r3, #32
 800d9b6:	d104      	bne.n	800d9c2 <__gethex+0x1e6>
 800d9b8:	f845 bb04 	str.w	fp, [r5], #4
 800d9bc:	f04f 0b00 	mov.w	fp, #0
 800d9c0:	465b      	mov	r3, fp
 800d9c2:	7830      	ldrb	r0, [r6, #0]
 800d9c4:	9303      	str	r3, [sp, #12]
 800d9c6:	f7ff fef3 	bl	800d7b0 <__hexdig_fun>
 800d9ca:	9b03      	ldr	r3, [sp, #12]
 800d9cc:	f000 000f 	and.w	r0, r0, #15
 800d9d0:	4098      	lsls	r0, r3
 800d9d2:	ea4b 0b00 	orr.w	fp, fp, r0
 800d9d6:	3304      	adds	r3, #4
 800d9d8:	e7ae      	b.n	800d938 <__gethex+0x15c>
 800d9da:	45b1      	cmp	r9, r6
 800d9dc:	d8ea      	bhi.n	800d9b4 <__gethex+0x1d8>
 800d9de:	492b      	ldr	r1, [pc, #172]	@ (800da8c <__gethex+0x2b0>)
 800d9e0:	9303      	str	r3, [sp, #12]
 800d9e2:	2201      	movs	r2, #1
 800d9e4:	4630      	mov	r0, r6
 800d9e6:	f7ff fe33 	bl	800d650 <strncmp>
 800d9ea:	9b03      	ldr	r3, [sp, #12]
 800d9ec:	2800      	cmp	r0, #0
 800d9ee:	d1e1      	bne.n	800d9b4 <__gethex+0x1d8>
 800d9f0:	e7a2      	b.n	800d938 <__gethex+0x15c>
 800d9f2:	1ea9      	subs	r1, r5, #2
 800d9f4:	4620      	mov	r0, r4
 800d9f6:	f7fe fbdf 	bl	800c1b8 <__any_on>
 800d9fa:	2800      	cmp	r0, #0
 800d9fc:	d0c2      	beq.n	800d984 <__gethex+0x1a8>
 800d9fe:	f04f 0903 	mov.w	r9, #3
 800da02:	e7c1      	b.n	800d988 <__gethex+0x1ac>
 800da04:	da09      	bge.n	800da1a <__gethex+0x23e>
 800da06:	1b75      	subs	r5, r6, r5
 800da08:	4621      	mov	r1, r4
 800da0a:	9801      	ldr	r0, [sp, #4]
 800da0c:	462a      	mov	r2, r5
 800da0e:	f7fe f99d 	bl	800bd4c <__lshift>
 800da12:	1b7f      	subs	r7, r7, r5
 800da14:	4604      	mov	r4, r0
 800da16:	f100 0a14 	add.w	sl, r0, #20
 800da1a:	f04f 0900 	mov.w	r9, #0
 800da1e:	e7b8      	b.n	800d992 <__gethex+0x1b6>
 800da20:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800da24:	42bd      	cmp	r5, r7
 800da26:	dd6f      	ble.n	800db08 <__gethex+0x32c>
 800da28:	1bed      	subs	r5, r5, r7
 800da2a:	42ae      	cmp	r6, r5
 800da2c:	dc34      	bgt.n	800da98 <__gethex+0x2bc>
 800da2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800da32:	2b02      	cmp	r3, #2
 800da34:	d022      	beq.n	800da7c <__gethex+0x2a0>
 800da36:	2b03      	cmp	r3, #3
 800da38:	d024      	beq.n	800da84 <__gethex+0x2a8>
 800da3a:	2b01      	cmp	r3, #1
 800da3c:	d115      	bne.n	800da6a <__gethex+0x28e>
 800da3e:	42ae      	cmp	r6, r5
 800da40:	d113      	bne.n	800da6a <__gethex+0x28e>
 800da42:	2e01      	cmp	r6, #1
 800da44:	d10b      	bne.n	800da5e <__gethex+0x282>
 800da46:	9a02      	ldr	r2, [sp, #8]
 800da48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800da4c:	6013      	str	r3, [r2, #0]
 800da4e:	2301      	movs	r3, #1
 800da50:	6123      	str	r3, [r4, #16]
 800da52:	f8ca 3000 	str.w	r3, [sl]
 800da56:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800da58:	2562      	movs	r5, #98	@ 0x62
 800da5a:	601c      	str	r4, [r3, #0]
 800da5c:	e73a      	b.n	800d8d4 <__gethex+0xf8>
 800da5e:	1e71      	subs	r1, r6, #1
 800da60:	4620      	mov	r0, r4
 800da62:	f7fe fba9 	bl	800c1b8 <__any_on>
 800da66:	2800      	cmp	r0, #0
 800da68:	d1ed      	bne.n	800da46 <__gethex+0x26a>
 800da6a:	9801      	ldr	r0, [sp, #4]
 800da6c:	4621      	mov	r1, r4
 800da6e:	f7fd ff5d 	bl	800b92c <_Bfree>
 800da72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800da74:	2300      	movs	r3, #0
 800da76:	6013      	str	r3, [r2, #0]
 800da78:	2550      	movs	r5, #80	@ 0x50
 800da7a:	e72b      	b.n	800d8d4 <__gethex+0xf8>
 800da7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d1f3      	bne.n	800da6a <__gethex+0x28e>
 800da82:	e7e0      	b.n	800da46 <__gethex+0x26a>
 800da84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da86:	2b00      	cmp	r3, #0
 800da88:	d1dd      	bne.n	800da46 <__gethex+0x26a>
 800da8a:	e7ee      	b.n	800da6a <__gethex+0x28e>
 800da8c:	0800e533 	.word	0x0800e533
 800da90:	0800e4c9 	.word	0x0800e4c9
 800da94:	0800e58a 	.word	0x0800e58a
 800da98:	1e6f      	subs	r7, r5, #1
 800da9a:	f1b9 0f00 	cmp.w	r9, #0
 800da9e:	d130      	bne.n	800db02 <__gethex+0x326>
 800daa0:	b127      	cbz	r7, 800daac <__gethex+0x2d0>
 800daa2:	4639      	mov	r1, r7
 800daa4:	4620      	mov	r0, r4
 800daa6:	f7fe fb87 	bl	800c1b8 <__any_on>
 800daaa:	4681      	mov	r9, r0
 800daac:	117a      	asrs	r2, r7, #5
 800daae:	2301      	movs	r3, #1
 800dab0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dab4:	f007 071f 	and.w	r7, r7, #31
 800dab8:	40bb      	lsls	r3, r7
 800daba:	4213      	tst	r3, r2
 800dabc:	4629      	mov	r1, r5
 800dabe:	4620      	mov	r0, r4
 800dac0:	bf18      	it	ne
 800dac2:	f049 0902 	orrne.w	r9, r9, #2
 800dac6:	f7ff fe21 	bl	800d70c <rshift>
 800daca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800dace:	1b76      	subs	r6, r6, r5
 800dad0:	2502      	movs	r5, #2
 800dad2:	f1b9 0f00 	cmp.w	r9, #0
 800dad6:	d047      	beq.n	800db68 <__gethex+0x38c>
 800dad8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dadc:	2b02      	cmp	r3, #2
 800dade:	d015      	beq.n	800db0c <__gethex+0x330>
 800dae0:	2b03      	cmp	r3, #3
 800dae2:	d017      	beq.n	800db14 <__gethex+0x338>
 800dae4:	2b01      	cmp	r3, #1
 800dae6:	d109      	bne.n	800dafc <__gethex+0x320>
 800dae8:	f019 0f02 	tst.w	r9, #2
 800daec:	d006      	beq.n	800dafc <__gethex+0x320>
 800daee:	f8da 3000 	ldr.w	r3, [sl]
 800daf2:	ea49 0903 	orr.w	r9, r9, r3
 800daf6:	f019 0f01 	tst.w	r9, #1
 800dafa:	d10e      	bne.n	800db1a <__gethex+0x33e>
 800dafc:	f045 0510 	orr.w	r5, r5, #16
 800db00:	e032      	b.n	800db68 <__gethex+0x38c>
 800db02:	f04f 0901 	mov.w	r9, #1
 800db06:	e7d1      	b.n	800daac <__gethex+0x2d0>
 800db08:	2501      	movs	r5, #1
 800db0a:	e7e2      	b.n	800dad2 <__gethex+0x2f6>
 800db0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db0e:	f1c3 0301 	rsb	r3, r3, #1
 800db12:	930f      	str	r3, [sp, #60]	@ 0x3c
 800db14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800db16:	2b00      	cmp	r3, #0
 800db18:	d0f0      	beq.n	800dafc <__gethex+0x320>
 800db1a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800db1e:	f104 0314 	add.w	r3, r4, #20
 800db22:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800db26:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800db2a:	f04f 0c00 	mov.w	ip, #0
 800db2e:	4618      	mov	r0, r3
 800db30:	f853 2b04 	ldr.w	r2, [r3], #4
 800db34:	f1b2 3fff 	cmp.w	r2, #4294967295
 800db38:	d01b      	beq.n	800db72 <__gethex+0x396>
 800db3a:	3201      	adds	r2, #1
 800db3c:	6002      	str	r2, [r0, #0]
 800db3e:	2d02      	cmp	r5, #2
 800db40:	f104 0314 	add.w	r3, r4, #20
 800db44:	d13c      	bne.n	800dbc0 <__gethex+0x3e4>
 800db46:	f8d8 2000 	ldr.w	r2, [r8]
 800db4a:	3a01      	subs	r2, #1
 800db4c:	42b2      	cmp	r2, r6
 800db4e:	d109      	bne.n	800db64 <__gethex+0x388>
 800db50:	1171      	asrs	r1, r6, #5
 800db52:	2201      	movs	r2, #1
 800db54:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800db58:	f006 061f 	and.w	r6, r6, #31
 800db5c:	fa02 f606 	lsl.w	r6, r2, r6
 800db60:	421e      	tst	r6, r3
 800db62:	d13a      	bne.n	800dbda <__gethex+0x3fe>
 800db64:	f045 0520 	orr.w	r5, r5, #32
 800db68:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800db6a:	601c      	str	r4, [r3, #0]
 800db6c:	9b02      	ldr	r3, [sp, #8]
 800db6e:	601f      	str	r7, [r3, #0]
 800db70:	e6b0      	b.n	800d8d4 <__gethex+0xf8>
 800db72:	4299      	cmp	r1, r3
 800db74:	f843 cc04 	str.w	ip, [r3, #-4]
 800db78:	d8d9      	bhi.n	800db2e <__gethex+0x352>
 800db7a:	68a3      	ldr	r3, [r4, #8]
 800db7c:	459b      	cmp	fp, r3
 800db7e:	db17      	blt.n	800dbb0 <__gethex+0x3d4>
 800db80:	6861      	ldr	r1, [r4, #4]
 800db82:	9801      	ldr	r0, [sp, #4]
 800db84:	3101      	adds	r1, #1
 800db86:	f7fd fe91 	bl	800b8ac <_Balloc>
 800db8a:	4681      	mov	r9, r0
 800db8c:	b918      	cbnz	r0, 800db96 <__gethex+0x3ba>
 800db8e:	4b1a      	ldr	r3, [pc, #104]	@ (800dbf8 <__gethex+0x41c>)
 800db90:	4602      	mov	r2, r0
 800db92:	2184      	movs	r1, #132	@ 0x84
 800db94:	e6c5      	b.n	800d922 <__gethex+0x146>
 800db96:	6922      	ldr	r2, [r4, #16]
 800db98:	3202      	adds	r2, #2
 800db9a:	f104 010c 	add.w	r1, r4, #12
 800db9e:	0092      	lsls	r2, r2, #2
 800dba0:	300c      	adds	r0, #12
 800dba2:	f7fc ff88 	bl	800aab6 <memcpy>
 800dba6:	4621      	mov	r1, r4
 800dba8:	9801      	ldr	r0, [sp, #4]
 800dbaa:	f7fd febf 	bl	800b92c <_Bfree>
 800dbae:	464c      	mov	r4, r9
 800dbb0:	6923      	ldr	r3, [r4, #16]
 800dbb2:	1c5a      	adds	r2, r3, #1
 800dbb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dbb8:	6122      	str	r2, [r4, #16]
 800dbba:	2201      	movs	r2, #1
 800dbbc:	615a      	str	r2, [r3, #20]
 800dbbe:	e7be      	b.n	800db3e <__gethex+0x362>
 800dbc0:	6922      	ldr	r2, [r4, #16]
 800dbc2:	455a      	cmp	r2, fp
 800dbc4:	dd0b      	ble.n	800dbde <__gethex+0x402>
 800dbc6:	2101      	movs	r1, #1
 800dbc8:	4620      	mov	r0, r4
 800dbca:	f7ff fd9f 	bl	800d70c <rshift>
 800dbce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dbd2:	3701      	adds	r7, #1
 800dbd4:	42bb      	cmp	r3, r7
 800dbd6:	f6ff aee0 	blt.w	800d99a <__gethex+0x1be>
 800dbda:	2501      	movs	r5, #1
 800dbdc:	e7c2      	b.n	800db64 <__gethex+0x388>
 800dbde:	f016 061f 	ands.w	r6, r6, #31
 800dbe2:	d0fa      	beq.n	800dbda <__gethex+0x3fe>
 800dbe4:	4453      	add	r3, sl
 800dbe6:	f1c6 0620 	rsb	r6, r6, #32
 800dbea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dbee:	f7fd ff4f 	bl	800ba90 <__hi0bits>
 800dbf2:	42b0      	cmp	r0, r6
 800dbf4:	dbe7      	blt.n	800dbc6 <__gethex+0x3ea>
 800dbf6:	e7f0      	b.n	800dbda <__gethex+0x3fe>
 800dbf8:	0800e4c9 	.word	0x0800e4c9

0800dbfc <L_shift>:
 800dbfc:	f1c2 0208 	rsb	r2, r2, #8
 800dc00:	0092      	lsls	r2, r2, #2
 800dc02:	b570      	push	{r4, r5, r6, lr}
 800dc04:	f1c2 0620 	rsb	r6, r2, #32
 800dc08:	6843      	ldr	r3, [r0, #4]
 800dc0a:	6804      	ldr	r4, [r0, #0]
 800dc0c:	fa03 f506 	lsl.w	r5, r3, r6
 800dc10:	432c      	orrs	r4, r5
 800dc12:	40d3      	lsrs	r3, r2
 800dc14:	6004      	str	r4, [r0, #0]
 800dc16:	f840 3f04 	str.w	r3, [r0, #4]!
 800dc1a:	4288      	cmp	r0, r1
 800dc1c:	d3f4      	bcc.n	800dc08 <L_shift+0xc>
 800dc1e:	bd70      	pop	{r4, r5, r6, pc}

0800dc20 <__match>:
 800dc20:	b530      	push	{r4, r5, lr}
 800dc22:	6803      	ldr	r3, [r0, #0]
 800dc24:	3301      	adds	r3, #1
 800dc26:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dc2a:	b914      	cbnz	r4, 800dc32 <__match+0x12>
 800dc2c:	6003      	str	r3, [r0, #0]
 800dc2e:	2001      	movs	r0, #1
 800dc30:	bd30      	pop	{r4, r5, pc}
 800dc32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc36:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800dc3a:	2d19      	cmp	r5, #25
 800dc3c:	bf98      	it	ls
 800dc3e:	3220      	addls	r2, #32
 800dc40:	42a2      	cmp	r2, r4
 800dc42:	d0f0      	beq.n	800dc26 <__match+0x6>
 800dc44:	2000      	movs	r0, #0
 800dc46:	e7f3      	b.n	800dc30 <__match+0x10>

0800dc48 <__hexnan>:
 800dc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc4c:	680b      	ldr	r3, [r1, #0]
 800dc4e:	6801      	ldr	r1, [r0, #0]
 800dc50:	115e      	asrs	r6, r3, #5
 800dc52:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dc56:	f013 031f 	ands.w	r3, r3, #31
 800dc5a:	b087      	sub	sp, #28
 800dc5c:	bf18      	it	ne
 800dc5e:	3604      	addne	r6, #4
 800dc60:	2500      	movs	r5, #0
 800dc62:	1f37      	subs	r7, r6, #4
 800dc64:	4682      	mov	sl, r0
 800dc66:	4690      	mov	r8, r2
 800dc68:	9301      	str	r3, [sp, #4]
 800dc6a:	f846 5c04 	str.w	r5, [r6, #-4]
 800dc6e:	46b9      	mov	r9, r7
 800dc70:	463c      	mov	r4, r7
 800dc72:	9502      	str	r5, [sp, #8]
 800dc74:	46ab      	mov	fp, r5
 800dc76:	784a      	ldrb	r2, [r1, #1]
 800dc78:	1c4b      	adds	r3, r1, #1
 800dc7a:	9303      	str	r3, [sp, #12]
 800dc7c:	b342      	cbz	r2, 800dcd0 <__hexnan+0x88>
 800dc7e:	4610      	mov	r0, r2
 800dc80:	9105      	str	r1, [sp, #20]
 800dc82:	9204      	str	r2, [sp, #16]
 800dc84:	f7ff fd94 	bl	800d7b0 <__hexdig_fun>
 800dc88:	2800      	cmp	r0, #0
 800dc8a:	d151      	bne.n	800dd30 <__hexnan+0xe8>
 800dc8c:	9a04      	ldr	r2, [sp, #16]
 800dc8e:	9905      	ldr	r1, [sp, #20]
 800dc90:	2a20      	cmp	r2, #32
 800dc92:	d818      	bhi.n	800dcc6 <__hexnan+0x7e>
 800dc94:	9b02      	ldr	r3, [sp, #8]
 800dc96:	459b      	cmp	fp, r3
 800dc98:	dd13      	ble.n	800dcc2 <__hexnan+0x7a>
 800dc9a:	454c      	cmp	r4, r9
 800dc9c:	d206      	bcs.n	800dcac <__hexnan+0x64>
 800dc9e:	2d07      	cmp	r5, #7
 800dca0:	dc04      	bgt.n	800dcac <__hexnan+0x64>
 800dca2:	462a      	mov	r2, r5
 800dca4:	4649      	mov	r1, r9
 800dca6:	4620      	mov	r0, r4
 800dca8:	f7ff ffa8 	bl	800dbfc <L_shift>
 800dcac:	4544      	cmp	r4, r8
 800dcae:	d952      	bls.n	800dd56 <__hexnan+0x10e>
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	f1a4 0904 	sub.w	r9, r4, #4
 800dcb6:	f844 3c04 	str.w	r3, [r4, #-4]
 800dcba:	f8cd b008 	str.w	fp, [sp, #8]
 800dcbe:	464c      	mov	r4, r9
 800dcc0:	461d      	mov	r5, r3
 800dcc2:	9903      	ldr	r1, [sp, #12]
 800dcc4:	e7d7      	b.n	800dc76 <__hexnan+0x2e>
 800dcc6:	2a29      	cmp	r2, #41	@ 0x29
 800dcc8:	d157      	bne.n	800dd7a <__hexnan+0x132>
 800dcca:	3102      	adds	r1, #2
 800dccc:	f8ca 1000 	str.w	r1, [sl]
 800dcd0:	f1bb 0f00 	cmp.w	fp, #0
 800dcd4:	d051      	beq.n	800dd7a <__hexnan+0x132>
 800dcd6:	454c      	cmp	r4, r9
 800dcd8:	d206      	bcs.n	800dce8 <__hexnan+0xa0>
 800dcda:	2d07      	cmp	r5, #7
 800dcdc:	dc04      	bgt.n	800dce8 <__hexnan+0xa0>
 800dcde:	462a      	mov	r2, r5
 800dce0:	4649      	mov	r1, r9
 800dce2:	4620      	mov	r0, r4
 800dce4:	f7ff ff8a 	bl	800dbfc <L_shift>
 800dce8:	4544      	cmp	r4, r8
 800dcea:	d936      	bls.n	800dd5a <__hexnan+0x112>
 800dcec:	f1a8 0204 	sub.w	r2, r8, #4
 800dcf0:	4623      	mov	r3, r4
 800dcf2:	f853 1b04 	ldr.w	r1, [r3], #4
 800dcf6:	f842 1f04 	str.w	r1, [r2, #4]!
 800dcfa:	429f      	cmp	r7, r3
 800dcfc:	d2f9      	bcs.n	800dcf2 <__hexnan+0xaa>
 800dcfe:	1b3b      	subs	r3, r7, r4
 800dd00:	f023 0303 	bic.w	r3, r3, #3
 800dd04:	3304      	adds	r3, #4
 800dd06:	3401      	adds	r4, #1
 800dd08:	3e03      	subs	r6, #3
 800dd0a:	42b4      	cmp	r4, r6
 800dd0c:	bf88      	it	hi
 800dd0e:	2304      	movhi	r3, #4
 800dd10:	4443      	add	r3, r8
 800dd12:	2200      	movs	r2, #0
 800dd14:	f843 2b04 	str.w	r2, [r3], #4
 800dd18:	429f      	cmp	r7, r3
 800dd1a:	d2fb      	bcs.n	800dd14 <__hexnan+0xcc>
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	b91b      	cbnz	r3, 800dd28 <__hexnan+0xe0>
 800dd20:	4547      	cmp	r7, r8
 800dd22:	d128      	bne.n	800dd76 <__hexnan+0x12e>
 800dd24:	2301      	movs	r3, #1
 800dd26:	603b      	str	r3, [r7, #0]
 800dd28:	2005      	movs	r0, #5
 800dd2a:	b007      	add	sp, #28
 800dd2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd30:	3501      	adds	r5, #1
 800dd32:	2d08      	cmp	r5, #8
 800dd34:	f10b 0b01 	add.w	fp, fp, #1
 800dd38:	dd06      	ble.n	800dd48 <__hexnan+0x100>
 800dd3a:	4544      	cmp	r4, r8
 800dd3c:	d9c1      	bls.n	800dcc2 <__hexnan+0x7a>
 800dd3e:	2300      	movs	r3, #0
 800dd40:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd44:	2501      	movs	r5, #1
 800dd46:	3c04      	subs	r4, #4
 800dd48:	6822      	ldr	r2, [r4, #0]
 800dd4a:	f000 000f 	and.w	r0, r0, #15
 800dd4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800dd52:	6020      	str	r0, [r4, #0]
 800dd54:	e7b5      	b.n	800dcc2 <__hexnan+0x7a>
 800dd56:	2508      	movs	r5, #8
 800dd58:	e7b3      	b.n	800dcc2 <__hexnan+0x7a>
 800dd5a:	9b01      	ldr	r3, [sp, #4]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d0dd      	beq.n	800dd1c <__hexnan+0xd4>
 800dd60:	f1c3 0320 	rsb	r3, r3, #32
 800dd64:	f04f 32ff 	mov.w	r2, #4294967295
 800dd68:	40da      	lsrs	r2, r3
 800dd6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800dd6e:	4013      	ands	r3, r2
 800dd70:	f846 3c04 	str.w	r3, [r6, #-4]
 800dd74:	e7d2      	b.n	800dd1c <__hexnan+0xd4>
 800dd76:	3f04      	subs	r7, #4
 800dd78:	e7d0      	b.n	800dd1c <__hexnan+0xd4>
 800dd7a:	2004      	movs	r0, #4
 800dd7c:	e7d5      	b.n	800dd2a <__hexnan+0xe2>

0800dd7e <__ascii_mbtowc>:
 800dd7e:	b082      	sub	sp, #8
 800dd80:	b901      	cbnz	r1, 800dd84 <__ascii_mbtowc+0x6>
 800dd82:	a901      	add	r1, sp, #4
 800dd84:	b142      	cbz	r2, 800dd98 <__ascii_mbtowc+0x1a>
 800dd86:	b14b      	cbz	r3, 800dd9c <__ascii_mbtowc+0x1e>
 800dd88:	7813      	ldrb	r3, [r2, #0]
 800dd8a:	600b      	str	r3, [r1, #0]
 800dd8c:	7812      	ldrb	r2, [r2, #0]
 800dd8e:	1e10      	subs	r0, r2, #0
 800dd90:	bf18      	it	ne
 800dd92:	2001      	movne	r0, #1
 800dd94:	b002      	add	sp, #8
 800dd96:	4770      	bx	lr
 800dd98:	4610      	mov	r0, r2
 800dd9a:	e7fb      	b.n	800dd94 <__ascii_mbtowc+0x16>
 800dd9c:	f06f 0001 	mvn.w	r0, #1
 800dda0:	e7f8      	b.n	800dd94 <__ascii_mbtowc+0x16>

0800dda2 <_realloc_r>:
 800dda2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dda6:	4607      	mov	r7, r0
 800dda8:	4614      	mov	r4, r2
 800ddaa:	460d      	mov	r5, r1
 800ddac:	b921      	cbnz	r1, 800ddb8 <_realloc_r+0x16>
 800ddae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ddb2:	4611      	mov	r1, r2
 800ddb4:	f7fd bcee 	b.w	800b794 <_malloc_r>
 800ddb8:	b92a      	cbnz	r2, 800ddc6 <_realloc_r+0x24>
 800ddba:	f7fd fc77 	bl	800b6ac <_free_r>
 800ddbe:	4625      	mov	r5, r4
 800ddc0:	4628      	mov	r0, r5
 800ddc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ddc6:	f000 f8c4 	bl	800df52 <_malloc_usable_size_r>
 800ddca:	4284      	cmp	r4, r0
 800ddcc:	4606      	mov	r6, r0
 800ddce:	d802      	bhi.n	800ddd6 <_realloc_r+0x34>
 800ddd0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ddd4:	d8f4      	bhi.n	800ddc0 <_realloc_r+0x1e>
 800ddd6:	4621      	mov	r1, r4
 800ddd8:	4638      	mov	r0, r7
 800ddda:	f7fd fcdb 	bl	800b794 <_malloc_r>
 800ddde:	4680      	mov	r8, r0
 800dde0:	b908      	cbnz	r0, 800dde6 <_realloc_r+0x44>
 800dde2:	4645      	mov	r5, r8
 800dde4:	e7ec      	b.n	800ddc0 <_realloc_r+0x1e>
 800dde6:	42b4      	cmp	r4, r6
 800dde8:	4622      	mov	r2, r4
 800ddea:	4629      	mov	r1, r5
 800ddec:	bf28      	it	cs
 800ddee:	4632      	movcs	r2, r6
 800ddf0:	f7fc fe61 	bl	800aab6 <memcpy>
 800ddf4:	4629      	mov	r1, r5
 800ddf6:	4638      	mov	r0, r7
 800ddf8:	f7fd fc58 	bl	800b6ac <_free_r>
 800ddfc:	e7f1      	b.n	800dde2 <_realloc_r+0x40>

0800ddfe <__ascii_wctomb>:
 800ddfe:	4603      	mov	r3, r0
 800de00:	4608      	mov	r0, r1
 800de02:	b141      	cbz	r1, 800de16 <__ascii_wctomb+0x18>
 800de04:	2aff      	cmp	r2, #255	@ 0xff
 800de06:	d904      	bls.n	800de12 <__ascii_wctomb+0x14>
 800de08:	228a      	movs	r2, #138	@ 0x8a
 800de0a:	601a      	str	r2, [r3, #0]
 800de0c:	f04f 30ff 	mov.w	r0, #4294967295
 800de10:	4770      	bx	lr
 800de12:	700a      	strb	r2, [r1, #0]
 800de14:	2001      	movs	r0, #1
 800de16:	4770      	bx	lr

0800de18 <fiprintf>:
 800de18:	b40e      	push	{r1, r2, r3}
 800de1a:	b503      	push	{r0, r1, lr}
 800de1c:	4601      	mov	r1, r0
 800de1e:	ab03      	add	r3, sp, #12
 800de20:	4805      	ldr	r0, [pc, #20]	@ (800de38 <fiprintf+0x20>)
 800de22:	f853 2b04 	ldr.w	r2, [r3], #4
 800de26:	6800      	ldr	r0, [r0, #0]
 800de28:	9301      	str	r3, [sp, #4]
 800de2a:	f7ff f99f 	bl	800d16c <_vfiprintf_r>
 800de2e:	b002      	add	sp, #8
 800de30:	f85d eb04 	ldr.w	lr, [sp], #4
 800de34:	b003      	add	sp, #12
 800de36:	4770      	bx	lr
 800de38:	2400001c 	.word	0x2400001c

0800de3c <__swhatbuf_r>:
 800de3c:	b570      	push	{r4, r5, r6, lr}
 800de3e:	460c      	mov	r4, r1
 800de40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de44:	2900      	cmp	r1, #0
 800de46:	b096      	sub	sp, #88	@ 0x58
 800de48:	4615      	mov	r5, r2
 800de4a:	461e      	mov	r6, r3
 800de4c:	da0d      	bge.n	800de6a <__swhatbuf_r+0x2e>
 800de4e:	89a3      	ldrh	r3, [r4, #12]
 800de50:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800de54:	f04f 0100 	mov.w	r1, #0
 800de58:	bf14      	ite	ne
 800de5a:	2340      	movne	r3, #64	@ 0x40
 800de5c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800de60:	2000      	movs	r0, #0
 800de62:	6031      	str	r1, [r6, #0]
 800de64:	602b      	str	r3, [r5, #0]
 800de66:	b016      	add	sp, #88	@ 0x58
 800de68:	bd70      	pop	{r4, r5, r6, pc}
 800de6a:	466a      	mov	r2, sp
 800de6c:	f000 f848 	bl	800df00 <_fstat_r>
 800de70:	2800      	cmp	r0, #0
 800de72:	dbec      	blt.n	800de4e <__swhatbuf_r+0x12>
 800de74:	9901      	ldr	r1, [sp, #4]
 800de76:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de7a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de7e:	4259      	negs	r1, r3
 800de80:	4159      	adcs	r1, r3
 800de82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de86:	e7eb      	b.n	800de60 <__swhatbuf_r+0x24>

0800de88 <__smakebuf_r>:
 800de88:	898b      	ldrh	r3, [r1, #12]
 800de8a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de8c:	079d      	lsls	r5, r3, #30
 800de8e:	4606      	mov	r6, r0
 800de90:	460c      	mov	r4, r1
 800de92:	d507      	bpl.n	800dea4 <__smakebuf_r+0x1c>
 800de94:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de98:	6023      	str	r3, [r4, #0]
 800de9a:	6123      	str	r3, [r4, #16]
 800de9c:	2301      	movs	r3, #1
 800de9e:	6163      	str	r3, [r4, #20]
 800dea0:	b003      	add	sp, #12
 800dea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dea4:	ab01      	add	r3, sp, #4
 800dea6:	466a      	mov	r2, sp
 800dea8:	f7ff ffc8 	bl	800de3c <__swhatbuf_r>
 800deac:	9f00      	ldr	r7, [sp, #0]
 800deae:	4605      	mov	r5, r0
 800deb0:	4639      	mov	r1, r7
 800deb2:	4630      	mov	r0, r6
 800deb4:	f7fd fc6e 	bl	800b794 <_malloc_r>
 800deb8:	b948      	cbnz	r0, 800dece <__smakebuf_r+0x46>
 800deba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800debe:	059a      	lsls	r2, r3, #22
 800dec0:	d4ee      	bmi.n	800dea0 <__smakebuf_r+0x18>
 800dec2:	f023 0303 	bic.w	r3, r3, #3
 800dec6:	f043 0302 	orr.w	r3, r3, #2
 800deca:	81a3      	strh	r3, [r4, #12]
 800decc:	e7e2      	b.n	800de94 <__smakebuf_r+0xc>
 800dece:	89a3      	ldrh	r3, [r4, #12]
 800ded0:	6020      	str	r0, [r4, #0]
 800ded2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ded6:	81a3      	strh	r3, [r4, #12]
 800ded8:	9b01      	ldr	r3, [sp, #4]
 800deda:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800dede:	b15b      	cbz	r3, 800def8 <__smakebuf_r+0x70>
 800dee0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dee4:	4630      	mov	r0, r6
 800dee6:	f000 f81d 	bl	800df24 <_isatty_r>
 800deea:	b128      	cbz	r0, 800def8 <__smakebuf_r+0x70>
 800deec:	89a3      	ldrh	r3, [r4, #12]
 800deee:	f023 0303 	bic.w	r3, r3, #3
 800def2:	f043 0301 	orr.w	r3, r3, #1
 800def6:	81a3      	strh	r3, [r4, #12]
 800def8:	89a3      	ldrh	r3, [r4, #12]
 800defa:	431d      	orrs	r5, r3
 800defc:	81a5      	strh	r5, [r4, #12]
 800defe:	e7cf      	b.n	800dea0 <__smakebuf_r+0x18>

0800df00 <_fstat_r>:
 800df00:	b538      	push	{r3, r4, r5, lr}
 800df02:	4d07      	ldr	r5, [pc, #28]	@ (800df20 <_fstat_r+0x20>)
 800df04:	2300      	movs	r3, #0
 800df06:	4604      	mov	r4, r0
 800df08:	4608      	mov	r0, r1
 800df0a:	4611      	mov	r1, r2
 800df0c:	602b      	str	r3, [r5, #0]
 800df0e:	f7f3 fe69 	bl	8001be4 <_fstat>
 800df12:	1c43      	adds	r3, r0, #1
 800df14:	d102      	bne.n	800df1c <_fstat_r+0x1c>
 800df16:	682b      	ldr	r3, [r5, #0]
 800df18:	b103      	cbz	r3, 800df1c <_fstat_r+0x1c>
 800df1a:	6023      	str	r3, [r4, #0]
 800df1c:	bd38      	pop	{r3, r4, r5, pc}
 800df1e:	bf00      	nop
 800df20:	24000f14 	.word	0x24000f14

0800df24 <_isatty_r>:
 800df24:	b538      	push	{r3, r4, r5, lr}
 800df26:	4d06      	ldr	r5, [pc, #24]	@ (800df40 <_isatty_r+0x1c>)
 800df28:	2300      	movs	r3, #0
 800df2a:	4604      	mov	r4, r0
 800df2c:	4608      	mov	r0, r1
 800df2e:	602b      	str	r3, [r5, #0]
 800df30:	f7f3 fe68 	bl	8001c04 <_isatty>
 800df34:	1c43      	adds	r3, r0, #1
 800df36:	d102      	bne.n	800df3e <_isatty_r+0x1a>
 800df38:	682b      	ldr	r3, [r5, #0]
 800df3a:	b103      	cbz	r3, 800df3e <_isatty_r+0x1a>
 800df3c:	6023      	str	r3, [r4, #0]
 800df3e:	bd38      	pop	{r3, r4, r5, pc}
 800df40:	24000f14 	.word	0x24000f14

0800df44 <abort>:
 800df44:	b508      	push	{r3, lr}
 800df46:	2006      	movs	r0, #6
 800df48:	f000 f834 	bl	800dfb4 <raise>
 800df4c:	2001      	movs	r0, #1
 800df4e:	f7f3 fdf9 	bl	8001b44 <_exit>

0800df52 <_malloc_usable_size_r>:
 800df52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df56:	1f18      	subs	r0, r3, #4
 800df58:	2b00      	cmp	r3, #0
 800df5a:	bfbc      	itt	lt
 800df5c:	580b      	ldrlt	r3, [r1, r0]
 800df5e:	18c0      	addlt	r0, r0, r3
 800df60:	4770      	bx	lr

0800df62 <_raise_r>:
 800df62:	291f      	cmp	r1, #31
 800df64:	b538      	push	{r3, r4, r5, lr}
 800df66:	4605      	mov	r5, r0
 800df68:	460c      	mov	r4, r1
 800df6a:	d904      	bls.n	800df76 <_raise_r+0x14>
 800df6c:	2316      	movs	r3, #22
 800df6e:	6003      	str	r3, [r0, #0]
 800df70:	f04f 30ff 	mov.w	r0, #4294967295
 800df74:	bd38      	pop	{r3, r4, r5, pc}
 800df76:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800df78:	b112      	cbz	r2, 800df80 <_raise_r+0x1e>
 800df7a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800df7e:	b94b      	cbnz	r3, 800df94 <_raise_r+0x32>
 800df80:	4628      	mov	r0, r5
 800df82:	f000 f831 	bl	800dfe8 <_getpid_r>
 800df86:	4622      	mov	r2, r4
 800df88:	4601      	mov	r1, r0
 800df8a:	4628      	mov	r0, r5
 800df8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800df90:	f000 b818 	b.w	800dfc4 <_kill_r>
 800df94:	2b01      	cmp	r3, #1
 800df96:	d00a      	beq.n	800dfae <_raise_r+0x4c>
 800df98:	1c59      	adds	r1, r3, #1
 800df9a:	d103      	bne.n	800dfa4 <_raise_r+0x42>
 800df9c:	2316      	movs	r3, #22
 800df9e:	6003      	str	r3, [r0, #0]
 800dfa0:	2001      	movs	r0, #1
 800dfa2:	e7e7      	b.n	800df74 <_raise_r+0x12>
 800dfa4:	2100      	movs	r1, #0
 800dfa6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dfaa:	4620      	mov	r0, r4
 800dfac:	4798      	blx	r3
 800dfae:	2000      	movs	r0, #0
 800dfb0:	e7e0      	b.n	800df74 <_raise_r+0x12>
	...

0800dfb4 <raise>:
 800dfb4:	4b02      	ldr	r3, [pc, #8]	@ (800dfc0 <raise+0xc>)
 800dfb6:	4601      	mov	r1, r0
 800dfb8:	6818      	ldr	r0, [r3, #0]
 800dfba:	f7ff bfd2 	b.w	800df62 <_raise_r>
 800dfbe:	bf00      	nop
 800dfc0:	2400001c 	.word	0x2400001c

0800dfc4 <_kill_r>:
 800dfc4:	b538      	push	{r3, r4, r5, lr}
 800dfc6:	4d07      	ldr	r5, [pc, #28]	@ (800dfe4 <_kill_r+0x20>)
 800dfc8:	2300      	movs	r3, #0
 800dfca:	4604      	mov	r4, r0
 800dfcc:	4608      	mov	r0, r1
 800dfce:	4611      	mov	r1, r2
 800dfd0:	602b      	str	r3, [r5, #0]
 800dfd2:	f7f3 fda7 	bl	8001b24 <_kill>
 800dfd6:	1c43      	adds	r3, r0, #1
 800dfd8:	d102      	bne.n	800dfe0 <_kill_r+0x1c>
 800dfda:	682b      	ldr	r3, [r5, #0]
 800dfdc:	b103      	cbz	r3, 800dfe0 <_kill_r+0x1c>
 800dfde:	6023      	str	r3, [r4, #0]
 800dfe0:	bd38      	pop	{r3, r4, r5, pc}
 800dfe2:	bf00      	nop
 800dfe4:	24000f14 	.word	0x24000f14

0800dfe8 <_getpid_r>:
 800dfe8:	f7f3 bd94 	b.w	8001b14 <_getpid>

0800dfec <lroundf>:
 800dfec:	ee10 1a10 	vmov	r1, s0
 800dff0:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800dff4:	2900      	cmp	r1, #0
 800dff6:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800dffa:	bfac      	ite	ge
 800dffc:	2001      	movge	r0, #1
 800dffe:	f04f 30ff 	movlt.w	r0, #4294967295
 800e002:	2a1e      	cmp	r2, #30
 800e004:	dc1a      	bgt.n	800e03c <lroundf+0x50>
 800e006:	2a00      	cmp	r2, #0
 800e008:	da03      	bge.n	800e012 <lroundf+0x26>
 800e00a:	3201      	adds	r2, #1
 800e00c:	bf18      	it	ne
 800e00e:	2000      	movne	r0, #0
 800e010:	4770      	bx	lr
 800e012:	2a16      	cmp	r2, #22
 800e014:	bfd8      	it	le
 800e016:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800e01a:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800e01e:	bfd8      	it	le
 800e020:	4113      	asrle	r3, r2
 800e022:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800e026:	bfcd      	iteet	gt
 800e028:	3b96      	subgt	r3, #150	@ 0x96
 800e02a:	185b      	addle	r3, r3, r1
 800e02c:	f1c2 0217 	rsble	r2, r2, #23
 800e030:	fa01 f303 	lslgt.w	r3, r1, r3
 800e034:	bfd8      	it	le
 800e036:	40d3      	lsrle	r3, r2
 800e038:	4358      	muls	r0, r3
 800e03a:	4770      	bx	lr
 800e03c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e040:	ee17 0a90 	vmov	r0, s15
 800e044:	4770      	bx	lr
	...

0800e048 <_init>:
 800e048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e04a:	bf00      	nop
 800e04c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e04e:	bc08      	pop	{r3}
 800e050:	469e      	mov	lr, r3
 800e052:	4770      	bx	lr

0800e054 <_fini>:
 800e054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e056:	bf00      	nop
 800e058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e05a:	bc08      	pop	{r3}
 800e05c:	469e      	mov	lr, r3
 800e05e:	4770      	bx	lr
