Fitter report for processor_design
Thu Jul 19 19:45:32 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |ultimate|instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ALTSYNCRAM
 25. Other Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Thu Jul 19 19:45:32 2018      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; processor_design                           ;
; Top-level Entity Name              ; ultimate                                   ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX22BF14C6                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 1,038 / 21,280 ( 5 % )                     ;
;     Total combinational functions  ; 953 / 21,280 ( 4 % )                       ;
;     Dedicated logic registers      ; 496 / 21,280 ( 2 % )                       ;
; Total registers                    ; 496                                        ;
; Total pins                         ; 12 / 81 ( 15 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 527,344 / 774,144 ( 68 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                             ;
; Total GXB Receiver Channel PCS     ; 0 / 2 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 2 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 2 ( 0 % )                              ;
; Total PLLs                         ; 0 / 3 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; data_to_pc     ; Incomplete set of assignments ;
; l0             ; Incomplete set of assignments ;
; l1             ; Incomplete set of assignments ;
; l2             ; Incomplete set of assignments ;
; l3             ; Incomplete set of assignments ;
; g1             ; Incomplete set of assignments ;
; g2             ; Incomplete set of assignments ;
; g3             ; Incomplete set of assignments ;
; fast_clock     ; Incomplete set of assignments ;
; start_transmit ; Incomplete set of assignments ;
; start_process  ; Incomplete set of assignments ;
; data_from_pc   ; Incomplete set of assignments ;
+----------------+-------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1549 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1549 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1539    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Wickremasinghe/Desktop/Processor Design/processor_design.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 1,038 / 21,280 ( 5 % )     ;
;     -- Combinational with no register       ; 542                        ;
;     -- Register only                        ; 85                         ;
;     -- Combinational with a register        ; 411                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 485                        ;
;     -- 3 input functions                    ; 219                        ;
;     -- <=2 input functions                  ; 249                        ;
;     -- Register only                        ; 85                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 772                        ;
;     -- arithmetic mode                      ; 181                        ;
;                                             ;                            ;
; Total registers*                            ; 496 / 21,613 ( 2 % )       ;
;     -- Dedicated logic registers            ; 496 / 21,280 ( 2 % )       ;
;     -- I/O registers                        ; 0 / 333 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 77 / 1,330 ( 6 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 12 / 81 ( 15 % )           ;
;     -- Clock pins                           ; 2 / 6 ( 33 % )             ;
;     -- Dedicated input pins                 ; 0 / 12 ( 0 % )             ;
;                                             ;                            ;
; Global signals                              ; 2                          ;
; M9Ks                                        ; 65 / 84 ( 77 % )           ;
; Total block memory bits                     ; 527,344 / 774,144 ( 68 % ) ;
; Total block memory implementation bits      ; 599,040 / 774,144 ( 77 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )             ;
; PLLs                                        ; 0 / 3 ( 0 % )              ;
; Global clocks                               ; 2 / 20 ( 10 % )            ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; GXB Receiver channel PCSs                   ; 0 / 2 ( 0 % )              ;
; GXB Receiver channel PMAs                   ; 0 / 2 ( 0 % )              ;
; GXB Transmitter channel PCSs                ; 0 / 2 ( 0 % )              ;
; GXB Transmitter channel PMAs                ; 0 / 2 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 3%               ;
; Peak interconnect usage (total/H/V)         ; 13% / 13% / 12%            ;
; Maximum fan-out                             ; 559                        ;
; Highest non-global fan-out                  ; 66                         ;
; Total fan-out                               ; 6556                       ;
; Average fan-out                             ; 4.03                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1038 / 21280 ( 5 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 542                  ; 0                              ;
;     -- Register only                        ; 85                   ; 0                              ;
;     -- Combinational with a register        ; 411                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 485                  ; 0                              ;
;     -- 3 input functions                    ; 219                  ; 0                              ;
;     -- <=2 input functions                  ; 249                  ; 0                              ;
;     -- Register only                        ; 85                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 772                  ; 0                              ;
;     -- arithmetic mode                      ; 181                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 496                  ; 0                              ;
;     -- Dedicated logic registers            ; 496 / 21280 ( 2 % )  ; 0 / 21280 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 77 / 1330 ( 6 % )    ; 0 / 1330 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 12                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )       ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 527344               ; 0                              ;
; Total RAM block bits                        ; 599040               ; 0                              ;
; M9K                                         ; 65 / 84 ( 77 % )     ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 6558                 ; 5                              ;
;     -- Registered Connections               ; 2611                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 4                    ; 0                              ;
;     -- Output Ports                         ; 8                    ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; data_from_pc   ; H13   ; 5        ; 52           ; 21           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; fast_clock     ; J7    ; 3A       ; 27           ; 0            ; 14           ; 2                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; start_process  ; G13   ; 5        ; 52           ; 21           ; 21           ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; start_transmit ; F11   ; 6        ; 52           ; 27           ; 7            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; data_to_pc ; B8    ; 7        ; 31           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g1         ; K13   ; 5        ; 52           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g2         ; C6    ; 8        ; 14           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; g3         ; G10   ; 6        ; 52           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; l0         ; A6    ; 8        ; 3            ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; l1         ; L5    ; 3        ; 14           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; l2         ; G9    ; 6        ; 52           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; l3         ; B6    ; 8        ; 14           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                         ;
+----------+--------------------+--------------------------+------------------+---------------------------+
; Location ; Pin Name           ; Reserved As              ; User Signal Name ; Pin Type                  ;
+----------+--------------------+--------------------------+------------------+---------------------------+
; L3       ; MSEL2              ; -                        ; -                ; Dedicated Programming Pin ;
; N3       ; MSEL1              ; -                        ; -                ; Dedicated Programming Pin ;
; K5       ; MSEL0              ; -                        ; -                ; Dedicated Programming Pin ;
; J5       ; CONF_DONE          ; -                        ; -                ; Dedicated Programming Pin ;
; K6       ; nSTATUS            ; -                        ; -                ; Dedicated Programming Pin ;
; N5       ; DIFFIO_B1n, NCEO   ; Use as programming pin   ; ~ALTERA_NCEO~    ; Dual Purpose Pin          ;
; G10      ; DIFFIO_R6n, DEV_OE ; Use as regular IO        ; g3               ; Dual Purpose Pin          ;
; A6       ; CLKUSR             ; Use as regular IO        ; l0               ; Dual Purpose Pin          ;
; A5       ; DATA0              ; As input tri-stated      ; ~ALTERA_DATA0~   ; Dual Purpose Pin          ;
; B5       ; ASDO               ; As input tri-stated      ; ~ALTERA_ASDO~    ; Dual Purpose Pin          ;
; C5       ; NCSO               ; As input tri-stated      ; ~ALTERA_NCSO~    ; Dual Purpose Pin          ;
; A4       ; DCLK               ; As output driving ground ; ~ALTERA_DCLK~    ; Dual Purpose Pin          ;
; D5       ; nCONFIG            ; -                        ; -                ; Dedicated Programming Pin ;
; C4       ; nCE                ; -                        ; -                ; Dedicated Programming Pin ;
+----------+--------------------+--------------------------+------------------+---------------------------+


+------------------------------------------------------------------------------+
; I/O Bank Usage                                                               ;
+----------+-----------------+---------------+--------------+------------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+-----------------+---------------+--------------+------------------+
; QL0      ; 0 / 8 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 2 / 8 ( 25 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 1 / 2 ( 50 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ; --               ;
; 5        ; 3 / 12 ( 25 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 3 / 12 ( 25 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )   ; --            ; --           ; 2.5V             ;
; 8        ; 3 / 5 ( 60 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % ) ; 2.5V          ; --           ; --               ;
+----------+-----------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ; 177        ; 9        ; #TDO                                             ; output ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ; 176        ; 9        ; #TMS                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 174        ; 9        ; #TDI                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A6       ; 167        ; 8        ; l0                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 141        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 142        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A11      ; 137        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 138        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 123        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 175        ; 9        ; #TCK                                             ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B6       ; 156        ; 8        ; l3                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B8       ; 135        ; 7        ; data_to_pc                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 128        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B11      ; 127        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ; 124        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C4       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 155        ; 8        ; g2                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 136        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 115        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 116        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 121        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D7       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 107        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D11      ; 112        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D12      ; 111        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D13      ; 122        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E7       ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ; 108        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ; 105        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 106        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F10      ; 104        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F11      ; 103        ; 6        ; start_transmit                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F12      ; 98         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F13      ; 97         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 102        ; 6        ; l2                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 101        ; 6        ; g3                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ; 95         ; 5        ; start_process                                    ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H10      ; 86         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H12      ; 85         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H13      ; 96         ; 5        ; data_from_pc                                     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 47         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; J7       ; 48         ; 3A       ; fast_clock                                       ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ; 91         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K8       ; 61         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; K9       ; 62         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 80         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 79         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ; 92         ; 5        ; g1                                               ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L5       ; 35         ; 3        ; l1                                               ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; L8       ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L9       ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L11      ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 82         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 81         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M4       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 49         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ; 78         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N5       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 50         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 51         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 52         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N11      ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 77         ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                     ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------+--------------+
; |ultimate                                 ; 1038 (31)   ; 496 (22)                  ; 0 (0)         ; 527344      ; 65   ; 0            ; 0       ; 0         ; 0         ; 12   ; 0            ; 542 (9)      ; 85 (0)            ; 411 (22)         ; |ultimate                                                                                               ;              ;
;    |communicate:communicate1|             ; 196 (114)   ; 155 (93)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (21)      ; 9 (1)             ; 146 (92)         ; |ultimate|communicate:communicate1                                                                      ;              ;
;       |async_receiver:rx|                 ; 42 (28)     ; 34 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (7)        ; 8 (8)             ; 26 (13)          ; |ultimate|communicate:communicate1|async_receiver:rx                                                    ;              ;
;          |BaudTickGen:tickgen|            ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |ultimate|communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen                                ;              ;
;       |async_transmitter:tx|              ; 40 (24)     ; 28 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 28 (12)          ; |ultimate|communicate:communicate1|async_transmitter:tx                                                 ;              ;
;          |BaudTickGen:tickgen|            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |ultimate|communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen                             ;              ;
;    |datamemory:datamemory1|               ; 109 (98)    ; 52 (49)                   ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 54 (49)      ; 33 (32)           ; 22 (18)          ; |ultimate|datamemory:datamemory1                                                                        ;              ;
;       |altsyncram:ram_rtl_0|              ; 11 (0)      ; 3 (0)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 5 (0)            ; |ultimate|datamemory:datamemory1|altsyncram:ram_rtl_0                                                   ;              ;
;          |altsyncram_qah1:auto_generated| ; 11 (3)      ; 3 (3)                     ; 0 (0)         ; 524288      ; 64   ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (1)             ; 5 (2)            ; |ultimate|datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated                    ;              ;
;             |decode_l0b:decode2|          ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |ultimate|datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2 ;              ;
;    |instr_memory:instr_memory1|           ; 40 (40)     ; 40 (40)                   ; 0 (0)         ; 3056        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 38 (38)          ; |ultimate|instr_memory:instr_memory1                                                                    ;              ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3056        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ultimate|instr_memory:instr_memory1|altsyncram:ram_rtl_0                                               ;              ;
;          |altsyncram_phm1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3056        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ultimate|instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated                ;              ;
;    |main_control:main_control1|           ; 13 (13)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 7 (7)            ; |ultimate|main_control:main_control1                                                                    ;              ;
;    |processor:processor1|                 ; 599 (2)     ; 185 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 408 (1)      ; 25 (0)            ; 166 (1)          ; |ultimate|processor:processor1                                                                          ;              ;
;       |ac:ac1|                            ; 33 (33)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 16 (16)          ; |ultimate|processor:processor1|ac:ac1                                                                   ;              ;
;       |alu:alu1|                          ; 193 (193)   ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 168 (168)    ; 2 (2)             ; 23 (23)          ; |ultimate|processor:processor1|alu:alu1                                                                 ;              ;
;       |bus:bus1|                          ; 136 (136)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 102 (102)    ; 0 (0)             ; 34 (34)          ; |ultimate|processor:processor1|bus:bus1                                                                 ;              ;
;       |control:control1|                  ; 94 (94)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 9 (9)            ; |ultimate|processor:processor1|control:control1                                                         ;              ;
;       |regr:ir|                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 14 (14)          ; |ultimate|processor:processor1|regr:ir                                                                  ;              ;
;       |regr:reg_r|                        ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 10 (10)          ; |ultimate|processor:processor1|regr:reg_r                                                               ;              ;
;       |regr:regr_r4|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 9 (9)            ; |ultimate|processor:processor1|regr:regr_r4                                                             ;              ;
;       |regr:regr_r5|                      ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 15 (15)          ; |ultimate|processor:processor1|regr:regr_r5                                                             ;              ;
;       |regrinc:dar|                       ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |ultimate|processor:processor1|regrinc:dar                                                              ;              ;
;       |regrinc:pc|                        ; 53 (53)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 31 (31)      ; 7 (7)             ; 15 (15)          ; |ultimate|processor:processor1|regrinc:pc                                                               ;              ;
;       |regrinc:regr_r1|                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |ultimate|processor:processor1|regrinc:regr_r1                                                          ;              ;
;       |regrinc:regr_r2|                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |ultimate|processor:processor1|regrinc:regr_r2                                                          ;              ;
;       |regrinc:regr_r3|                   ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |ultimate|processor:processor1|regrinc:regr_r3                                                          ;              ;
;    |selector:selector1|                   ; 61 (61)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)      ; 15 (15)           ; 23 (23)          ; |ultimate|selector:selector1                                                                            ;              ;
;    |slowclock:slowclock1|                 ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |ultimate|slowclock:slowclock1                                                                          ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; data_to_pc     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l0             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l1             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l2             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; l3             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g1             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g2             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g3             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; fast_clock     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; start_transmit ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; start_process  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data_from_pc   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                 ;
+----------------------------------+-------------------+---------+
; Source Pin / Fanout              ; Pad To Core Index ; Setting ;
+----------------------------------+-------------------+---------+
; fast_clock                       ;                   ;         ;
; start_transmit                   ;                   ;         ;
;      - transmit_switch_buffer[0] ; 1                 ; 6       ;
;      - transmit_switch_buffer[1] ; 1                 ; 6       ;
;      - transmit_switch_buffer[2] ; 1                 ; 6       ;
;      - transmit_switch_buffer[3] ; 1                 ; 6       ;
;      - transmit_switch_buffer[4] ; 1                 ; 6       ;
;      - transmit_switch_buffer[5] ; 1                 ; 6       ;
;      - transmit_switch_buffer[6] ; 1                 ; 6       ;
;      - transmit_switch_buffer[7] ; 1                 ; 6       ;
;      - transmit_switch_buffer[8] ; 1                 ; 6       ;
;      - transmit_switch_buffer[9] ; 1                 ; 6       ;
;      - begin_transmit~0          ; 1                 ; 6       ;
; start_process                    ;                   ;         ;
; data_from_pc                     ;                   ;         ;
+----------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                           ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; begin_process~3                                                                                                ; LCCOMB_X51_Y21_N22 ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; begin_transmit~3                                                                                               ; LCCOMB_X23_Y24_N26 ; 11      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; communicate:communicate1|Equal0~0                                                                              ; LCCOMB_X22_Y22_N24 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; communicate:communicate1|WideOr2                                                                               ; LCCOMB_X21_Y23_N14 ; 17      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; communicate:communicate1|WideOr5~0                                                                             ; LCCOMB_X21_Y22_N0  ; 32      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[16]                                         ; FF_X34_Y21_N25     ; 9       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; communicate:communicate1|async_receiver:rx|always4~0                                                           ; LCCOMB_X31_Y21_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; communicate:communicate1|async_transmitter:tx|Equal0~0                                                         ; LCCOMB_X30_Y21_N30 ; 26      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; communicate:communicate1|async_transmitter:tx|TxD_shift[4]~10                                                  ; LCCOMB_X30_Y21_N14 ; 7       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode543w[3]~0 ; LCCOMB_X17_Y24_N18 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode560w[3]~0 ; LCCOMB_X17_Y24_N8  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode570w[3]~0 ; LCCOMB_X17_Y24_N14 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode580w[3]~0 ; LCCOMB_X17_Y24_N24 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode590w[3]~0 ; LCCOMB_X17_Y24_N4  ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode600w[3]~0 ; LCCOMB_X17_Y24_N20 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode610w[3]~0 ; LCCOMB_X17_Y24_N22 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode620w[3]~0 ; LCCOMB_X17_Y24_N26 ; 8       ; Write enable ; no     ; --                   ; --               ; --                        ;
; fast_clock                                                                                                     ; PIN_J7             ; 2       ; Clock        ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; main_control:main_control1|status~2                                                                            ; LCCOMB_X22_Y24_N6  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; main_control:main_control1|status~3                                                                            ; LCCOMB_X19_Y24_N28 ; 15      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|ac:ac1|dataout[1]~16                                                                      ; LCCOMB_X29_Y23_N2  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|alu:alu1|alu_out[0]~13                                                                    ; LCCOMB_X27_Y25_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|alu:alu1|alu_out[11]~24                                                                   ; LCCOMB_X27_Y24_N2  ; 4       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram1~13                                                                  ; LCCOMB_X23_Y21_N20 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram1~14                                                                  ; LCCOMB_X23_Y21_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram1~15                                                                  ; LCCOMB_X24_Y21_N14 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram1~2                                                                   ; LCCOMB_X26_Y20_N12 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram1~8                                                                   ; LCCOMB_X26_Y20_N16 ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram2~11                                                                  ; LCCOMB_X26_Y20_N0  ; 22      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram2~12                                                                  ; LCCOMB_X26_Y21_N0  ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram2~13                                                                  ; LCCOMB_X23_Y21_N24 ; 17      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram2~14                                                                  ; LCCOMB_X27_Y21_N24 ; 16      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|Ram2~15                                                                  ; LCCOMB_X26_Y21_N16 ; 16      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|control:control1|alu_op[2]~1                                                              ; LCCOMB_X25_Y21_N16 ; 22      ; Sync. load   ; no     ; --                   ; --               ; --                        ;
; processor:processor1|regrinc:dar|dataout[11]~50                                                                ; LCCOMB_X23_Y21_N18 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|regrinc:pc|dataout[15]~10                                                                 ; LCCOMB_X26_Y23_N26 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|regrinc:regr_r1|dataout[8]~50                                                             ; LCCOMB_X26_Y21_N22 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|regrinc:regr_r2|dataout[12]~50                                                            ; LCCOMB_X24_Y21_N8  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; processor:processor1|regrinc:regr_r3|dataout[5]~18                                                             ; LCCOMB_X26_Y21_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; selector:selector1|data_write_en                                                                               ; FF_X22_Y24_N17     ; 18      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; slowclock:slowclock1|clockout                                                                                  ; FF_X27_Y40_N23     ; 559     ; Clock        ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; start_process                                                                                                  ; PIN_G13            ; 11      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; start_transmit                                                                                                 ; PIN_F11            ; 11      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                           ;
+-------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                          ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; fast_clock                    ; PIN_J7         ; 2       ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; slowclock:slowclock1|clockout ; FF_X27_Y40_N23 ; 559     ; 202                                  ; Global Clock         ; GCLK11           ; --                        ;
+-------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                          ;
+----------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                           ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------+---------+
; selector:selector1|Mux4~3                                                                                      ; 66      ;
; selector:selector1|Mux5~3                                                                                      ; 66      ;
; selector:selector1|Mux6~3                                                                                      ; 66      ;
; selector:selector1|Mux7~3                                                                                      ; 66      ;
; selector:selector1|Mux8~3                                                                                      ; 66      ;
; selector:selector1|Mux9~3                                                                                      ; 66      ;
; selector:selector1|Mux10~3                                                                                     ; 66      ;
; selector:selector1|Mux11~3                                                                                     ; 66      ;
; selector:selector1|Mux12~3                                                                                     ; 66      ;
; selector:selector1|Mux13~3                                                                                     ; 66      ;
; selector:selector1|Mux14~3                                                                                     ; 66      ;
; selector:selector1|Mux15~3                                                                                     ; 66      ;
; selector:selector1|Mux16~3                                                                                     ; 66      ;
; selector:selector1|data_addr[12]                                                                               ; 66      ;
; selector:selector1|data_addr[11]                                                                               ; 66      ;
; selector:selector1|data_addr[10]                                                                               ; 66      ;
; selector:selector1|data_addr[9]                                                                                ; 66      ;
; selector:selector1|data_addr[8]                                                                                ; 66      ;
; selector:selector1|data_addr[7]                                                                                ; 66      ;
; selector:selector1|data_addr[6]                                                                                ; 66      ;
; selector:selector1|data_addr[5]                                                                                ; 66      ;
; selector:selector1|data_addr[4]                                                                                ; 66      ;
; selector:selector1|data_addr[3]                                                                                ; 66      ;
; selector:selector1|data_addr[2]                                                                                ; 66      ;
; selector:selector1|data_addr[1]                                                                                ; 66      ;
; selector:selector1|data_addr[0]                                                                                ; 66      ;
; processor:processor1|control:control1|present[5]                                                               ; 53      ;
; processor:processor1|control:control1|Ram0~17                                                                  ; 50      ;
; processor:processor1|control:control1|present[1]                                                               ; 49      ;
; processor:processor1|control:control1|present[0]                                                               ; 49      ;
; processor:processor1|ac:ac1|dataout[0]                                                                         ; 49      ;
; processor:processor1|control:control1|present[4]                                                               ; 48      ;
; processor:processor1|control:control1|present[3]                                                               ; 45      ;
; processor:processor1|ac:ac1|dataout[1]                                                                         ; 43      ;
; processor:processor1|control:control1|present[2]                                                               ; 39      ;
; processor:processor1|control:control1|Ram0~15                                                                  ; 38      ;
; main_control:main_control1|present.00                                                                          ; 36      ;
; communicate:communicate1|WideOr5~0                                                                             ; 32      ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|address_reg_b[0]                    ; 32      ;
; processor:processor1|control:control1|Ram0~5                                                                   ; 32      ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|address_reg_b[1]                    ; 31      ;
; processor:processor1|ac:ac1|dataout[2]                                                                         ; 27      ;
; communicate:communicate1|async_transmitter:tx|Equal0~0                                                         ; 26      ;
; main_control:main_control1|present.transmit                                                                    ; 24      ;
; processor:processor1|control:control1|alu_op[2]~1                                                              ; 22      ;
; processor:processor1|control:control1|Ram2~11                                                                  ; 22      ;
; communicate:communicate1|next.rx_update                                                                        ; 22      ;
; communicate:communicate1|next.rx_get                                                                           ; 21      ;
; processor:processor1|control:control1|WideOr0~0                                                                ; 20      ;
; ~GND                                                                                                           ; 19      ;
; communicate:communicate1|next.tx_send                                                                          ; 19      ;
; main_control:main_control1|present.process                                                                     ; 18      ;
; processor:processor1|ac:ac1|dataout[3]                                                                         ; 18      ;
; selector:selector1|data_write_en                                                                               ; 18      ;
; communicate:communicate1|WideOr2                                                                               ; 17      ;
; processor:processor1|alu:alu1|ShiftLeft0~8                                                                     ; 17      ;
; communicate:communicate1|Selector51~0                                                                          ; 17      ;
; processor:processor1|control:control1|Ram2~13                                                                  ; 17      ;
; processor:processor1|control:control1|Ram2~12                                                                  ; 17      ;
; processor:processor1|control:control1|Ram1~8                                                                   ; 17      ;
; processor:processor1|control:control1|Ram1~6                                                                   ; 17      ;
; processor:processor1|regrinc:dar|dataout[11]~50                                                                ; 16      ;
; processor:processor1|regrinc:regr_r1|dataout[8]~50                                                             ; 16      ;
; processor:processor1|control:control1|Ram2~15                                                                  ; 16      ;
; processor:processor1|regrinc:regr_r2|dataout[12]~50                                                            ; 16      ;
; processor:processor1|control:control1|Ram2~14                                                                  ; 16      ;
; communicate:communicate1|Selector49~0                                                                          ; 16      ;
; processor:processor1|alu:alu1|alu_out[0]~13                                                                    ; 16      ;
; processor:processor1|control:control1|Ram1~15                                                                  ; 16      ;
; processor:processor1|control:control1|Ram1~14                                                                  ; 16      ;
; processor:processor1|control:control1|Ram1~13                                                                  ; 16      ;
; processor:processor1|regrinc:regr_r3|dataout[5]~18                                                             ; 16      ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|address_reg_b[2]                    ; 16      ;
; processor:processor1|ac:ac1|dataout[1]~16                                                                      ; 16      ;
; processor:processor1|control:control1|Ram1~2                                                                   ; 16      ;
; processor:processor1|bus:bus1|Mux8~0                                                                           ; 16      ;
; main_control:main_control1|status~2                                                                            ; 16      ;
; communicate:communicate1|Selector19~0                                                                          ; 15      ;
; main_control:main_control1|status~3                                                                            ; 15      ;
; processor:processor1|control:control1|Ram0~14                                                                  ; 15      ;
; processor:processor1|control:control1|Ram0~13                                                                  ; 15      ;
; processor:processor1|bus:bus1|Mux8~2                                                                           ; 14      ;
; selector:selector1|datain[7]~7                                                                                 ; 14      ;
; selector:selector1|datain[6]~6                                                                                 ; 14      ;
; selector:selector1|datain[5]~5                                                                                 ; 14      ;
; selector:selector1|datain[4]~4                                                                                 ; 14      ;
; selector:selector1|datain[2]~2                                                                                 ; 14      ;
; selector:selector1|datain[3]~3                                                                                 ; 14      ;
; selector:selector1|datain[1]~1                                                                                 ; 14      ;
; selector:selector1|datain[0]~0                                                                                 ; 14      ;
; processor:processor1|control:control1|Ram0~10                                                                  ; 12      ;
; communicate:communicate1|async_transmitter:tx|TxD_state[3]                                                     ; 12      ;
; start_process~input                                                                                            ; 11      ;
; start_transmit~input                                                                                           ; 11      ;
; processor:processor1|regr:reg_r|dataout[1]                                                                     ; 11      ;
; begin_process~3                                                                                                ; 11      ;
; begin_transmit~3                                                                                               ; 11      ;
; communicate:communicate1|tx_enable                                                                             ; 11      ;
; selector:selector1|data_addr[15]                                                                               ; 10      ;
; selector:selector1|data_addr[14]                                                                               ; 10      ;
; selector:selector1|data_addr[13]                                                                               ; 10      ;
; processor:processor1|alu:alu1|alu_out[15]~10                                                                   ; 10      ;
; processor:processor1|regr:reg_r|dataout[14]                                                                    ; 10      ;
; processor:processor1|regrinc:pc|dataout[12]~4                                                                  ; 10      ;
; processor:processor1|regrinc:pc|dataout[13]~5                                                                  ; 10      ;
; processor:processor1|regrinc:pc|dataout[14]~6                                                                  ; 10      ;
; processor:processor1|regrinc:pc|dataout[15]~7                                                                  ; 10      ;
; processor:processor1|regrinc:pc|dataout[8]~0                                                                   ; 10      ;
; processor:processor1|regrinc:pc|dataout[10]~2                                                                  ; 10      ;
; processor:processor1|regrinc:pc|dataout[9]~1                                                                   ; 10      ;
; processor:processor1|regrinc:pc|dataout[11]~3                                                                  ; 10      ;
; processor:processor1|regr:reg_r|dataout[15]                                                                    ; 9       ;
; processor:processor1|regr:reg_r|dataout[0]                                                                     ; 9       ;
; selector:selector1|datain[7]                                                                                   ; 9       ;
; selector:selector1|datain[6]                                                                                   ; 9       ;
; selector:selector1|datain[5]                                                                                   ; 9       ;
; selector:selector1|datain[4]                                                                                   ; 9       ;
; selector:selector1|datain[2]                                                                                   ; 9       ;
; selector:selector1|datain[3]                                                                                   ; 9       ;
; selector:selector1|datain[1]                                                                                   ; 9       ;
; selector:selector1|datain[0]                                                                                   ; 9       ;
; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[16]                                         ; 9       ;
; processor:processor1|regrinc:pc|dataout[15]~10                                                                 ; 8       ;
; processor:processor1|regrinc:pc|Add0~54                                                                        ; 8       ;
; communicate:communicate1|async_receiver:rx|always4~0                                                           ; 8       ;
; processor:processor1|bus:bus1|Mux6~5                                                                           ; 8       ;
; processor:processor1|bus:bus1|Mux6~4                                                                           ; 8       ;
; processor:processor1|bus:bus1|Mux6~3                                                                           ; 8       ;
; processor:processor1|bus:bus1|Mux6~2                                                                           ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode610w[3]~0 ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode620w[3]~0 ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode590w[3]~0 ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode600w[3]~0 ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode570w[3]~0 ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode580w[3]~0 ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode543w[3]~0 ; 8       ;
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|decode_l0b:decode2|w_anode560w[3]~0 ; 8       ;
; processor:processor1|regr:reg_r|dataout[8]                                                                     ; 8       ;
; processor:processor1|regr:reg_r|dataout[7]                                                                     ; 8       ;
; communicate:communicate1|async_receiver:rx|RxD_state[3]                                                        ; 8       ;
; datamemory:datamemory1|ram~16                                                                                  ; 8       ;
; communicate:communicate1|Equal0~0                                                                              ; 8       ;
; processor:processor1|bus:bus1|Mux8~3                                                                           ; 8       ;
; processor:processor1|bus:bus1|Mux8~1                                                                           ; 8       ;
; communicate:communicate1|async_transmitter:tx|TxD_state[0]                                                     ; 8       ;
; communicate:communicate1|async_transmitter:tx|TxD_state[2]                                                     ; 8       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift[4]~10                                                  ; 7       ;
; processor:processor1|alu:alu1|alu_out[11]~23                                                                   ; 7       ;
; processor:processor1|regr:reg_r|dataout[12]                                                                    ; 7       ;
; processor:processor1|regr:reg_r|dataout[13]                                                                    ; 7       ;
; processor:processor1|regr:reg_r|dataout[9]                                                                     ; 7       ;
; processor:processor1|regr:reg_r|dataout[6]                                                                     ; 7       ;
; processor:processor1|alu:alu1|alu_out[0]~9                                                                     ; 7       ;
; processor:processor1|regr:reg_r|dataout[2]                                                                     ; 7       ;
; processor:processor1|regr:reg_r|dataout[3]                                                                     ; 7       ;
; processor:processor1|alu:alu1|alu_out[0]~8                                                                     ; 7       ;
; processor:processor1|control:control1|Ram1~9                                                                   ; 7       ;
; processor:processor1|control:control1|Equal0~4                                                                 ; 7       ;
; communicate:communicate1|next.tx_update                                                                        ; 7       ;
; communicate:communicate1|next.tx_send_wait                                                                     ; 7       ;
; communicate:communicate1|async_transmitter:tx|BaudTickGen:tickgen|Acc[16]                                      ; 7       ;
; processor:processor1|alu:alu1|alu_out[11]~22                                                                   ; 6       ;
; processor:processor1|alu:alu1|alu_out[2]~21                                                                    ; 6       ;
; processor:processor1|alu:alu1|alu_out[2]~20                                                                    ; 6       ;
; processor:processor1|alu:alu1|alu_out[7]~15                                                                    ; 6       ;
; processor:processor1|alu:alu1|alu_out[7]~14                                                                    ; 6       ;
; processor:processor1|regr:reg_r|dataout[10]                                                                    ; 6       ;
; processor:processor1|regr:reg_r|dataout[11]                                                                    ; 6       ;
; processor:processor1|regr:reg_r|dataout[4]                                                                     ; 6       ;
; processor:processor1|regr:reg_r|dataout[5]                                                                     ; 6       ;
; communicate:communicate1|async_receiver:rx|RxD_state[2]                                                        ; 6       ;
; communicate:communicate1|async_receiver:rx|RxD_state[0]                                                        ; 6       ;
; communicate:communicate1|async_receiver:rx|RxD_state[1]                                                        ; 6       ;
; processor:processor1|control:control1|Ram2~7                                                                   ; 6       ;
; processor:processor1|control:control1|Ram2~6                                                                   ; 6       ;
; communicate:communicate1|next.0000                                                                             ; 6       ;
; communicate:communicate1|end_receiving                                                                         ; 6       ;
; communicate:communicate1|async_transmitter:tx|TxD_state[1]                                                     ; 6       ;
; processor:processor1|alu:alu1|alu_out[15]~17                                                                   ; 5       ;
; processor:processor1|control:control1|WideOr1~0                                                                ; 5       ;
; communicate:communicate1|async_receiver:rx|sampleNow~0                                                         ; 5       ;
; communicate:communicate1|trans_addr[15]                                                                        ; 5       ;
; communicate:communicate1|end_transmitting                                                                      ; 5       ;
; processor:processor1|alu:alu1|Mux11~6                                                                          ; 4       ;
; processor:processor1|alu:alu1|alu_out[11]~24                                                                   ; 4       ;
; processor:processor1|alu:alu1|Mux11~4                                                                          ; 4       ;
; processor:processor1|control:control1|Ram1~17                                                                  ; 4       ;
; processor:processor1|regrinc:pc|dataout[7]                                                                     ; 4       ;
; processor:processor1|regrinc:pc|dataout[6]                                                                     ; 4       ;
; processor:processor1|regrinc:pc|dataout[5]                                                                     ; 4       ;
; processor:processor1|regrinc:pc|dataout[4]                                                                     ; 4       ;
; processor:processor1|regrinc:pc|dataout[2]                                                                     ; 4       ;
; processor:processor1|regrinc:pc|dataout[3]                                                                     ; 4       ;
; communicate:communicate1|async_receiver:rx|RxD_bit                                                             ; 4       ;
; communicate:communicate1|async_receiver:rx|OversamplingCnt[0]                                                  ; 4       ;
; processor:processor1|regrinc:pc|dataout[1]                                                                     ; 4       ;
; processor:processor1|alu:alu1|z[0]                                                                             ; 4       ;
; communicate:communicate1|trans_addr[7]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[6]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[5]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[4]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[3]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[2]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[1]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[0]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[13]                                                                        ; 4       ;
; communicate:communicate1|trans_addr[12]                                                                        ; 4       ;
; communicate:communicate1|trans_addr[11]                                                                        ; 4       ;
; communicate:communicate1|trans_addr[10]                                                                        ; 4       ;
; communicate:communicate1|trans_addr[9]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[8]                                                                         ; 4       ;
; communicate:communicate1|trans_addr[14]                                                                        ; 4       ;
; communicate:communicate1|receive_addr[15]                                                                      ; 4       ;
; communicate:communicate1|receive_addr[14]                                                                      ; 4       ;
; communicate:communicate1|receive_addr[13]                                                                      ; 4       ;
; communicate:communicate1|receive_addr[12]                                                                      ; 4       ;
; communicate:communicate1|receive_addr[11]                                                                      ; 4       ;
; communicate:communicate1|receive_addr[10]                                                                      ; 4       ;
; communicate:communicate1|receive_addr[9]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[8]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[7]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[6]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[5]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[4]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[3]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[2]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[1]                                                                       ; 4       ;
; communicate:communicate1|receive_addr[0]                                                                       ; 4       ;
; communicate:communicate1|async_receiver:rx|RxD_data_ready                                                      ; 4       ;
; processor:processor1|regrinc:pc|dataout[0]                                                                     ; 4       ;
; processor:processor1|control:control1|Ram0~0                                                                   ; 4       ;
; processor:processor1|control:control1|end_process                                                              ; 4       ;
; processor:processor1|ac:ac1|dataout[15]                                                                        ; 4       ;
; processor:processor1|ac:ac1|dataout[14]                                                                        ; 4       ;
; processor:processor1|ac:ac1|dataout[13]                                                                        ; 4       ;
; processor:processor1|ac:ac1|dataout[12]                                                                        ; 4       ;
; processor:processor1|ac:ac1|dataout[11]                                                                        ; 4       ;
; processor:processor1|ac:ac1|dataout[10]                                                                        ; 4       ;
; processor:processor1|ac:ac1|dataout[9]                                                                         ; 4       ;
; processor:processor1|ac:ac1|dataout[8]                                                                         ; 4       ;
; processor:processor1|ac:ac1|dataout[7]                                                                         ; 4       ;
; processor:processor1|ac:ac1|dataout[6]                                                                         ; 4       ;
; processor:processor1|ac:ac1|dataout[5]                                                                         ; 4       ;
; processor:processor1|ac:ac1|dataout[4]                                                                         ; 4       ;
; selector:selector1|Mux1~3                                                                                      ; 3       ;
; selector:selector1|Mux2~3                                                                                      ; 3       ;
; selector:selector1|Mux3~3                                                                                      ; 3       ;
; processor:processor1|alu:alu1|alu_out[15]~18                                                                   ; 3       ;
; processor:processor1|alu:alu1|ShiftLeft0~26                                                                    ; 3       ;
; processor:processor1|alu:alu1|ShiftLeft0~25                                                                    ; 3       ;
; processor:processor1|alu:alu1|ShiftLeft0~21                                                                    ; 3       ;
; processor:processor1|alu:alu1|alu_out[0]~16                                                                    ; 3       ;
; communicate:communicate1|async_receiver:rx|Filter_cnt[1]                                                       ; 3       ;
; communicate:communicate1|async_receiver:rx|Filter_cnt[0]                                                       ; 3       ;
; communicate:communicate1|async_receiver:rx|Mux1~0                                                              ; 3       ;
; communicate:communicate1|async_receiver:rx|Equal4~0                                                            ; 3       ;
; processor:processor1|alu:alu1|ShiftLeft0~7                                                                     ; 3       ;
; processor:processor1|alu:alu1|ShiftLeft0~6                                                                     ; 3       ;
; processor:processor1|alu:alu1|ShiftLeft0~5                                                                     ; 3       ;
; communicate:communicate1|next.rx_start                                                                         ; 3       ;
; communicate:communicate1|async_receiver:rx|OversamplingCnt[1]                                                  ; 3       ;
; processor:processor1|control:control1|Ram1~12                                                                  ; 3       ;
; processor:processor1|control:control1|alu_op[2]~0                                                              ; 3       ;
; communicate:communicate1|LessThan0~4                                                                           ; 3       ;
; communicate:communicate1|next.tx_end                                                                           ; 3       ;
; communicate:communicate1|next.rx_end                                                                           ; 3       ;
; processor:processor1|regrinc:dar|dataout[15]                                                                   ; 3       ;
; processor:processor1|regrinc:dar|dataout[14]                                                                   ; 3       ;
; processor:processor1|regrinc:dar|dataout[13]                                                                   ; 3       ;
; processor:processor1|regrinc:dar|dataout[12]                                                                   ; 3       ;
; processor:processor1|regrinc:dar|dataout[11]                                                                   ; 3       ;
; processor:processor1|regrinc:dar|dataout[10]                                                                   ; 3       ;
; processor:processor1|regrinc:dar|dataout[9]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[8]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[7]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[6]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[5]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[4]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[2]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[3]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[1]                                                                    ; 3       ;
; processor:processor1|regrinc:dar|dataout[0]                                                                    ; 3       ;
; processor:processor1|alu:alu1|ShiftLeft0~42                                                                    ; 2       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift[7]                                                     ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_data[7]                                                         ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_data[6]                                                         ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_data[5]                                                         ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_data[4]                                                         ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_data[2]                                                         ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_data[3]                                                         ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_data[1]                                                         ; 2       ;
; communicate:communicate1|async_receiver:rx|RxD_sync[1]                                                         ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~39                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~37                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~36                                                                    ; 2       ;
; processor:processor1|alu:alu1|Mux13~2                                                                          ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~35                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~34                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~32                                                                    ; 2       ;
; processor:processor1|alu:alu1|alu_out[15]~19                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~31                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~30                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~28                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~29                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~28                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~27                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~27                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~24                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~23                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~25                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~24                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~23                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~22                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~19                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~18                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~21                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~20                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~17                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~16                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~15                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~14                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~13                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~12                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~17                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~16                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~15                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~14                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~13                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~12                                                                   ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~10                                                                   ; 2       ;
; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4]                                          ; 2       ;
; processor:processor1|regrinc:pc|Add0~37                                                                        ; 2       ;
; processor:processor1|regrinc:pc|Add0~33                                                                        ; 2       ;
; processor:processor1|regrinc:pc|Add0~28                                                                        ; 2       ;
; processor:processor1|regrinc:pc|Add0~23                                                                        ; 2       ;
; processor:processor1|regrinc:pc|Add0~18                                                                        ; 2       ;
; processor:processor1|regrinc:pc|Add0~14                                                                        ; 2       ;
; processor:processor1|regrinc:pc|Add0~10                                                                        ; 2       ;
; communicate:communicate1|en_com                                                                                ; 2       ;
; processor:processor1|dm_en                                                                                     ; 2       ;
; processor:processor1|alu:alu1|alu_out[15]                                                                      ; 2       ;
; processor:processor1|alu:alu1|alu_out[14]                                                                      ; 2       ;
; processor:processor1|alu:alu1|alu_out[7]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[6]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[5]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[4]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[1]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[0]~12                                                                    ; 2       ;
; processor:processor1|alu:alu1|alu_out[0]~11                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftLeft0~4                                                                     ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~9                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~8                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~7                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~6                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~5                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~4                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~3                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~2                                                                    ; 2       ;
; processor:processor1|alu:alu1|ShiftRight0~0                                                                    ; 2       ;
; communicate:communicate1|next_trans_addr[15]                                                                   ; 2       ;
; communicate:communicate1|async_receiver:rx|OversamplingCnt[2]                                                  ; 2       ;
; processor:processor1|control:control1|Ram1~11                                                                  ; 2       ;
; processor:processor1|control:control1|Ram1~10                                                                  ; 2       ;
; processor:processor1|regrinc:pc|Add0~6                                                                         ; 2       ;
; processor:processor1|regr:ir|dataout[5]                                                                        ; 2       ;
; processor:processor1|regr:ir|dataout[4]                                                                        ; 2       ;
; processor:processor1|regr:ir|dataout[2]                                                                        ; 2       ;
; processor:processor1|regr:ir|dataout[3]                                                                        ; 2       ;
; processor:processor1|control:control1|Mux2~4                                                                   ; 2       ;
; processor:processor1|control:control1|Mux2~2                                                                   ; 2       ;
; processor:processor1|regr:ir|dataout[1]                                                                        ; 2       ;
; processor:processor1|alu:alu1|alu_out[0]                                                                       ; 2       ;
; processor:processor1|control:control1|Ram2~4                                                                   ; 2       ;
; communicate:communicate1|next.tx_end~0                                                                         ; 2       ;
; processor:processor1|control:control1|Equal0~3                                                                 ; 2       ;
; communicate:communicate1|Selector58~0                                                                          ; 2       ;
; communicate:communicate1|Equal2~4                                                                              ; 2       ;
; slowclock:slowclock1|counter                                                                                   ; 2       ;
; processor:processor1|control:control1|Ram1~0                                                                   ; 2       ;
; processor:processor1|control:control1|Ram0~12                                                                  ; 2       ;
; processor:processor1|control:control1|Ram0~11                                                                  ; 2       ;
; processor:processor1|regr:ir|dataout[0]                                                                        ; 2       ;
; main_control:main_control1|Selector2~0                                                                         ; 2       ;
; main_control:main_control1|Selector1~0                                                                         ; 2       ;
; begin_transmit                                                                                                 ; 2       ;
; communicate:communicate1|async_transmitter:tx|Mux1~0                                                           ; 2       ;
; communicate:communicate1|async_transmitter:tx|Mux0~2                                                           ; 2       ;
; main_control:main_control1|g3                                                                                  ; 2       ;
; main_control:main_control1|g2                                                                                  ; 2       ;
; main_control:main_control1|g1                                                                                  ; 2       ;
; main_control:main_control1|present.alldone                                                                     ; 2       ;
; processor:processor1|alu:alu1|alu_out[11]~5                                                                    ; 2       ;
; processor:processor1|alu:alu1|alu_out[10]~4                                                                    ; 2       ;
; processor:processor1|alu:alu1|alu_out[9]~3                                                                     ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[12]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[12]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[12]                                                               ; 2       ;
; processor:processor1|regrinc:pc|dataout[12]                                                                    ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[13]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[13]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[13]                                                               ; 2       ;
; processor:processor1|regrinc:pc|dataout[13]                                                                    ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[14]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[14]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[14]                                                               ; 2       ;
; processor:processor1|regrinc:pc|dataout[14]                                                                    ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[15]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[15]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[15]                                                               ; 2       ;
; processor:processor1|regrinc:pc|dataout[15]                                                                    ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[8]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[8]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[8]                                                                ; 2       ;
; processor:processor1|regrinc:pc|dataout[8]                                                                     ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[10]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[10]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[10]                                                               ; 2       ;
; processor:processor1|regrinc:pc|dataout[10]                                                                    ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[9]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[9]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[9]                                                                ; 2       ;
; processor:processor1|regrinc:pc|dataout[9]                                                                     ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[11]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[11]                                                               ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[11]                                                               ; 2       ;
; processor:processor1|regrinc:pc|dataout[11]                                                                    ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[7]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[7]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[7]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[6]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[6]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[6]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[5]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[5]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[5]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[4]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[4]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[4]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[2]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[2]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[2]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[3]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[3]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[3]                                                                ; 2       ;
; processor:processor1|alu:alu1|alu_out[13]                                                                      ; 2       ;
; processor:processor1|alu:alu1|alu_out[12]                                                                      ; 2       ;
; processor:processor1|alu:alu1|alu_out[11]                                                                      ; 2       ;
; processor:processor1|alu:alu1|alu_out[10]                                                                      ; 2       ;
; processor:processor1|alu:alu1|alu_out[9]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[8]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[3]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[2]                                                                       ; 2       ;
; processor:processor1|alu:alu1|alu_out[8]~2                                                                     ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[1]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[1]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[1]                                                                ; 2       ;
; process_switch_buffer[9]                                                                                       ; 2       ;
; process_switch_buffer[8]                                                                                       ; 2       ;
; process_switch_buffer[7]                                                                                       ; 2       ;
; process_switch_buffer[6]                                                                                       ; 2       ;
; process_switch_buffer[5]                                                                                       ; 2       ;
; process_switch_buffer[4]                                                                                       ; 2       ;
; process_switch_buffer[3]                                                                                       ; 2       ;
; process_switch_buffer[2]                                                                                       ; 2       ;
; process_switch_buffer[1]                                                                                       ; 2       ;
; process_switch_buffer[0]                                                                                       ; 2       ;
; transmit_switch_buffer[9]                                                                                      ; 2       ;
; transmit_switch_buffer[8]                                                                                      ; 2       ;
; transmit_switch_buffer[7]                                                                                      ; 2       ;
; transmit_switch_buffer[6]                                                                                      ; 2       ;
; transmit_switch_buffer[5]                                                                                      ; 2       ;
; transmit_switch_buffer[4]                                                                                      ; 2       ;
; transmit_switch_buffer[3]                                                                                      ; 2       ;
; transmit_switch_buffer[2]                                                                                      ; 2       ;
; transmit_switch_buffer[1]                                                                                      ; 2       ;
; transmit_switch_buffer[0]                                                                                      ; 2       ;
; processor:processor1|regrinc:regr_r1|dataout[0]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r2|dataout[0]                                                                ; 2       ;
; processor:processor1|regrinc:regr_r3|dataout[0]                                                                ; 2       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[42]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[44]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[46]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[48]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[34]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[38]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[36]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[40]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[32]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[30]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[28]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[26]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[22]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[24]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[20]~feeder                                                         ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[18]~feeder                                                         ; 1       ;
; data_from_pc~input                                                                                             ; 1       ;
; main_control:main_control1|status~2_wirecell                                                                   ; 1       ;
; begin_transmit~3_wirecell                                                                                      ; 1       ;
; begin_process~3_wirecell                                                                                       ; 1       ;
; communicate:communicate1|async_receiver:rx|RxD_data[7]~0                                                       ; 1       ;
; communicate:communicate1|async_receiver:rx|RxD_sync[0]~0                                                       ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[27]~1                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|BaudTickGen:tickgen|Acc[4]~38                                       ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[17]~0                                                              ; 1       ;
; slowclock:slowclock1|counter~0                                                                                 ; 1       ;
; processor:processor1|alu:alu1|Mux12~5                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux13~6                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux3~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux2~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux1~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux0~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux7~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux5~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux6~13                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux4~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux9~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux10~9                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux11~9                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux13~9                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux12~9                                                                          ; 1       ;
; processor:processor1|control:control1|Mux2~9                                                                   ; 1       ;
; processor:processor1|control:control1|Mux5~7                                                                   ; 1       ;
; processor:processor1|control:control1|Equal0~5                                                                 ; 1       ;
; processor:processor1|bus:bus1|Mux15~9                                                                          ; 1       ;
; communicate:communicate1|async_transmitter:tx|Mux0~4                                                           ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift~9                                                      ; 1       ;
; communicate:communicate1|async_transmitter:tx|always0~1                                                        ; 1       ;
; selector:selector1|data_in_com[7]                                                                              ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift~8                                                      ; 1       ;
; selector:selector1|data_in_com[6]                                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|RxD_sync[0]                                                         ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift~7                                                      ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift[6]                                                     ; 1       ;
; selector:selector1|data_in_com[5]                                                                              ; 1       ;
; instr_memory:instr_memory1|ram~15                                                                              ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[42]                                                                ; 1       ;
; instr_memory:instr_memory1|ram~14                                                                              ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[44]                                                                ; 1       ;
; instr_memory:instr_memory1|ram~13                                                                              ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[46]                                                                ; 1       ;
; instr_memory:instr_memory1|ram~12                                                                              ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[48]                                                                ; 1       ;
; instr_memory:instr_memory1|ram~11                                                                              ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[34]                                                                ; 1       ;
; instr_memory:instr_memory1|ram~10                                                                              ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[38]                                                                ; 1       ;
; instr_memory:instr_memory1|ram~9                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[36]                                                                ; 1       ;
; instr_memory:instr_memory1|ram~8                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[40]                                                                ; 1       ;
; communicate:communicate1|async_receiver:rx|Filter_cnt[1]~1                                                     ; 1       ;
; communicate:communicate1|async_receiver:rx|Filter_cnt[0]~0                                                     ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift~6                                                      ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift[5]                                                     ; 1       ;
; selector:selector1|data_in_com[4]                                                                              ; 1       ;
; instr_memory:instr_memory1|ram~7                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[32]                                                                ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[31]                                                                ; 1       ;
; datamemory:datamemory1|ram~66                                                                                  ; 1       ;
; datamemory:datamemory1|ram~65                                                                                  ; 1       ;
; datamemory:datamemory1|ram~64                                                                                  ; 1       ;
; datamemory:datamemory1|ram~63                                                                                  ; 1       ;
; datamemory:datamemory1|ram~62                                                                                  ; 1       ;
; datamemory:datamemory1|ram~61                                                                                  ; 1       ;
; datamemory:datamemory1|ram~60                                                                                  ; 1       ;
; datamemory:datamemory1|ram_rtl_0_bypass[40]                                                                    ; 1       ;
; instr_memory:instr_memory1|ram~6                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[30]                                                                ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[29]                                                                ; 1       ;
; datamemory:datamemory1|ram~59                                                                                  ; 1       ;
; datamemory:datamemory1|ram~58                                                                                  ; 1       ;
; datamemory:datamemory1|ram~57                                                                                  ; 1       ;
; datamemory:datamemory1|ram~56                                                                                  ; 1       ;
; datamemory:datamemory1|ram~55                                                                                  ; 1       ;
; datamemory:datamemory1|ram~54                                                                                  ; 1       ;
; datamemory:datamemory1|ram~53                                                                                  ; 1       ;
; datamemory:datamemory1|ram_rtl_0_bypass[39]                                                                    ; 1       ;
; communicate:communicate1|Selector17~0                                                                          ; 1       ;
; processor:processor1|dm_en~1                                                                                   ; 1       ;
; processor:processor1|dm_en~0                                                                                   ; 1       ;
; communicate:communicate1|Selector1~0                                                                           ; 1       ;
; communicate:communicate1|Selector2~0                                                                           ; 1       ;
; communicate:communicate1|Selector3~0                                                                           ; 1       ;
; communicate:communicate1|Selector4~0                                                                           ; 1       ;
; communicate:communicate1|Selector5~0                                                                           ; 1       ;
; communicate:communicate1|Selector6~0                                                                           ; 1       ;
; communicate:communicate1|Selector7~0                                                                           ; 1       ;
; communicate:communicate1|Selector8~0                                                                           ; 1       ;
; communicate:communicate1|Selector9~0                                                                           ; 1       ;
; communicate:communicate1|Selector10~0                                                                          ; 1       ;
; communicate:communicate1|Selector11~0                                                                          ; 1       ;
; communicate:communicate1|Selector12~0                                                                          ; 1       ;
; communicate:communicate1|Selector13~0                                                                          ; 1       ;
; communicate:communicate1|Selector14~0                                                                          ; 1       ;
; communicate:communicate1|Selector15~0                                                                          ; 1       ;
; communicate:communicate1|Selector16~0                                                                          ; 1       ;
; communicate:communicate1|async_receiver:rx|RxD_data[0]                                                         ; 1       ;
; instr_memory:instr_memory1|ram~5                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[27]                                                                ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[28]                                                                ; 1       ;
; datamemory:datamemory1|ram~52                                                                                  ; 1       ;
; datamemory:datamemory1|ram~51                                                                                  ; 1       ;
; datamemory:datamemory1|ram~50                                                                                  ; 1       ;
; datamemory:datamemory1|ram~49                                                                                  ; 1       ;
; datamemory:datamemory1|ram~48                                                                                  ; 1       ;
; datamemory:datamemory1|ram~47                                                                                  ; 1       ;
; datamemory:datamemory1|ram~46                                                                                  ; 1       ;
; datamemory:datamemory1|ram_rtl_0_bypass[38]                                                                    ; 1       ;
; instr_memory:instr_memory1|ram~4                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[26]                                                                ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[25]                                                                ; 1       ;
; datamemory:datamemory1|ram~45                                                                                  ; 1       ;
; datamemory:datamemory1|ram~44                                                                                  ; 1       ;
; datamemory:datamemory1|ram~43                                                                                  ; 1       ;
; datamemory:datamemory1|ram~42                                                                                  ; 1       ;
; datamemory:datamemory1|ram~41                                                                                  ; 1       ;
; datamemory:datamemory1|ram~40                                                                                  ; 1       ;
; datamemory:datamemory1|ram~39                                                                                  ; 1       ;
; datamemory:datamemory1|ram_rtl_0_bypass[37]                                                                    ; 1       ;
; instr_memory:instr_memory1|ram~3                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[22]                                                                ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[21]                                                                ; 1       ;
; datamemory:datamemory1|ram~38                                                                                  ; 1       ;
; datamemory:datamemory1|ram~37                                                                                  ; 1       ;
; datamemory:datamemory1|ram~36                                                                                  ; 1       ;
; datamemory:datamemory1|ram~35                                                                                  ; 1       ;
; datamemory:datamemory1|ram~34                                                                                  ; 1       ;
; datamemory:datamemory1|ram~33                                                                                  ; 1       ;
; datamemory:datamemory1|ram~32                                                                                  ; 1       ;
; datamemory:datamemory1|ram_rtl_0_bypass[35]                                                                    ; 1       ;
; instr_memory:instr_memory1|ram~2                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[24]                                                                ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[23]                                                                ; 1       ;
; datamemory:datamemory1|ram~31                                                                                  ; 1       ;
; datamemory:datamemory1|ram~30                                                                                  ; 1       ;
; datamemory:datamemory1|ram~29                                                                                  ; 1       ;
; datamemory:datamemory1|ram~28                                                                                  ; 1       ;
; datamemory:datamemory1|ram~27                                                                                  ; 1       ;
; datamemory:datamemory1|ram~26                                                                                  ; 1       ;
; datamemory:datamemory1|ram~25                                                                                  ; 1       ;
; datamemory:datamemory1|ram_rtl_0_bypass[36]                                                                    ; 1       ;
; processor:processor1|alu:alu1|Mux2~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|alu_out[13]~28                                                                   ; 1       ;
; processor:processor1|alu:alu1|alu_out[13]~27                                                                   ; 1       ;
; processor:processor1|alu:alu1|Mux3~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|alu_out[12]~26                                                                   ; 1       ;
; processor:processor1|alu:alu1|alu_out[12]~25                                                                   ; 1       ;
; processor:processor1|alu:alu1|Mux4~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux4~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~41                                                                    ; 1       ;
; processor:processor1|alu:alu1|Mux5~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux5~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~40                                                                    ; 1       ;
; processor:processor1|alu:alu1|Mux6~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux6~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~38                                                                    ; 1       ;
; processor:processor1|alu:alu1|Mux7~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux7~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux12~4                                                                          ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~31                                                                   ; 1       ;
; processor:processor1|alu:alu1|Mux12~3                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux12~2                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux13~5                                                                          ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~30                                                                   ; 1       ;
; processor:processor1|alu:alu1|Mux13~4                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux13~3                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux0~4                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux0~3                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux0~2                                                                           ; 1       ;
; processor:processor1|alu:alu1|Add0~47                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux0~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~33                                                                    ; 1       ;
; processor:processor1|alu:alu1|Mux0~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux1~4                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux1~3                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux1~2                                                                           ; 1       ;
; processor:processor1|alu:alu1|Add0~32                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~31                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~30                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~29                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~28                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~27                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~26                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux1~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~29                                                                    ; 1       ;
; processor:processor1|alu:alu1|Mux1~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux8~2                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux8~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux8~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~26                                                                   ; 1       ;
; processor:processor1|alu:alu1|Add0~23                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux9~2                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux9~1                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux9~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~22                                                                   ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~20                                                                    ; 1       ;
; processor:processor1|alu:alu1|Add0~20                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux10~2                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux10~1                                                                          ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~19                                                                   ; 1       ;
; processor:processor1|alu:alu1|Mux10~0                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~17                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux11~5                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux11~3                                                                          ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~18                                                                   ; 1       ;
; processor:processor1|alu:alu1|Mux11~2                                                                          ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~11                                                                    ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~10                                                                    ; 1       ;
; processor:processor1|alu:alu1|Add0~10                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~9                                                                           ; 1       ;
; processor:processor1|alu:alu1|Add0~8                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux14~4                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux14~3                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux14~2                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~5                                                                           ; 1       ;
; processor:processor1|alu:alu1|ShiftLeft0~9                                                                     ; 1       ;
; processor:processor1|alu:alu1|Mux14~1                                                                          ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~11                                                                   ; 1       ;
; processor:processor1|alu:alu1|Mux14~0                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux3~8                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[12]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux3~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux3~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux3~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux3~4                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[12]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux3~3                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[12]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux3~2                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[12]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux2~8                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[13]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux2~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux2~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux2~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux2~4                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[13]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux2~3                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[13]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux2~2                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[13]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux1~8                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[14]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux1~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux1~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux1~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux1~4                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[14]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux1~3                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[14]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux1~2                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[14]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux0~8                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[15]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux0~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux0~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux0~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux0~4                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[15]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux0~3                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[15]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux0~2                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[15]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux7~8                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[8]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux7~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux7~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux7~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux7~4                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[8]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux7~3                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[8]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux7~2                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[8]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux5~8                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[10]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux5~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux5~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux5~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux5~4                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[10]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux5~3                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[10]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux5~2                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[10]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux6~12                                                                          ; 1       ;
; instr_memory:instr_memory1|instr_out[9]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux6~11                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux6~10                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux6~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux6~8                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[9]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux6~7                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[9]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux6~6                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[9]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux4~8                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[11]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux4~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux4~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux4~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux4~4                                                                           ; 1       ;
; processor:processor1|regr:ir|dataout[11]                                                                       ; 1       ;
; processor:processor1|bus:bus1|Mux4~3                                                                           ; 1       ;
; processor:processor1|regr:regr_r5|dataout[11]                                                                  ; 1       ;
; processor:processor1|bus:bus1|Mux4~2                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[11]                                                                  ; 1       ;
; communicate:communicate1|Selector26~0                                                                          ; 1       ;
; communicate:communicate1|Selector27~0                                                                          ; 1       ;
; communicate:communicate1|Selector28~0                                                                          ; 1       ;
; communicate:communicate1|Selector29~0                                                                          ; 1       ;
; communicate:communicate1|Selector30~0                                                                          ; 1       ;
; communicate:communicate1|Selector31~0                                                                          ; 1       ;
; communicate:communicate1|Selector32~0                                                                          ; 1       ;
; communicate:communicate1|Selector33~0                                                                          ; 1       ;
; communicate:communicate1|Selector20~0                                                                          ; 1       ;
; communicate:communicate1|Selector21~0                                                                          ; 1       ;
; communicate:communicate1|Selector22~0                                                                          ; 1       ;
; communicate:communicate1|Selector23~0                                                                          ; 1       ;
; communicate:communicate1|Selector24~0                                                                          ; 1       ;
; communicate:communicate1|Selector25~0                                                                          ; 1       ;
; communicate:communicate1|Selector19~1                                                                          ; 1       ;
; communicate:communicate1|Selector18~2                                                                          ; 1       ;
; communicate:communicate1|Selector18~1                                                                          ; 1       ;
; communicate:communicate1|Selector18~0                                                                          ; 1       ;
; communicate:communicate1|Selector34~0                                                                          ; 1       ;
; communicate:communicate1|Selector35~0                                                                          ; 1       ;
; communicate:communicate1|Selector36~0                                                                          ; 1       ;
; communicate:communicate1|Selector37~0                                                                          ; 1       ;
; communicate:communicate1|Selector38~0                                                                          ; 1       ;
; communicate:communicate1|Selector39~0                                                                          ; 1       ;
; communicate:communicate1|Selector40~0                                                                          ; 1       ;
; communicate:communicate1|Selector41~0                                                                          ; 1       ;
; communicate:communicate1|Selector42~0                                                                          ; 1       ;
; communicate:communicate1|Selector43~0                                                                          ; 1       ;
; communicate:communicate1|Selector44~0                                                                          ; 1       ;
; communicate:communicate1|Selector45~0                                                                          ; 1       ;
; communicate:communicate1|Selector46~0                                                                          ; 1       ;
; communicate:communicate1|Selector47~0                                                                          ; 1       ;
; communicate:communicate1|Selector48~0                                                                          ; 1       ;
; communicate:communicate1|Selector49~1                                                                          ; 1       ;
; communicate:communicate1|Selector54~0                                                                          ; 1       ;
; communicate:communicate1|async_receiver:rx|Mux0~0                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|RxD_bit~0                                                           ; 1       ;
; communicate:communicate1|async_receiver:rx|Mux1~1                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|Mux3~1                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|Mux3~0                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|Mux2~1                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|Mux2~0                                                              ; 1       ;
; communicate:communicate1|async_receiver:rx|OversamplingCnt~2                                                   ; 1       ;
; communicate:communicate1|async_receiver:rx|OversamplingCnt~1                                                   ; 1       ;
; communicate:communicate1|async_receiver:rx|OversamplingCnt~0                                                   ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift~5                                                      ; 1       ;
; communicate:communicate1|async_transmitter:tx|TxD_shift[4]                                                     ; 1       ;
; selector:selector1|data_in_com[3]                                                                              ; 1       ;
; instr_memory:instr_memory1|ram~1                                                                               ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[20]                                                                ; 1       ;
; instr_memory:instr_memory1|ram_rtl_0_bypass[19]                                                                ; 1       ;
; datamemory:datamemory1|ram~24                                                                                  ; 1       ;
; datamemory:datamemory1|ram~23                                                                                  ; 1       ;
; datamemory:datamemory1|ram~22                                                                                  ; 1       ;
; datamemory:datamemory1|ram~21                                                                                  ; 1       ;
; datamemory:datamemory1|ram~20                                                                                  ; 1       ;
; datamemory:datamemory1|ram~19                                                                                  ; 1       ;
; datamemory:datamemory1|ram~18                                                                                  ; 1       ;
; datamemory:datamemory1|ram_rtl_0_bypass[34]                                                                    ; 1       ;
; processor:processor1|regrinc:pc|Add0~36                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux8~11                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux8~10                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux8~9                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux8~8                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[7]                                                                   ; 1       ;
; processor:processor1|regr:regr_r5|dataout[7]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux8~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux8~6                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux8~5                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[7]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux8~4                                                                           ; 1       ;
; datamemory:datamemory1|dataout[7]                                                                              ; 1       ;
; processor:processor1|regr:ir|dataout[7]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux9~8                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux9~7                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux9~6                                                                           ; 1       ;
; processor:processor1|regr:regr_r4|dataout[6]                                                                   ; 1       ;
; processor:processor1|regr:regr_r5|dataout[6]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux9~5                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux9~4                                                                           ; 1       ;
; processor:processor1|bus:bus1|Mux9~3                                                                           ; 1       ;
; instr_memory:instr_memory1|instr_out[6]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux9~2                                                                           ; 1       ;
; datamemory:datamemory1|dataout[6]                                                                              ; 1       ;
; processor:processor1|regr:ir|dataout[6]                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~32                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~31                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~27                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~26                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~22                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~21                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~17                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~13                                                                        ; 1       ;
; processor:processor1|regrinc:pc|Add0~9                                                                         ; 1       ;
; communicate:communicate1|addr_com[15]                                                                          ; 1       ;
; selector:selector1|Mux1~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[14]                                                                          ; 1       ;
; selector:selector1|Mux2~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[13]                                                                          ; 1       ;
; selector:selector1|Mux3~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[12]                                                                          ; 1       ;
; selector:selector1|Mux4~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[11]                                                                          ; 1       ;
; selector:selector1|Mux5~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[10]                                                                          ; 1       ;
; selector:selector1|Mux6~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[9]                                                                           ; 1       ;
; selector:selector1|Mux7~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[8]                                                                           ; 1       ;
; selector:selector1|Mux8~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[7]                                                                           ; 1       ;
; selector:selector1|Mux9~2                                                                                      ; 1       ;
; communicate:communicate1|addr_com[6]                                                                           ; 1       ;
; selector:selector1|Mux10~2                                                                                     ; 1       ;
; communicate:communicate1|addr_com[5]                                                                           ; 1       ;
; selector:selector1|Mux11~2                                                                                     ; 1       ;
; communicate:communicate1|addr_com[4]                                                                           ; 1       ;
; selector:selector1|Mux12~2                                                                                     ; 1       ;
; communicate:communicate1|addr_com[3]                                                                           ; 1       ;
; selector:selector1|Mux13~2                                                                                     ; 1       ;
; communicate:communicate1|addr_com[2]                                                                           ; 1       ;
; selector:selector1|Mux14~2                                                                                     ; 1       ;
; communicate:communicate1|addr_com[1]                                                                           ; 1       ;
; selector:selector1|Mux15~2                                                                                     ; 1       ;
; communicate:communicate1|addr_com[0]                                                                           ; 1       ;
; selector:selector1|Mux16~2                                                                                     ; 1       ;
; processor:processor1|bus:bus1|Mux10~8                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux10~7                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux10~6                                                                          ; 1       ;
; processor:processor1|regr:regr_r4|dataout[5]                                                                   ; 1       ;
; processor:processor1|regr:regr_r5|dataout[5]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux10~5                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux10~4                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux10~3                                                                          ; 1       ;
; instr_memory:instr_memory1|instr_out[5]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux10~2                                                                          ; 1       ;
; datamemory:datamemory1|dataout[5]                                                                              ; 1       ;
; processor:processor1|bus:bus1|Mux11~8                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux11~7                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux11~6                                                                          ; 1       ;
; processor:processor1|regr:regr_r4|dataout[4]                                                                   ; 1       ;
; processor:processor1|regr:regr_r5|dataout[4]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux11~5                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux11~4                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux11~3                                                                          ; 1       ;
; instr_memory:instr_memory1|instr_out[4]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux11~2                                                                          ; 1       ;
; datamemory:datamemory1|dataout[4]                                                                              ; 1       ;
; processor:processor1|bus:bus1|Mux13~8                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux13~7                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux13~6                                                                          ; 1       ;
; processor:processor1|regr:regr_r4|dataout[2]                                                                   ; 1       ;
; processor:processor1|regr:regr_r5|dataout[2]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux13~5                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux13~4                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux13~3                                                                          ; 1       ;
; instr_memory:instr_memory1|instr_out[2]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux13~2                                                                          ; 1       ;
; datamemory:datamemory1|dataout[2]                                                                              ; 1       ;
; processor:processor1|bus:bus1|Mux12~8                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux12~7                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux12~6                                                                          ; 1       ;
; processor:processor1|regr:regr_r4|dataout[3]                                                                   ; 1       ;
; processor:processor1|regr:regr_r5|dataout[3]                                                                   ; 1       ;
; processor:processor1|bus:bus1|Mux12~5                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux12~4                                                                          ; 1       ;
; processor:processor1|bus:bus1|Mux12~3                                                                          ; 1       ;
; instr_memory:instr_memory1|instr_out[3]                                                                        ; 1       ;
; processor:processor1|bus:bus1|Mux12~2                                                                          ; 1       ;
; datamemory:datamemory1|dataout[3]                                                                              ; 1       ;
; processor:processor1|alu:alu1|Equal0~4                                                                         ; 1       ;
; processor:processor1|alu:alu1|Equal0~3                                                                         ; 1       ;
; processor:processor1|alu:alu1|Equal0~2                                                                         ; 1       ;
; processor:processor1|alu:alu1|Equal0~1                                                                         ; 1       ;
; processor:processor1|alu:alu1|Equal0~0                                                                         ; 1       ;
; processor:processor1|alu:alu1|Mux15~4                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux15~3                                                                          ; 1       ;
; processor:processor1|alu:alu1|Mux15~2                                                                          ; 1       ;
; processor:processor1|alu:alu1|Add0~0                                                                           ; 1       ;
; processor:processor1|alu:alu1|Mux15~1                                                                          ; 1       ;
; processor:processor1|alu:alu1|ShiftRight0~1                                                                    ; 1       ;
; processor:processor1|alu:alu1|Mux15~0                                                                          ; 1       ;
; communicate:communicate1|next_trans_addr[7]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[6]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[5]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[4]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[3]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[2]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[1]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[0]                                                                    ; 1       ;
; communicate:communicate1|next_trans_addr[13]                                                                   ; 1       ;
; communicate:communicate1|next_trans_addr[12]                                                                   ; 1       ;
; communicate:communicate1|next_trans_addr[11]                                                                   ; 1       ;
+----------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                    ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; datamemory:datamemory1|altsyncram:ram_rtl_0|altsyncram_qah1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 65536        ; 8            ; 65536        ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 524288 ; 65536                       ; 8                           ; 65536                       ; 8                           ; 524288              ; 64   ; None                                                   ; M9K_X33_Y31_N0, M9K_X33_Y33_N0, M9K_X40_Y33_N0, M9K_X40_Y29_N0, M9K_X33_Y26_N0, M9K_X40_Y32_N0, M9K_X33_Y24_N0, M9K_X33_Y28_N0, M9K_X33_Y30_N0, M9K_X33_Y32_N0, M9K_X33_Y34_N0, M9K_X33_Y29_N0, M9K_X33_Y21_N0, M9K_X33_Y27_N0, M9K_X33_Y25_N0, M9K_X9_Y29_N0, M9K_X40_Y15_N0, M9K_X40_Y12_N0, M9K_X40_Y17_N0, M9K_X40_Y14_N0, M9K_X40_Y11_N0, M9K_X40_Y13_N0, M9K_X40_Y16_N0, M9K_X33_Y13_N0, M9K_X33_Y15_N0, M9K_X33_Y12_N0, M9K_X33_Y17_N0, M9K_X33_Y18_N0, M9K_X33_Y16_N0, M9K_X33_Y11_N0, M9K_X33_Y10_N0, M9K_X33_Y14_N0, M9K_X9_Y31_N0, M9K_X9_Y28_N0, M9K_X9_Y32_N0, M9K_X9_Y30_N0, M9K_X9_Y24_N0, M9K_X9_Y27_N0, M9K_X9_Y25_N0, M9K_X9_Y26_N0, M9K_X33_Y19_N0, M9K_X40_Y20_N0, M9K_X40_Y18_N0, M9K_X40_Y19_N0, M9K_X33_Y23_N0, M9K_X40_Y21_N0, M9K_X33_Y20_N0, M9K_X40_Y23_N0, M9K_X40_Y22_N0, M9K_X40_Y30_N0, M9K_X40_Y28_N0, M9K_X40_Y24_N0, M9K_X40_Y25_N0, M9K_X40_Y27_N0, M9K_X40_Y26_N0, M9K_X40_Y31_N0, M9K_X9_Y16_N0, M9K_X9_Y21_N0, M9K_X9_Y19_N0, M9K_X9_Y18_N0, M9K_X9_Y20_N0, M9K_X9_Y22_N0, M9K_X9_Y17_N0, M9K_X9_Y23_N0 ; Old data             ; Old data        ; Old data        ;
; instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 191          ; 16           ; 191          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 3056   ; 191                         ; 16                          ; 191                         ; 16                          ; 3056                ; 1    ; db/processor_design.ram0_instr_memory_e661b454.hdl.mif ; M9K_X33_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ultimate|instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ALTSYNCRAM                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000100001) (41) (33) (21)    ;(0000000100000001) (401) (257) (101)   ;(0000000000000110) (6) (6) (06)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101001) (51) (41) (29)   ;
;8;(0000000000101001) (51) (41) (29)    ;(0000000000001101) (15) (13) (0D)   ;(0000000000000011) (3) (3) (03)   ;(0000000000000101) (5) (5) (05)   ;(0000000000100001) (41) (33) (21)   ;(0000000000000100) (4) (4) (04)   ;(0000000000011000) (30) (24) (18)   ;(0000000000001001) (11) (9) (09)   ;
;16;(0000000000100001) (41) (33) (21)    ;(0000000000000001) (1) (1) (01)   ;(0000000000000101) (5) (5) (05)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000010100) (24) (20) (14)   ;(0000000000000011) (3) (3) (03)   ;(0000000000001010) (12) (10) (0A)   ;(0000000000001101) (15) (13) (0D)   ;
;24;(0000000000010110) (26) (22) (16)    ;(0000000000000011) (3) (3) (03)   ;(0000000000000101) (5) (5) (05)   ;(0000000000010001) (21) (17) (11)   ;(0000000000010100) (24) (20) (14)   ;(0000000000001010) (12) (10) (0A)   ;(0000000000100001) (41) (33) (21)   ;(0000000100000000) (400) (256) (100)   ;
;32;(0000000000000101) (5) (5) (05)    ;(0000000000001101) (15) (13) (0D)   ;(0000000000010100) (24) (20) (14)   ;(0000000000000011) (3) (3) (03)   ;(0000000000000101) (5) (5) (05)   ;(0000000000010001) (21) (17) (11)   ;(0000000000010100) (24) (20) (14)   ;(0000000000001010) (12) (10) (0A)   ;
;40;(0000000000100001) (41) (33) (21)    ;(0000000100000000) (400) (256) (100)   ;(0000000000000101) (5) (5) (05)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000010110) (26) (22) (16)   ;(0000000000000011) (3) (3) (03)   ;(0000000000000101) (5) (5) (05)   ;(0000000000010001) (21) (17) (11)   ;
;48;(0000000000010100) (24) (20) (14)    ;(0000000000001010) (12) (10) (0A)   ;(0000000000000101) (5) (5) (05)   ;(0000000000100001) (41) (33) (21)   ;(0000000000000001) (1) (1) (01)   ;(0000000000011000) (30) (24) (18)   ;(0000000000000101) (5) (5) (05)   ;(0000000000010001) (21) (17) (11)   ;
;56;(0000000000010100) (24) (20) (14)    ;(0000000000000101) (5) (5) (05)   ;(0000000000010000) (20) (16) (10)   ;(0000000000010100) (24) (20) (14)   ;(0000000000001001) (11) (9) (09)   ;(0000000000100001) (41) (33) (21)   ;(0000000100000001) (401) (257) (101)   ;(0000000000000101) (5) (5) (05)   ;
;64;(0000000000001101) (15) (13) (0D)    ;(0000000000010100) (24) (20) (14)   ;(0000000000000011) (3) (3) (03)   ;(0000000000001010) (12) (10) (0A)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000010110) (26) (22) (16)   ;(0000000000000011) (3) (3) (03)   ;(0000000000000101) (5) (5) (05)   ;
;72;(0000000000010001) (21) (17) (11)    ;(0000000000010100) (24) (20) (14)   ;(0000000000001010) (12) (10) (0A)   ;(0000000000100001) (41) (33) (21)   ;(0000000011111111) (377) (255) (FF)   ;(0000000000000101) (5) (5) (05)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000010100) (24) (20) (14)   ;
;80;(0000000000000011) (3) (3) (03)    ;(0000000000000101) (5) (5) (05)   ;(0000000000010001) (21) (17) (11)   ;(0000000000010100) (24) (20) (14)   ;(0000000000001010) (12) (10) (0A)   ;(0000000000100001) (41) (33) (21)   ;(0000000011111111) (377) (255) (FF)   ;(0000000000000101) (5) (5) (05)   ;
;88;(0000000000001101) (15) (13) (0D)    ;(0000000000010110) (26) (22) (16)   ;(0000000000000011) (3) (3) (03)   ;(0000000000000101) (5) (5) (05)   ;(0000000000010001) (21) (17) (11)   ;(0000000000010100) (24) (20) (14)   ;(0000000000001010) (12) (10) (0A)   ;(0000000000000101) (5) (5) (05)   ;
;96;(0000000000010000) (20) (16) (10)    ;(0000000000010100) (24) (20) (14)   ;(0000000000000101) (5) (5) (05)   ;(0000000000100001) (41) (33) (21)   ;(0000000000000101) (5) (5) (05)   ;(0000000000011010) (32) (26) (1A)   ;(0000000000001001) (11) (9) (09)   ;(0000000000100001) (41) (33) (21)   ;
;104;(0000000100000001) (401) (257) (101)    ;(0000000000000101) (5) (5) (05)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000010110) (26) (22) (16)   ;(0000000000001011) (13) (11) (0B)   ;(0000000000010000) (20) (16) (10)   ;(0000000000010011) (23) (19) (13)   ;(0000000000100001) (41) (33) (21)   ;
;112;(1111111011111110) (177376) (65278) (FEFE)    ;(0000000000000101) (5) (5) (05)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000010110) (26) (22) (16)   ;(0000000000100011) (43) (35) (23)   ;(0000000010001010) (212) (138) (8A)   ;(0000000000100001) (41) (33) (21)   ;(0000000011111101) (375) (253) (FD)   ;
;120;(0000000000000101) (5) (5) (05)    ;(0000000000001110) (16) (14) (0E)   ;(0000000000010110) (26) (22) (16)   ;(0000000000100011) (43) (35) (23)   ;(0000000010000001) (201) (129) (81)   ;(0000000000011111) (37) (31) (1F)   ;(0000000000011110) (36) (30) (1E)   ;(0000000000101000) (50) (40) (28)   ;
;128;(0000000000001001) (11) (9) (09)    ;(0000000000011110) (36) (30) (1E)   ;(0000000000011110) (36) (30) (1E)   ;(0000000000011110) (36) (30) (1E)   ;(0000000000100001) (41) (33) (21)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000111) (7) (7) (07)   ;(0000000000101000) (50) (40) (28)   ;
;136;(0000000000001001) (11) (9) (09)    ;(0000000000101010) (52) (42) (2A)   ;(0000000000100001) (41) (33) (21)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000110) (6) (6) (06)   ;(0000000000000111) (7) (7) (07)   ;(0000000000001000) (10) (8) (08)   ;(0000000000001101) (15) (13) (0D)   ;
;144;(0000000000000011) (3) (3) (03)    ;(0000000000001001) (11) (9) (09)   ;(0000000000001111) (17) (15) (0F)   ;(0000000000001011) (13) (11) (0B)   ;(0000000000010000) (20) (16) (10)   ;(0000000000010011) (23) (19) (13)   ;(0000000000001101) (15) (13) (0D)   ;(0000000000000101) (5) (5) (05)   ;
;152;(0000000000100001) (41) (33) (21)    ;(1111110011111100) (176374) (64764) (FCFC)   ;(0000000000010110) (26) (22) (16)   ;(0000000000100011) (43) (35) (23)   ;(0000000010111010) (272) (186) (BA)   ;(0000000000001110) (16) (14) (0E)   ;(0000000000000101) (5) (5) (05)   ;(0000000000100001) (41) (33) (21)   ;
;160;(0000000011111100) (374) (252) (FC)    ;(0000000000010110) (26) (22) (16)   ;(0000000000100011) (43) (35) (23)   ;(0000000010101011) (253) (171) (AB)   ;(0000000000011111) (37) (31) (1F)   ;(0000000000011111) (37) (31) (1F)   ;(0000000000011110) (36) (30) (1E)   ;(0000000000011110) (36) (30) (1E)   ;
;168;(0000000000100000) (40) (32) (20)    ;(0000000000101000) (50) (40) (28)   ;(0000000010001111) (217) (143) (8F)   ;(0000000000100001) (41) (33) (21)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000111) (7) (7) (07)   ;(0000000000100001) (41) (33) (21)   ;(0000000100000100) (404) (260) (104)   ;
;176;(0000000000000101) (5) (5) (05)    ;(0000000000001101) (15) (13) (0D)   ;(0000000000010100) (24) (20) (14)   ;(0000000000000110) (6) (6) (06)   ;(0000000000100000) (40) (32) (20)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101001) (51) (41) (29)   ;(0000000000101001) (51) (41) (29)   ;
;184;(0000000000101000) (50) (40) (28)    ;(0000000010001111) (217) (143) (8F)   ;(0000000000101010) (52) (42) (2A)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


+------------------------------------------------------------+
; Other Routing Usage Summary                                ;
+-----------------------------------+------------------------+
; Other Routing Resource Type       ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 3,273 / 88,936 ( 4 % ) ;
; C16 interconnects                 ; 114 / 2,912 ( 4 % )    ;
; C4 interconnects                  ; 1,582 / 54,912 ( 3 % ) ;
; Direct links                      ; 205 / 88,936 ( < 1 % ) ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 2 / 20 ( 10 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 679 / 29,440 ( 2 % )   ;
; R24 interconnects                 ; 111 / 3,040 ( 4 % )    ;
; R4 interconnects                  ; 1,953 / 76,160 ( 3 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 13.48) ; Number of LABs  (Total = 77) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 5                            ;
; 2                                           ; 0                            ;
; 3                                           ; 1                            ;
; 4                                           ; 1                            ;
; 5                                           ; 2                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 2                            ;
; 9                                           ; 1                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 3                            ;
; 14                                          ; 9                            ;
; 15                                          ; 4                            ;
; 16                                          ; 46                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.70) ; Number of LABs  (Total = 77) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 67                           ;
; 1 Clock enable                     ; 39                           ;
; 1 Sync. load                       ; 16                           ;
; 2 Clock enables                    ; 9                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 19.79) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 3                            ;
; 3                                            ; 0                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 4                            ;
; 15                                           ; 3                            ;
; 16                                           ; 4                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 5                            ;
; 20                                           ; 5                            ;
; 21                                           ; 7                            ;
; 22                                           ; 1                            ;
; 23                                           ; 3                            ;
; 24                                           ; 7                            ;
; 25                                           ; 3                            ;
; 26                                           ; 7                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
; 32                                           ; 8                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 8.35) ; Number of LABs  (Total = 77) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 14                           ;
; 2                                               ; 2                            ;
; 3                                               ; 3                            ;
; 4                                               ; 3                            ;
; 5                                               ; 3                            ;
; 6                                               ; 4                            ;
; 7                                               ; 4                            ;
; 8                                               ; 8                            ;
; 9                                               ; 6                            ;
; 10                                              ; 2                            ;
; 11                                              ; 5                            ;
; 12                                              ; 6                            ;
; 13                                              ; 5                            ;
; 14                                              ; 3                            ;
; 15                                              ; 0                            ;
; 16                                              ; 6                            ;
; 17                                              ; 0                            ;
; 18                                              ; 1                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 0                            ;
; 22                                              ; 0                            ;
; 23                                              ; 0                            ;
; 24                                              ; 0                            ;
; 25                                              ; 1                            ;
; 26                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 17.65) ; Number of LABs  (Total = 77) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 4                            ;
; 3                                            ; 4                            ;
; 4                                            ; 1                            ;
; 5                                            ; 1                            ;
; 6                                            ; 0                            ;
; 7                                            ; 4                            ;
; 8                                            ; 1                            ;
; 9                                            ; 2                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 2                            ;
; 13                                           ; 4                            ;
; 14                                           ; 0                            ;
; 15                                           ; 2                            ;
; 16                                           ; 4                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 5                            ;
; 20                                           ; 4                            ;
; 21                                           ; 1                            ;
; 22                                           ; 4                            ;
; 23                                           ; 0                            ;
; 24                                           ; 5                            ;
; 25                                           ; 1                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 3                            ;
; 29                                           ; 2                            ;
; 30                                           ; 4                            ;
; 31                                           ; 2                            ;
; 32                                           ; 1                            ;
; 33                                           ; 5                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ; 12        ; 12        ; 0            ; 8            ; 0            ; 0            ; 4            ; 0            ; 8            ; 4            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 12        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ; 0         ; 0         ; 12           ; 4            ; 12           ; 12           ; 8            ; 12           ; 4            ; 8            ; 12           ; 12           ; 12           ; 4            ; 12           ; 12           ; 12           ; 12           ; 12           ; 0         ; 12           ; 12           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; data_to_pc         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l0                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l1                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l2                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; l3                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g1                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g2                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g3                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; fast_clock         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start_transmit     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; start_process      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_from_pc       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; fast_clock      ; fast_clock           ; 2.1               ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                     ;
+-------------------------------+-------------------------------+-------------------+
; Source Register               ; Destination Register          ; Delay Added in ns ;
+-------------------------------+-------------------------------+-------------------+
; slowclock:slowclock1|clockout ; slowclock:slowclock1|clockout ; 2.067             ;
+-------------------------------+-------------------------------+-------------------+
Note: This table only shows the top 1 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX22BF14C6 for design processor_design
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "instr_memory:instr_memory1|altsyncram:ram_rtl_0|altsyncram_phm1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX15BF14C6 is compatible
    Info (176445): Device EP4CGX30BF14C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location N5
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A5
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B5
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location A4
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 12 pins of 12 total pins
    Info (169086): Pin data_to_pc not assigned to an exact location on the device
    Info (169086): Pin l0 not assigned to an exact location on the device
    Info (169086): Pin l1 not assigned to an exact location on the device
    Info (169086): Pin l2 not assigned to an exact location on the device
    Info (169086): Pin l3 not assigned to an exact location on the device
    Info (169086): Pin g1 not assigned to an exact location on the device
    Info (169086): Pin g2 not assigned to an exact location on the device
    Info (169086): Pin g3 not assigned to an exact location on the device
    Info (169086): Pin fast_clock not assigned to an exact location on the device
    Info (169086): Pin start_transmit not assigned to an exact location on the device
    Info (169086): Pin start_process not assigned to an exact location on the device
    Info (169086): Pin data_from_pc not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'processor_design.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node fast_clock~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node slowclock:slowclock1|clockout 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node slowclock:slowclock1|clockout~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 3 input, 8 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30
Info (170194): Fitter routing operations ending: elapsed time is 00:00:13
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.08 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin fast_clock uses I/O standard 2.5 V at J7
Info (144001): Generated suppressed messages file C:/Users/Wickremasinghe/Desktop/Processor Design/processor_design.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4985 megabytes
    Info: Processing ended: Thu Jul 19 19:45:34 2018
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:36


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Wickremasinghe/Desktop/Processor Design/processor_design.fit.smsg.


