# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: \\Mac\Home\Documents\Classes\EEL4924C\vhdl\output_files\doodleboy.csv
# Generated on: Mon Apr 01 16:05:30 2019

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
clk,Input,PIN_31,1,B1_N1,,,,,
den,Output,PIN_93,4,B4_N1,,,,,
Horiz_Sync,Output,PIN_94,4,B4_N1,,,,,
on_off,Output,PIN_87,3,B3_N0,,,,,
pixel_clock,Output,PIN_85,3,B3_N0,,,,,
pixel_color[23],Output,PIN_65,3,B3_N1,,,,,
pixel_color[22],Output,PIN_69,3,B3_N1,,,,,
pixel_color[21],Output,PIN_71,3,B3_N1,,,,,
pixel_color[20],Output,PIN_73,3,B3_N1,,,,,
pixel_color[19],Output,PIN_78,3,B3_N0,,,,,
pixel_color[18],Output,PIN_82,3,B3_N0,,,,,
pixel_color[17],Output,PIN_84,3,B3_N0,,,,,
pixel_color[16],Output,PIN_86,3,B3_N0,,,,,
pixel_color[15],Output,PIN_83,3,B3_N0,,,,,
pixel_color[14],Output,PIN_81,3,B3_N0,,,,,
pixel_color[13],Output,PIN_76,3,B3_N0,,,,,
pixel_color[12],Output,PIN_111,4,B4_N0,,,,,
pixel_color[11],Output,PIN_108,4,B4_N0,,,,,
pixel_color[10],Output,PIN_106,4,B4_N1,,,,,
pixel_color[9],Output,PIN_102,4,B4_N1,,,,,
pixel_color[8],Output,PIN_100,4,B4_N1,,,,,
pixel_color[7],Output,PIN_101,4,B4_N1,,,,,
pixel_color[6],Output,PIN_103,4,B4_N1,,,,,
pixel_color[5],Output,PIN_107,4,B4_N1,,,,,
pixel_color[4],Output,PIN_110,4,B4_N0,,,,,
pixel_color[3],Output,PIN_112,4,B4_N0,,,,,
pixel_color[2],Output,PIN_114,4,B4_N0,,,,,
pixel_color[1],Output,PIN_118,4,B4_N0,,,,,
pixel_color[0],Output,PIN_120,4,B4_N0,,,,,
pll_locked_out,Output,PIN_109,4,B4_N0,,,,,
rst,Input,PIN_99,4,B4_N1,,,,,
sram_addr[19],Output,PIN_142,5,B5_N0,,,,,
sram_addr[18],Output,PIN_137,5,B5_N0,,,,,
sram_addr[17],Output,PIN_134,5,B5_N0,,,,,
sram_addr[16],Output,PIN_132,5,B5_N1,,,,,
sram_addr[15],Output,PIN_128,5,B5_N1,,,,,
sram_addr[14],Output,PIN_57,2,B2_N1,,,,,
sram_addr[13],Output,PIN_55,2,B2_N1,,,,,
sram_addr[12],Output,PIN_51,2,B2_N1,,,,,
sram_addr[11],Output,PIN_49,2,B2_N1,,,,,
sram_addr[10],Output,PIN_45,2,B2_N0,,,,,
sram_addr[9],Output,PIN_37,2,B2_N0,,,,,
sram_addr[8],Output,PIN_21,1,B1_N1,,,,,
sram_addr[7],Output,PIN_19,1,B1_N1,,,,,
sram_addr[6],Output,PIN_13,1,B1_N0,,,,,
sram_addr[5],Output,PIN_6,1,B1_N0,,,,,
sram_addr[4],Output,PIN_171,6,B6_N0,,,,,
sram_addr[3],Output,PIN_168,6,B6_N0,,,,,
sram_addr[2],Output,PIN_166,6,B6_N1,,,,,
sram_addr[1],Output,PIN_162,6,B6_N1,,,,,
sram_addr[0],Output,PIN_160,6,B6_N1,,,,,
sram_bhe,Output,PIN_148,5,B5_N0,,,,,
sram_ble,Output,PIN_43,2,B2_N0,,,,,
sram_ce,Output,PIN_146,5,B5_N0,,,,,
sram_data_bus[15],Bidir,PIN_174,6,B6_N0,,,,,
sram_data_bus[14],Bidir,PIN_176,6,B6_N0,,,,,
sram_data_bus[13],Bidir,PIN_181,7,B7_N0,,,,,
sram_data_bus[12],Bidir,PIN_183,7,B7_N0,,,,,
sram_data_bus[11],Bidir,PIN_236,8,B8_N1,,,,,
sram_data_bus[10],Bidir,PIN_238,8,B8_N1,,,,,
sram_data_bus[9],Bidir,PIN_240,8,B8_N1,,,,,
sram_data_bus[8],Bidir,PIN_4,1,B1_N0,,,,,
sram_data_bus[7],Bidir,PIN_64,3,B3_N1,,,,,
sram_data_bus[6],Bidir,PIN_68,3,B3_N1,,,,,
sram_data_bus[5],Bidir,PIN_70,3,B3_N1,,,,,
sram_data_bus[4],Bidir,PIN_72,3,B3_N1,,,,,
sram_data_bus[3],Bidir,PIN_113,4,B4_N0,,,,,
sram_data_bus[2],Bidir,PIN_117,4,B4_N0,,,,,
sram_data_bus[1],Bidir,PIN_119,4,B4_N0,,,,,
sram_data_bus[0],Bidir,PIN_126,5,B5_N1,,,,,
sram_oe,Output,PIN_39,2,B2_N0,,,,,
sram_we,Output,PIN_144,5,B5_N0,,,,,
Vert_Sync,Output,PIN_95,4,B4_N1,,,,,
sck,Unknown,PIN_52,2,B2_N1,,,,,
mosi,Unknown,PIN_56,2,B2_N1,,,,,
miso,Unknown,PIN_63,3,B3_N1,,,,,
ss,Unknown,PIN_50,2,B2_N1,,,,,
