{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1719936996586 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"exception_handler\"" {  } {  } 0 0 "Elaborating from top-level entity \"exception_handler\"" 0 0 "0" 0 0 1719936997942 ""}
{ "Error" "EVRFX2_VERI_1628_UNCONVERTED" "XLEN_32 riscv_privileged_pkg.sv(8) " "Verilog HDL error at riscv_privileged_pkg.sv(8): enum member XLEN_32 has value that is outside the representable range of the enum" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_privileged_pkg.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_privileged_pkg.sv" 8 0 0 0 } }  } 0 17217 "Verilog HDL error at %2!s!: enum member %1!s! has value that is outside the representable range of the enum" 0 0 "Design Software" 0 -1 1719936997973 ""}
{ "Error" "EVRFX2_VERI_1628_UNCONVERTED" "XLEN_64 riscv_privileged_pkg.sv(9) " "Verilog HDL error at riscv_privileged_pkg.sv(9): enum member XLEN_64 has value that is outside the representable range of the enum" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_privileged_pkg.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_privileged_pkg.sv" 9 0 0 0 } }  } 0 17217 "Verilog HDL error at %2!s!: enum member %1!s! has value that is outside the representable range of the enum" 0 0 "Design Software" 0 -1 1719936997973 ""}
{ "Error" "EVRFX2_VERI_1628_UNCONVERTED" "XLEN_128 riscv_privileged_pkg.sv(10) " "Verilog HDL error at riscv_privileged_pkg.sv(10): enum member XLEN_128 has value that is outside the representable range of the enum" {  } { { "/home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_privileged_pkg.sv" "" { Text "/home/jdcasanasr/Development/lagarto-exception_handler/include/riscv_privileged_pkg.sv" 10 0 0 0 } }  } 0 17217 "Verilog HDL error at %2!s!: enum member %1!s! has value that is outside the representable range of the enum" 0 0 "Design Software" 0 -1 1719936997973 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1719936998044 ""}
