###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        70504   # Number of WRITE/WRITEP commands
num_reads_done                 =       611079   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       484063   # Number of read row buffer hits
num_read_cmds                  =       611077   # Number of READ/READP commands
num_writes_done                =        70504   # Number of read requests issued
num_write_row_hits             =        40780   # Number of write row buffer hits
num_act_cmds                   =       157287   # Number of ACT commands
num_pre_cmds                   =       157260   # Number of PRE commands
num_ondemand_pres              =       134790   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9288134   # Cyles of rank active rank.0
rank_active_cycles.1           =      8952203   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       711866   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1047797   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       637817   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7198   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2451   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3664   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1650   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          978   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1540   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2683   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2431   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          714   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20457   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           38   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =          137   # Write cmd latency (cycles)
write_latency[80-99]           =          283   # Write cmd latency (cycles)
write_latency[100-119]         =          577   # Write cmd latency (cycles)
write_latency[120-139]         =         1019   # Write cmd latency (cycles)
write_latency[140-159]         =         1399   # Write cmd latency (cycles)
write_latency[160-179]         =         1961   # Write cmd latency (cycles)
write_latency[180-199]         =         2544   # Write cmd latency (cycles)
write_latency[200-]            =        62513   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       248789   # Read request latency (cycles)
read_latency[40-59]            =        79591   # Read request latency (cycles)
read_latency[60-79]            =        87115   # Read request latency (cycles)
read_latency[80-99]            =        35576   # Read request latency (cycles)
read_latency[100-119]          =        26645   # Read request latency (cycles)
read_latency[120-139]          =        21031   # Read request latency (cycles)
read_latency[140-159]          =        13553   # Read request latency (cycles)
read_latency[160-179]          =        10267   # Read request latency (cycles)
read_latency[180-199]          =         8560   # Read request latency (cycles)
read_latency[200-]             =        79950   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.51956e+08   # Write energy
read_energy                    =  2.46386e+09   # Read energy
act_energy                     =  4.30337e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.41696e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.02943e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.7958e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.58617e+09   # Active standby energy rank.1
average_read_latency           =      111.985   # Average read request latency (cycles)
average_interarrival           =      14.6703   # Average request interarrival latency (cycles)
total_energy                   =  1.61774e+10   # Total energy (pJ)
average_power                  =      1617.74   # Average power (mW)
average_bandwidth              =      5.81617   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        67724   # Number of WRITE/WRITEP commands
num_reads_done                 =       639885   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       495725   # Number of read row buffer hits
num_read_cmds                  =       639883   # Number of READ/READP commands
num_writes_done                =        67724   # Number of read requests issued
num_write_row_hits             =        42167   # Number of write row buffer hits
num_act_cmds                   =       170418   # Number of ACT commands
num_pre_cmds                   =       170387   # Number of PRE commands
num_ondemand_pres              =       148576   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9111053   # Cyles of rank active rank.0
rank_active_cycles.1           =      9052504   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       888947   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       947496   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       664839   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6426   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2442   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3708   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1508   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          979   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1520   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2699   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2364   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          790   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20334   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           42   # Write cmd latency (cycles)
write_latency[40-59]           =           31   # Write cmd latency (cycles)
write_latency[60-79]           =          118   # Write cmd latency (cycles)
write_latency[80-99]           =          235   # Write cmd latency (cycles)
write_latency[100-119]         =          353   # Write cmd latency (cycles)
write_latency[120-139]         =          738   # Write cmd latency (cycles)
write_latency[140-159]         =          990   # Write cmd latency (cycles)
write_latency[160-179]         =         1331   # Write cmd latency (cycles)
write_latency[180-199]         =         1834   # Write cmd latency (cycles)
write_latency[200-]            =        62049   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       246945   # Read request latency (cycles)
read_latency[40-59]            =        80621   # Read request latency (cycles)
read_latency[60-79]            =        89991   # Read request latency (cycles)
read_latency[80-99]            =        39102   # Read request latency (cycles)
read_latency[100-119]          =        29066   # Read request latency (cycles)
read_latency[120-139]          =        23729   # Read request latency (cycles)
read_latency[140-159]          =        15871   # Read request latency (cycles)
read_latency[160-179]          =        12498   # Read request latency (cycles)
read_latency[180-199]          =        10131   # Read request latency (cycles)
read_latency[200-]             =        91929   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.38078e+08   # Write energy
read_energy                    =  2.58001e+09   # Read energy
act_energy                     =  4.66264e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.26695e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.54798e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.6853e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64876e+09   # Active standby energy rank.1
average_read_latency           =      121.961   # Average read request latency (cycles)
average_interarrival           =      14.1307   # Average request interarrival latency (cycles)
total_energy                   =  1.63046e+10   # Total energy (pJ)
average_power                  =      1630.46   # Average power (mW)
average_bandwidth              =      6.03826   # Average bandwidth
