
# ğŸ”¢ 32-bit ALU Design & Verification using Verilog + UVM

## ğŸ“Œ Project Overview
This project implements a 32-bit Arithmetic Logic Unit (ALU) using Verilog and verifies it using Universal Verification Methodology (UVM). The ALU supports 8 arithmetic and logical operations, and the verification environment achieves 100% functional coverage using a modular UVM testbench.

---

## ğŸ§  ALU Operations
| Op Code | Operation           |
|--------:|----------------------|
| 0000    | Addition             |
| 0001    | Subtraction          |
| 0010    | Multiplication       |
| 0011    | Division             |
| 0100    | Logical Shift Left   |
| 0101    | Logical Shift Right  |
| 0110    | Rotate Left          |
| 0111    | Rotate Right         |

---

## ğŸ› ï¸ UVM Testbench Components
- `alu_txn` â€“ Transaction class
- `alu_seq` â€“ Sequence generating test cases
- `alu_driver` â€“ Drives inputs to the DUT
- `alu_monitor` â€“ Monitors DUT outputs
- `alu_scoreboard` â€“ Checks DUT outputs vs. expected
- `alu_agent` â€“ Groups driver, monitor, config
- `alu_env` â€“ Environment wrapping agent and scoreboard
- `alu_test` â€“ Top-level test scenario

---

## ğŸ§ª Verification Features
- âœ… Self-checking UVM testbench
- âœ… Assertion-based checking
- âœ… Random stimulus generation
- âœ… 100% functional coverage
- âœ… Scalable modular structure

---

## ğŸ§° Tools Used
- Verilog/SystemVerilog
- UVM (Universal Verification Methodology)
- ModelSim
- Cadence Xcelium

---

## ğŸ“ Folder Structure
```
ğŸ“¦ alu_uvm_testbench
 â”£ ğŸ“‚ src         # Verilog ALU design
 â”£ ğŸ“‚ uvm         # UVM components
 â”£ ğŸ“‚ tb          # Testbench top module
 â”£ ğŸ“œ alu_testplan.pdf  # Test plan
 â”— ğŸ“œ README.md
```

---

## ğŸ“¸ Sample Output / Waveform
![photo_2025-04-18_21-07-20](https://github.com/user-attachments/assets/5281268f-836d-4d34-9dcd-2cb34dd2b4ff)


---

## ğŸ“„ Test Plan
ğŸ“¥ [Download PDF Test Plan](./alu_testplan.pdf)

---

## ğŸ‘¨â€ğŸ’» Author
**U R Sachin**  
Electronics & Communication Engineer  
VLSI | UVM | Digital Design Verification Engineer  

[LinkedIn](https://linkedin.com/u-r-sachin) | [GitHub](https://github.com/SACHINUR17) 

---

## â­ Star This Repo If You Found It Useful!
