
PracaInz_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2e0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ec  0800a490  0800a490  0000b490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a97c  0800a97c  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a97c  0800a97c  0000b97c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a984  0800a984  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a984  0800a984  0000b984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a988  0800a988  0000b988  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a98c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c1d4  2**0
                  CONTENTS
 10 .bss          00004ebc  200001d4  200001d4  0000c1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005090  20005090  0000c1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016950  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003592  00000000  00000000  00022b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001358  00000000  00000000  000260e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ecf  00000000  00000000  00027440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f4eb  00000000  00000000  0002830f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014872  00000000  00000000  000477fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed769  00000000  00000000  0005c06c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001497d5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000657c  00000000  00000000  00149818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000065  00000000  00000000  0014fd94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800a478 	.word	0x0800a478

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	0800a478 	.word	0x0800a478

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cbc:	f000 b9a0 	b.w	8001000 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	460c      	mov	r4, r1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d14e      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d50:	4694      	mov	ip, r2
 8000d52:	458c      	cmp	ip, r1
 8000d54:	4686      	mov	lr, r0
 8000d56:	fab2 f282 	clz	r2, r2
 8000d5a:	d962      	bls.n	8000e22 <__udivmoddi4+0xde>
 8000d5c:	b14a      	cbz	r2, 8000d72 <__udivmoddi4+0x2e>
 8000d5e:	f1c2 0320 	rsb	r3, r2, #32
 8000d62:	4091      	lsls	r1, r2
 8000d64:	fa20 f303 	lsr.w	r3, r0, r3
 8000d68:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6c:	4319      	orrs	r1, r3
 8000d6e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f f68c 	uxth.w	r6, ip
 8000d7a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb07 1114 	mls	r1, r7, r4, r1
 8000d86:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d8a:	fb04 f106 	mul.w	r1, r4, r6
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000d9a:	f080 8112 	bcs.w	8000fc2 <__udivmoddi4+0x27e>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 810f 	bls.w	8000fc2 <__udivmoddi4+0x27e>
 8000da4:	3c02      	subs	r4, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a59      	subs	r1, r3, r1
 8000daa:	fa1f f38e 	uxth.w	r3, lr
 8000dae:	fbb1 f0f7 	udiv	r0, r1, r7
 8000db2:	fb07 1110 	mls	r1, r7, r0, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f606 	mul.w	r6, r0, r6
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x94>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000dca:	f080 80fc 	bcs.w	8000fc6 <__udivmoddi4+0x282>
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	f240 80f9 	bls.w	8000fc6 <__udivmoddi4+0x282>
 8000dd4:	4463      	add	r3, ip
 8000dd6:	3802      	subs	r0, #2
 8000dd8:	1b9b      	subs	r3, r3, r6
 8000dda:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa6>
 8000de2:	40d3      	lsrs	r3, r2
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xba>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb4>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa6>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x150>
 8000e06:	42a3      	cmp	r3, r4
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xcc>
 8000e0a:	4290      	cmp	r0, r2
 8000e0c:	f0c0 80f0 	bcc.w	8000ff0 <__udivmoddi4+0x2ac>
 8000e10:	1a86      	subs	r6, r0, r2
 8000e12:	eb64 0303 	sbc.w	r3, r4, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	2d00      	cmp	r5, #0
 8000e1a:	d0e6      	beq.n	8000dea <__udivmoddi4+0xa6>
 8000e1c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e20:	e7e3      	b.n	8000dea <__udivmoddi4+0xa6>
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x204>
 8000e28:	eba1 040c 	sub.w	r4, r1, ip
 8000e2c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e30:	fa1f f78c 	uxth.w	r7, ip
 8000e34:	2101      	movs	r1, #1
 8000e36:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e3e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e46:	fb07 f006 	mul.w	r0, r7, r6
 8000e4a:	4298      	cmp	r0, r3
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x11c>
 8000e4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e52:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x11a>
 8000e58:	4298      	cmp	r0, r3
 8000e5a:	f200 80cd 	bhi.w	8000ff8 <__udivmoddi4+0x2b4>
 8000e5e:	4626      	mov	r6, r4
 8000e60:	1a1c      	subs	r4, r3, r0
 8000e62:	fa1f f38e 	uxth.w	r3, lr
 8000e66:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e6a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e72:	fb00 f707 	mul.w	r7, r0, r7
 8000e76:	429f      	cmp	r7, r3
 8000e78:	d908      	bls.n	8000e8c <__udivmoddi4+0x148>
 8000e7a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7e:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x146>
 8000e84:	429f      	cmp	r7, r3
 8000e86:	f200 80b0 	bhi.w	8000fea <__udivmoddi4+0x2a6>
 8000e8a:	4620      	mov	r0, r4
 8000e8c:	1bdb      	subs	r3, r3, r7
 8000e8e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x9c>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ea4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ea8:	ea43 030c 	orr.w	r3, r3, ip
 8000eac:	40f4      	lsrs	r4, r6
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	0c38      	lsrs	r0, r7, #16
 8000eb4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000eb8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ebc:	fa1f fc87 	uxth.w	ip, r7
 8000ec0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ec4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ec8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ecc:	45a1      	cmp	r9, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d90a      	bls.n	8000eea <__udivmoddi4+0x1a6>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000eda:	f080 8084 	bcs.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ede:	45a1      	cmp	r9, r4
 8000ee0:	f240 8081 	bls.w	8000fe6 <__udivmoddi4+0x2a2>
 8000ee4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ee8:	443c      	add	r4, r7
 8000eea:	eba4 0409 	sub.w	r4, r4, r9
 8000eee:	fa1f f983 	uxth.w	r9, r3
 8000ef2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ef6:	fb00 4413 	mls	r4, r0, r3, r4
 8000efa:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000efe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f02:	45a4      	cmp	ip, r4
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1d2>
 8000f06:	193c      	adds	r4, r7, r4
 8000f08:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000f0c:	d267      	bcs.n	8000fde <__udivmoddi4+0x29a>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d965      	bls.n	8000fde <__udivmoddi4+0x29a>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f1a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f1e:	eba4 040c 	sub.w	r4, r4, ip
 8000f22:	429c      	cmp	r4, r3
 8000f24:	46ce      	mov	lr, r9
 8000f26:	469c      	mov	ip, r3
 8000f28:	d351      	bcc.n	8000fce <__udivmoddi4+0x28a>
 8000f2a:	d04e      	beq.n	8000fca <__udivmoddi4+0x286>
 8000f2c:	b155      	cbz	r5, 8000f44 <__udivmoddi4+0x200>
 8000f2e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f32:	eb64 040c 	sbc.w	r4, r4, ip
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	40cb      	lsrs	r3, r1
 8000f3c:	431e      	orrs	r6, r3
 8000f3e:	40cc      	lsrs	r4, r1
 8000f40:	e9c5 6400 	strd	r6, r4, [r5]
 8000f44:	2100      	movs	r1, #0
 8000f46:	e750      	b.n	8000dea <__udivmoddi4+0xa6>
 8000f48:	f1c2 0320 	rsb	r3, r2, #32
 8000f4c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f50:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f54:	fa24 f303 	lsr.w	r3, r4, r3
 8000f58:	4094      	lsls	r4, r2
 8000f5a:	430c      	orrs	r4, r1
 8000f5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f60:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f64:	fa1f f78c 	uxth.w	r7, ip
 8000f68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f6c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f70:	0c23      	lsrs	r3, r4, #16
 8000f72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f76:	fb00 f107 	mul.w	r1, r0, r7
 8000f7a:	4299      	cmp	r1, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x24c>
 8000f7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f82:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000f86:	d22c      	bcs.n	8000fe2 <__udivmoddi4+0x29e>
 8000f88:	4299      	cmp	r1, r3
 8000f8a:	d92a      	bls.n	8000fe2 <__udivmoddi4+0x29e>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4463      	add	r3, ip
 8000f90:	1a5b      	subs	r3, r3, r1
 8000f92:	b2a4      	uxth	r4, r4
 8000f94:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f98:	fb08 3311 	mls	r3, r8, r1, r3
 8000f9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fa0:	fb01 f307 	mul.w	r3, r1, r7
 8000fa4:	42a3      	cmp	r3, r4
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x276>
 8000fa8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fac:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000fb0:	d213      	bcs.n	8000fda <__udivmoddi4+0x296>
 8000fb2:	42a3      	cmp	r3, r4
 8000fb4:	d911      	bls.n	8000fda <__udivmoddi4+0x296>
 8000fb6:	3902      	subs	r1, #2
 8000fb8:	4464      	add	r4, ip
 8000fba:	1ae4      	subs	r4, r4, r3
 8000fbc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fc0:	e739      	b.n	8000e36 <__udivmoddi4+0xf2>
 8000fc2:	4604      	mov	r4, r0
 8000fc4:	e6f0      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fc6:	4608      	mov	r0, r1
 8000fc8:	e706      	b.n	8000dd8 <__udivmoddi4+0x94>
 8000fca:	45c8      	cmp	r8, r9
 8000fcc:	d2ae      	bcs.n	8000f2c <__udivmoddi4+0x1e8>
 8000fce:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fd2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fd6:	3801      	subs	r0, #1
 8000fd8:	e7a8      	b.n	8000f2c <__udivmoddi4+0x1e8>
 8000fda:	4631      	mov	r1, r6
 8000fdc:	e7ed      	b.n	8000fba <__udivmoddi4+0x276>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	e799      	b.n	8000f16 <__udivmoddi4+0x1d2>
 8000fe2:	4630      	mov	r0, r6
 8000fe4:	e7d4      	b.n	8000f90 <__udivmoddi4+0x24c>
 8000fe6:	46d6      	mov	lr, sl
 8000fe8:	e77f      	b.n	8000eea <__udivmoddi4+0x1a6>
 8000fea:	4463      	add	r3, ip
 8000fec:	3802      	subs	r0, #2
 8000fee:	e74d      	b.n	8000e8c <__udivmoddi4+0x148>
 8000ff0:	4606      	mov	r6, r0
 8000ff2:	4623      	mov	r3, r4
 8000ff4:	4608      	mov	r0, r1
 8000ff6:	e70f      	b.n	8000e18 <__udivmoddi4+0xd4>
 8000ff8:	3e02      	subs	r6, #2
 8000ffa:	4463      	add	r3, ip
 8000ffc:	e730      	b.n	8000e60 <__udivmoddi4+0x11c>
 8000ffe:	bf00      	nop

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <can_filter_init>:
#include "can.h"

void can_filter_init ( uint16_t can_client_id, uint32_t can_filter_mask ){
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	6039      	str	r1, [r7, #0]
 800100e:	80fb      	strh	r3, [r7, #6]

	/* Enter filter initialization mode */
	CAN1->FMR |= CAN_FMR_FINIT;
 8001010:	4b34      	ldr	r3, [pc, #208]	@ (80010e4 <can_filter_init+0xe0>)
 8001012:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001016:	4a33      	ldr	r2, [pc, #204]	@ (80010e4 <can_filter_init+0xe0>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

	/*----------------- FILTER BANK 0 -----------------------*/

	/* Use filter bank 0 in IDENTIFIER MASK MODE 1 */
	CAN1->FM1R |= CAN_FM1R_FBM0;
 8001020:	4b30      	ldr	r3, [pc, #192]	@ (80010e4 <can_filter_init+0xe0>)
 8001022:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001026:	4a2f      	ldr	r2, [pc, #188]	@ (80010e4 <can_filter_init+0xe0>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204

	/* CAN filter scale - use 1 single 32 bit register */
	CAN1->FS1R |= CAN_FS1R_FSC0;
 8001030:	4b2c      	ldr	r3, [pc, #176]	@ (80010e4 <can_filter_init+0xe0>)
 8001032:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8001036:	4a2b      	ldr	r2, [pc, #172]	@ (80010e4 <can_filter_init+0xe0>)
 8001038:	f043 0301 	orr.w	r3, r3, #1
 800103c:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c

	/* assign to FIFO 0 */
	CAN1->FFA1R &= ~CAN_FFA1R_FFA0;
 8001040:	4b28      	ldr	r3, [pc, #160]	@ (80010e4 <can_filter_init+0xe0>)
 8001042:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8001046:	4a27      	ldr	r2, [pc, #156]	@ (80010e4 <can_filter_init+0xe0>)
 8001048:	f023 0301 	bic.w	r3, r3, #1
 800104c:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

	/* Filter activation register */
	CAN1->FA1R |= CAN_FA1R_FACT0;
 8001050:	4b24      	ldr	r3, [pc, #144]	@ (80010e4 <can_filter_init+0xe0>)
 8001052:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8001056:	4a23      	ldr	r2, [pc, #140]	@ (80010e4 <can_filter_init+0xe0>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	/*--------------- FILTER CONTENT ------------------------*/

	/* Register 1 - filter */
	CAN1->sFilterRegister[0].FR1 = (can_client_id << STDID_POS);
 8001060:	88fb      	ldrh	r3, [r7, #6]
 8001062:	4a20      	ldr	r2, [pc, #128]	@ (80010e4 <can_filter_init+0xe0>)
 8001064:	051b      	lsls	r3, r3, #20
 8001066:	f8c2 3240 	str.w	r3, [r2, #576]	@ 0x240

	/* Register 2 - filter mask */
	CAN1->sFilterRegister[0].FR2 = (can_filter_mask << STDID_POS);
 800106a:	4a1e      	ldr	r2, [pc, #120]	@ (80010e4 <can_filter_init+0xe0>)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	051b      	lsls	r3, r3, #20
 8001070:	f8c2 3244 	str.w	r3, [r2, #580]	@ 0x244
	/*-------------------------------------------------------*/

	/*----------------- FILTER BANK 1 -----------------------*/

	/* Use filter bank 0 in IDENTIFIER MASK MODE 1 */
	CAN1->FM1R |= CAN_FM1R_FBM1;
 8001074:	4b1b      	ldr	r3, [pc, #108]	@ (80010e4 <can_filter_init+0xe0>)
 8001076:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800107a:	4a1a      	ldr	r2, [pc, #104]	@ (80010e4 <can_filter_init+0xe0>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204

	/* CAN filter scale - use 1 single 32 bit register */
	CAN1->FS1R |= CAN_FS1R_FSC1;
 8001084:	4b17      	ldr	r3, [pc, #92]	@ (80010e4 <can_filter_init+0xe0>)
 8001086:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 800108a:	4a16      	ldr	r2, [pc, #88]	@ (80010e4 <can_filter_init+0xe0>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c

	/* assign to FIFO 0 */
	CAN1->FFA1R &= ~CAN_FFA1R_FFA1;
 8001094:	4b13      	ldr	r3, [pc, #76]	@ (80010e4 <can_filter_init+0xe0>)
 8001096:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800109a:	4a12      	ldr	r2, [pc, #72]	@ (80010e4 <can_filter_init+0xe0>)
 800109c:	f023 0302 	bic.w	r3, r3, #2
 80010a0:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

	/* Filter activation register */
	CAN1->FA1R |= CAN_FA1R_FACT1;
 80010a4:	4b0f      	ldr	r3, [pc, #60]	@ (80010e4 <can_filter_init+0xe0>)
 80010a6:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80010aa:	4a0e      	ldr	r2, [pc, #56]	@ (80010e4 <can_filter_init+0xe0>)
 80010ac:	f043 0302 	orr.w	r3, r3, #2
 80010b0:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	/*--------------- FILTER CONTENT ------------------------*/

	/* Register 1 - filter */
	CAN1->sFilterRegister[1].FR1 = (can_client_id << STDID_POS);
 80010b4:	88fb      	ldrh	r3, [r7, #6]
 80010b6:	4a0b      	ldr	r2, [pc, #44]	@ (80010e4 <can_filter_init+0xe0>)
 80010b8:	051b      	lsls	r3, r3, #20
 80010ba:	f8c2 3248 	str.w	r3, [r2, #584]	@ 0x248

	/* Register 2 - filter mask */
	CAN1->sFilterRegister[1].FR2 = (can_filter_mask << STDID_POS);
 80010be:	4a09      	ldr	r2, [pc, #36]	@ (80010e4 <can_filter_init+0xe0>)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	051b      	lsls	r3, r3, #20
 80010c4:	f8c2 324c 	str.w	r3, [r2, #588]	@ 0x24c

	/*-------------------------------------------------------*/

	/* Leave filter initialization mode */
	CAN1->FMR &= ~CAN_FMR_FINIT;
 80010c8:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <can_filter_init+0xe0>)
 80010ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80010ce:	4a05      	ldr	r2, [pc, #20]	@ (80010e4 <can_filter_init+0xe0>)
 80010d0:	f023 0301 	bic.w	r3, r3, #1
 80010d4:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

}
 80010d8:	bf00      	nop
 80010da:	370c      	adds	r7, #12
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40006400 	.word	0x40006400

080010e8 <can_init>:

void can_init (){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0

	/* Enable clock access to CAN */
	RCC->APB1ENR |= RCC_APB1ENR_CAN1;
 80010ec:	4b5b      	ldr	r3, [pc, #364]	@ (800125c <can_init+0x174>)
 80010ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f0:	4a5a      	ldr	r2, [pc, #360]	@ (800125c <can_init+0x174>)
 80010f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80010f6:	6413      	str	r3, [r2, #64]	@ 0x40

	/*---------------------- GPIOD ---------------------*/

	/* Enable pins - port D */
	RCC->AHB1ENR |= RCC_GPIOD_EN;
 80010f8:	4b58      	ldr	r3, [pc, #352]	@ (800125c <can_init+0x174>)
 80010fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fc:	4a57      	ldr	r2, [pc, #348]	@ (800125c <can_init+0x174>)
 80010fe:	f043 0308 	orr.w	r3, r3, #8
 8001102:	6313      	str	r3, [r2, #48]	@ 0x30

	/* PD0 - CAN1_RD */
	GPIOD->MODER |= MODE_PD0_1;
 8001104:	4b56      	ldr	r3, [pc, #344]	@ (8001260 <can_init+0x178>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a55      	ldr	r2, [pc, #340]	@ (8001260 <can_init+0x178>)
 800110a:	f043 0302 	orr.w	r3, r3, #2
 800110e:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~MODE_PD0_0;
 8001110:	4b53      	ldr	r3, [pc, #332]	@ (8001260 <can_init+0x178>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a52      	ldr	r2, [pc, #328]	@ (8001260 <can_init+0x178>)
 8001116:	f023 0301 	bic.w	r3, r3, #1
 800111a:	6013      	str	r3, [r2, #0]

	/* Set PD0 alternate function to CAN1_RD (AF9) */
	GPIOD->AFR[0] |= AFRL0_3;
 800111c:	4b50      	ldr	r3, [pc, #320]	@ (8001260 <can_init+0x178>)
 800111e:	6a1b      	ldr	r3, [r3, #32]
 8001120:	4a4f      	ldr	r2, [pc, #316]	@ (8001260 <can_init+0x178>)
 8001122:	f043 0308 	orr.w	r3, r3, #8
 8001126:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] &= ~AFRL0_2;
 8001128:	4b4d      	ldr	r3, [pc, #308]	@ (8001260 <can_init+0x178>)
 800112a:	6a1b      	ldr	r3, [r3, #32]
 800112c:	4a4c      	ldr	r2, [pc, #304]	@ (8001260 <can_init+0x178>)
 800112e:	f023 0304 	bic.w	r3, r3, #4
 8001132:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] &= ~AFRL0_1;
 8001134:	4b4a      	ldr	r3, [pc, #296]	@ (8001260 <can_init+0x178>)
 8001136:	6a1b      	ldr	r3, [r3, #32]
 8001138:	4a49      	ldr	r2, [pc, #292]	@ (8001260 <can_init+0x178>)
 800113a:	f023 0302 	bic.w	r3, r3, #2
 800113e:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL0_0;
 8001140:	4b47      	ldr	r3, [pc, #284]	@ (8001260 <can_init+0x178>)
 8001142:	6a1b      	ldr	r3, [r3, #32]
 8001144:	4a46      	ldr	r2, [pc, #280]	@ (8001260 <can_init+0x178>)
 8001146:	f043 0301 	orr.w	r3, r3, #1
 800114a:	6213      	str	r3, [r2, #32]

	/* PD1 - CAN1_TD */
	GPIOD->MODER |= MODE_PD1_1;
 800114c:	4b44      	ldr	r3, [pc, #272]	@ (8001260 <can_init+0x178>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a43      	ldr	r2, [pc, #268]	@ (8001260 <can_init+0x178>)
 8001152:	f043 0308 	orr.w	r3, r3, #8
 8001156:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~MODE_PD1_0;
 8001158:	4b41      	ldr	r3, [pc, #260]	@ (8001260 <can_init+0x178>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a40      	ldr	r2, [pc, #256]	@ (8001260 <can_init+0x178>)
 800115e:	f023 0304 	bic.w	r3, r3, #4
 8001162:	6013      	str	r3, [r2, #0]

	/* Set PD1 alternate function to CAN1_TD (AF9) */
	GPIOD->AFR[0] |= AFRL1_3;
 8001164:	4b3e      	ldr	r3, [pc, #248]	@ (8001260 <can_init+0x178>)
 8001166:	6a1b      	ldr	r3, [r3, #32]
 8001168:	4a3d      	ldr	r2, [pc, #244]	@ (8001260 <can_init+0x178>)
 800116a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800116e:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] &= ~AFRL1_2;
 8001170:	4b3b      	ldr	r3, [pc, #236]	@ (8001260 <can_init+0x178>)
 8001172:	6a1b      	ldr	r3, [r3, #32]
 8001174:	4a3a      	ldr	r2, [pc, #232]	@ (8001260 <can_init+0x178>)
 8001176:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800117a:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] &= ~AFRL1_1;
 800117c:	4b38      	ldr	r3, [pc, #224]	@ (8001260 <can_init+0x178>)
 800117e:	6a1b      	ldr	r3, [r3, #32]
 8001180:	4a37      	ldr	r2, [pc, #220]	@ (8001260 <can_init+0x178>)
 8001182:	f023 0320 	bic.w	r3, r3, #32
 8001186:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL1_0;
 8001188:	4b35      	ldr	r3, [pc, #212]	@ (8001260 <can_init+0x178>)
 800118a:	6a1b      	ldr	r3, [r3, #32]
 800118c:	4a34      	ldr	r2, [pc, #208]	@ (8001260 <can_init+0x178>)
 800118e:	f043 0310 	orr.w	r3, r3, #16
 8001192:	6213      	str	r3, [r2, #32]

	/* ------------------------------------------------------ */

	/* ENTER initialization mode - set INRQ in CAN_MC */
	CAN1->MCR |= CAN_MCR_INRQ;
 8001194:	4b33      	ldr	r3, [pc, #204]	@ (8001264 <can_init+0x17c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a32      	ldr	r2, [pc, #200]	@ (8001264 <can_init+0x17c>)
 800119a:	f043 0301 	orr.w	r3, r3, #1
 800119e:	6013      	str	r3, [r2, #0]

	/* Wait until INAK bit in CAN_MSR is set */
	while ( ! (CAN1->MSR & CAN_MSR_INAK) ){}
 80011a0:	bf00      	nop
 80011a2:	4b30      	ldr	r3, [pc, #192]	@ (8001264 <can_init+0x17c>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d0f9      	beq.n	80011a2 <can_init+0xba>
	 * BS2	-	1
	 * BRP	- 	5
	 */

	/* 15 brp 2 ph 1, 3 ph 2 */
	CAN1->BTR &= ~(1U << 25);
 80011ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001264 <can_init+0x17c>)
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	4a2c      	ldr	r2, [pc, #176]	@ (8001264 <can_init+0x17c>)
 80011b4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80011b8:	61d3      	str	r3, [r2, #28]
	CAN1->BTR |= (1U << 24);
 80011ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001264 <can_init+0x17c>)
 80011bc:	69db      	ldr	r3, [r3, #28]
 80011be:	4a29      	ldr	r2, [pc, #164]	@ (8001264 <can_init+0x17c>)
 80011c0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011c4:	61d3      	str	r3, [r2, #28]

	CAN1->BTR &= ~(1U << 22);
 80011c6:	4b27      	ldr	r3, [pc, #156]	@ (8001264 <can_init+0x17c>)
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	4a26      	ldr	r2, [pc, #152]	@ (8001264 <can_init+0x17c>)
 80011cc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80011d0:	61d3      	str	r3, [r2, #28]
	CAN1->BTR &= ~(1U << 21);
 80011d2:	4b24      	ldr	r3, [pc, #144]	@ (8001264 <can_init+0x17c>)
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	4a23      	ldr	r2, [pc, #140]	@ (8001264 <can_init+0x17c>)
 80011d8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80011dc:	61d3      	str	r3, [r2, #28]
	CAN1->BTR |= (1U << 20);
 80011de:	4b21      	ldr	r3, [pc, #132]	@ (8001264 <can_init+0x17c>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	4a20      	ldr	r2, [pc, #128]	@ (8001264 <can_init+0x17c>)
 80011e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80011e8:	61d3      	str	r3, [r2, #28]

	CAN1->BTR &= ~(1U << 19);
 80011ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001264 <can_init+0x17c>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	4a1d      	ldr	r2, [pc, #116]	@ (8001264 <can_init+0x17c>)
 80011f0:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80011f4:	61d3      	str	r3, [r2, #28]
	CAN1->BTR |= (1U << 18);
 80011f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001264 <can_init+0x17c>)
 80011f8:	69db      	ldr	r3, [r3, #28]
 80011fa:	4a1a      	ldr	r2, [pc, #104]	@ (8001264 <can_init+0x17c>)
 80011fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001200:	61d3      	str	r3, [r2, #28]
	CAN1->BTR |= (1U << 17);
 8001202:	4b18      	ldr	r3, [pc, #96]	@ (8001264 <can_init+0x17c>)
 8001204:	69db      	ldr	r3, [r3, #28]
 8001206:	4a17      	ldr	r2, [pc, #92]	@ (8001264 <can_init+0x17c>)
 8001208:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800120c:	61d3      	str	r3, [r2, #28]
	CAN1->BTR &= ~(1U << 16);
 800120e:	4b15      	ldr	r3, [pc, #84]	@ (8001264 <can_init+0x17c>)
 8001210:	69db      	ldr	r3, [r3, #28]
 8001212:	4a14      	ldr	r2, [pc, #80]	@ (8001264 <can_init+0x17c>)
 8001214:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001218:	61d3      	str	r3, [r2, #28]

	CAN1->BTR |= (1U << 1);
 800121a:	4b12      	ldr	r3, [pc, #72]	@ (8001264 <can_init+0x17c>)
 800121c:	69db      	ldr	r3, [r3, #28]
 800121e:	4a11      	ldr	r2, [pc, #68]	@ (8001264 <can_init+0x17c>)
 8001220:	f043 0302 	orr.w	r3, r3, #2
 8001224:	61d3      	str	r3, [r2, #28]
	CAN1->BTR |= (1U << 2);
 8001226:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <can_init+0x17c>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	4a0e      	ldr	r2, [pc, #56]	@ (8001264 <can_init+0x17c>)
 800122c:	f043 0304 	orr.w	r3, r3, #4
 8001230:	61d3      	str	r3, [r2, #28]
			/*( CAN_BR_PRESCALER << CAN_BTR_BDP_0);*/

	/*---------------------------------------------------------*/

	/*------------------- Set filters -------------------------*/
	can_filter_init(CAN_CLIENT_ID, CAN_FILTER_MASK);
 8001232:	490d      	ldr	r1, [pc, #52]	@ (8001268 <can_init+0x180>)
 8001234:	f44f 60fd 	mov.w	r0, #2024	@ 0x7e8
 8001238:	f7ff fee4 	bl	8001004 <can_filter_init>

	/* LEAVE initialization mode */
	CAN1->MCR &= ~CAN_MCR_INRQ;
 800123c:	4b09      	ldr	r3, [pc, #36]	@ (8001264 <can_init+0x17c>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a08      	ldr	r2, [pc, #32]	@ (8001264 <can_init+0x17c>)
 8001242:	f023 0301 	bic.w	r3, r3, #1
 8001246:	6013      	str	r3, [r2, #0]

	/* Wait until INAK bit in CAN_MSR is cleared */
	while ( (CAN1->MSR & CAN_MSR_INAK) ){}
 8001248:	bf00      	nop
 800124a:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <can_init+0x17c>)
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	2b00      	cmp	r3, #0
 8001254:	d1f9      	bne.n	800124a <can_init+0x162>
}
 8001256:	bf00      	nop
 8001258:	bf00      	nop
 800125a:	bd80      	pop	{r7, pc}
 800125c:	40023800 	.word	0x40023800
 8001260:	40020c00 	.word	0x40020c00
 8001264:	40006400 	.word	0x40006400
 8001268:	ffe00000 	.word	0xffe00000

0800126c <can_send>:

int can_send ( struct can_frame *msg ){
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]

	/* 	Select empty mailbox -
	 *  first step use only one mailbox No. 0
	 *  Wait until transmit mailbox 0 is empty */
	while(!(CAN1->TSR & CAN_TSR_TME0_M)){}
 8001274:	bf00      	nop
 8001276:	4b35      	ldr	r3, [pc, #212]	@ (800134c <can_send+0xe0>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800127e:	2b00      	cmp	r3, #0
 8001280:	d0f9      	beq.n	8001276 <can_send+0xa>

	/* Set up identifier */
	CAN1->sTxMailBox[0].TIR = ( msg->_can_id << STDID_POS );
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	4a31      	ldr	r2, [pc, #196]	@ (800134c <can_send+0xe0>)
 8001288:	051b      	lsls	r3, r3, #20
 800128a:	f8c2 3180 	str.w	r3, [r2, #384]	@ 0x180

	/* Set up DLC - [0:3] bits describe DLC */
	CAN1->sTxMailBox[0].TDTR |= ( msg->_dlc );
 800128e:	4b2f      	ldr	r3, [pc, #188]	@ (800134c <can_send+0xe0>)
 8001290:	f8d3 3184 	ldr.w	r3, [r3, #388]	@ 0x184
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	7892      	ldrb	r2, [r2, #2]
 8001298:	4611      	mov	r1, r2
 800129a:	4a2c      	ldr	r2, [pc, #176]	@ (800134c <can_send+0xe0>)
 800129c:	430b      	orrs	r3, r1
 800129e:	f8c2 3184 	str.w	r3, [r2, #388]	@ 0x184

	/* Set up DATA */
	for ( int i = 0; i < msg->_dlc; ++i){
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	e026      	b.n	80012f6 <can_send+0x8a>

		if ( i < 4){
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	dc0c      	bgt.n	80012c8 <can_send+0x5c>
			/* Write least significant bytes to TDLR register
			 * TDLR stores first four bytes */
			CAN1->sTxMailBox[0].TDLR = ( msg->_data[i] << (i * 8));
 80012ae:	687a      	ldr	r2, [r7, #4]
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	4413      	add	r3, r2
 80012b4:	3303      	adds	r3, #3
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	409a      	lsls	r2, r3
 80012c0:	4b22      	ldr	r3, [pc, #136]	@ (800134c <can_send+0xe0>)
 80012c2:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
 80012c6:	e013      	b.n	80012f0 <can_send+0x84>
		}
		else {
			/* TDHR stores last four bytes of CAN frame */
			CAN1->sTxMailBox[0].TDHR = ( msg->_data[i] << ((i%4) * 8));
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	4413      	add	r3, r2
 80012ce:	3303      	adds	r3, #3
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	4619      	mov	r1, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	425a      	negs	r2, r3
 80012d8:	f003 0303 	and.w	r3, r3, #3
 80012dc:	f002 0203 	and.w	r2, r2, #3
 80012e0:	bf58      	it	pl
 80012e2:	4253      	negpl	r3, r2
 80012e4:	00db      	lsls	r3, r3, #3
 80012e6:	fa01 f203 	lsl.w	r2, r1, r3
 80012ea:	4b18      	ldr	r3, [pc, #96]	@ (800134c <can_send+0xe0>)
 80012ec:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
	for ( int i = 0; i < msg->_dlc; ++i){
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	789b      	ldrb	r3, [r3, #2]
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4293      	cmp	r3, r2
 8001300:	dbd2      	blt.n	80012a8 <can_send+0x3c>
		}
	}

	/* Request transmission- set TXRQ */
	CAN1->sTxMailBox[0].TIR |= CAN_TIxR_TXRQ;
 8001302:	4b12      	ldr	r3, [pc, #72]	@ (800134c <can_send+0xe0>)
 8001304:	f8d3 3180 	ldr.w	r3, [r3, #384]	@ 0x180
 8001308:	4a10      	ldr	r2, [pc, #64]	@ (800134c <can_send+0xe0>)
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	f8c2 3180 	str.w	r3, [r2, #384]	@ 0x180

	/* Wait until transmission takes place
	 * Meanwhile check possible transmission errors */
	while ( !(CAN1->TSR & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0)) ){
 8001312:	e00d      	b.n	8001330 <can_send+0xc4>

		/* Check possible errors - Arbitration Lost ALST0 or
		 * Transmission Error Detection TERR0
		 */
		if ( (CAN1->TSR & CAN_TSR_ALST0) || (CAN1->TSR & CAN_TSR_TERR0) ){
 8001314:	4b0d      	ldr	r3, [pc, #52]	@ (800134c <can_send+0xe0>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f003 0304 	and.w	r3, r3, #4
 800131c:	2b00      	cmp	r3, #0
 800131e:	d105      	bne.n	800132c <can_send+0xc0>
 8001320:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <can_send+0xe0>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f003 0308 	and.w	r3, r3, #8
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <can_send+0xc4>
			return 1;
 800132c:	2301      	movs	r3, #1
 800132e:	e006      	b.n	800133e <can_send+0xd2>
	while ( !(CAN1->TSR & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0)) ){
 8001330:	4b06      	ldr	r3, [pc, #24]	@ (800134c <can_send+0xe0>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	f003 0303 	and.w	r3, r3, #3
 8001338:	2b00      	cmp	r3, #0
 800133a:	d0eb      	beq.n	8001314 <can_send+0xa8>
		}
	}

	return 0;
 800133c:	2300      	movs	r3, #0

}
 800133e:	4618      	mov	r0, r3
 8001340:	3714      	adds	r7, #20
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
 800134a:	bf00      	nop
 800134c:	40006400 	.word	0x40006400

08001350 <gpiob_init>:
 *  Created on: Oct 25, 2024
 *      Author: tomasz
 */
#include "gpiob.h"

void gpiob_init(void){
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0

	RCC->AHB1ENR |= RCC_GPIOB_EN;
 8001354:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <gpiob_init+0x64>)
 8001356:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001358:	4a16      	ldr	r2, [pc, #88]	@ (80013b4 <gpiob_init+0x64>)
 800135a:	f043 0302 	orr.w	r3, r3, #2
 800135e:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOB->MODER &= ~MODE_PB14_1;
 8001360:	4b15      	ldr	r3, [pc, #84]	@ (80013b8 <gpiob_init+0x68>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a14      	ldr	r2, [pc, #80]	@ (80013b8 <gpiob_init+0x68>)
 8001366:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800136a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= MODE_PB14_0;
 800136c:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <gpiob_init+0x68>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a11      	ldr	r2, [pc, #68]	@ (80013b8 <gpiob_init+0x68>)
 8001372:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001376:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~MODE_PB7_1;
 8001378:	4b0f      	ldr	r3, [pc, #60]	@ (80013b8 <gpiob_init+0x68>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a0e      	ldr	r2, [pc, #56]	@ (80013b8 <gpiob_init+0x68>)
 800137e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001382:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= MODE_PB7_0;
 8001384:	4b0c      	ldr	r3, [pc, #48]	@ (80013b8 <gpiob_init+0x68>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a0b      	ldr	r2, [pc, #44]	@ (80013b8 <gpiob_init+0x68>)
 800138a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800138e:	6013      	str	r3, [r2, #0]

	GPIOB->MODER &= ~MODE_PB0_1;
 8001390:	4b09      	ldr	r3, [pc, #36]	@ (80013b8 <gpiob_init+0x68>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a08      	ldr	r2, [pc, #32]	@ (80013b8 <gpiob_init+0x68>)
 8001396:	f023 0302 	bic.w	r3, r3, #2
 800139a:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= MODE_PB0_0;
 800139c:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <gpiob_init+0x68>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <gpiob_init+0x68>)
 80013a2:	f043 0301 	orr.w	r3, r3, #1
 80013a6:	6013      	str	r3, [r2, #0]

}
 80013a8:	bf00      	nop
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	40023800 	.word	0x40023800
 80013b8:	40020400 	.word	0x40020400

080013bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	db0b      	blt.n	80013e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ce:	79fb      	ldrb	r3, [r7, #7]
 80013d0:	f003 021f 	and.w	r2, r3, #31
 80013d4:	4907      	ldr	r1, [pc, #28]	@ (80013f4 <__NVIC_EnableIRQ+0x38>)
 80013d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013da:	095b      	lsrs	r3, r3, #5
 80013dc:	2001      	movs	r0, #1
 80013de:	fa00 f202 	lsl.w	r2, r0, r2
 80013e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	e000e100 	.word	0xe000e100

080013f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	6039      	str	r1, [r7, #0]
 8001402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001408:	2b00      	cmp	r3, #0
 800140a:	db0a      	blt.n	8001422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	b2da      	uxtb	r2, r3
 8001410:	490c      	ldr	r1, [pc, #48]	@ (8001444 <__NVIC_SetPriority+0x4c>)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	0112      	lsls	r2, r2, #4
 8001418:	b2d2      	uxtb	r2, r2
 800141a:	440b      	add	r3, r1
 800141c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001420:	e00a      	b.n	8001438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4908      	ldr	r1, [pc, #32]	@ (8001448 <__NVIC_SetPriority+0x50>)
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	3b04      	subs	r3, #4
 8001430:	0112      	lsls	r2, r2, #4
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	440b      	add	r3, r1
 8001436:	761a      	strb	r2, [r3, #24]
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <compute_uart_div>:

/********************* USART INTERRUPT FLAGS ************************************/

/***************************** USART 2 ******************************************/

uint16_t compute_uart_div ( uint32_t peripheralClock, uint32_t baudRate ){
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
	return ((peripheralClock + (baudRate/2U))/baudRate);
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	085a      	lsrs	r2, r3, #1
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	441a      	add	r2, r3
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	fbb2 f3f3 	udiv	r3, r2, r3
 8001464:	b29b      	uxth	r3, r3
	/*return peripheralClock / ( 8 * 2 * baudRate );*/

}
 8001466:	4618      	mov	r0, r3
 8001468:	370c      	adds	r7, #12
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr

08001472 <set_uart_baudrate>:

void set_uart_baudrate(USART_TypeDef *USART, uint32_t peripheralClock, uint32_t baudRate){
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	60f8      	str	r0, [r7, #12]
 800147a:	60b9      	str	r1, [r7, #8]
 800147c:	607a      	str	r2, [r7, #4]
	USART->BRR = compute_uart_div(peripheralClock,baudRate);
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	68b8      	ldr	r0, [r7, #8]
 8001482:	f7ff ffe3 	bl	800144c <compute_uart_div>
 8001486:	4603      	mov	r3, r0
 8001488:	461a      	mov	r2, r3
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	609a      	str	r2, [r3, #8]
}
 800148e:	bf00      	nop
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <uart2_rx_tx_init>:
 * 	Receive PIN - do not use DMA controller, use interrupt
 *
 *
 ************************** GPS MODULE ******************************
 */
void uart2_rx_tx_init(){
 8001498:	b580      	push	{r7, lr}
 800149a:	af00      	add	r7, sp, #0

	/************** Configure UART2 GPIO PIN (PORT D) ***************/

	/* Enable access to PORTD */
	RCC->AHB1ENR |= RCC_GPIOD_EN;
 800149c:	4b40      	ldr	r3, [pc, #256]	@ (80015a0 <uart2_rx_tx_init+0x108>)
 800149e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a0:	4a3f      	ldr	r2, [pc, #252]	@ (80015a0 <uart2_rx_tx_init+0x108>)
 80014a2:	f043 0308 	orr.w	r3, r3, #8
 80014a6:	6313      	str	r3, [r2, #48]	@ 0x30

	/************************ TRANSMIT PIN ******************************/

	/* Set PD5 to alternate function */
	GPIOD->MODER |= MODE_PD5_1;
 80014a8:	4b3e      	ldr	r3, [pc, #248]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a3d      	ldr	r2, [pc, #244]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014ae:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014b2:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(MODE_PD5_0);
 80014b4:	4b3b      	ldr	r3, [pc, #236]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a3a      	ldr	r2, [pc, #232]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80014be:	6013      	str	r3, [r2, #0]

	/* Set PD5 alternate function to TX */
	GPIOD->AFR[0] &= ~(AFRL5_3);
 80014c0:	4b38      	ldr	r3, [pc, #224]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014c2:	6a1b      	ldr	r3, [r3, #32]
 80014c4:	4a37      	ldr	r2, [pc, #220]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014c6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80014ca:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL5_2;
 80014cc:	4b35      	ldr	r3, [pc, #212]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014ce:	6a1b      	ldr	r3, [r3, #32]
 80014d0:	4a34      	ldr	r2, [pc, #208]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80014d6:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL5_1;
 80014d8:	4b32      	ldr	r3, [pc, #200]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014da:	6a1b      	ldr	r3, [r3, #32]
 80014dc:	4a31      	ldr	r2, [pc, #196]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014e2:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL5_0;
 80014e4:	4b2f      	ldr	r3, [pc, #188]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014e6:	6a1b      	ldr	r3, [r3, #32]
 80014e8:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80014ee:	6213      	str	r3, [r2, #32]

	/************************* RECEIVE PIN *****************************/

	/* Set PD6 to alternate function */
	GPIOD->MODER |= MODE_PD6_1;
 80014f0:	4b2c      	ldr	r3, [pc, #176]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	4a2b      	ldr	r2, [pc, #172]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014fa:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(MODE_PD6_0);
 80014fc:	4b29      	ldr	r3, [pc, #164]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a28      	ldr	r2, [pc, #160]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 8001502:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001506:	6013      	str	r3, [r2, #0]

	/* Set PD6 alternate function to RX (AF7) */
	GPIOD->AFR[0] &= ~(AFRL6_3);
 8001508:	4b26      	ldr	r3, [pc, #152]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 800150a:	6a1b      	ldr	r3, [r3, #32]
 800150c:	4a25      	ldr	r2, [pc, #148]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 800150e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8001512:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL6_2;
 8001514:	4b23      	ldr	r3, [pc, #140]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	4a22      	ldr	r2, [pc, #136]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 800151a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800151e:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL6_1;
 8001520:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 8001522:	6a1b      	ldr	r3, [r3, #32]
 8001524:	4a1f      	ldr	r2, [pc, #124]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 8001526:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800152a:	6213      	str	r3, [r2, #32]
	GPIOD->AFR[0] |= AFRL6_0;
 800152c:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	4a1c      	ldr	r2, [pc, #112]	@ (80015a4 <uart2_rx_tx_init+0x10c>)
 8001532:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001536:	6213      	str	r3, [r2, #32]

	/************************ Configure UART ***************************/

	/* Enable clock access to UART2 */
	RCC->APB1ENR |= RCC_USART2_EN;
 8001538:	4b19      	ldr	r3, [pc, #100]	@ (80015a0 <uart2_rx_tx_init+0x108>)
 800153a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153c:	4a18      	ldr	r2, [pc, #96]	@ (80015a0 <uart2_rx_tx_init+0x108>)
 800153e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001542:	6413      	str	r3, [r2, #64]	@ 0x40

	set_uart_baudrate(USART2,APB1_CLK,USART2_BAUDRATE);
 8001544:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001548:	4917      	ldr	r1, [pc, #92]	@ (80015a8 <uart2_rx_tx_init+0x110>)
 800154a:	4818      	ldr	r0, [pc, #96]	@ (80015ac <uart2_rx_tx_init+0x114>)
 800154c:	f7ff ff91 	bl	8001472 <set_uart_baudrate>

	/* Enable DMA for TX */
	USART2->CR3 = CR3_DMAT | CR3_DMAR;
 8001550:	4b16      	ldr	r3, [pc, #88]	@ (80015ac <uart2_rx_tx_init+0x114>)
 8001552:	22c0      	movs	r2, #192	@ 0xc0
 8001554:	615a      	str	r2, [r3, #20]

	/* Configure transfer direction */
	USART2->CR1 = CR1_TE | CR1_RE;
 8001556:	4b15      	ldr	r3, [pc, #84]	@ (80015ac <uart2_rx_tx_init+0x114>)
 8001558:	220c      	movs	r2, #12
 800155a:	60da      	str	r2, [r3, #12]

	/* Clear all flags */
	USART2->SR &= ~SR_TC;
 800155c:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <uart2_rx_tx_init+0x114>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a12      	ldr	r2, [pc, #72]	@ (80015ac <uart2_rx_tx_init+0x114>)
 8001562:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001566:	6013      	str	r3, [r2, #0]
	USART2->SR &= ~SR_IDLE;
 8001568:	4b10      	ldr	r3, [pc, #64]	@ (80015ac <uart2_rx_tx_init+0x114>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a0f      	ldr	r2, [pc, #60]	@ (80015ac <uart2_rx_tx_init+0x114>)
 800156e:	f023 0310 	bic.w	r3, r3, #16
 8001572:	6013      	str	r3, [r2, #0]
	/*
	 * -> Receive interrupt enable
	 * -> TCIE transmission complete interrupt
	 *
	 */
	USART2->CR1 |= CR1_IDLEIE;
 8001574:	4b0d      	ldr	r3, [pc, #52]	@ (80015ac <uart2_rx_tx_init+0x114>)
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	4a0c      	ldr	r2, [pc, #48]	@ (80015ac <uart2_rx_tx_init+0x114>)
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	60d3      	str	r3, [r2, #12]

	/* Enable UART */
	USART2->CR1 |= CR1_UE;
 8001580:	4b0a      	ldr	r3, [pc, #40]	@ (80015ac <uart2_rx_tx_init+0x114>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	4a09      	ldr	r2, [pc, #36]	@ (80015ac <uart2_rx_tx_init+0x114>)
 8001586:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800158a:	60d3      	str	r3, [r2, #12]


	/* Enable USART2 interrupt in NVIC */
	NVIC_SetPriority(USART2_IRQn,15);
 800158c:	210f      	movs	r1, #15
 800158e:	2026      	movs	r0, #38	@ 0x26
 8001590:	f7ff ff32 	bl	80013f8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8001594:	2026      	movs	r0, #38	@ 0x26
 8001596:	f7ff ff11 	bl	80013bc <__NVIC_EnableIRQ>

}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	40023800 	.word	0x40023800
 80015a4:	40020c00 	.word	0x40020c00
 80015a8:	0280de80 	.word	0x0280de80
 80015ac:	40004400 	.word	0x40004400

080015b0 <uart3_rx_tx_init>:

void uart3_rx_tx_init(void){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0

	/************** Configure UART3 GPIO PIN (PORT B) ***************/

	/* Enable access to PORTB */
	RCC->AHB1ENR |= RCC_GPIOB_EN;
 80015b4:	4b3b      	ldr	r3, [pc, #236]	@ (80016a4 <uart3_rx_tx_init+0xf4>)
 80015b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b8:	4a3a      	ldr	r2, [pc, #232]	@ (80016a4 <uart3_rx_tx_init+0xf4>)
 80015ba:	f043 0302 	orr.w	r3, r3, #2
 80015be:	6313      	str	r3, [r2, #48]	@ 0x30

	/************************ TRANSMIT PIN ******************************/

	/* Set PB10 to alternate function */
	GPIOB->MODER |= MODE_PB10_1;
 80015c0:	4b39      	ldr	r3, [pc, #228]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a38      	ldr	r2, [pc, #224]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015ca:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~MODE_PB10_0;
 80015cc:	4b36      	ldr	r3, [pc, #216]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a35      	ldr	r2, [pc, #212]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015d2:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80015d6:	6013      	str	r3, [r2, #0]

	/* Set PB10 alternate function to TX */
	GPIOB->AFR[1] &= ~AFRH10_3;
 80015d8:	4b33      	ldr	r3, [pc, #204]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015dc:	4a32      	ldr	r2, [pc, #200]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015de:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80015e2:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= AFRH10_2;
 80015e4:	4b30      	ldr	r3, [pc, #192]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e8:	4a2f      	ldr	r2, [pc, #188]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015ee:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= AFRH10_1;
 80015f0:	4b2d      	ldr	r3, [pc, #180]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f4:	4a2c      	ldr	r2, [pc, #176]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015fa:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= AFRH10_0;
 80015fc:	4b2a      	ldr	r3, [pc, #168]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 80015fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001600:	4a29      	ldr	r2, [pc, #164]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 8001602:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001606:	6253      	str	r3, [r2, #36]	@ 0x24

	/************************* RECEIVE PIN *****************************/

	/* Set PB11 to alternate function */
	GPIOB->MODER |= MODE_PB11_1;
 8001608:	4b27      	ldr	r3, [pc, #156]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a26      	ldr	r2, [pc, #152]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 800160e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001612:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~MODE_PB11_0;
 8001614:	4b24      	ldr	r3, [pc, #144]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a23      	ldr	r2, [pc, #140]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 800161a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800161e:	6013      	str	r3, [r2, #0]

	/* Set PB11 alternate function to RX */
	GPIOB->AFR[1] &= ~AFRH11_3;
 8001620:	4b21      	ldr	r3, [pc, #132]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 8001622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001624:	4a20      	ldr	r2, [pc, #128]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 8001626:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800162a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= AFRH11_2;
 800162c:	4b1e      	ldr	r3, [pc, #120]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 800162e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001630:	4a1d      	ldr	r2, [pc, #116]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 8001632:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001636:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= AFRH11_1;
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 800163a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800163c:	4a1a      	ldr	r2, [pc, #104]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 800163e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001642:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= AFRH11_0;
 8001644:	4b18      	ldr	r3, [pc, #96]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	4a17      	ldr	r2, [pc, #92]	@ (80016a8 <uart3_rx_tx_init+0xf8>)
 800164a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800164e:	6253      	str	r3, [r2, #36]	@ 0x24

	/************************* Configure UART **************************/

	/* Enable UART3 access to clock */
	RCC->APB1ENR |= RCC_USART3_EN;
 8001650:	4b14      	ldr	r3, [pc, #80]	@ (80016a4 <uart3_rx_tx_init+0xf4>)
 8001652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001654:	4a13      	ldr	r2, [pc, #76]	@ (80016a4 <uart3_rx_tx_init+0xf4>)
 8001656:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800165a:	6413      	str	r3, [r2, #64]	@ 0x40

	/* Set baudrate */
	set_uart_baudrate(USART3,APB1_CLK,USART3_BAUDRATE);
 800165c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001660:	4912      	ldr	r1, [pc, #72]	@ (80016ac <uart3_rx_tx_init+0xfc>)
 8001662:	4813      	ldr	r0, [pc, #76]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 8001664:	f7ff ff05 	bl	8001472 <set_uart_baudrate>

	/* Select to use DMA module for UART */
	USART3->CR3 = CR3_DMAT | CR3_DMAR;
 8001668:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 800166a:	22c0      	movs	r2, #192	@ 0xc0
 800166c:	615a      	str	r2, [r3, #20]

	/* Configure transfer direction */
	USART3->CR1 = CR1_TE | CR1_RE;
 800166e:	4b10      	ldr	r3, [pc, #64]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 8001670:	220c      	movs	r2, #12
 8001672:	60da      	str	r2, [r3, #12]

	/* Clear all flags */
	USART3->SR &= ~SR_TC;
 8001674:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a0d      	ldr	r2, [pc, #52]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 800167a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800167e:	6013      	str	r3, [r2, #0]
	USART3->SR &= ~SR_IDLE;
 8001680:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 8001686:	f023 0310 	bic.w	r3, r3, #16
 800168a:	6013      	str	r3, [r2, #0]

	/* Enable receive and transfer interrupt */
	/* USART3->CR1 |= CR1_TCIE | CR1_RXNEIE;*/

	/* Enable UART */
	USART3->CR1 |= CR1_UE;
 800168c:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <uart3_rx_tx_init+0x100>)
 8001692:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001696:	60d3      	str	r3, [r2, #12]

	/* Enable interrupt in NVIC */
	NVIC_EnableIRQ(USART3_IRQn);
 8001698:	2027      	movs	r0, #39	@ 0x27
 800169a:	f7ff fe8f 	bl	80013bc <__NVIC_EnableIRQ>
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40020400 	.word	0x40020400
 80016ac:	0280de80 	.word	0x0280de80
 80016b0:	40004800 	.word	0x40004800

080016b4 <dma1_init>:

void dma1_init(void){
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0

	/* Enable clock access to DMA1 */
	RCC->AHB1ENR |= RCC_DMA1_EN;
 80016b8:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <dma1_init+0x1c>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016bc:	4a04      	ldr	r2, [pc, #16]	@ (80016d0 <dma1_init+0x1c>)
 80016be:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016c2:	6313      	str	r3, [r2, #48]	@ 0x30

	/* Enable DMA interrupt in NVIC */
	/*NVIC_EnableIRQ(DMA1_Stream3_IRQn);*/

	/* Enable DMA Stream3 interrupt in NVIC */
	NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80016c4:	200e      	movs	r0, #14
 80016c6:	f7ff fe79 	bl	80013bc <__NVIC_EnableIRQ>
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40023800 	.word	0x40023800

080016d4 <dma1_stream5_rx_config>:
	DMA1_Stream3->CR |= DMA_SXCR_EN;

}

/********************** USART2 DMA STREAMS ***************************/
void dma1_stream5_rx_config(uint32_t rx_buffer){
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]

	/* Disable DMA1 stream 5 */
		DMA1_Stream5->CR &= ~ DMA_SXCR_EN;
 80016dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a2c      	ldr	r2, [pc, #176]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 80016e2:	f023 0301 	bic.w	r3, r3, #1
 80016e6:	6013      	str	r3, [r2, #0]

		/* Wait until EN bit is set to 0 */
		while ( DMA1_Stream5->CR & DMA_SXCR_EN ){}
 80016e8:	bf00      	nop
 80016ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f9      	bne.n	80016ea <dma1_stream5_rx_config+0x16>

		/* Clear all interrupt flags related to stream 1 */
		DMA1->HIFCR = HIFCR_CTCIF5 | HIFCR_CHTIF5 |
 80016f6:	4b28      	ldr	r3, [pc, #160]	@ (8001798 <dma1_stream5_rx_config+0xc4>)
 80016f8:	f44f 6274 	mov.w	r2, #3904	@ 0xf40
 80016fc:	60da      	str	r2, [r3, #12]

		/* Writing 1 to each of those bits clears
		 * corresponding bit in interrupt register */

		/* Set peripheral address */
		DMA1_Stream5->PAR = (uint32_t)(&(USART2->DR));
 80016fe:	4b25      	ldr	r3, [pc, #148]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001700:	4a26      	ldr	r2, [pc, #152]	@ (800179c <dma1_stream5_rx_config+0xc8>)
 8001702:	609a      	str	r2, [r3, #8]

		/* Set memory address */
		DMA1_Stream5->M0AR = (uint32_t)(rx_buffer);
 8001704:	4a23      	ldr	r2, [pc, #140]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	60d3      	str	r3, [r2, #12]

		/* Set number of transfers */
		DMA1_Stream5->NDTR = (uint16_t) BUFFER_SIZE_USART2;
 800170a:	4b22      	ldr	r3, [pc, #136]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 800170c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001710:	605a      	str	r2, [r3, #4]

		/* Select channel (4) */
		DMA1_Stream5->CR |= DMA_SXCR_CHSEL_2;
 8001712:	4b20      	ldr	r3, [pc, #128]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a1f      	ldr	r2, [pc, #124]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001718:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800171c:	6013      	str	r3, [r2, #0]
		DMA1_Stream5->CR &= ~DMA_SXCR_CHSEL_1;
 800171e:	4b1d      	ldr	r3, [pc, #116]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a1c      	ldr	r2, [pc, #112]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001724:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001728:	6013      	str	r3, [r2, #0]
		DMA1_Stream5->CR &= ~DMA_SXCR_CHSEL_0;
 800172a:	4b1a      	ldr	r3, [pc, #104]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a19      	ldr	r2, [pc, #100]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001730:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8001734:	6013      	str	r3, [r2, #0]

		/* Enable memory address increment */
		DMA1_Stream5->CR |= DMA_SXCR_MINC;
 8001736:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	4a16      	ldr	r2, [pc, #88]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 800173c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001740:	6013      	str	r3, [r2, #0]

		/* Enable transfer complete interrupt */
		DMA1_Stream5->CR |= DMA_SXCR_TCIE | DMA_SXCR_HTIE;
 8001742:	4b14      	ldr	r3, [pc, #80]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a13      	ldr	r2, [pc, #76]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001748:	f043 0318 	orr.w	r3, r3, #24
 800174c:	6013      	str	r3, [r2, #0]

		/* Enable circular mode */
		DMA1_Stream5->CR |= DMA_SXCR_CRC;
 800174e:	4b11      	ldr	r3, [pc, #68]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a10      	ldr	r2, [pc, #64]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001754:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001758:	6013      	str	r3, [r2, #0]

		/* Set transfer direction (peripheral to memory) */
		DMA1_Stream5->CR &= ~DMA_SXCR_DIR_1;
 800175a:	4b0e      	ldr	r3, [pc, #56]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a0d      	ldr	r2, [pc, #52]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001760:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001764:	6013      	str	r3, [r2, #0]
		DMA1_Stream5->CR &= ~DMA_SXCR_DIR_0;
 8001766:	4b0b      	ldr	r3, [pc, #44]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4a0a      	ldr	r2, [pc, #40]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 800176c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001770:	6013      	str	r3, [r2, #0]

		/* Enable DMA stream */
		DMA1_Stream5->CR |= DMA_SXCR_EN;
 8001772:	4b08      	ldr	r3, [pc, #32]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4a07      	ldr	r2, [pc, #28]	@ (8001794 <dma1_stream5_rx_config+0xc0>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6013      	str	r3, [r2, #0]

		NVIC_SetPriority(DMA1_Stream5_IRQn,15);
 800177e:	210f      	movs	r1, #15
 8001780:	2010      	movs	r0, #16
 8001782:	f7ff fe39 	bl	80013f8 <__NVIC_SetPriority>
		/* Enable DMA Stream5 interrupt in NVIC */
		NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001786:	2010      	movs	r0, #16
 8001788:	f7ff fe18 	bl	80013bc <__NVIC_EnableIRQ>
}
 800178c:	bf00      	nop
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40026088 	.word	0x40026088
 8001798:	40026000 	.word	0x40026000
 800179c:	40004404 	.word	0x40004404

080017a0 <usart2_process_data>:

void usart2_process_data ( gps *gpsPtr, uint8_t *ptr, size_t length ){
 80017a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017a2:	b08d      	sub	sp, #52	@ 0x34
 80017a4:	af06      	add	r7, sp, #24
 80017a6:	60f8      	str	r0, [r7, #12]
 80017a8:	60b9      	str	r1, [r7, #8]
 80017aa:	607a      	str	r2, [r7, #4]

	if ( !parseMessage(gpsPtr, (char *) ptr, length )){
 80017ac:	687a      	ldr	r2, [r7, #4]
 80017ae:	68b9      	ldr	r1, [r7, #8]
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	f000 f8e1 	bl	8001978 <parseMessage>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d14a      	bne.n	8001852 <usart2_process_data+0xb2>

		sprintf(gpsPtr->gps_buffer,"Location: %f %c, %f %c\n", gpsPtr->_latitude,
 80017bc:	68fe      	ldr	r6, [r7, #12]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80017c4:	4618      	mov	r0, r3
 80017c6:	f7fe fecf 	bl	8000568 <__aeabi_f2d>
 80017ca:	4604      	mov	r4, r0
 80017cc:	460d      	mov	r5, r1
				gpsPtr->_latitude_attitude, gpsPtr->_longitude, gpsPtr->_longitude_attitude);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
		sprintf(gpsPtr->gps_buffer,"Location: %f %c, %f %c\n", gpsPtr->_latitude,
 80017d4:	603b      	str	r3, [r7, #0]
				gpsPtr->_latitude_attitude, gpsPtr->_longitude, gpsPtr->_longitude_attitude);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
		sprintf(gpsPtr->gps_buffer,"Location: %f %c, %f %c\n", gpsPtr->_latitude,
 80017dc:	4618      	mov	r0, r3
 80017de:	f7fe fec3 	bl	8000568 <__aeabi_f2d>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
				gpsPtr->_latitude_attitude, gpsPtr->_longitude, gpsPtr->_longitude_attitude);
 80017e6:	68f9      	ldr	r1, [r7, #12]
 80017e8:	f891 1100 	ldrb.w	r1, [r1, #256]	@ 0x100
		sprintf(gpsPtr->gps_buffer,"Location: %f %c, %f %c\n", gpsPtr->_latitude,
 80017ec:	9104      	str	r1, [sp, #16]
 80017ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	9300      	str	r3, [sp, #0]
 80017f6:	4622      	mov	r2, r4
 80017f8:	462b      	mov	r3, r5
 80017fa:	4918      	ldr	r1, [pc, #96]	@ (800185c <usart2_process_data+0xbc>)
 80017fc:	4630      	mov	r0, r6
 80017fe:	f005 ffd5 	bl	80077ac <siprintf>


		for ( size_t i = 0; i < strlen(gpsPtr->gps_buffer); ++i){
 8001802:	2300      	movs	r3, #0
 8001804:	617b      	str	r3, [r7, #20]
 8001806:	e015      	b.n	8001834 <usart2_process_data+0x94>
			USART3->DR = gpsPtr->gps_buffer[i];
 8001808:	68fa      	ldr	r2, [r7, #12]
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	4413      	add	r3, r2
 800180e:	781a      	ldrb	r2, [r3, #0]
 8001810:	4b13      	ldr	r3, [pc, #76]	@ (8001860 <usart2_process_data+0xc0>)
 8001812:	605a      	str	r2, [r3, #4]
			GPIOB->ODR ^= ODR_PB7;
 8001814:	4b13      	ldr	r3, [pc, #76]	@ (8001864 <usart2_process_data+0xc4>)
 8001816:	695b      	ldr	r3, [r3, #20]
 8001818:	4a12      	ldr	r2, [pc, #72]	@ (8001864 <usart2_process_data+0xc4>)
 800181a:	f083 0380 	eor.w	r3, r3, #128	@ 0x80
 800181e:	6153      	str	r3, [r2, #20]
			while(!(USART3->SR & SR_TXE)){}
 8001820:	bf00      	nop
 8001822:	4b0f      	ldr	r3, [pc, #60]	@ (8001860 <usart2_process_data+0xc0>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800182a:	2b00      	cmp	r3, #0
 800182c:	d0f9      	beq.n	8001822 <usart2_process_data+0x82>
		for ( size_t i = 0; i < strlen(gpsPtr->gps_buffer); ++i){
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	3301      	adds	r3, #1
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	4618      	mov	r0, r3
 8001838:	f7fe fd2a 	bl	8000290 <strlen>
 800183c:	4602      	mov	r2, r0
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	4293      	cmp	r3, r2
 8001842:	d3e1      	bcc.n	8001808 <usart2_process_data+0x68>
		}

		while(!(USART3->SR & SR_TC)) {}
 8001844:	bf00      	nop
 8001846:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <usart2_process_data+0xc0>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800184e:	2b00      	cmp	r3, #0
 8001850:	d0f9      	beq.n	8001846 <usart2_process_data+0xa6>

	}

}
 8001852:	bf00      	nop
 8001854:	371c      	adds	r7, #28
 8001856:	46bd      	mov	sp, r7
 8001858:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800185a:	bf00      	nop
 800185c:	0800a490 	.word	0x0800a490
 8001860:	40004800 	.word	0x40004800
 8001864:	40020400 	.word	0x40020400

08001868 <usart2_dma_check_buffer>:

void usart2_dma_check_buffer ( uart_ds *ptr, gps *gpsPtr ){
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]

	size_t pos = BUFFER_SIZE_USART2 - (size_t) GET_DMA_DATA_LENGTH_USART2();
 8001872:	4b1f      	ldr	r3, [pc, #124]	@ (80018f0 <usart2_dma_check_buffer+0x88>)
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800187a:	60fb      	str	r3, [r7, #12]

	if ( pos >= 0 ){

		if ( pos != ptr->old_pos ){
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	429a      	cmp	r2, r3
 8001886:	d02f      	beq.n	80018e8 <usart2_dma_check_buffer+0x80>

		if ( pos > ptr->old_pos ){
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	429a      	cmp	r2, r3
 8001892:	d90e      	bls.n	80018b2 <usart2_dma_check_buffer+0x4a>
			usart2_process_data(gpsPtr, &(ptr->uart_rx_dma_buffer[ptr->old_pos]),pos - ptr->old_pos);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	18d1      	adds	r1, r2, r3
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80018a4:	68fa      	ldr	r2, [r7, #12]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	461a      	mov	r2, r3
 80018aa:	6838      	ldr	r0, [r7, #0]
 80018ac:	f7ff ff78 	bl	80017a0 <usart2_process_data>
 80018b0:	e016      	b.n	80018e0 <usart2_dma_check_buffer+0x78>
		}
		else{
			usart2_process_data(gpsPtr, &(ptr->uart_rx_dma_buffer[ptr->old_pos]),BUFFER_SIZE_USART2 - ptr->old_pos);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80018b8:	687a      	ldr	r2, [r7, #4]
 80018ba:	18d1      	adds	r1, r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80018c2:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80018c6:	461a      	mov	r2, r3
 80018c8:	6838      	ldr	r0, [r7, #0]
 80018ca:	f7ff ff69 	bl	80017a0 <usart2_process_data>
			if ( pos > 0 ){
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d005      	beq.n	80018e0 <usart2_dma_check_buffer+0x78>
				usart2_process_data(gpsPtr,&(ptr->uart_rx_dma_buffer[0]),pos);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	4619      	mov	r1, r3
 80018da:	6838      	ldr	r0, [r7, #0]
 80018dc:	f7ff ff60 	bl	80017a0 <usart2_process_data>
			}
		}

		ptr->old_pos = pos;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
	}
	}
}
 80018e8:	bf00      	nop
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	40026088 	.word	0x40026088

080018f4 <DMA1_Stream1_IRQHandler>:

void DMA1_Stream1_IRQHandler(void){
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0

	/* Transfer complete interrupt */
	if ((DMA1->LISR) & LIFSR_CTCIF1){
 80018f8:	4b08      	ldr	r3, [pc, #32]	@ (800191c <DMA1_Stream1_IRQHandler+0x28>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001900:	2b00      	cmp	r3, #0
 8001902:	d005      	beq.n	8001910 <DMA1_Stream1_IRQHandler+0x1c>

		DMA1->LIFCR |= LIFCR_CTCIF1;
 8001904:	4b05      	ldr	r3, [pc, #20]	@ (800191c <DMA1_Stream1_IRQHandler+0x28>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	4a04      	ldr	r2, [pc, #16]	@ (800191c <DMA1_Stream1_IRQHandler+0x28>)
 800190a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800190e:	6093      	str	r3, [r2, #8]
	}
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	40026000 	.word	0x40026000

08001920 <DMA1_Stream3_IRQHandler>:

void DMA1_Stream3_IRQHandler(void){
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0

	/* Transfer complete interrupt */
	if ((DMA1->LISR) & LIFSR_CTCIF3){
 8001924:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <DMA1_Stream3_IRQHandler+0x34>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d00b      	beq.n	8001948 <DMA1_Stream3_IRQHandler+0x28>

		GPIOB->ODR |= ODR_PB14;
 8001930:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <DMA1_Stream3_IRQHandler+0x38>)
 8001932:	695b      	ldr	r3, [r3, #20]
 8001934:	4a08      	ldr	r2, [pc, #32]	@ (8001958 <DMA1_Stream3_IRQHandler+0x38>)
 8001936:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800193a:	6153      	str	r3, [r2, #20]
		DMA1->LIFCR |= LIFSR_CTCIF3;
 800193c:	4b05      	ldr	r3, [pc, #20]	@ (8001954 <DMA1_Stream3_IRQHandler+0x34>)
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	4a04      	ldr	r2, [pc, #16]	@ (8001954 <DMA1_Stream3_IRQHandler+0x34>)
 8001942:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001946:	6093      	str	r3, [r2, #8]
	}
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	40026000 	.word	0x40026000
 8001958:	40020400 	.word	0x40020400

0800195c <DMA1_Stream6_IRQHandler>:

void DMA1_Stream6_IRQHandler(void){
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0

}
 8001960:	bf00      	nop
 8001962:	46bd      	mov	sp, r7
 8001964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001968:	4770      	bx	lr

0800196a <USART3_IRQHandler>:
void uart2_callback(void){

}


void USART3_IRQHandler(void){
 800196a:	b480      	push	{r7}
 800196c:	af00      	add	r7, sp, #0

}
 800196e:	bf00      	nop
 8001970:	46bd      	mov	sp, r7
 8001972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001976:	4770      	bx	lr

08001978 <parseMessage>:
#include "gps.h"

int parseMessage ( gps *gpsStruct, char *msg, size_t length){
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	60f8      	str	r0, [r7, #12]
 8001980:	60b9      	str	r1, [r7, #8]
 8001982:	607a      	str	r2, [r7, #4]

	for ( int i = 0; i < strlen(GPGGA_HEADER); ++i){
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	e00e      	b.n	80019a8 <parseMessage+0x30>
		if ( msg[i] != GPGGA_HEADER[i] )
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	68ba      	ldr	r2, [r7, #8]
 800198e:	4413      	add	r3, r2
 8001990:	781a      	ldrb	r2, [r3, #0]
 8001992:	4934      	ldr	r1, [pc, #208]	@ (8001a64 <parseMessage+0xec>)
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	440b      	add	r3, r1
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d001      	beq.n	80019a2 <parseMessage+0x2a>
			return 1;
 800199e:	2301      	movs	r3, #1
 80019a0:	e05b      	b.n	8001a5a <parseMessage+0xe2>
	for ( int i = 0; i < strlen(GPGGA_HEADER); ++i){
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	2b05      	cmp	r3, #5
 80019ac:	d9ed      	bls.n	800198a <parseMessage+0x12>
	}

		if ( strtok(msg,",") == NULL){
 80019ae:	492e      	ldr	r1, [pc, #184]	@ (8001a68 <parseMessage+0xf0>)
 80019b0:	68b8      	ldr	r0, [r7, #8]
 80019b2:	f005 ff79 	bl	80078a8 <strtok>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d101      	bne.n	80019c0 <parseMessage+0x48>
			return 1;
 80019bc:	2301      	movs	r3, #1
 80019be:	e04c      	b.n	8001a5a <parseMessage+0xe2>
		}

		if ( strtok(NULL,",") == NULL){
 80019c0:	4929      	ldr	r1, [pc, #164]	@ (8001a68 <parseMessage+0xf0>)
 80019c2:	2000      	movs	r0, #0
 80019c4:	f005 ff70 	bl	80078a8 <strtok>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d101      	bne.n	80019d2 <parseMessage+0x5a>
			return 1;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e043      	b.n	8001a5a <parseMessage+0xe2>
		}

		gpsStruct->_latitude = atof(strtok(NULL,","));
 80019d2:	4925      	ldr	r1, [pc, #148]	@ (8001a68 <parseMessage+0xf0>)
 80019d4:	2000      	movs	r0, #0
 80019d6:	f005 ff67 	bl	80078a8 <strtok>
 80019da:	4603      	mov	r3, r0
 80019dc:	4618      	mov	r0, r3
 80019de:	f004 f913 	bl	8005c08 <atof>
 80019e2:	ec53 2b10 	vmov	r2, r3, d0
 80019e6:	4610      	mov	r0, r2
 80019e8:	4619      	mov	r1, r3
 80019ea:	f7ff f90d 	bl	8000c08 <__aeabi_d2f>
 80019ee:	4602      	mov	r2, r0
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
		gpsStruct->_latitude_attitude = strtok(NULL,",")[0];
 80019f6:	491c      	ldr	r1, [pc, #112]	@ (8001a68 <parseMessage+0xf0>)
 80019f8:	2000      	movs	r0, #0
 80019fa:	f005 ff55 	bl	80078a8 <strtok>
 80019fe:	4603      	mov	r3, r0
 8001a00:	781a      	ldrb	r2, [r3, #0]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108

		gpsStruct->_longitude = atof(strtok(NULL,","));
 8001a08:	4917      	ldr	r1, [pc, #92]	@ (8001a68 <parseMessage+0xf0>)
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f005 ff4c 	bl	80078a8 <strtok>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4618      	mov	r0, r3
 8001a14:	f004 f8f8 	bl	8005c08 <atof>
 8001a18:	ec53 2b10 	vmov	r2, r3, d0
 8001a1c:	4610      	mov	r0, r2
 8001a1e:	4619      	mov	r1, r3
 8001a20:	f7ff f8f2 	bl	8000c08 <__aeabi_d2f>
 8001a24:	4602      	mov	r2, r0
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
		gpsStruct->_longitude_attitude = strtok(NULL,",")[0];
 8001a2c:	490e      	ldr	r1, [pc, #56]	@ (8001a68 <parseMessage+0xf0>)
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f005 ff3a 	bl	80078a8 <strtok>
 8001a34:	4603      	mov	r3, r0
 8001a36:	781a      	ldrb	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100

		if (atoi(strtok(NULL,","))){
 8001a3e:	490a      	ldr	r1, [pc, #40]	@ (8001a68 <parseMessage+0xf0>)
 8001a40:	2000      	movs	r0, #0
 8001a42:	f005 ff31 	bl	80078a8 <strtok>
 8001a46:	4603      	mov	r3, r0
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f004 f8e0 	bl	8005c0e <atoi>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <parseMessage+0xe0>
			return 0;
 8001a54:	2300      	movs	r3, #0
 8001a56:	e000      	b.n	8001a5a <parseMessage+0xe2>
		}


	return 1;
 8001a58:	2301      	movs	r3, #1
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	0800a4ac 	.word	0x0800a4ac
 8001a68:	0800a4a8 	.word	0x0800a4a8

08001a6c <main>:
		vTaskDelay(1000);
	}
}

int main(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af02      	add	r7, sp, #8

	/* HAL_Init contains NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4) */
	HAL_Init();
 8001a72:	f000 fb57 	bl	8002124 <HAL_Init>
	SystemClock_Config();
 8001a76:	f000 f8cd 	bl	8001c14 <SystemClock_Config>

	gpiob_init(); /* Init user's LED's */
 8001a7a:	f7ff fc69 	bl	8001350 <gpiob_init>

	/* Create QUEUE's */
	if ( (gpsReceiver = xQueueCreate(QUEUE_LENGTH,sizeof(uint8_t))) == NULL ){
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2101      	movs	r1, #1
 8001a82:	200a      	movs	r0, #10
 8001a84:	f001 fd9f 	bl	80035c6 <xQueueGenericCreate>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	4a22      	ldr	r2, [pc, #136]	@ (8001b14 <main+0xa8>)
 8001a8c:	6013      	str	r3, [r2, #0]
 8001a8e:	4b21      	ldr	r3, [pc, #132]	@ (8001b14 <main+0xa8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d105      	bne.n	8001aa2 <main+0x36>
	  GPIOB->ODR |= ODR_PB14;
 8001a96:	4b20      	ldr	r3, [pc, #128]	@ (8001b18 <main+0xac>)
 8001a98:	695b      	ldr	r3, [r3, #20]
 8001a9a:	4a1f      	ldr	r2, [pc, #124]	@ (8001b18 <main+0xac>)
 8001a9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aa0:	6153      	str	r3, [r2, #20]
	}

	uart2_rx_tx_init();
 8001aa2:	f7ff fcf9 	bl	8001498 <uart2_rx_tx_init>
	uart3_rx_tx_init();
 8001aa6:	f7ff fd83 	bl	80015b0 <uart3_rx_tx_init>
	dma1_init();
 8001aaa:	f7ff fe03 	bl	80016b4 <dma1_init>
	dma1_stream5_rx_config((uint32_t) usart2.uart_rx_dma_buffer);
 8001aae:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <main+0xb0>)
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff fe0f 	bl	80016d4 <dma1_stream5_rx_config>

	can_init();
 8001ab6:	f7ff fb17 	bl	80010e8 <can_init>

	if ( pdPASS != xTaskCreate(usart2_dma_rx_task,"DMAU2",2048,NULL,configMAX_PRIORITIES-1,NULL)){
 8001aba:	2300      	movs	r3, #0
 8001abc:	9301      	str	r3, [sp, #4]
 8001abe:	2337      	movs	r3, #55	@ 0x37
 8001ac0:	9300      	str	r3, [sp, #0]
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ac8:	4915      	ldr	r1, [pc, #84]	@ (8001b20 <main+0xb4>)
 8001aca:	4816      	ldr	r0, [pc, #88]	@ (8001b24 <main+0xb8>)
 8001acc:	f002 fa2a 	bl	8003f24 <xTaskCreate>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d005      	beq.n	8001ae2 <main+0x76>
		GPIOB->ODR |= ODR_PB7;
 8001ad6:	4b10      	ldr	r3, [pc, #64]	@ (8001b18 <main+0xac>)
 8001ad8:	695b      	ldr	r3, [r3, #20]
 8001ada:	4a0f      	ldr	r2, [pc, #60]	@ (8001b18 <main+0xac>)
 8001adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ae0:	6153      	str	r3, [r2, #20]
		}

	if ( pdPASS != xTaskCreate(can_task,"CAN", 1000, NULL, configMAX_PRIORITIES-1, NULL)){
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	9301      	str	r3, [sp, #4]
 8001ae6:	2337      	movs	r3, #55	@ 0x37
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2300      	movs	r3, #0
 8001aec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001af0:	490d      	ldr	r1, [pc, #52]	@ (8001b28 <main+0xbc>)
 8001af2:	480e      	ldr	r0, [pc, #56]	@ (8001b2c <main+0xc0>)
 8001af4:	f002 fa16 	bl	8003f24 <xTaskCreate>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d005      	beq.n	8001b0a <main+0x9e>
	 GPIOB->ODR |= ODR_PB7;
 8001afe:	4b06      	ldr	r3, [pc, #24]	@ (8001b18 <main+0xac>)
 8001b00:	695b      	ldr	r3, [r3, #20]
 8001b02:	4a05      	ldr	r2, [pc, #20]	@ (8001b18 <main+0xac>)
 8001b04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b08:	6153      	str	r3, [r2, #20]
	}

	vTaskStartScheduler();
 8001b0a:	f002 fb9f 	bl	800424c <vTaskStartScheduler>

  while (1)
 8001b0e:	bf00      	nop
 8001b10:	e7fd      	b.n	8001b0e <main+0xa2>
 8001b12:	bf00      	nop
 8001b14:	20000508 	.word	0x20000508
 8001b18:	40020400 	.word	0x40020400
 8001b1c:	200001f0 	.word	0x200001f0
 8001b20:	0800a4b4 	.word	0x0800a4b4
 8001b24:	08001ce9 	.word	0x08001ce9
 8001b28:	0800a4bc 	.word	0x0800a4bc
 8001b2c:	08001d31 	.word	0x08001d31

08001b30 <USART2_IRQHandler>:
  {
  }
}

void USART2_IRQHandler(void){
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0

	if (USART2->SR & SR_IDLE){
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <USART2_IRQHandler+0x60>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0310 	and.w	r3, r3, #16
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d022      	beq.n	8001b88 <USART2_IRQHandler+0x58>

		uint8_t d = 1;
 8001b42:	2301      	movs	r3, #1
 8001b44:	71fb      	strb	r3, [r7, #7]

		xHigherPriorityTaskWoken = pdFALSE;
 8001b46:	4b13      	ldr	r3, [pc, #76]	@ (8001b94 <USART2_IRQHandler+0x64>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
		USART2->DR;
 8001b4c:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <USART2_IRQHandler+0x60>)
 8001b4e:	685b      	ldr	r3, [r3, #4]

		/* Check if message has been sent correctly */
		if( xQueueSendFromISR(gpsReceiver,&d,&xHigherPriorityTaskWoken) != pdTRUE ){
 8001b50:	4b11      	ldr	r3, [pc, #68]	@ (8001b98 <USART2_IRQHandler+0x68>)
 8001b52:	6818      	ldr	r0, [r3, #0]
 8001b54:	1df9      	adds	r1, r7, #7
 8001b56:	2300      	movs	r3, #0
 8001b58:	4a0e      	ldr	r2, [pc, #56]	@ (8001b94 <USART2_IRQHandler+0x64>)
 8001b5a:	f001 fe95 	bl	8003888 <xQueueGenericSendFromISR>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d005      	beq.n	8001b70 <USART2_IRQHandler+0x40>
			GPIOB->ODR |= ODR_PB7;
 8001b64:	4b0d      	ldr	r3, [pc, #52]	@ (8001b9c <USART2_IRQHandler+0x6c>)
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	4a0c      	ldr	r2, [pc, #48]	@ (8001b9c <USART2_IRQHandler+0x6c>)
 8001b6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b6e:	6153      	str	r3, [r2, #20]
		}

		portEND_SWITCHING_ISR(xHigherPriorityTaskWoken);
 8001b70:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <USART2_IRQHandler+0x64>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d007      	beq.n	8001b88 <USART2_IRQHandler+0x58>
 8001b78:	4b09      	ldr	r3, [pc, #36]	@ (8001ba0 <USART2_IRQHandler+0x70>)
 8001b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	f3bf 8f4f 	dsb	sy
 8001b84:	f3bf 8f6f 	isb	sy
	}
}
 8001b88:	bf00      	nop
 8001b8a:	3708      	adds	r7, #8
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	40004400 	.word	0x40004400
 8001b94:	2000050c 	.word	0x2000050c
 8001b98:	20000508 	.word	0x20000508
 8001b9c:	40020400 	.word	0x40020400
 8001ba0:	e000ed04 	.word	0xe000ed04

08001ba4 <DMA1_Stream5_IRQHandler>:

void DMA1_Stream5_IRQHandler(void){
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0

	uint8_t d =1;
 8001baa:	2301      	movs	r3, #1
 8001bac:	71fb      	strb	r3, [r7, #7]
	xHigherPriorityTaskWoken = pdFALSE;
 8001bae:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <DMA1_Stream5_IRQHandler+0x64>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]

	if (((DMA1->HISR) & HIFSR_CTCIF5)){
 8001bb4:	4b15      	ldr	r3, [pc, #84]	@ (8001c0c <DMA1_Stream5_IRQHandler+0x68>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00c      	beq.n	8001bda <DMA1_Stream5_IRQHandler+0x36>

		xQueueSendFromISR(gpsReceiver,&d,&xHigherPriorityTaskWoken);
 8001bc0:	4b13      	ldr	r3, [pc, #76]	@ (8001c10 <DMA1_Stream5_IRQHandler+0x6c>)
 8001bc2:	6818      	ldr	r0, [r3, #0]
 8001bc4:	1df9      	adds	r1, r7, #7
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	4a0f      	ldr	r2, [pc, #60]	@ (8001c08 <DMA1_Stream5_IRQHandler+0x64>)
 8001bca:	f001 fe5d 	bl	8003888 <xQueueGenericSendFromISR>
		DMA1->HIFCR |= HIFCR_CTCIF5;
 8001bce:	4b0f      	ldr	r3, [pc, #60]	@ (8001c0c <DMA1_Stream5_IRQHandler+0x68>)
 8001bd0:	68db      	ldr	r3, [r3, #12]
 8001bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001c0c <DMA1_Stream5_IRQHandler+0x68>)
 8001bd4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bd8:	60d3      	str	r3, [r2, #12]
	}

	if (((DMA1->HISR) & HIFSR_CHTIF5)){
 8001bda:	4b0c      	ldr	r3, [pc, #48]	@ (8001c0c <DMA1_Stream5_IRQHandler+0x68>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00c      	beq.n	8001c00 <DMA1_Stream5_IRQHandler+0x5c>

		xQueueSendFromISR(gpsReceiver,&d,&xHigherPriorityTaskWoken);
 8001be6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c10 <DMA1_Stream5_IRQHandler+0x6c>)
 8001be8:	6818      	ldr	r0, [r3, #0]
 8001bea:	1df9      	adds	r1, r7, #7
 8001bec:	2300      	movs	r3, #0
 8001bee:	4a06      	ldr	r2, [pc, #24]	@ (8001c08 <DMA1_Stream5_IRQHandler+0x64>)
 8001bf0:	f001 fe4a 	bl	8003888 <xQueueGenericSendFromISR>
		DMA1->HIFCR |= HIFCR_CHTIF5;
 8001bf4:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <DMA1_Stream5_IRQHandler+0x68>)
 8001bf6:	68db      	ldr	r3, [r3, #12]
 8001bf8:	4a04      	ldr	r2, [pc, #16]	@ (8001c0c <DMA1_Stream5_IRQHandler+0x68>)
 8001bfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bfe:	60d3      	str	r3, [r2, #12]
	}
}
 8001c00:	bf00      	nop
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	2000050c 	.word	0x2000050c
 8001c0c:	40026000 	.word	0x40026000
 8001c10:	20000508 	.word	0x20000508

08001c14 <SystemClock_Config>:

void SystemClock_Config(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b094      	sub	sp, #80	@ 0x50
 8001c18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c1a:	f107 0320 	add.w	r3, r7, #32
 8001c1e:	2230      	movs	r2, #48	@ 0x30
 8001c20:	2100      	movs	r1, #0
 8001c22:	4618      	mov	r0, r3
 8001c24:	f005 fe25 	bl	8007872 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c28:	f107 030c 	add.w	r3, r7, #12
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c38:	2300      	movs	r3, #0
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	4b28      	ldr	r3, [pc, #160]	@ (8001ce0 <SystemClock_Config+0xcc>)
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c40:	4a27      	ldr	r2, [pc, #156]	@ (8001ce0 <SystemClock_Config+0xcc>)
 8001c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c46:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c48:	4b25      	ldr	r3, [pc, #148]	@ (8001ce0 <SystemClock_Config+0xcc>)
 8001c4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c54:	2300      	movs	r3, #0
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	4b22      	ldr	r3, [pc, #136]	@ (8001ce4 <SystemClock_Config+0xd0>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a21      	ldr	r2, [pc, #132]	@ (8001ce4 <SystemClock_Config+0xd0>)
 8001c5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c62:	6013      	str	r3, [r2, #0]
 8001c64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce4 <SystemClock_Config+0xd0>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c6c:	607b      	str	r3, [r7, #4]
 8001c6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c70:	2301      	movs	r3, #1
 8001c72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001c74:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001c78:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c7e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001c84:	2304      	movs	r3, #4
 8001c86:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c88:	23a8      	movs	r3, #168	@ 0xa8
 8001c8a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001c90:	2307      	movs	r3, #7
 8001c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c94:	f107 0320 	add.w	r3, r7, #32
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f000 fb53 	bl	8002344 <HAL_RCC_OscConfig>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ca4:	f000 f870 	bl	8001d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ca8:	230f      	movs	r3, #15
 8001caa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cac:	2302      	movs	r3, #2
 8001cae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cb4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001cb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cbe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cc0:	f107 030c 	add.w	r3, r7, #12
 8001cc4:	2105      	movs	r1, #5
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f000 fdb4 	bl	8002834 <HAL_RCC_ClockConfig>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001cd2:	f000 f859 	bl	8001d88 <Error_Handler>
  }
}
 8001cd6:	bf00      	nop
 8001cd8:	3750      	adds	r7, #80	@ 0x50
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40023800 	.word	0x40023800
 8001ce4:	40007000 	.word	0x40007000

08001ce8 <usart2_dma_rx_task>:

void usart2_dma_rx_task ( void *queuePtr ){
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

	uint8_t d = 1;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	73fb      	strb	r3, [r7, #15]

	while(1){

		GPIOB->ODR ^= ODR_PB0;
 8001cf4:	4b0a      	ldr	r3, [pc, #40]	@ (8001d20 <usart2_dma_rx_task+0x38>)
 8001cf6:	695b      	ldr	r3, [r3, #20]
 8001cf8:	4a09      	ldr	r2, [pc, #36]	@ (8001d20 <usart2_dma_rx_task+0x38>)
 8001cfa:	f083 0301 	eor.w	r3, r3, #1
 8001cfe:	6153      	str	r3, [r2, #20]

		/* Wait until there is any element from USART2 IRQ and
		 * DMA1_Stream5 IRQ handlers
		 */
		xQueueReceive(gpsReceiver, &d, portMAX_DELAY);
 8001d00:	4b08      	ldr	r3, [pc, #32]	@ (8001d24 <usart2_dma_rx_task+0x3c>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f107 010f 	add.w	r1, r7, #15
 8001d08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f001 fe59 	bl	80039c4 <xQueueReceive>

		/* Process message */
		usart2_dma_check_buffer(&usart2, &gpsData);
 8001d12:	4905      	ldr	r1, [pc, #20]	@ (8001d28 <usart2_dma_rx_task+0x40>)
 8001d14:	4805      	ldr	r0, [pc, #20]	@ (8001d2c <usart2_dma_rx_task+0x44>)
 8001d16:	f7ff fda7 	bl	8001868 <usart2_dma_check_buffer>
		GPIOB->ODR ^= ODR_PB0;
 8001d1a:	bf00      	nop
 8001d1c:	e7ea      	b.n	8001cf4 <usart2_dma_rx_task+0xc>
 8001d1e:	bf00      	nop
 8001d20:	40020400 	.word	0x40020400
 8001d24:	20000508 	.word	0x20000508
 8001d28:	200003f8 	.word	0x200003f8
 8001d2c:	200001f0 	.word	0x200001f0

08001d30 <can_task>:
	}

}

void can_task ( void *parameters ){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b086      	sub	sp, #24
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]

	can_frame msg;
	msg._can_id = CAN_CLIENT_ID;
 8001d38:	f44f 63fd 	mov.w	r3, #2024	@ 0x7e8
 8001d3c:	813b      	strh	r3, [r7, #8]
	msg._dlc = 8;
 8001d3e:	2308      	movs	r3, #8
 8001d40:	72bb      	strb	r3, [r7, #10]

	for ( uint8_t i = 0; i < 8; ++i ){
 8001d42:	2300      	movs	r3, #0
 8001d44:	75fb      	strb	r3, [r7, #23]
 8001d46:	e008      	b.n	8001d5a <can_task+0x2a>
		msg._data[i] = i;
 8001d48:	7dfb      	ldrb	r3, [r7, #23]
 8001d4a:	3318      	adds	r3, #24
 8001d4c:	443b      	add	r3, r7
 8001d4e:	7dfa      	ldrb	r2, [r7, #23]
 8001d50:	f803 2c0d 	strb.w	r2, [r3, #-13]
	for ( uint8_t i = 0; i < 8; ++i ){
 8001d54:	7dfb      	ldrb	r3, [r7, #23]
 8001d56:	3301      	adds	r3, #1
 8001d58:	75fb      	strb	r3, [r7, #23]
 8001d5a:	7dfb      	ldrb	r3, [r7, #23]
 8001d5c:	2b07      	cmp	r3, #7
 8001d5e:	d9f3      	bls.n	8001d48 <can_task+0x18>
	}

	while(1){

		GPIOB->ODR ^= ODR_PB14;
 8001d60:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <can_task+0x54>)
 8001d62:	695b      	ldr	r3, [r3, #20]
 8001d64:	4a07      	ldr	r2, [pc, #28]	@ (8001d84 <can_task+0x54>)
 8001d66:	f483 4380 	eor.w	r3, r3, #16384	@ 0x4000
 8001d6a:	6153      	str	r3, [r2, #20]
		can_send(&msg);
 8001d6c:	f107 0308 	add.w	r3, r7, #8
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff fa7b 	bl	800126c <can_send>
		vTaskDelay(2000);
 8001d76:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001d7a:	f002 fa31 	bl	80041e0 <vTaskDelay>
		GPIOB->ODR ^= ODR_PB14;
 8001d7e:	bf00      	nop
 8001d80:	e7ee      	b.n	8001d60 <can_task+0x30>
 8001d82:	bf00      	nop
 8001d84:	40020400 	.word	0x40020400

08001d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8c:	b672      	cpsid	i
}
 8001d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <Error_Handler+0x8>

08001d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	607b      	str	r3, [r7, #4]
 8001d9e:	4b12      	ldr	r3, [pc, #72]	@ (8001de8 <HAL_MspInit+0x54>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da2:	4a11      	ldr	r2, [pc, #68]	@ (8001de8 <HAL_MspInit+0x54>)
 8001da4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001da8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001daa:	4b0f      	ldr	r3, [pc, #60]	@ (8001de8 <HAL_MspInit+0x54>)
 8001dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db2:	607b      	str	r3, [r7, #4]
 8001db4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	4b0b      	ldr	r3, [pc, #44]	@ (8001de8 <HAL_MspInit+0x54>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbe:	4a0a      	ldr	r2, [pc, #40]	@ (8001de8 <HAL_MspInit+0x54>)
 8001dc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dc6:	4b08      	ldr	r3, [pc, #32]	@ (8001de8 <HAL_MspInit+0x54>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dce:	603b      	str	r3, [r7, #0]
 8001dd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	210f      	movs	r1, #15
 8001dd6:	f06f 0001 	mvn.w	r0, #1
 8001dda:	f000 fa89 	bl	80022f0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dde:	bf00      	nop
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40023800 	.word	0x40023800

08001dec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	@ 0x30
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001df4:	2300      	movs	r3, #0
 8001df6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	4b2f      	ldr	r3, [pc, #188]	@ (8001ec0 <HAL_InitTick+0xd4>)
 8001e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e04:	4a2e      	ldr	r2, [pc, #184]	@ (8001ec0 <HAL_InitTick+0xd4>)
 8001e06:	f043 0301 	orr.w	r3, r3, #1
 8001e0a:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e0c:	4b2c      	ldr	r3, [pc, #176]	@ (8001ec0 <HAL_InitTick+0xd4>)
 8001e0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	60bb      	str	r3, [r7, #8]
 8001e16:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e18:	f107 020c 	add.w	r2, r7, #12
 8001e1c:	f107 0310 	add.w	r3, r7, #16
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 ff12 	bl	8002c4c <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001e28:	f000 fefc 	bl	8002c24 <HAL_RCC_GetPCLK2Freq>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e34:	4a23      	ldr	r2, [pc, #140]	@ (8001ec4 <HAL_InitTick+0xd8>)
 8001e36:	fba2 2303 	umull	r2, r3, r2, r3
 8001e3a:	0c9b      	lsrs	r3, r3, #18
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e40:	4b21      	ldr	r3, [pc, #132]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e42:	4a22      	ldr	r2, [pc, #136]	@ (8001ecc <HAL_InitTick+0xe0>)
 8001e44:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e46:	4b20      	ldr	r3, [pc, #128]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e48:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e4c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e52:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e54:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e60:	4b19      	ldr	r3, [pc, #100]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001e66:	4818      	ldr	r0, [pc, #96]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e68:	f000 ff22 	bl	8002cb0 <HAL_TIM_Base_Init>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001e72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d11b      	bne.n	8001eb2 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001e7a:	4813      	ldr	r0, [pc, #76]	@ (8001ec8 <HAL_InitTick+0xdc>)
 8001e7c:	f000 ff72 	bl	8002d64 <HAL_TIM_Base_Start_IT>
 8001e80:	4603      	mov	r3, r0
 8001e82:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001e86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d111      	bne.n	8001eb2 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001e8e:	2019      	movs	r0, #25
 8001e90:	f000 fa4a 	bl	8002328 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2b0f      	cmp	r3, #15
 8001e98:	d808      	bhi.n	8001eac <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	6879      	ldr	r1, [r7, #4]
 8001e9e:	2019      	movs	r0, #25
 8001ea0:	f000 fa26 	bl	80022f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ea4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed0 <HAL_InitTick+0xe4>)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	e002      	b.n	8001eb2 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001eb2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3730      	adds	r7, #48	@ 0x30
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	431bde83 	.word	0x431bde83
 8001ec8:	20000510 	.word	0x20000510
 8001ecc:	40010000 	.word	0x40010000
 8001ed0:	20000004 	.word	0x20000004

08001ed4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ed8:	bf00      	nop
 8001eda:	e7fd      	b.n	8001ed8 <NMI_Handler+0x4>

08001edc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <HardFault_Handler+0x4>

08001ee4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <MemManage_Handler+0x4>

08001eec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <BusFault_Handler+0x4>

08001ef4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <UsageFault_Handler+0x4>

08001efc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f10:	4802      	ldr	r0, [pc, #8]	@ (8001f1c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001f12:	f000 ff97 	bl	8002e44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001f16:	bf00      	nop
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	20000510 	.word	0x20000510

08001f20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  return 1;
 8001f24:	2301      	movs	r3, #1
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <_kill>:

int _kill(int pid, int sig)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f3a:	f005 fdb1 	bl	8007aa0 <__errno>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2216      	movs	r2, #22
 8001f42:	601a      	str	r2, [r3, #0]
  return -1;
 8001f44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <_exit>:

void _exit (int status)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f58:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f7ff ffe7 	bl	8001f30 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f62:	bf00      	nop
 8001f64:	e7fd      	b.n	8001f62 <_exit+0x12>

08001f66 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b086      	sub	sp, #24
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	60f8      	str	r0, [r7, #12]
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f72:	2300      	movs	r3, #0
 8001f74:	617b      	str	r3, [r7, #20]
 8001f76:	e00a      	b.n	8001f8e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f78:	f3af 8000 	nop.w
 8001f7c:	4601      	mov	r1, r0
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	1c5a      	adds	r2, r3, #1
 8001f82:	60ba      	str	r2, [r7, #8]
 8001f84:	b2ca      	uxtb	r2, r1
 8001f86:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	617b      	str	r3, [r7, #20]
 8001f8e:	697a      	ldr	r2, [r7, #20]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	dbf0      	blt.n	8001f78 <_read+0x12>
  }

  return len;
 8001f96:	687b      	ldr	r3, [r7, #4]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	3718      	adds	r7, #24
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	e009      	b.n	8001fc6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	1c5a      	adds	r2, r3, #1
 8001fb6:	60ba      	str	r2, [r7, #8]
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	dbf1      	blt.n	8001fb2 <_write+0x12>
  }
  return len;
 8001fce:	687b      	ldr	r3, [r7, #4]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3718      	adds	r7, #24
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <_close>:

int _close(int file)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fe0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	370c      	adds	r7, #12
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fee:	4770      	bx	lr

08001ff0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002000:	605a      	str	r2, [r3, #4]
  return 0;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200e:	4770      	bx	lr

08002010 <_isatty>:

int _isatty(int file)
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002018:	2301      	movs	r3, #1
}
 800201a:	4618      	mov	r0, r3
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr

08002026 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002026:	b480      	push	{r7}
 8002028:	b085      	sub	sp, #20
 800202a:	af00      	add	r7, sp, #0
 800202c:	60f8      	str	r0, [r7, #12]
 800202e:	60b9      	str	r1, [r7, #8]
 8002030:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002048:	4a14      	ldr	r2, [pc, #80]	@ (800209c <_sbrk+0x5c>)
 800204a:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <_sbrk+0x60>)
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002054:	4b13      	ldr	r3, [pc, #76]	@ (80020a4 <_sbrk+0x64>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d102      	bne.n	8002062 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800205c:	4b11      	ldr	r3, [pc, #68]	@ (80020a4 <_sbrk+0x64>)
 800205e:	4a12      	ldr	r2, [pc, #72]	@ (80020a8 <_sbrk+0x68>)
 8002060:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002062:	4b10      	ldr	r3, [pc, #64]	@ (80020a4 <_sbrk+0x64>)
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4413      	add	r3, r2
 800206a:	693a      	ldr	r2, [r7, #16]
 800206c:	429a      	cmp	r2, r3
 800206e:	d207      	bcs.n	8002080 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002070:	f005 fd16 	bl	8007aa0 <__errno>
 8002074:	4603      	mov	r3, r0
 8002076:	220c      	movs	r2, #12
 8002078:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800207a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800207e:	e009      	b.n	8002094 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002080:	4b08      	ldr	r3, [pc, #32]	@ (80020a4 <_sbrk+0x64>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002086:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <_sbrk+0x64>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	4a05      	ldr	r2, [pc, #20]	@ (80020a4 <_sbrk+0x64>)
 8002090:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002092:	68fb      	ldr	r3, [r7, #12]
}
 8002094:	4618      	mov	r0, r3
 8002096:	3718      	adds	r7, #24
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	20030000 	.word	0x20030000
 80020a0:	00000400 	.word	0x00000400
 80020a4:	20000558 	.word	0x20000558
 80020a8:	20005090 	.word	0x20005090

080020ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b0:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <SystemInit+0x20>)
 80020b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020b6:	4a05      	ldr	r2, [pc, #20]	@ (80020cc <SystemInit+0x20>)
 80020b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020c0:	bf00      	nop
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	e000ed00 	.word	0xe000ed00

080020d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80020d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002108 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80020d4:	f7ff ffea 	bl	80020ac <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020d8:	480c      	ldr	r0, [pc, #48]	@ (800210c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020da:	490d      	ldr	r1, [pc, #52]	@ (8002110 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002114 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e0:	e002      	b.n	80020e8 <LoopCopyDataInit>

080020e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020e6:	3304      	adds	r3, #4

080020e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020ec:	d3f9      	bcc.n	80020e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002118 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020f0:	4c0a      	ldr	r4, [pc, #40]	@ (800211c <LoopFillZerobss+0x22>)
  movs r3, #0
 80020f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f4:	e001      	b.n	80020fa <LoopFillZerobss>

080020f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020f8:	3204      	adds	r2, #4

080020fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020fc:	d3fb      	bcc.n	80020f6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80020fe:	f005 fcd5 	bl	8007aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002102:	f7ff fcb3 	bl	8001a6c <main>
  bx  lr    
 8002106:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002108:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800210c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002110:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002114:	0800a98c 	.word	0x0800a98c
  ldr r2, =_sbss
 8002118:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800211c:	20005090 	.word	0x20005090

08002120 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002120:	e7fe      	b.n	8002120 <ADC_IRQHandler>
	...

08002124 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002128:	4b0e      	ldr	r3, [pc, #56]	@ (8002164 <HAL_Init+0x40>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0d      	ldr	r2, [pc, #52]	@ (8002164 <HAL_Init+0x40>)
 800212e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002132:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002134:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <HAL_Init+0x40>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <HAL_Init+0x40>)
 800213a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800213e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002140:	4b08      	ldr	r3, [pc, #32]	@ (8002164 <HAL_Init+0x40>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a07      	ldr	r2, [pc, #28]	@ (8002164 <HAL_Init+0x40>)
 8002146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800214a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800214c:	2003      	movs	r0, #3
 800214e:	f000 f8c4 	bl	80022da <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002152:	200f      	movs	r0, #15
 8002154:	f7ff fe4a 	bl	8001dec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002158:	f7ff fe1c 	bl	8001d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40023c00 	.word	0x40023c00

08002168 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  return uwTick;
 800216c:	4b03      	ldr	r3, [pc, #12]	@ (800217c <HAL_GetTick+0x14>)
 800216e:	681b      	ldr	r3, [r3, #0]
}
 8002170:	4618      	mov	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	2000055c 	.word	0x2000055c

08002180 <__NVIC_SetPriorityGrouping>:
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002190:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <__NVIC_SetPriorityGrouping+0x44>)
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002196:	68ba      	ldr	r2, [r7, #8]
 8002198:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800219c:	4013      	ands	r3, r2
 800219e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021b2:	4a04      	ldr	r2, [pc, #16]	@ (80021c4 <__NVIC_SetPriorityGrouping+0x44>)
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	60d3      	str	r3, [r2, #12]
}
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <__NVIC_GetPriorityGrouping>:
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021cc:	4b04      	ldr	r3, [pc, #16]	@ (80021e0 <__NVIC_GetPriorityGrouping+0x18>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	0a1b      	lsrs	r3, r3, #8
 80021d2:	f003 0307 	and.w	r3, r3, #7
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <__NVIC_EnableIRQ>:
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4603      	mov	r3, r0
 80021ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	db0b      	blt.n	800220e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	f003 021f 	and.w	r2, r3, #31
 80021fc:	4907      	ldr	r1, [pc, #28]	@ (800221c <__NVIC_EnableIRQ+0x38>)
 80021fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002202:	095b      	lsrs	r3, r3, #5
 8002204:	2001      	movs	r0, #1
 8002206:	fa00 f202 	lsl.w	r2, r0, r2
 800220a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	e000e100 	.word	0xe000e100

08002220 <__NVIC_SetPriority>:
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	6039      	str	r1, [r7, #0]
 800222a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002230:	2b00      	cmp	r3, #0
 8002232:	db0a      	blt.n	800224a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	b2da      	uxtb	r2, r3
 8002238:	490c      	ldr	r1, [pc, #48]	@ (800226c <__NVIC_SetPriority+0x4c>)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	0112      	lsls	r2, r2, #4
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	440b      	add	r3, r1
 8002244:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002248:	e00a      	b.n	8002260 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	b2da      	uxtb	r2, r3
 800224e:	4908      	ldr	r1, [pc, #32]	@ (8002270 <__NVIC_SetPriority+0x50>)
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	f003 030f 	and.w	r3, r3, #15
 8002256:	3b04      	subs	r3, #4
 8002258:	0112      	lsls	r2, r2, #4
 800225a:	b2d2      	uxtb	r2, r2
 800225c:	440b      	add	r3, r1
 800225e:	761a      	strb	r2, [r3, #24]
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	e000e100 	.word	0xe000e100
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002274:	b480      	push	{r7}
 8002276:	b089      	sub	sp, #36	@ 0x24
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f003 0307 	and.w	r3, r3, #7
 8002286:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002288:	69fb      	ldr	r3, [r7, #28]
 800228a:	f1c3 0307 	rsb	r3, r3, #7
 800228e:	2b04      	cmp	r3, #4
 8002290:	bf28      	it	cs
 8002292:	2304      	movcs	r3, #4
 8002294:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	3304      	adds	r3, #4
 800229a:	2b06      	cmp	r3, #6
 800229c:	d902      	bls.n	80022a4 <NVIC_EncodePriority+0x30>
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	3b03      	subs	r3, #3
 80022a2:	e000      	b.n	80022a6 <NVIC_EncodePriority+0x32>
 80022a4:	2300      	movs	r3, #0
 80022a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	43da      	mvns	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	401a      	ands	r2, r3
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	fa01 f303 	lsl.w	r3, r1, r3
 80022c6:	43d9      	mvns	r1, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022cc:	4313      	orrs	r3, r2
         );
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3724      	adds	r7, #36	@ 0x24
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022da:	b580      	push	{r7, lr}
 80022dc:	b082      	sub	sp, #8
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f7ff ff4c 	bl	8002180 <__NVIC_SetPriorityGrouping>
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
 80022fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022fe:	2300      	movs	r3, #0
 8002300:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002302:	f7ff ff61 	bl	80021c8 <__NVIC_GetPriorityGrouping>
 8002306:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	68b9      	ldr	r1, [r7, #8]
 800230c:	6978      	ldr	r0, [r7, #20]
 800230e:	f7ff ffb1 	bl	8002274 <NVIC_EncodePriority>
 8002312:	4602      	mov	r2, r0
 8002314:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002318:	4611      	mov	r1, r2
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff ff80 	bl	8002220 <__NVIC_SetPriority>
}
 8002320:	bf00      	nop
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff ff54 	bl	80021e4 <__NVIC_EnableIRQ>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d101      	bne.n	8002356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e267      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	2b00      	cmp	r3, #0
 8002360:	d075      	beq.n	800244e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002362:	4b88      	ldr	r3, [pc, #544]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 030c 	and.w	r3, r3, #12
 800236a:	2b04      	cmp	r3, #4
 800236c:	d00c      	beq.n	8002388 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800236e:	4b85      	ldr	r3, [pc, #532]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002376:	2b08      	cmp	r3, #8
 8002378:	d112      	bne.n	80023a0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800237a:	4b82      	ldr	r3, [pc, #520]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002382:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002386:	d10b      	bne.n	80023a0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002388:	4b7e      	ldr	r3, [pc, #504]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002390:	2b00      	cmp	r3, #0
 8002392:	d05b      	beq.n	800244c <HAL_RCC_OscConfig+0x108>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d157      	bne.n	800244c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e242      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023a8:	d106      	bne.n	80023b8 <HAL_RCC_OscConfig+0x74>
 80023aa:	4b76      	ldr	r3, [pc, #472]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4a75      	ldr	r2, [pc, #468]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023b4:	6013      	str	r3, [r2, #0]
 80023b6:	e01d      	b.n	80023f4 <HAL_RCC_OscConfig+0xb0>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023c0:	d10c      	bne.n	80023dc <HAL_RCC_OscConfig+0x98>
 80023c2:	4b70      	ldr	r3, [pc, #448]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a6f      	ldr	r2, [pc, #444]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	4b6d      	ldr	r3, [pc, #436]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a6c      	ldr	r2, [pc, #432]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023d8:	6013      	str	r3, [r2, #0]
 80023da:	e00b      	b.n	80023f4 <HAL_RCC_OscConfig+0xb0>
 80023dc:	4b69      	ldr	r3, [pc, #420]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a68      	ldr	r2, [pc, #416]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023e6:	6013      	str	r3, [r2, #0]
 80023e8:	4b66      	ldr	r3, [pc, #408]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4a65      	ldr	r2, [pc, #404]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80023ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d013      	beq.n	8002424 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023fc:	f7ff feb4 	bl	8002168 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002404:	f7ff feb0 	bl	8002168 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b64      	cmp	r3, #100	@ 0x64
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e207      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002416:	4b5b      	ldr	r3, [pc, #364]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241e:	2b00      	cmp	r3, #0
 8002420:	d0f0      	beq.n	8002404 <HAL_RCC_OscConfig+0xc0>
 8002422:	e014      	b.n	800244e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002424:	f7ff fea0 	bl	8002168 <HAL_GetTick>
 8002428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800242a:	e008      	b.n	800243e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800242c:	f7ff fe9c 	bl	8002168 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	693b      	ldr	r3, [r7, #16]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b64      	cmp	r3, #100	@ 0x64
 8002438:	d901      	bls.n	800243e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e1f3      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800243e:	4b51      	ldr	r3, [pc, #324]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d1f0      	bne.n	800242c <HAL_RCC_OscConfig+0xe8>
 800244a:	e000      	b.n	800244e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800244c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 0302 	and.w	r3, r3, #2
 8002456:	2b00      	cmp	r3, #0
 8002458:	d063      	beq.n	8002522 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800245a:	4b4a      	ldr	r3, [pc, #296]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 030c 	and.w	r3, r3, #12
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00b      	beq.n	800247e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002466:	4b47      	ldr	r3, [pc, #284]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002468:	689b      	ldr	r3, [r3, #8]
 800246a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800246e:	2b08      	cmp	r3, #8
 8002470:	d11c      	bne.n	80024ac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002472:	4b44      	ldr	r3, [pc, #272]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d116      	bne.n	80024ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800247e:	4b41      	ldr	r3, [pc, #260]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d005      	beq.n	8002496 <HAL_RCC_OscConfig+0x152>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d001      	beq.n	8002496 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e1c7      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002496:	4b3b      	ldr	r3, [pc, #236]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	4937      	ldr	r1, [pc, #220]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024aa:	e03a      	b.n	8002522 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d020      	beq.n	80024f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024b4:	4b34      	ldr	r3, [pc, #208]	@ (8002588 <HAL_RCC_OscConfig+0x244>)
 80024b6:	2201      	movs	r2, #1
 80024b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ba:	f7ff fe55 	bl	8002168 <HAL_GetTick>
 80024be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c0:	e008      	b.n	80024d4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024c2:	f7ff fe51 	bl	8002168 <HAL_GetTick>
 80024c6:	4602      	mov	r2, r0
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	1ad3      	subs	r3, r2, r3
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d901      	bls.n	80024d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024d0:	2303      	movs	r3, #3
 80024d2:	e1a8      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0f0      	beq.n	80024c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024e0:	4b28      	ldr	r3, [pc, #160]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	00db      	lsls	r3, r3, #3
 80024ee:	4925      	ldr	r1, [pc, #148]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 80024f0:	4313      	orrs	r3, r2
 80024f2:	600b      	str	r3, [r1, #0]
 80024f4:	e015      	b.n	8002522 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024f6:	4b24      	ldr	r3, [pc, #144]	@ (8002588 <HAL_RCC_OscConfig+0x244>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024fc:	f7ff fe34 	bl	8002168 <HAL_GetTick>
 8002500:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002504:	f7ff fe30 	bl	8002168 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b02      	cmp	r3, #2
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e187      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002516:	4b1b      	ldr	r3, [pc, #108]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0302 	and.w	r3, r3, #2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 0308 	and.w	r3, r3, #8
 800252a:	2b00      	cmp	r3, #0
 800252c:	d036      	beq.n	800259c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d016      	beq.n	8002564 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002536:	4b15      	ldr	r3, [pc, #84]	@ (800258c <HAL_RCC_OscConfig+0x248>)
 8002538:	2201      	movs	r2, #1
 800253a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253c:	f7ff fe14 	bl	8002168 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002544:	f7ff fe10 	bl	8002168 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e167      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002556:	4b0b      	ldr	r3, [pc, #44]	@ (8002584 <HAL_RCC_OscConfig+0x240>)
 8002558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0x200>
 8002562:	e01b      	b.n	800259c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002564:	4b09      	ldr	r3, [pc, #36]	@ (800258c <HAL_RCC_OscConfig+0x248>)
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800256a:	f7ff fdfd 	bl	8002168 <HAL_GetTick>
 800256e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002570:	e00e      	b.n	8002590 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002572:	f7ff fdf9 	bl	8002168 <HAL_GetTick>
 8002576:	4602      	mov	r2, r0
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	2b02      	cmp	r3, #2
 800257e:	d907      	bls.n	8002590 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e150      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
 8002584:	40023800 	.word	0x40023800
 8002588:	42470000 	.word	0x42470000
 800258c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002590:	4b88      	ldr	r3, [pc, #544]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002594:	f003 0302 	and.w	r3, r3, #2
 8002598:	2b00      	cmp	r3, #0
 800259a:	d1ea      	bne.n	8002572 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0304 	and.w	r3, r3, #4
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f000 8097 	beq.w	80026d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80025aa:	2300      	movs	r3, #0
 80025ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025ae:	4b81      	ldr	r3, [pc, #516]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10f      	bne.n	80025da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	2300      	movs	r3, #0
 80025bc:	60bb      	str	r3, [r7, #8]
 80025be:	4b7d      	ldr	r3, [pc, #500]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	4a7c      	ldr	r2, [pc, #496]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80025c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80025ca:	4b7a      	ldr	r3, [pc, #488]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025d2:	60bb      	str	r3, [r7, #8]
 80025d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025d6:	2301      	movs	r3, #1
 80025d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025da:	4b77      	ldr	r3, [pc, #476]	@ (80027b8 <HAL_RCC_OscConfig+0x474>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d118      	bne.n	8002618 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025e6:	4b74      	ldr	r3, [pc, #464]	@ (80027b8 <HAL_RCC_OscConfig+0x474>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a73      	ldr	r2, [pc, #460]	@ (80027b8 <HAL_RCC_OscConfig+0x474>)
 80025ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025f2:	f7ff fdb9 	bl	8002168 <HAL_GetTick>
 80025f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f8:	e008      	b.n	800260c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025fa:	f7ff fdb5 	bl	8002168 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	2b02      	cmp	r3, #2
 8002606:	d901      	bls.n	800260c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e10c      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800260c:	4b6a      	ldr	r3, [pc, #424]	@ (80027b8 <HAL_RCC_OscConfig+0x474>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002614:	2b00      	cmp	r3, #0
 8002616:	d0f0      	beq.n	80025fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	2b01      	cmp	r3, #1
 800261e:	d106      	bne.n	800262e <HAL_RCC_OscConfig+0x2ea>
 8002620:	4b64      	ldr	r3, [pc, #400]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002624:	4a63      	ldr	r2, [pc, #396]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002626:	f043 0301 	orr.w	r3, r3, #1
 800262a:	6713      	str	r3, [r2, #112]	@ 0x70
 800262c:	e01c      	b.n	8002668 <HAL_RCC_OscConfig+0x324>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	2b05      	cmp	r3, #5
 8002634:	d10c      	bne.n	8002650 <HAL_RCC_OscConfig+0x30c>
 8002636:	4b5f      	ldr	r3, [pc, #380]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800263a:	4a5e      	ldr	r2, [pc, #376]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 800263c:	f043 0304 	orr.w	r3, r3, #4
 8002640:	6713      	str	r3, [r2, #112]	@ 0x70
 8002642:	4b5c      	ldr	r3, [pc, #368]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002646:	4a5b      	ldr	r2, [pc, #364]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6713      	str	r3, [r2, #112]	@ 0x70
 800264e:	e00b      	b.n	8002668 <HAL_RCC_OscConfig+0x324>
 8002650:	4b58      	ldr	r3, [pc, #352]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002654:	4a57      	ldr	r2, [pc, #348]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002656:	f023 0301 	bic.w	r3, r3, #1
 800265a:	6713      	str	r3, [r2, #112]	@ 0x70
 800265c:	4b55      	ldr	r3, [pc, #340]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 800265e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002660:	4a54      	ldr	r2, [pc, #336]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002662:	f023 0304 	bic.w	r3, r3, #4
 8002666:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	689b      	ldr	r3, [r3, #8]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d015      	beq.n	800269c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002670:	f7ff fd7a 	bl	8002168 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002676:	e00a      	b.n	800268e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002678:	f7ff fd76 	bl	8002168 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002686:	4293      	cmp	r3, r2
 8002688:	d901      	bls.n	800268e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800268a:	2303      	movs	r3, #3
 800268c:	e0cb      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800268e:	4b49      	ldr	r3, [pc, #292]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002692:	f003 0302 	and.w	r3, r3, #2
 8002696:	2b00      	cmp	r3, #0
 8002698:	d0ee      	beq.n	8002678 <HAL_RCC_OscConfig+0x334>
 800269a:	e014      	b.n	80026c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269c:	f7ff fd64 	bl	8002168 <HAL_GetTick>
 80026a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026a2:	e00a      	b.n	80026ba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026a4:	f7ff fd60 	bl	8002168 <HAL_GetTick>
 80026a8:	4602      	mov	r2, r0
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	1ad3      	subs	r3, r2, r3
 80026ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e0b5      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ba:	4b3e      	ldr	r3, [pc, #248]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80026bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1ee      	bne.n	80026a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d105      	bne.n	80026d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026cc:	4b39      	ldr	r3, [pc, #228]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80026ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d0:	4a38      	ldr	r2, [pc, #224]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80026d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026d6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	f000 80a1 	beq.w	8002824 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026e2:	4b34      	ldr	r3, [pc, #208]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f003 030c 	and.w	r3, r3, #12
 80026ea:	2b08      	cmp	r3, #8
 80026ec:	d05c      	beq.n	80027a8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d141      	bne.n	800277a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026f6:	4b31      	ldr	r3, [pc, #196]	@ (80027bc <HAL_RCC_OscConfig+0x478>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026fc:	f7ff fd34 	bl	8002168 <HAL_GetTick>
 8002700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002702:	e008      	b.n	8002716 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002704:	f7ff fd30 	bl	8002168 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e087      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002716:	4b27      	ldr	r3, [pc, #156]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f0      	bne.n	8002704 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	69da      	ldr	r2, [r3, #28]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
 800272a:	431a      	orrs	r2, r3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002730:	019b      	lsls	r3, r3, #6
 8002732:	431a      	orrs	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002738:	085b      	lsrs	r3, r3, #1
 800273a:	3b01      	subs	r3, #1
 800273c:	041b      	lsls	r3, r3, #16
 800273e:	431a      	orrs	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002744:	061b      	lsls	r3, r3, #24
 8002746:	491b      	ldr	r1, [pc, #108]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 8002748:	4313      	orrs	r3, r2
 800274a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800274c:	4b1b      	ldr	r3, [pc, #108]	@ (80027bc <HAL_RCC_OscConfig+0x478>)
 800274e:	2201      	movs	r2, #1
 8002750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002752:	f7ff fd09 	bl	8002168 <HAL_GetTick>
 8002756:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002758:	e008      	b.n	800276c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800275a:	f7ff fd05 	bl	8002168 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	2b02      	cmp	r3, #2
 8002766:	d901      	bls.n	800276c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002768:	2303      	movs	r3, #3
 800276a:	e05c      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800276c:	4b11      	ldr	r3, [pc, #68]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d0f0      	beq.n	800275a <HAL_RCC_OscConfig+0x416>
 8002778:	e054      	b.n	8002824 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800277a:	4b10      	ldr	r3, [pc, #64]	@ (80027bc <HAL_RCC_OscConfig+0x478>)
 800277c:	2200      	movs	r2, #0
 800277e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002780:	f7ff fcf2 	bl	8002168 <HAL_GetTick>
 8002784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002786:	e008      	b.n	800279a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002788:	f7ff fcee 	bl	8002168 <HAL_GetTick>
 800278c:	4602      	mov	r2, r0
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	2b02      	cmp	r3, #2
 8002794:	d901      	bls.n	800279a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	e045      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800279a:	4b06      	ldr	r3, [pc, #24]	@ (80027b4 <HAL_RCC_OscConfig+0x470>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1f0      	bne.n	8002788 <HAL_RCC_OscConfig+0x444>
 80027a6:	e03d      	b.n	8002824 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	699b      	ldr	r3, [r3, #24]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d107      	bne.n	80027c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e038      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40007000 	.word	0x40007000
 80027bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027c0:	4b1b      	ldr	r3, [pc, #108]	@ (8002830 <HAL_RCC_OscConfig+0x4ec>)
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d028      	beq.n	8002820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027d8:	429a      	cmp	r2, r3
 80027da:	d121      	bne.n	8002820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027e6:	429a      	cmp	r2, r3
 80027e8:	d11a      	bne.n	8002820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80027f0:	4013      	ands	r3, r2
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80027f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d111      	bne.n	8002820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002806:	085b      	lsrs	r3, r3, #1
 8002808:	3b01      	subs	r3, #1
 800280a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800280c:	429a      	cmp	r2, r3
 800280e:	d107      	bne.n	8002820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800281c:	429a      	cmp	r2, r3
 800281e:	d001      	beq.n	8002824 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e000      	b.n	8002826 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3718      	adds	r7, #24
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	40023800 	.word	0x40023800

08002834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d101      	bne.n	8002848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e0cc      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002848:	4b68      	ldr	r3, [pc, #416]	@ (80029ec <HAL_RCC_ClockConfig+0x1b8>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 030f 	and.w	r3, r3, #15
 8002850:	683a      	ldr	r2, [r7, #0]
 8002852:	429a      	cmp	r2, r3
 8002854:	d90c      	bls.n	8002870 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002856:	4b65      	ldr	r3, [pc, #404]	@ (80029ec <HAL_RCC_ClockConfig+0x1b8>)
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	b2d2      	uxtb	r2, r2
 800285c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800285e:	4b63      	ldr	r3, [pc, #396]	@ (80029ec <HAL_RCC_ClockConfig+0x1b8>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	429a      	cmp	r2, r3
 800286a:	d001      	beq.n	8002870 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e0b8      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0302 	and.w	r3, r3, #2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d020      	beq.n	80028be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 0304 	and.w	r3, r3, #4
 8002884:	2b00      	cmp	r3, #0
 8002886:	d005      	beq.n	8002894 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002888:	4b59      	ldr	r3, [pc, #356]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 800288a:	689b      	ldr	r3, [r3, #8]
 800288c:	4a58      	ldr	r2, [pc, #352]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 800288e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002892:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0308 	and.w	r3, r3, #8
 800289c:	2b00      	cmp	r3, #0
 800289e:	d005      	beq.n	80028ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028a0:	4b53      	ldr	r3, [pc, #332]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	4a52      	ldr	r2, [pc, #328]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80028aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028ac:	4b50      	ldr	r3, [pc, #320]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	494d      	ldr	r1, [pc, #308]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028ba:	4313      	orrs	r3, r2
 80028bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d044      	beq.n	8002954 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d107      	bne.n	80028e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028d2:	4b47      	ldr	r3, [pc, #284]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d119      	bne.n	8002912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
 80028e0:	e07f      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d003      	beq.n	80028f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028ee:	2b03      	cmp	r3, #3
 80028f0:	d107      	bne.n	8002902 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028f2:	4b3f      	ldr	r3, [pc, #252]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d109      	bne.n	8002912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	e06f      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002902:	4b3b      	ldr	r3, [pc, #236]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d101      	bne.n	8002912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e067      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002912:	4b37      	ldr	r3, [pc, #220]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f023 0203 	bic.w	r2, r3, #3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	4934      	ldr	r1, [pc, #208]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002920:	4313      	orrs	r3, r2
 8002922:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002924:	f7ff fc20 	bl	8002168 <HAL_GetTick>
 8002928:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800292a:	e00a      	b.n	8002942 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800292c:	f7ff fc1c 	bl	8002168 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800293a:	4293      	cmp	r3, r2
 800293c:	d901      	bls.n	8002942 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e04f      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002942:	4b2b      	ldr	r3, [pc, #172]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f003 020c 	and.w	r2, r3, #12
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	429a      	cmp	r2, r3
 8002952:	d1eb      	bne.n	800292c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002954:	4b25      	ldr	r3, [pc, #148]	@ (80029ec <HAL_RCC_ClockConfig+0x1b8>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 030f 	and.w	r3, r3, #15
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	429a      	cmp	r2, r3
 8002960:	d20c      	bcs.n	800297c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002962:	4b22      	ldr	r3, [pc, #136]	@ (80029ec <HAL_RCC_ClockConfig+0x1b8>)
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800296a:	4b20      	ldr	r3, [pc, #128]	@ (80029ec <HAL_RCC_ClockConfig+0x1b8>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 030f 	and.w	r3, r3, #15
 8002972:	683a      	ldr	r2, [r7, #0]
 8002974:	429a      	cmp	r2, r3
 8002976:	d001      	beq.n	800297c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e032      	b.n	80029e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f003 0304 	and.w	r3, r3, #4
 8002984:	2b00      	cmp	r3, #0
 8002986:	d008      	beq.n	800299a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002988:	4b19      	ldr	r3, [pc, #100]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	4916      	ldr	r1, [pc, #88]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 8002996:	4313      	orrs	r3, r2
 8002998:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d009      	beq.n	80029ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029a6:	4b12      	ldr	r3, [pc, #72]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	00db      	lsls	r3, r3, #3
 80029b4:	490e      	ldr	r1, [pc, #56]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029ba:	f000 f821 	bl	8002a00 <HAL_RCC_GetSysClockFreq>
 80029be:	4602      	mov	r2, r0
 80029c0:	4b0b      	ldr	r3, [pc, #44]	@ (80029f0 <HAL_RCC_ClockConfig+0x1bc>)
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	091b      	lsrs	r3, r3, #4
 80029c6:	f003 030f 	and.w	r3, r3, #15
 80029ca:	490a      	ldr	r1, [pc, #40]	@ (80029f4 <HAL_RCC_ClockConfig+0x1c0>)
 80029cc:	5ccb      	ldrb	r3, [r1, r3]
 80029ce:	fa22 f303 	lsr.w	r3, r2, r3
 80029d2:	4a09      	ldr	r2, [pc, #36]	@ (80029f8 <HAL_RCC_ClockConfig+0x1c4>)
 80029d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029d6:	4b09      	ldr	r3, [pc, #36]	@ (80029fc <HAL_RCC_ClockConfig+0x1c8>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4618      	mov	r0, r3
 80029dc:	f7ff fa06 	bl	8001dec <HAL_InitTick>

  return HAL_OK;
 80029e0:	2300      	movs	r3, #0
}
 80029e2:	4618      	mov	r0, r3
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023c00 	.word	0x40023c00
 80029f0:	40023800 	.word	0x40023800
 80029f4:	0800a4d8 	.word	0x0800a4d8
 80029f8:	20000000 	.word	0x20000000
 80029fc:	20000004 	.word	0x20000004

08002a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a04:	b094      	sub	sp, #80	@ 0x50
 8002a06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002a10:	2300      	movs	r3, #0
 8002a12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a18:	4b79      	ldr	r3, [pc, #484]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 030c 	and.w	r3, r3, #12
 8002a20:	2b08      	cmp	r3, #8
 8002a22:	d00d      	beq.n	8002a40 <HAL_RCC_GetSysClockFreq+0x40>
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	f200 80e1 	bhi.w	8002bec <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d002      	beq.n	8002a34 <HAL_RCC_GetSysClockFreq+0x34>
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	d003      	beq.n	8002a3a <HAL_RCC_GetSysClockFreq+0x3a>
 8002a32:	e0db      	b.n	8002bec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a34:	4b73      	ldr	r3, [pc, #460]	@ (8002c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a38:	e0db      	b.n	8002bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a3a:	4b73      	ldr	r3, [pc, #460]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0x208>)
 8002a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a3e:	e0d8      	b.n	8002bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a40:	4b6f      	ldr	r3, [pc, #444]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d063      	beq.n	8002b1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a56:	4b6a      	ldr	r3, [pc, #424]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	099b      	lsrs	r3, r3, #6
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a68:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002a72:	4622      	mov	r2, r4
 8002a74:	462b      	mov	r3, r5
 8002a76:	f04f 0000 	mov.w	r0, #0
 8002a7a:	f04f 0100 	mov.w	r1, #0
 8002a7e:	0159      	lsls	r1, r3, #5
 8002a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a84:	0150      	lsls	r0, r2, #5
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4621      	mov	r1, r4
 8002a8c:	1a51      	subs	r1, r2, r1
 8002a8e:	6139      	str	r1, [r7, #16]
 8002a90:	4629      	mov	r1, r5
 8002a92:	eb63 0301 	sbc.w	r3, r3, r1
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	f04f 0200 	mov.w	r2, #0
 8002a9c:	f04f 0300 	mov.w	r3, #0
 8002aa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002aa4:	4659      	mov	r1, fp
 8002aa6:	018b      	lsls	r3, r1, #6
 8002aa8:	4651      	mov	r1, sl
 8002aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002aae:	4651      	mov	r1, sl
 8002ab0:	018a      	lsls	r2, r1, #6
 8002ab2:	4651      	mov	r1, sl
 8002ab4:	ebb2 0801 	subs.w	r8, r2, r1
 8002ab8:	4659      	mov	r1, fp
 8002aba:	eb63 0901 	sbc.w	r9, r3, r1
 8002abe:	f04f 0200 	mov.w	r2, #0
 8002ac2:	f04f 0300 	mov.w	r3, #0
 8002ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ad2:	4690      	mov	r8, r2
 8002ad4:	4699      	mov	r9, r3
 8002ad6:	4623      	mov	r3, r4
 8002ad8:	eb18 0303 	adds.w	r3, r8, r3
 8002adc:	60bb      	str	r3, [r7, #8]
 8002ade:	462b      	mov	r3, r5
 8002ae0:	eb49 0303 	adc.w	r3, r9, r3
 8002ae4:	60fb      	str	r3, [r7, #12]
 8002ae6:	f04f 0200 	mov.w	r2, #0
 8002aea:	f04f 0300 	mov.w	r3, #0
 8002aee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002af2:	4629      	mov	r1, r5
 8002af4:	024b      	lsls	r3, r1, #9
 8002af6:	4621      	mov	r1, r4
 8002af8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002afc:	4621      	mov	r1, r4
 8002afe:	024a      	lsls	r2, r1, #9
 8002b00:	4610      	mov	r0, r2
 8002b02:	4619      	mov	r1, r3
 8002b04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b06:	2200      	movs	r2, #0
 8002b08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b10:	f7fe f8ca 	bl	8000ca8 <__aeabi_uldivmod>
 8002b14:	4602      	mov	r2, r0
 8002b16:	460b      	mov	r3, r1
 8002b18:	4613      	mov	r3, r2
 8002b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b1c:	e058      	b.n	8002bd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b1e:	4b38      	ldr	r3, [pc, #224]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	099b      	lsrs	r3, r3, #6
 8002b24:	2200      	movs	r2, #0
 8002b26:	4618      	mov	r0, r3
 8002b28:	4611      	mov	r1, r2
 8002b2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b2e:	623b      	str	r3, [r7, #32]
 8002b30:	2300      	movs	r3, #0
 8002b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b38:	4642      	mov	r2, r8
 8002b3a:	464b      	mov	r3, r9
 8002b3c:	f04f 0000 	mov.w	r0, #0
 8002b40:	f04f 0100 	mov.w	r1, #0
 8002b44:	0159      	lsls	r1, r3, #5
 8002b46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b4a:	0150      	lsls	r0, r2, #5
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4641      	mov	r1, r8
 8002b52:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b56:	4649      	mov	r1, r9
 8002b58:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b5c:	f04f 0200 	mov.w	r2, #0
 8002b60:	f04f 0300 	mov.w	r3, #0
 8002b64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b70:	ebb2 040a 	subs.w	r4, r2, sl
 8002b74:	eb63 050b 	sbc.w	r5, r3, fp
 8002b78:	f04f 0200 	mov.w	r2, #0
 8002b7c:	f04f 0300 	mov.w	r3, #0
 8002b80:	00eb      	lsls	r3, r5, #3
 8002b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b86:	00e2      	lsls	r2, r4, #3
 8002b88:	4614      	mov	r4, r2
 8002b8a:	461d      	mov	r5, r3
 8002b8c:	4643      	mov	r3, r8
 8002b8e:	18e3      	adds	r3, r4, r3
 8002b90:	603b      	str	r3, [r7, #0]
 8002b92:	464b      	mov	r3, r9
 8002b94:	eb45 0303 	adc.w	r3, r5, r3
 8002b98:	607b      	str	r3, [r7, #4]
 8002b9a:	f04f 0200 	mov.w	r2, #0
 8002b9e:	f04f 0300 	mov.w	r3, #0
 8002ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ba6:	4629      	mov	r1, r5
 8002ba8:	028b      	lsls	r3, r1, #10
 8002baa:	4621      	mov	r1, r4
 8002bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002bb0:	4621      	mov	r1, r4
 8002bb2:	028a      	lsls	r2, r1, #10
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bba:	2200      	movs	r2, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	61fa      	str	r2, [r7, #28]
 8002bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bc4:	f7fe f870 	bl	8000ca8 <__aeabi_uldivmod>
 8002bc8:	4602      	mov	r2, r0
 8002bca:	460b      	mov	r3, r1
 8002bcc:	4613      	mov	r3, r2
 8002bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	0c1b      	lsrs	r3, r3, #16
 8002bd6:	f003 0303 	and.w	r3, r3, #3
 8002bda:	3301      	adds	r3, #1
 8002bdc:	005b      	lsls	r3, r3, #1
 8002bde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002be0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bea:	e002      	b.n	8002bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002bec:	4b05      	ldr	r3, [pc, #20]	@ (8002c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8002bee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3750      	adds	r7, #80	@ 0x50
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800
 8002c04:	00f42400 	.word	0x00f42400
 8002c08:	007a1200 	.word	0x007a1200

08002c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c10:	4b03      	ldr	r3, [pc, #12]	@ (8002c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c12:	681b      	ldr	r3, [r3, #0]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	20000000 	.word	0x20000000

08002c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c28:	f7ff fff0 	bl	8002c0c <HAL_RCC_GetHCLKFreq>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	4b05      	ldr	r3, [pc, #20]	@ (8002c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	0b5b      	lsrs	r3, r3, #13
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	4903      	ldr	r1, [pc, #12]	@ (8002c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c3a:	5ccb      	ldrb	r3, [r1, r3]
 8002c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40023800 	.word	0x40023800
 8002c48:	0800a4e8 	.word	0x0800a4e8

08002c4c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
 8002c54:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	220f      	movs	r2, #15
 8002c5a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c5c:	4b12      	ldr	r3, [pc, #72]	@ (8002ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8002c5e:	689b      	ldr	r3, [r3, #8]
 8002c60:	f003 0203 	and.w	r2, r3, #3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c68:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c74:	4b0c      	ldr	r3, [pc, #48]	@ (8002ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c80:	4b09      	ldr	r3, [pc, #36]	@ (8002ca8 <HAL_RCC_GetClockConfig+0x5c>)
 8002c82:	689b      	ldr	r3, [r3, #8]
 8002c84:	08db      	lsrs	r3, r3, #3
 8002c86:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c8e:	4b07      	ldr	r3, [pc, #28]	@ (8002cac <HAL_RCC_GetClockConfig+0x60>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 020f 	and.w	r2, r3, #15
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	601a      	str	r2, [r3, #0]
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40023c00 	.word	0x40023c00

08002cb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e041      	b.n	8002d46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d106      	bne.n	8002cdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f839 	bl	8002d4e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	3304      	adds	r3, #4
 8002cec:	4619      	mov	r1, r3
 8002cee:	4610      	mov	r0, r2
 8002cf0:	f000 f9ca 	bl	8003088 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3708      	adds	r7, #8
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}

08002d4e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002d56:	bf00      	nop
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
	...

08002d64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d001      	beq.n	8002d7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e04e      	b.n	8002e1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2202      	movs	r2, #2
 8002d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	68da      	ldr	r2, [r3, #12]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f042 0201 	orr.w	r2, r2, #1
 8002d92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a23      	ldr	r2, [pc, #140]	@ (8002e28 <HAL_TIM_Base_Start_IT+0xc4>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d022      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x80>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002da6:	d01d      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x80>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a1f      	ldr	r2, [pc, #124]	@ (8002e2c <HAL_TIM_Base_Start_IT+0xc8>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d018      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x80>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a1e      	ldr	r2, [pc, #120]	@ (8002e30 <HAL_TIM_Base_Start_IT+0xcc>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d013      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x80>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a1c      	ldr	r2, [pc, #112]	@ (8002e34 <HAL_TIM_Base_Start_IT+0xd0>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d00e      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x80>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a1b      	ldr	r2, [pc, #108]	@ (8002e38 <HAL_TIM_Base_Start_IT+0xd4>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d009      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x80>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a19      	ldr	r2, [pc, #100]	@ (8002e3c <HAL_TIM_Base_Start_IT+0xd8>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d004      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x80>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a18      	ldr	r2, [pc, #96]	@ (8002e40 <HAL_TIM_Base_Start_IT+0xdc>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d111      	bne.n	8002e08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 0307 	and.w	r3, r3, #7
 8002dee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b06      	cmp	r3, #6
 8002df4:	d010      	beq.n	8002e18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f042 0201 	orr.w	r2, r2, #1
 8002e04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e06:	e007      	b.n	8002e18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f042 0201 	orr.w	r2, r2, #1
 8002e16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e18:	2300      	movs	r3, #0
}
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	3714      	adds	r7, #20
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	40010000 	.word	0x40010000
 8002e2c:	40000400 	.word	0x40000400
 8002e30:	40000800 	.word	0x40000800
 8002e34:	40000c00 	.word	0x40000c00
 8002e38:	40010400 	.word	0x40010400
 8002e3c:	40014000 	.word	0x40014000
 8002e40:	40001800 	.word	0x40001800

08002e44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68db      	ldr	r3, [r3, #12]
 8002e52:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d020      	beq.n	8002ea8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d01b      	beq.n	8002ea8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f06f 0202 	mvn.w	r2, #2
 8002e78:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	f003 0303 	and.w	r3, r3, #3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d003      	beq.n	8002e96 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 f8dc 	bl	800304c <HAL_TIM_IC_CaptureCallback>
 8002e94:	e005      	b.n	8002ea2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 f8ce 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f000 f8df 	bl	8003060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	f003 0304 	and.w	r3, r3, #4
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d020      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d01b      	beq.n	8002ef4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f06f 0204 	mvn.w	r2, #4
 8002ec4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2202      	movs	r2, #2
 8002eca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	699b      	ldr	r3, [r3, #24]
 8002ed2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d003      	beq.n	8002ee2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f8b6 	bl	800304c <HAL_TIM_IC_CaptureCallback>
 8002ee0:	e005      	b.n	8002eee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f000 f8a8 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 f8b9 	bl	8003060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	f003 0308 	and.w	r3, r3, #8
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d020      	beq.n	8002f40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d01b      	beq.n	8002f40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f06f 0208 	mvn.w	r2, #8
 8002f10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2204      	movs	r2, #4
 8002f16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	69db      	ldr	r3, [r3, #28]
 8002f1e:	f003 0303 	and.w	r3, r3, #3
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f000 f890 	bl	800304c <HAL_TIM_IC_CaptureCallback>
 8002f2c:	e005      	b.n	8002f3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 f882 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 f893 	bl	8003060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f003 0310 	and.w	r3, r3, #16
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d020      	beq.n	8002f8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f003 0310 	and.w	r3, r3, #16
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d01b      	beq.n	8002f8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f06f 0210 	mvn.w	r2, #16
 8002f5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2208      	movs	r2, #8
 8002f62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d003      	beq.n	8002f7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 f86a 	bl	800304c <HAL_TIM_IC_CaptureCallback>
 8002f78:	e005      	b.n	8002f86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f85c 	bl	8003038 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 f86d 	bl	8003060 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00c      	beq.n	8002fb0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d007      	beq.n	8002fb0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f06f 0201 	mvn.w	r2, #1
 8002fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f000 f83a 	bl	8003024 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00c      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d007      	beq.n	8002fd4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f000 f910 	bl	80031f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00c      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d007      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ff0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f83e 	bl	8003074 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	f003 0320 	and.w	r3, r3, #32
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d00c      	beq.n	800301c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f003 0320 	and.w	r3, r3, #32
 8003008:	2b00      	cmp	r3, #0
 800300a:	d007      	beq.n	800301c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f06f 0220 	mvn.w	r2, #32
 8003014:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f000 f8e2 	bl	80031e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800301c:	bf00      	nop
 800301e:	3710      	adds	r7, #16
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800304c:	b480      	push	{r7}
 800304e:	b083      	sub	sp, #12
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003054:	bf00      	nop
 8003056:	370c      	adds	r7, #12
 8003058:	46bd      	mov	sp, r7
 800305a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305e:	4770      	bx	lr

08003060 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003088:	b480      	push	{r7}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	4a46      	ldr	r2, [pc, #280]	@ (80031b4 <TIM_Base_SetConfig+0x12c>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d013      	beq.n	80030c8 <TIM_Base_SetConfig+0x40>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030a6:	d00f      	beq.n	80030c8 <TIM_Base_SetConfig+0x40>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	4a43      	ldr	r2, [pc, #268]	@ (80031b8 <TIM_Base_SetConfig+0x130>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d00b      	beq.n	80030c8 <TIM_Base_SetConfig+0x40>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	4a42      	ldr	r2, [pc, #264]	@ (80031bc <TIM_Base_SetConfig+0x134>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d007      	beq.n	80030c8 <TIM_Base_SetConfig+0x40>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a41      	ldr	r2, [pc, #260]	@ (80031c0 <TIM_Base_SetConfig+0x138>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d003      	beq.n	80030c8 <TIM_Base_SetConfig+0x40>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	4a40      	ldr	r2, [pc, #256]	@ (80031c4 <TIM_Base_SetConfig+0x13c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d108      	bne.n	80030da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a35      	ldr	r2, [pc, #212]	@ (80031b4 <TIM_Base_SetConfig+0x12c>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d02b      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80030e8:	d027      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a32      	ldr	r2, [pc, #200]	@ (80031b8 <TIM_Base_SetConfig+0x130>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d023      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a31      	ldr	r2, [pc, #196]	@ (80031bc <TIM_Base_SetConfig+0x134>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d01f      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a30      	ldr	r2, [pc, #192]	@ (80031c0 <TIM_Base_SetConfig+0x138>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d01b      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a2f      	ldr	r2, [pc, #188]	@ (80031c4 <TIM_Base_SetConfig+0x13c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d017      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a2e      	ldr	r2, [pc, #184]	@ (80031c8 <TIM_Base_SetConfig+0x140>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d013      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a2d      	ldr	r2, [pc, #180]	@ (80031cc <TIM_Base_SetConfig+0x144>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d00f      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a2c      	ldr	r2, [pc, #176]	@ (80031d0 <TIM_Base_SetConfig+0x148>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d00b      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4a2b      	ldr	r2, [pc, #172]	@ (80031d4 <TIM_Base_SetConfig+0x14c>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d007      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	4a2a      	ldr	r2, [pc, #168]	@ (80031d8 <TIM_Base_SetConfig+0x150>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d003      	beq.n	800313a <TIM_Base_SetConfig+0xb2>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	4a29      	ldr	r2, [pc, #164]	@ (80031dc <TIM_Base_SetConfig+0x154>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d108      	bne.n	800314c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003140:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	68db      	ldr	r3, [r3, #12]
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	4313      	orrs	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	695b      	ldr	r3, [r3, #20]
 8003156:	4313      	orrs	r3, r2
 8003158:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	689a      	ldr	r2, [r3, #8]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a10      	ldr	r2, [pc, #64]	@ (80031b4 <TIM_Base_SetConfig+0x12c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d003      	beq.n	8003180 <TIM_Base_SetConfig+0xf8>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a12      	ldr	r2, [pc, #72]	@ (80031c4 <TIM_Base_SetConfig+0x13c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d103      	bne.n	8003188 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	691a      	ldr	r2, [r3, #16]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	691b      	ldr	r3, [r3, #16]
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	2b01      	cmp	r3, #1
 8003198:	d105      	bne.n	80031a6 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	691b      	ldr	r3, [r3, #16]
 800319e:	f023 0201 	bic.w	r2, r3, #1
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	611a      	str	r2, [r3, #16]
  }
}
 80031a6:	bf00      	nop
 80031a8:	3714      	adds	r7, #20
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	40010000 	.word	0x40010000
 80031b8:	40000400 	.word	0x40000400
 80031bc:	40000800 	.word	0x40000800
 80031c0:	40000c00 	.word	0x40000c00
 80031c4:	40010400 	.word	0x40010400
 80031c8:	40014000 	.word	0x40014000
 80031cc:	40014400 	.word	0x40014400
 80031d0:	40014800 	.word	0x40014800
 80031d4:	40001800 	.word	0x40001800
 80031d8:	40001c00 	.word	0x40001c00
 80031dc:	40002000 	.word	0x40002000

080031e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003208:	b580      	push	{r7, lr}
 800320a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800320c:	4b05      	ldr	r3, [pc, #20]	@ (8003224 <SysTick_Handler+0x1c>)
 800320e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003210:	f001 fc80 	bl	8004b14 <xTaskGetSchedulerState>
 8003214:	4603      	mov	r3, r0
 8003216:	2b01      	cmp	r3, #1
 8003218:	d001      	beq.n	800321e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800321a:	f002 fa75 	bl	8005708 <xPortSysTickHandler>
  }
}
 800321e:	bf00      	nop
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	e000e010 	.word	0xe000e010

08003228 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4a07      	ldr	r2, [pc, #28]	@ (8003254 <vApplicationGetIdleTaskMemory+0x2c>)
 8003238:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	4a06      	ldr	r2, [pc, #24]	@ (8003258 <vApplicationGetIdleTaskMemory+0x30>)
 800323e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2280      	movs	r2, #128	@ 0x80
 8003244:	601a      	str	r2, [r3, #0]
}
 8003246:	bf00      	nop
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	20000560 	.word	0x20000560
 8003258:	20000608 	.word	0x20000608

0800325c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800325c:	b480      	push	{r7}
 800325e:	b085      	sub	sp, #20
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	4a07      	ldr	r2, [pc, #28]	@ (8003288 <vApplicationGetTimerTaskMemory+0x2c>)
 800326c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	4a06      	ldr	r2, [pc, #24]	@ (800328c <vApplicationGetTimerTaskMemory+0x30>)
 8003272:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800327a:	601a      	str	r2, [r3, #0]
}
 800327c:	bf00      	nop
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	20000808 	.word	0x20000808
 800328c:	200008b0 	.word	0x200008b0

08003290 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f103 0208 	add.w	r2, r3, #8
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80032a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f103 0208 	add.w	r2, r3, #8
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f103 0208 	add.w	r2, r3, #8
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80032c4:	bf00      	nop
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80032d0:	b480      	push	{r7}
 80032d2:	b083      	sub	sp, #12
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80032ea:	b480      	push	{r7}
 80032ec:	b085      	sub	sp, #20
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
 80032f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	68fa      	ldr	r2, [r7, #12]
 80032fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	687a      	ldr	r2, [r7, #4]
 800331a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	1c5a      	adds	r2, r3, #1
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	601a      	str	r2, [r3, #0]
}
 8003326:	bf00      	nop
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003332:	b480      	push	{r7}
 8003334:	b085      	sub	sp, #20
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
 800333a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003348:	d103      	bne.n	8003352 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	691b      	ldr	r3, [r3, #16]
 800334e:	60fb      	str	r3, [r7, #12]
 8003350:	e00c      	b.n	800336c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	3308      	adds	r3, #8
 8003356:	60fb      	str	r3, [r7, #12]
 8003358:	e002      	b.n	8003360 <vListInsert+0x2e>
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	429a      	cmp	r2, r3
 800336a:	d2f6      	bcs.n	800335a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	685a      	ldr	r2, [r3, #4]
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	68fa      	ldr	r2, [r7, #12]
 8003380:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	683a      	ldr	r2, [r7, #0]
 8003386:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	1c5a      	adds	r2, r3, #1
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	601a      	str	r2, [r3, #0]
}
 8003398:	bf00      	nop
 800339a:	3714      	adds	r7, #20
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6892      	ldr	r2, [r2, #8]
 80033ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6852      	ldr	r2, [r2, #4]
 80033c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d103      	bne.n	80033d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	689a      	ldr	r2, [r3, #8]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2200      	movs	r2, #0
 80033dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	1e5a      	subs	r2, r3, #1
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr

080033f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
 8003400:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d10b      	bne.n	8003424 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800340c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003410:	f383 8811 	msr	BASEPRI, r3
 8003414:	f3bf 8f6f 	isb	sy
 8003418:	f3bf 8f4f 	dsb	sy
 800341c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800341e:	bf00      	nop
 8003420:	bf00      	nop
 8003422:	e7fd      	b.n	8003420 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003424:	f002 f8e0 	bl	80055e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003430:	68f9      	ldr	r1, [r7, #12]
 8003432:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003434:	fb01 f303 	mul.w	r3, r1, r3
 8003438:	441a      	add	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003454:	3b01      	subs	r3, #1
 8003456:	68f9      	ldr	r1, [r7, #12]
 8003458:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800345a:	fb01 f303 	mul.w	r3, r1, r3
 800345e:	441a      	add	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	22ff      	movs	r2, #255	@ 0xff
 8003468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	22ff      	movs	r2, #255	@ 0xff
 8003470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d114      	bne.n	80034a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	691b      	ldr	r3, [r3, #16]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d01a      	beq.n	80034b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	3310      	adds	r3, #16
 8003486:	4618      	mov	r0, r3
 8003488:	f001 f97e 	bl	8004788 <xTaskRemoveFromEventList>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d012      	beq.n	80034b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003492:	4b0d      	ldr	r3, [pc, #52]	@ (80034c8 <xQueueGenericReset+0xd0>)
 8003494:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003498:	601a      	str	r2, [r3, #0]
 800349a:	f3bf 8f4f 	dsb	sy
 800349e:	f3bf 8f6f 	isb	sy
 80034a2:	e009      	b.n	80034b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	3310      	adds	r3, #16
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff fef1 	bl	8003290 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	3324      	adds	r3, #36	@ 0x24
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff feec 	bl	8003290 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80034b8:	f002 f8c8 	bl	800564c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80034bc:	2301      	movs	r3, #1
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3710      	adds	r7, #16
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	e000ed04 	.word	0xe000ed04

080034cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b08e      	sub	sp, #56	@ 0x38
 80034d0:	af02      	add	r7, sp, #8
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
 80034d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d10b      	bne.n	80034f8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80034e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034e4:	f383 8811 	msr	BASEPRI, r3
 80034e8:	f3bf 8f6f 	isb	sy
 80034ec:	f3bf 8f4f 	dsb	sy
 80034f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80034f2:	bf00      	nop
 80034f4:	bf00      	nop
 80034f6:	e7fd      	b.n	80034f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d10b      	bne.n	8003516 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80034fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003502:	f383 8811 	msr	BASEPRI, r3
 8003506:	f3bf 8f6f 	isb	sy
 800350a:	f3bf 8f4f 	dsb	sy
 800350e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003510:	bf00      	nop
 8003512:	bf00      	nop
 8003514:	e7fd      	b.n	8003512 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d002      	beq.n	8003522 <xQueueGenericCreateStatic+0x56>
 800351c:	68bb      	ldr	r3, [r7, #8]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <xQueueGenericCreateStatic+0x5a>
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <xQueueGenericCreateStatic+0x5c>
 8003526:	2300      	movs	r3, #0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d10b      	bne.n	8003544 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800352c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003530:	f383 8811 	msr	BASEPRI, r3
 8003534:	f3bf 8f6f 	isb	sy
 8003538:	f3bf 8f4f 	dsb	sy
 800353c:	623b      	str	r3, [r7, #32]
}
 800353e:	bf00      	nop
 8003540:	bf00      	nop
 8003542:	e7fd      	b.n	8003540 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d102      	bne.n	8003550 <xQueueGenericCreateStatic+0x84>
 800354a:	68bb      	ldr	r3, [r7, #8]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <xQueueGenericCreateStatic+0x88>
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <xQueueGenericCreateStatic+0x8a>
 8003554:	2300      	movs	r3, #0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10b      	bne.n	8003572 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800355a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800355e:	f383 8811 	msr	BASEPRI, r3
 8003562:	f3bf 8f6f 	isb	sy
 8003566:	f3bf 8f4f 	dsb	sy
 800356a:	61fb      	str	r3, [r7, #28]
}
 800356c:	bf00      	nop
 800356e:	bf00      	nop
 8003570:	e7fd      	b.n	800356e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003572:	2350      	movs	r3, #80	@ 0x50
 8003574:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	2b50      	cmp	r3, #80	@ 0x50
 800357a:	d00b      	beq.n	8003594 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800357c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003580:	f383 8811 	msr	BASEPRI, r3
 8003584:	f3bf 8f6f 	isb	sy
 8003588:	f3bf 8f4f 	dsb	sy
 800358c:	61bb      	str	r3, [r7, #24]
}
 800358e:	bf00      	nop
 8003590:	bf00      	nop
 8003592:	e7fd      	b.n	8003590 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003594:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003596:	683b      	ldr	r3, [r7, #0]
 8003598:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800359a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00d      	beq.n	80035bc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80035a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80035a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80035ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035ae:	9300      	str	r3, [sp, #0]
 80035b0:	4613      	mov	r3, r2
 80035b2:	687a      	ldr	r2, [r7, #4]
 80035b4:	68b9      	ldr	r1, [r7, #8]
 80035b6:	68f8      	ldr	r0, [r7, #12]
 80035b8:	f000 f840 	bl	800363c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80035bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80035be:	4618      	mov	r0, r3
 80035c0:	3730      	adds	r7, #48	@ 0x30
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b08a      	sub	sp, #40	@ 0x28
 80035ca:	af02      	add	r7, sp, #8
 80035cc:	60f8      	str	r0, [r7, #12]
 80035ce:	60b9      	str	r1, [r7, #8]
 80035d0:	4613      	mov	r3, r2
 80035d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10b      	bne.n	80035f2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80035da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80035de:	f383 8811 	msr	BASEPRI, r3
 80035e2:	f3bf 8f6f 	isb	sy
 80035e6:	f3bf 8f4f 	dsb	sy
 80035ea:	613b      	str	r3, [r7, #16]
}
 80035ec:	bf00      	nop
 80035ee:	bf00      	nop
 80035f0:	e7fd      	b.n	80035ee <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	68ba      	ldr	r2, [r7, #8]
 80035f6:	fb02 f303 	mul.w	r3, r2, r3
 80035fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	3350      	adds	r3, #80	@ 0x50
 8003600:	4618      	mov	r0, r3
 8003602:	f002 f913 	bl	800582c <pvPortMalloc>
 8003606:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d011      	beq.n	8003632 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	3350      	adds	r3, #80	@ 0x50
 8003616:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003620:	79fa      	ldrb	r2, [r7, #7]
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	9300      	str	r3, [sp, #0]
 8003626:	4613      	mov	r3, r2
 8003628:	697a      	ldr	r2, [r7, #20]
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 f805 	bl	800363c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003632:	69bb      	ldr	r3, [r7, #24]
	}
 8003634:	4618      	mov	r0, r3
 8003636:	3720      	adds	r7, #32
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}

0800363c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	60f8      	str	r0, [r7, #12]
 8003644:	60b9      	str	r1, [r7, #8]
 8003646:	607a      	str	r2, [r7, #4]
 8003648:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d103      	bne.n	8003658 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	601a      	str	r2, [r3, #0]
 8003656:	e002      	b.n	800365e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003658:	69bb      	ldr	r3, [r7, #24]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800366a:	2101      	movs	r1, #1
 800366c:	69b8      	ldr	r0, [r7, #24]
 800366e:	f7ff fec3 	bl	80033f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	78fa      	ldrb	r2, [r7, #3]
 8003676:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800367a:	bf00      	nop
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b08e      	sub	sp, #56	@ 0x38
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
 8003690:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003692:	2300      	movs	r3, #0
 8003694:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800369a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10b      	bne.n	80036b8 <xQueueGenericSend+0x34>
	__asm volatile
 80036a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036a4:	f383 8811 	msr	BASEPRI, r3
 80036a8:	f3bf 8f6f 	isb	sy
 80036ac:	f3bf 8f4f 	dsb	sy
 80036b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80036b2:	bf00      	nop
 80036b4:	bf00      	nop
 80036b6:	e7fd      	b.n	80036b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d103      	bne.n	80036c6 <xQueueGenericSend+0x42>
 80036be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <xQueueGenericSend+0x46>
 80036c6:	2301      	movs	r3, #1
 80036c8:	e000      	b.n	80036cc <xQueueGenericSend+0x48>
 80036ca:	2300      	movs	r3, #0
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d10b      	bne.n	80036e8 <xQueueGenericSend+0x64>
	__asm volatile
 80036d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036d4:	f383 8811 	msr	BASEPRI, r3
 80036d8:	f3bf 8f6f 	isb	sy
 80036dc:	f3bf 8f4f 	dsb	sy
 80036e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80036e2:	bf00      	nop
 80036e4:	bf00      	nop
 80036e6:	e7fd      	b.n	80036e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d103      	bne.n	80036f6 <xQueueGenericSend+0x72>
 80036ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <xQueueGenericSend+0x76>
 80036f6:	2301      	movs	r3, #1
 80036f8:	e000      	b.n	80036fc <xQueueGenericSend+0x78>
 80036fa:	2300      	movs	r3, #0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10b      	bne.n	8003718 <xQueueGenericSend+0x94>
	__asm volatile
 8003700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003704:	f383 8811 	msr	BASEPRI, r3
 8003708:	f3bf 8f6f 	isb	sy
 800370c:	f3bf 8f4f 	dsb	sy
 8003710:	623b      	str	r3, [r7, #32]
}
 8003712:	bf00      	nop
 8003714:	bf00      	nop
 8003716:	e7fd      	b.n	8003714 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003718:	f001 f9fc 	bl	8004b14 <xTaskGetSchedulerState>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d102      	bne.n	8003728 <xQueueGenericSend+0xa4>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d101      	bne.n	800372c <xQueueGenericSend+0xa8>
 8003728:	2301      	movs	r3, #1
 800372a:	e000      	b.n	800372e <xQueueGenericSend+0xaa>
 800372c:	2300      	movs	r3, #0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d10b      	bne.n	800374a <xQueueGenericSend+0xc6>
	__asm volatile
 8003732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003736:	f383 8811 	msr	BASEPRI, r3
 800373a:	f3bf 8f6f 	isb	sy
 800373e:	f3bf 8f4f 	dsb	sy
 8003742:	61fb      	str	r3, [r7, #28]
}
 8003744:	bf00      	nop
 8003746:	bf00      	nop
 8003748:	e7fd      	b.n	8003746 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800374a:	f001 ff4d 	bl	80055e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800374e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003750:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003756:	429a      	cmp	r2, r3
 8003758:	d302      	bcc.n	8003760 <xQueueGenericSend+0xdc>
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	2b02      	cmp	r3, #2
 800375e:	d129      	bne.n	80037b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003760:	683a      	ldr	r2, [r7, #0]
 8003762:	68b9      	ldr	r1, [r7, #8]
 8003764:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003766:	f000 fa0f 	bl	8003b88 <prvCopyDataToQueue>
 800376a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800376c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003770:	2b00      	cmp	r3, #0
 8003772:	d010      	beq.n	8003796 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003776:	3324      	adds	r3, #36	@ 0x24
 8003778:	4618      	mov	r0, r3
 800377a:	f001 f805 	bl	8004788 <xTaskRemoveFromEventList>
 800377e:	4603      	mov	r3, r0
 8003780:	2b00      	cmp	r3, #0
 8003782:	d013      	beq.n	80037ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003784:	4b3f      	ldr	r3, [pc, #252]	@ (8003884 <xQueueGenericSend+0x200>)
 8003786:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	f3bf 8f4f 	dsb	sy
 8003790:	f3bf 8f6f 	isb	sy
 8003794:	e00a      	b.n	80037ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003796:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003798:	2b00      	cmp	r3, #0
 800379a:	d007      	beq.n	80037ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800379c:	4b39      	ldr	r3, [pc, #228]	@ (8003884 <xQueueGenericSend+0x200>)
 800379e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	f3bf 8f4f 	dsb	sy
 80037a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80037ac:	f001 ff4e 	bl	800564c <vPortExitCritical>
				return pdPASS;
 80037b0:	2301      	movs	r3, #1
 80037b2:	e063      	b.n	800387c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d103      	bne.n	80037c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80037ba:	f001 ff47 	bl	800564c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80037be:	2300      	movs	r3, #0
 80037c0:	e05c      	b.n	800387c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80037c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d106      	bne.n	80037d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80037c8:	f107 0314 	add.w	r3, r7, #20
 80037cc:	4618      	mov	r0, r3
 80037ce:	f001 f83f 	bl	8004850 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80037d2:	2301      	movs	r3, #1
 80037d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80037d6:	f001 ff39 	bl	800564c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80037da:	f000 fda7 	bl	800432c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80037de:	f001 ff03 	bl	80055e8 <vPortEnterCritical>
 80037e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037e8:	b25b      	sxtb	r3, r3
 80037ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80037ee:	d103      	bne.n	80037f8 <xQueueGenericSend+0x174>
 80037f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037fe:	b25b      	sxtb	r3, r3
 8003800:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003804:	d103      	bne.n	800380e <xQueueGenericSend+0x18a>
 8003806:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800380e:	f001 ff1d 	bl	800564c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003812:	1d3a      	adds	r2, r7, #4
 8003814:	f107 0314 	add.w	r3, r7, #20
 8003818:	4611      	mov	r1, r2
 800381a:	4618      	mov	r0, r3
 800381c:	f001 f82e 	bl	800487c <xTaskCheckForTimeOut>
 8003820:	4603      	mov	r3, r0
 8003822:	2b00      	cmp	r3, #0
 8003824:	d124      	bne.n	8003870 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003826:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003828:	f000 faa6 	bl	8003d78 <prvIsQueueFull>
 800382c:	4603      	mov	r3, r0
 800382e:	2b00      	cmp	r3, #0
 8003830:	d018      	beq.n	8003864 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003834:	3310      	adds	r3, #16
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	4611      	mov	r1, r2
 800383a:	4618      	mov	r0, r3
 800383c:	f000 ff52 	bl	80046e4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003840:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003842:	f000 fa31 	bl	8003ca8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003846:	f000 fd7f 	bl	8004348 <xTaskResumeAll>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	f47f af7c 	bne.w	800374a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003852:	4b0c      	ldr	r3, [pc, #48]	@ (8003884 <xQueueGenericSend+0x200>)
 8003854:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003858:	601a      	str	r2, [r3, #0]
 800385a:	f3bf 8f4f 	dsb	sy
 800385e:	f3bf 8f6f 	isb	sy
 8003862:	e772      	b.n	800374a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003866:	f000 fa1f 	bl	8003ca8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800386a:	f000 fd6d 	bl	8004348 <xTaskResumeAll>
 800386e:	e76c      	b.n	800374a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003870:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003872:	f000 fa19 	bl	8003ca8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003876:	f000 fd67 	bl	8004348 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800387a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800387c:	4618      	mov	r0, r3
 800387e:	3738      	adds	r7, #56	@ 0x38
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	e000ed04 	.word	0xe000ed04

08003888 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b090      	sub	sp, #64	@ 0x40
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]
 8003894:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800389a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10b      	bne.n	80038b8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80038a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a4:	f383 8811 	msr	BASEPRI, r3
 80038a8:	f3bf 8f6f 	isb	sy
 80038ac:	f3bf 8f4f 	dsb	sy
 80038b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80038b2:	bf00      	nop
 80038b4:	bf00      	nop
 80038b6:	e7fd      	b.n	80038b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d103      	bne.n	80038c6 <xQueueGenericSendFromISR+0x3e>
 80038be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <xQueueGenericSendFromISR+0x42>
 80038c6:	2301      	movs	r3, #1
 80038c8:	e000      	b.n	80038cc <xQueueGenericSendFromISR+0x44>
 80038ca:	2300      	movs	r3, #0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10b      	bne.n	80038e8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80038d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d4:	f383 8811 	msr	BASEPRI, r3
 80038d8:	f3bf 8f6f 	isb	sy
 80038dc:	f3bf 8f4f 	dsb	sy
 80038e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80038e2:	bf00      	nop
 80038e4:	bf00      	nop
 80038e6:	e7fd      	b.n	80038e4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	2b02      	cmp	r3, #2
 80038ec:	d103      	bne.n	80038f6 <xQueueGenericSendFromISR+0x6e>
 80038ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d101      	bne.n	80038fa <xQueueGenericSendFromISR+0x72>
 80038f6:	2301      	movs	r3, #1
 80038f8:	e000      	b.n	80038fc <xQueueGenericSendFromISR+0x74>
 80038fa:	2300      	movs	r3, #0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d10b      	bne.n	8003918 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003904:	f383 8811 	msr	BASEPRI, r3
 8003908:	f3bf 8f6f 	isb	sy
 800390c:	f3bf 8f4f 	dsb	sy
 8003910:	623b      	str	r3, [r7, #32]
}
 8003912:	bf00      	nop
 8003914:	bf00      	nop
 8003916:	e7fd      	b.n	8003914 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003918:	f001 ff46 	bl	80057a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800391c:	f3ef 8211 	mrs	r2, BASEPRI
 8003920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003924:	f383 8811 	msr	BASEPRI, r3
 8003928:	f3bf 8f6f 	isb	sy
 800392c:	f3bf 8f4f 	dsb	sy
 8003930:	61fa      	str	r2, [r7, #28]
 8003932:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003934:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003936:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800393a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800393c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800393e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003940:	429a      	cmp	r2, r3
 8003942:	d302      	bcc.n	800394a <xQueueGenericSendFromISR+0xc2>
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	2b02      	cmp	r3, #2
 8003948:	d12f      	bne.n	80039aa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800394a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800394c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003950:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003956:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003958:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800395a:	683a      	ldr	r2, [r7, #0]
 800395c:	68b9      	ldr	r1, [r7, #8]
 800395e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003960:	f000 f912 	bl	8003b88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003964:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003968:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800396c:	d112      	bne.n	8003994 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800396e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003972:	2b00      	cmp	r3, #0
 8003974:	d016      	beq.n	80039a4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003978:	3324      	adds	r3, #36	@ 0x24
 800397a:	4618      	mov	r0, r3
 800397c:	f000 ff04 	bl	8004788 <xTaskRemoveFromEventList>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	d00e      	beq.n	80039a4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00b      	beq.n	80039a4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	e007      	b.n	80039a4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003994:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003998:	3301      	adds	r3, #1
 800399a:	b2db      	uxtb	r3, r3
 800399c:	b25a      	sxtb	r2, r3
 800399e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80039a4:	2301      	movs	r3, #1
 80039a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80039a8:	e001      	b.n	80039ae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80039aa:	2300      	movs	r3, #0
 80039ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80039b0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80039b8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80039ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3740      	adds	r7, #64	@ 0x40
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}

080039c4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b08c      	sub	sp, #48	@ 0x30
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	60b9      	str	r1, [r7, #8]
 80039ce:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80039d0:	2300      	movs	r3, #0
 80039d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80039d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10b      	bne.n	80039f6 <xQueueReceive+0x32>
	__asm volatile
 80039de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039e2:	f383 8811 	msr	BASEPRI, r3
 80039e6:	f3bf 8f6f 	isb	sy
 80039ea:	f3bf 8f4f 	dsb	sy
 80039ee:	623b      	str	r3, [r7, #32]
}
 80039f0:	bf00      	nop
 80039f2:	bf00      	nop
 80039f4:	e7fd      	b.n	80039f2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80039f6:	68bb      	ldr	r3, [r7, #8]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d103      	bne.n	8003a04 <xQueueReceive+0x40>
 80039fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d101      	bne.n	8003a08 <xQueueReceive+0x44>
 8003a04:	2301      	movs	r3, #1
 8003a06:	e000      	b.n	8003a0a <xQueueReceive+0x46>
 8003a08:	2300      	movs	r3, #0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10b      	bne.n	8003a26 <xQueueReceive+0x62>
	__asm volatile
 8003a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a12:	f383 8811 	msr	BASEPRI, r3
 8003a16:	f3bf 8f6f 	isb	sy
 8003a1a:	f3bf 8f4f 	dsb	sy
 8003a1e:	61fb      	str	r3, [r7, #28]
}
 8003a20:	bf00      	nop
 8003a22:	bf00      	nop
 8003a24:	e7fd      	b.n	8003a22 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a26:	f001 f875 	bl	8004b14 <xTaskGetSchedulerState>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d102      	bne.n	8003a36 <xQueueReceive+0x72>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d101      	bne.n	8003a3a <xQueueReceive+0x76>
 8003a36:	2301      	movs	r3, #1
 8003a38:	e000      	b.n	8003a3c <xQueueReceive+0x78>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10b      	bne.n	8003a58 <xQueueReceive+0x94>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	61bb      	str	r3, [r7, #24]
}
 8003a52:	bf00      	nop
 8003a54:	bf00      	nop
 8003a56:	e7fd      	b.n	8003a54 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a58:	f001 fdc6 	bl	80055e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a60:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d01f      	beq.n	8003aa8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003a68:	68b9      	ldr	r1, [r7, #8]
 8003a6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a6c:	f000 f8f6 	bl	8003c5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a72:	1e5a      	subs	r2, r3, #1
 8003a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a76:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7a:	691b      	ldr	r3, [r3, #16]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00f      	beq.n	8003aa0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a82:	3310      	adds	r3, #16
 8003a84:	4618      	mov	r0, r3
 8003a86:	f000 fe7f 	bl	8004788 <xTaskRemoveFromEventList>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d007      	beq.n	8003aa0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003a90:	4b3c      	ldr	r3, [pc, #240]	@ (8003b84 <xQueueReceive+0x1c0>)
 8003a92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a96:	601a      	str	r2, [r3, #0]
 8003a98:	f3bf 8f4f 	dsb	sy
 8003a9c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003aa0:	f001 fdd4 	bl	800564c <vPortExitCritical>
				return pdPASS;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e069      	b.n	8003b7c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d103      	bne.n	8003ab6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003aae:	f001 fdcd 	bl	800564c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	e062      	b.n	8003b7c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d106      	bne.n	8003aca <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003abc:	f107 0310 	add.w	r3, r7, #16
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f000 fec5 	bl	8004850 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003aca:	f001 fdbf 	bl	800564c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003ace:	f000 fc2d 	bl	800432c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ad2:	f001 fd89 	bl	80055e8 <vPortEnterCritical>
 8003ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ad8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003adc:	b25b      	sxtb	r3, r3
 8003ade:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ae2:	d103      	bne.n	8003aec <xQueueReceive+0x128>
 8003ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003af2:	b25b      	sxtb	r3, r3
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003af8:	d103      	bne.n	8003b02 <xQueueReceive+0x13e>
 8003afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b02:	f001 fda3 	bl	800564c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b06:	1d3a      	adds	r2, r7, #4
 8003b08:	f107 0310 	add.w	r3, r7, #16
 8003b0c:	4611      	mov	r1, r2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 feb4 	bl	800487c <xTaskCheckForTimeOut>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d123      	bne.n	8003b62 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b1c:	f000 f916 	bl	8003d4c <prvIsQueueEmpty>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d017      	beq.n	8003b56 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b28:	3324      	adds	r3, #36	@ 0x24
 8003b2a:	687a      	ldr	r2, [r7, #4]
 8003b2c:	4611      	mov	r1, r2
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 fdd8 	bl	80046e4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003b34:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b36:	f000 f8b7 	bl	8003ca8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003b3a:	f000 fc05 	bl	8004348 <xTaskResumeAll>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d189      	bne.n	8003a58 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003b44:	4b0f      	ldr	r3, [pc, #60]	@ (8003b84 <xQueueReceive+0x1c0>)
 8003b46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	f3bf 8f4f 	dsb	sy
 8003b50:	f3bf 8f6f 	isb	sy
 8003b54:	e780      	b.n	8003a58 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003b56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b58:	f000 f8a6 	bl	8003ca8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b5c:	f000 fbf4 	bl	8004348 <xTaskResumeAll>
 8003b60:	e77a      	b.n	8003a58 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003b62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b64:	f000 f8a0 	bl	8003ca8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b68:	f000 fbee 	bl	8004348 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003b6c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003b6e:	f000 f8ed 	bl	8003d4c <prvIsQueueEmpty>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	f43f af6f 	beq.w	8003a58 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003b7a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3730      	adds	r7, #48	@ 0x30
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	e000ed04 	.word	0xe000ed04

08003b88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b086      	sub	sp, #24
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003b94:	2300      	movs	r3, #0
 8003b96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10d      	bne.n	8003bc2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d14d      	bne.n	8003c4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f000 ffcc 	bl	8004b50 <xTaskPriorityDisinherit>
 8003bb8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	609a      	str	r2, [r3, #8]
 8003bc0:	e043      	b.n	8003c4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d119      	bne.n	8003bfc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6858      	ldr	r0, [r3, #4]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	68b9      	ldr	r1, [r7, #8]
 8003bd4:	f003 ff91 	bl	8007afa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be0:	441a      	add	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d32b      	bcc.n	8003c4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	605a      	str	r2, [r3, #4]
 8003bfa:	e026      	b.n	8003c4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	68d8      	ldr	r0, [r3, #12]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c04:	461a      	mov	r2, r3
 8003c06:	68b9      	ldr	r1, [r7, #8]
 8003c08:	f003 ff77 	bl	8007afa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	68da      	ldr	r2, [r3, #12]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	425b      	negs	r3, r3
 8003c16:	441a      	add	r2, r3
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d207      	bcs.n	8003c38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c30:	425b      	negs	r3, r3
 8003c32:	441a      	add	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d105      	bne.n	8003c4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d002      	beq.n	8003c4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	3b01      	subs	r3, #1
 8003c48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1c5a      	adds	r2, r3, #1
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003c52:	697b      	ldr	r3, [r7, #20]
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
 8003c64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d018      	beq.n	8003ca0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	68da      	ldr	r2, [r3, #12]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	441a      	add	r2, r3
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	68da      	ldr	r2, [r3, #12]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d303      	bcc.n	8003c90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	68d9      	ldr	r1, [r3, #12]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c98:	461a      	mov	r2, r3
 8003c9a:	6838      	ldr	r0, [r7, #0]
 8003c9c:	f003 ff2d 	bl	8007afa <memcpy>
	}
}
 8003ca0:	bf00      	nop
 8003ca2:	3708      	adds	r7, #8
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003cb0:	f001 fc9a 	bl	80055e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003cba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003cbc:	e011      	b.n	8003ce2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d012      	beq.n	8003cec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	3324      	adds	r3, #36	@ 0x24
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 fd5c 	bl	8004788 <xTaskRemoveFromEventList>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d001      	beq.n	8003cda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003cd6:	f000 fe35 	bl	8004944 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003cda:	7bfb      	ldrb	r3, [r7, #15]
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	dce9      	bgt.n	8003cbe <prvUnlockQueue+0x16>
 8003cea:	e000      	b.n	8003cee <prvUnlockQueue+0x46>
					break;
 8003cec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	22ff      	movs	r2, #255	@ 0xff
 8003cf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003cf6:	f001 fca9 	bl	800564c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003cfa:	f001 fc75 	bl	80055e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d06:	e011      	b.n	8003d2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691b      	ldr	r3, [r3, #16]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d012      	beq.n	8003d36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	3310      	adds	r3, #16
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 fd37 	bl	8004788 <xTaskRemoveFromEventList>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003d20:	f000 fe10 	bl	8004944 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003d24:	7bbb      	ldrb	r3, [r7, #14]
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003d2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	dce9      	bgt.n	8003d08 <prvUnlockQueue+0x60>
 8003d34:	e000      	b.n	8003d38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003d36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	22ff      	movs	r2, #255	@ 0xff
 8003d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003d40:	f001 fc84 	bl	800564c <vPortExitCritical>
}
 8003d44:	bf00      	nop
 8003d46:	3710      	adds	r7, #16
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	bd80      	pop	{r7, pc}

08003d4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d54:	f001 fc48 	bl	80055e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d102      	bne.n	8003d66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003d60:	2301      	movs	r3, #1
 8003d62:	60fb      	str	r3, [r7, #12]
 8003d64:	e001      	b.n	8003d6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003d66:	2300      	movs	r3, #0
 8003d68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d6a:	f001 fc6f 	bl	800564c <vPortExitCritical>

	return xReturn;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}

08003d78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003d80:	f001 fc32 	bl	80055e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d102      	bne.n	8003d96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003d90:	2301      	movs	r3, #1
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	e001      	b.n	8003d9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003d96:	2300      	movs	r3, #0
 8003d98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003d9a:	f001 fc57 	bl	800564c <vPortExitCritical>

	return xReturn;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003da8:	b480      	push	{r7}
 8003daa:	b085      	sub	sp, #20
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003db2:	2300      	movs	r3, #0
 8003db4:	60fb      	str	r3, [r7, #12]
 8003db6:	e014      	b.n	8003de2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003db8:	4a0f      	ldr	r2, [pc, #60]	@ (8003df8 <vQueueAddToRegistry+0x50>)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10b      	bne.n	8003ddc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003dc4:	490c      	ldr	r1, [pc, #48]	@ (8003df8 <vQueueAddToRegistry+0x50>)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003dce:	4a0a      	ldr	r2, [pc, #40]	@ (8003df8 <vQueueAddToRegistry+0x50>)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	00db      	lsls	r3, r3, #3
 8003dd4:	4413      	add	r3, r2
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003dda:	e006      	b.n	8003dea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	3301      	adds	r3, #1
 8003de0:	60fb      	str	r3, [r7, #12]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2b07      	cmp	r3, #7
 8003de6:	d9e7      	bls.n	8003db8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003de8:	bf00      	nop
 8003dea:	bf00      	nop
 8003dec:	3714      	adds	r7, #20
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000cb0 	.word	0x20000cb0

08003dfc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b086      	sub	sp, #24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	60f8      	str	r0, [r7, #12]
 8003e04:	60b9      	str	r1, [r7, #8]
 8003e06:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003e0c:	f001 fbec 	bl	80055e8 <vPortEnterCritical>
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003e16:	b25b      	sxtb	r3, r3
 8003e18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e1c:	d103      	bne.n	8003e26 <vQueueWaitForMessageRestricted+0x2a>
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e2c:	b25b      	sxtb	r3, r3
 8003e2e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e32:	d103      	bne.n	8003e3c <vQueueWaitForMessageRestricted+0x40>
 8003e34:	697b      	ldr	r3, [r7, #20]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003e3c:	f001 fc06 	bl	800564c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d106      	bne.n	8003e56 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	3324      	adds	r3, #36	@ 0x24
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	68b9      	ldr	r1, [r7, #8]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 fc6d 	bl	8004730 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003e56:	6978      	ldr	r0, [r7, #20]
 8003e58:	f7ff ff26 	bl	8003ca8 <prvUnlockQueue>
	}
 8003e5c:	bf00      	nop
 8003e5e:	3718      	adds	r7, #24
 8003e60:	46bd      	mov	sp, r7
 8003e62:	bd80      	pop	{r7, pc}

08003e64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08e      	sub	sp, #56	@ 0x38
 8003e68:	af04      	add	r7, sp, #16
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
 8003e70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10b      	bne.n	8003e90 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e7c:	f383 8811 	msr	BASEPRI, r3
 8003e80:	f3bf 8f6f 	isb	sy
 8003e84:	f3bf 8f4f 	dsb	sy
 8003e88:	623b      	str	r3, [r7, #32]
}
 8003e8a:	bf00      	nop
 8003e8c:	bf00      	nop
 8003e8e:	e7fd      	b.n	8003e8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d10b      	bne.n	8003eae <xTaskCreateStatic+0x4a>
	__asm volatile
 8003e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e9a:	f383 8811 	msr	BASEPRI, r3
 8003e9e:	f3bf 8f6f 	isb	sy
 8003ea2:	f3bf 8f4f 	dsb	sy
 8003ea6:	61fb      	str	r3, [r7, #28]
}
 8003ea8:	bf00      	nop
 8003eaa:	bf00      	nop
 8003eac:	e7fd      	b.n	8003eaa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003eae:	23a8      	movs	r3, #168	@ 0xa8
 8003eb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	2ba8      	cmp	r3, #168	@ 0xa8
 8003eb6:	d00b      	beq.n	8003ed0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8003eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ebc:	f383 8811 	msr	BASEPRI, r3
 8003ec0:	f3bf 8f6f 	isb	sy
 8003ec4:	f3bf 8f4f 	dsb	sy
 8003ec8:	61bb      	str	r3, [r7, #24]
}
 8003eca:	bf00      	nop
 8003ecc:	bf00      	nop
 8003ece:	e7fd      	b.n	8003ecc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003ed0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d01e      	beq.n	8003f16 <xTaskCreateStatic+0xb2>
 8003ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d01b      	beq.n	8003f16 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ee0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003ee6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eea:	2202      	movs	r2, #2
 8003eec:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	9303      	str	r3, [sp, #12]
 8003ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef6:	9302      	str	r3, [sp, #8]
 8003ef8:	f107 0314 	add.w	r3, r7, #20
 8003efc:	9301      	str	r3, [sp, #4]
 8003efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f00:	9300      	str	r3, [sp, #0]
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	68b9      	ldr	r1, [r7, #8]
 8003f08:	68f8      	ldr	r0, [r7, #12]
 8003f0a:	f000 f851 	bl	8003fb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003f10:	f000 f8f6 	bl	8004100 <prvAddNewTaskToReadyList>
 8003f14:	e001      	b.n	8003f1a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003f1a:	697b      	ldr	r3, [r7, #20]
	}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3728      	adds	r7, #40	@ 0x28
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}

08003f24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b08c      	sub	sp, #48	@ 0x30
 8003f28:	af04      	add	r7, sp, #16
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	4613      	mov	r3, r2
 8003f32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003f34:	88fb      	ldrh	r3, [r7, #6]
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f001 fc77 	bl	800582c <pvPortMalloc>
 8003f3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d00e      	beq.n	8003f64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003f46:	20a8      	movs	r0, #168	@ 0xa8
 8003f48:	f001 fc70 	bl	800582c <pvPortMalloc>
 8003f4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	697a      	ldr	r2, [r7, #20]
 8003f58:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f5a:	e005      	b.n	8003f68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003f5c:	6978      	ldr	r0, [r7, #20]
 8003f5e:	f001 fd33 	bl	80059c8 <vPortFree>
 8003f62:	e001      	b.n	8003f68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003f64:	2300      	movs	r3, #0
 8003f66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d017      	beq.n	8003f9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003f6e:	69fb      	ldr	r3, [r7, #28]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003f76:	88fa      	ldrh	r2, [r7, #6]
 8003f78:	2300      	movs	r3, #0
 8003f7a:	9303      	str	r3, [sp, #12]
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	9302      	str	r3, [sp, #8]
 8003f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f82:	9301      	str	r3, [sp, #4]
 8003f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	68b9      	ldr	r1, [r7, #8]
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 f80f 	bl	8003fb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f92:	69f8      	ldr	r0, [r7, #28]
 8003f94:	f000 f8b4 	bl	8004100 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	61bb      	str	r3, [r7, #24]
 8003f9c:	e002      	b.n	8003fa4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003fa2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003fa4:	69bb      	ldr	r3, [r7, #24]
	}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3720      	adds	r7, #32
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
 8003fbc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fc0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	21a5      	movs	r1, #165	@ 0xa5
 8003fca:	f003 fc52 	bl	8007872 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4413      	add	r3, r2
 8003fde:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003fe0:	69bb      	ldr	r3, [r7, #24]
 8003fe2:	f023 0307 	bic.w	r3, r3, #7
 8003fe6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d00b      	beq.n	800400a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8003ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff6:	f383 8811 	msr	BASEPRI, r3
 8003ffa:	f3bf 8f6f 	isb	sy
 8003ffe:	f3bf 8f4f 	dsb	sy
 8004002:	617b      	str	r3, [r7, #20]
}
 8004004:	bf00      	nop
 8004006:	bf00      	nop
 8004008:	e7fd      	b.n	8004006 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d01f      	beq.n	8004050 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
 8004014:	e012      	b.n	800403c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	69fb      	ldr	r3, [r7, #28]
 800401a:	4413      	add	r3, r2
 800401c:	7819      	ldrb	r1, [r3, #0]
 800401e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	4413      	add	r3, r2
 8004024:	3334      	adds	r3, #52	@ 0x34
 8004026:	460a      	mov	r2, r1
 8004028:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	69fb      	ldr	r3, [r7, #28]
 800402e:	4413      	add	r3, r2
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d006      	beq.n	8004044 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	3301      	adds	r3, #1
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	2b0f      	cmp	r3, #15
 8004040:	d9e9      	bls.n	8004016 <prvInitialiseNewTask+0x66>
 8004042:	e000      	b.n	8004046 <prvInitialiseNewTask+0x96>
			{
				break;
 8004044:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800404e:	e003      	b.n	8004058 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405a:	2b37      	cmp	r3, #55	@ 0x37
 800405c:	d901      	bls.n	8004062 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800405e:	2337      	movs	r3, #55	@ 0x37
 8004060:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004064:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004066:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800406a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800406c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800406e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004070:	2200      	movs	r2, #0
 8004072:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004074:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004076:	3304      	adds	r3, #4
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff f929 	bl	80032d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800407e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004080:	3318      	adds	r3, #24
 8004082:	4618      	mov	r0, r3
 8004084:	f7ff f924 	bl	80032d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004088:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800408a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800408c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800408e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004090:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004096:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800409c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800409e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a0:	2200      	movs	r2, #0
 80040a2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80040a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80040ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040b0:	3354      	adds	r3, #84	@ 0x54
 80040b2:	224c      	movs	r2, #76	@ 0x4c
 80040b4:	2100      	movs	r1, #0
 80040b6:	4618      	mov	r0, r3
 80040b8:	f003 fbdb 	bl	8007872 <memset>
 80040bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040be:	4a0d      	ldr	r2, [pc, #52]	@ (80040f4 <prvInitialiseNewTask+0x144>)
 80040c0:	659a      	str	r2, [r3, #88]	@ 0x58
 80040c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040c4:	4a0c      	ldr	r2, [pc, #48]	@ (80040f8 <prvInitialiseNewTask+0x148>)
 80040c6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80040c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040ca:	4a0c      	ldr	r2, [pc, #48]	@ (80040fc <prvInitialiseNewTask+0x14c>)
 80040cc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	68f9      	ldr	r1, [r7, #12]
 80040d2:	69b8      	ldr	r0, [r7, #24]
 80040d4:	f001 f95a 	bl	800538c <pxPortInitialiseStack>
 80040d8:	4602      	mov	r2, r0
 80040da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80040de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d002      	beq.n	80040ea <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80040e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80040e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040ea:	bf00      	nop
 80040ec:	3720      	adds	r7, #32
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	20004f44 	.word	0x20004f44
 80040f8:	20004fac 	.word	0x20004fac
 80040fc:	20005014 	.word	0x20005014

08004100 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004100:	b580      	push	{r7, lr}
 8004102:	b082      	sub	sp, #8
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004108:	f001 fa6e 	bl	80055e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800410c:	4b2d      	ldr	r3, [pc, #180]	@ (80041c4 <prvAddNewTaskToReadyList+0xc4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	3301      	adds	r3, #1
 8004112:	4a2c      	ldr	r2, [pc, #176]	@ (80041c4 <prvAddNewTaskToReadyList+0xc4>)
 8004114:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004116:	4b2c      	ldr	r3, [pc, #176]	@ (80041c8 <prvAddNewTaskToReadyList+0xc8>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d109      	bne.n	8004132 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800411e:	4a2a      	ldr	r2, [pc, #168]	@ (80041c8 <prvAddNewTaskToReadyList+0xc8>)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004124:	4b27      	ldr	r3, [pc, #156]	@ (80041c4 <prvAddNewTaskToReadyList+0xc4>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d110      	bne.n	800414e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800412c:	f000 fc2e 	bl	800498c <prvInitialiseTaskLists>
 8004130:	e00d      	b.n	800414e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004132:	4b26      	ldr	r3, [pc, #152]	@ (80041cc <prvAddNewTaskToReadyList+0xcc>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d109      	bne.n	800414e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800413a:	4b23      	ldr	r3, [pc, #140]	@ (80041c8 <prvAddNewTaskToReadyList+0xc8>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004144:	429a      	cmp	r2, r3
 8004146:	d802      	bhi.n	800414e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004148:	4a1f      	ldr	r2, [pc, #124]	@ (80041c8 <prvAddNewTaskToReadyList+0xc8>)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800414e:	4b20      	ldr	r3, [pc, #128]	@ (80041d0 <prvAddNewTaskToReadyList+0xd0>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	3301      	adds	r3, #1
 8004154:	4a1e      	ldr	r2, [pc, #120]	@ (80041d0 <prvAddNewTaskToReadyList+0xd0>)
 8004156:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004158:	4b1d      	ldr	r3, [pc, #116]	@ (80041d0 <prvAddNewTaskToReadyList+0xd0>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004164:	4b1b      	ldr	r3, [pc, #108]	@ (80041d4 <prvAddNewTaskToReadyList+0xd4>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	429a      	cmp	r2, r3
 800416a:	d903      	bls.n	8004174 <prvAddNewTaskToReadyList+0x74>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004170:	4a18      	ldr	r2, [pc, #96]	@ (80041d4 <prvAddNewTaskToReadyList+0xd4>)
 8004172:	6013      	str	r3, [r2, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	4a15      	ldr	r2, [pc, #84]	@ (80041d8 <prvAddNewTaskToReadyList+0xd8>)
 8004182:	441a      	add	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	3304      	adds	r3, #4
 8004188:	4619      	mov	r1, r3
 800418a:	4610      	mov	r0, r2
 800418c:	f7ff f8ad 	bl	80032ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004190:	f001 fa5c 	bl	800564c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004194:	4b0d      	ldr	r3, [pc, #52]	@ (80041cc <prvAddNewTaskToReadyList+0xcc>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d00e      	beq.n	80041ba <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800419c:	4b0a      	ldr	r3, [pc, #40]	@ (80041c8 <prvAddNewTaskToReadyList+0xc8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d207      	bcs.n	80041ba <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80041aa:	4b0c      	ldr	r3, [pc, #48]	@ (80041dc <prvAddNewTaskToReadyList+0xdc>)
 80041ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	f3bf 8f4f 	dsb	sy
 80041b6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80041ba:	bf00      	nop
 80041bc:	3708      	adds	r7, #8
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	200011c4 	.word	0x200011c4
 80041c8:	20000cf0 	.word	0x20000cf0
 80041cc:	200011d0 	.word	0x200011d0
 80041d0:	200011e0 	.word	0x200011e0
 80041d4:	200011cc 	.word	0x200011cc
 80041d8:	20000cf4 	.word	0x20000cf4
 80041dc:	e000ed04 	.word	0xe000ed04

080041e0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b084      	sub	sp, #16
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80041e8:	2300      	movs	r3, #0
 80041ea:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d018      	beq.n	8004224 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80041f2:	4b14      	ldr	r3, [pc, #80]	@ (8004244 <vTaskDelay+0x64>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d00b      	beq.n	8004212 <vTaskDelay+0x32>
	__asm volatile
 80041fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041fe:	f383 8811 	msr	BASEPRI, r3
 8004202:	f3bf 8f6f 	isb	sy
 8004206:	f3bf 8f4f 	dsb	sy
 800420a:	60bb      	str	r3, [r7, #8]
}
 800420c:	bf00      	nop
 800420e:	bf00      	nop
 8004210:	e7fd      	b.n	800420e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004212:	f000 f88b 	bl	800432c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004216:	2100      	movs	r1, #0
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fd09 	bl	8004c30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800421e:	f000 f893 	bl	8004348 <xTaskResumeAll>
 8004222:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d107      	bne.n	800423a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800422a:	4b07      	ldr	r3, [pc, #28]	@ (8004248 <vTaskDelay+0x68>)
 800422c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	f3bf 8f4f 	dsb	sy
 8004236:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	200011ec 	.word	0x200011ec
 8004248:	e000ed04 	.word	0xe000ed04

0800424c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08a      	sub	sp, #40	@ 0x28
 8004250:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004252:	2300      	movs	r3, #0
 8004254:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004256:	2300      	movs	r3, #0
 8004258:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800425a:	463a      	mov	r2, r7
 800425c:	1d39      	adds	r1, r7, #4
 800425e:	f107 0308 	add.w	r3, r7, #8
 8004262:	4618      	mov	r0, r3
 8004264:	f7fe ffe0 	bl	8003228 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004268:	6839      	ldr	r1, [r7, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	68ba      	ldr	r2, [r7, #8]
 800426e:	9202      	str	r2, [sp, #8]
 8004270:	9301      	str	r3, [sp, #4]
 8004272:	2300      	movs	r3, #0
 8004274:	9300      	str	r3, [sp, #0]
 8004276:	2300      	movs	r3, #0
 8004278:	460a      	mov	r2, r1
 800427a:	4924      	ldr	r1, [pc, #144]	@ (800430c <vTaskStartScheduler+0xc0>)
 800427c:	4824      	ldr	r0, [pc, #144]	@ (8004310 <vTaskStartScheduler+0xc4>)
 800427e:	f7ff fdf1 	bl	8003e64 <xTaskCreateStatic>
 8004282:	4603      	mov	r3, r0
 8004284:	4a23      	ldr	r2, [pc, #140]	@ (8004314 <vTaskStartScheduler+0xc8>)
 8004286:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004288:	4b22      	ldr	r3, [pc, #136]	@ (8004314 <vTaskStartScheduler+0xc8>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d002      	beq.n	8004296 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004290:	2301      	movs	r3, #1
 8004292:	617b      	str	r3, [r7, #20]
 8004294:	e001      	b.n	800429a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	2b01      	cmp	r3, #1
 800429e:	d102      	bne.n	80042a6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80042a0:	f000 fd1a 	bl	8004cd8 <xTimerCreateTimerTask>
 80042a4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d11b      	bne.n	80042e4 <vTaskStartScheduler+0x98>
	__asm volatile
 80042ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b0:	f383 8811 	msr	BASEPRI, r3
 80042b4:	f3bf 8f6f 	isb	sy
 80042b8:	f3bf 8f4f 	dsb	sy
 80042bc:	613b      	str	r3, [r7, #16]
}
 80042be:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80042c0:	4b15      	ldr	r3, [pc, #84]	@ (8004318 <vTaskStartScheduler+0xcc>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	3354      	adds	r3, #84	@ 0x54
 80042c6:	4a15      	ldr	r2, [pc, #84]	@ (800431c <vTaskStartScheduler+0xd0>)
 80042c8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80042ca:	4b15      	ldr	r3, [pc, #84]	@ (8004320 <vTaskStartScheduler+0xd4>)
 80042cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80042d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80042d2:	4b14      	ldr	r3, [pc, #80]	@ (8004324 <vTaskStartScheduler+0xd8>)
 80042d4:	2201      	movs	r2, #1
 80042d6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80042d8:	4b13      	ldr	r3, [pc, #76]	@ (8004328 <vTaskStartScheduler+0xdc>)
 80042da:	2200      	movs	r2, #0
 80042dc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80042de:	f001 f8df 	bl	80054a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80042e2:	e00f      	b.n	8004304 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042ea:	d10b      	bne.n	8004304 <vTaskStartScheduler+0xb8>
	__asm volatile
 80042ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042f0:	f383 8811 	msr	BASEPRI, r3
 80042f4:	f3bf 8f6f 	isb	sy
 80042f8:	f3bf 8f4f 	dsb	sy
 80042fc:	60fb      	str	r3, [r7, #12]
}
 80042fe:	bf00      	nop
 8004300:	bf00      	nop
 8004302:	e7fd      	b.n	8004300 <vTaskStartScheduler+0xb4>
}
 8004304:	bf00      	nop
 8004306:	3718      	adds	r7, #24
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	0800a4c0 	.word	0x0800a4c0
 8004310:	0800495d 	.word	0x0800495d
 8004314:	200011e8 	.word	0x200011e8
 8004318:	20000cf0 	.word	0x20000cf0
 800431c:	20000184 	.word	0x20000184
 8004320:	200011e4 	.word	0x200011e4
 8004324:	200011d0 	.word	0x200011d0
 8004328:	200011c8 	.word	0x200011c8

0800432c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004330:	4b04      	ldr	r3, [pc, #16]	@ (8004344 <vTaskSuspendAll+0x18>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	3301      	adds	r3, #1
 8004336:	4a03      	ldr	r2, [pc, #12]	@ (8004344 <vTaskSuspendAll+0x18>)
 8004338:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800433a:	bf00      	nop
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr
 8004344:	200011ec 	.word	0x200011ec

08004348 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004348:	b580      	push	{r7, lr}
 800434a:	b084      	sub	sp, #16
 800434c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800434e:	2300      	movs	r3, #0
 8004350:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004352:	2300      	movs	r3, #0
 8004354:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004356:	4b42      	ldr	r3, [pc, #264]	@ (8004460 <xTaskResumeAll+0x118>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10b      	bne.n	8004376 <xTaskResumeAll+0x2e>
	__asm volatile
 800435e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004362:	f383 8811 	msr	BASEPRI, r3
 8004366:	f3bf 8f6f 	isb	sy
 800436a:	f3bf 8f4f 	dsb	sy
 800436e:	603b      	str	r3, [r7, #0]
}
 8004370:	bf00      	nop
 8004372:	bf00      	nop
 8004374:	e7fd      	b.n	8004372 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004376:	f001 f937 	bl	80055e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800437a:	4b39      	ldr	r3, [pc, #228]	@ (8004460 <xTaskResumeAll+0x118>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	3b01      	subs	r3, #1
 8004380:	4a37      	ldr	r2, [pc, #220]	@ (8004460 <xTaskResumeAll+0x118>)
 8004382:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004384:	4b36      	ldr	r3, [pc, #216]	@ (8004460 <xTaskResumeAll+0x118>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d162      	bne.n	8004452 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800438c:	4b35      	ldr	r3, [pc, #212]	@ (8004464 <xTaskResumeAll+0x11c>)
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d05e      	beq.n	8004452 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004394:	e02f      	b.n	80043f6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004396:	4b34      	ldr	r3, [pc, #208]	@ (8004468 <xTaskResumeAll+0x120>)
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	3318      	adds	r3, #24
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7fe fffe 	bl	80033a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	3304      	adds	r3, #4
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7fe fff9 	bl	80033a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043b6:	4b2d      	ldr	r3, [pc, #180]	@ (800446c <xTaskResumeAll+0x124>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	429a      	cmp	r2, r3
 80043bc:	d903      	bls.n	80043c6 <xTaskResumeAll+0x7e>
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c2:	4a2a      	ldr	r2, [pc, #168]	@ (800446c <xTaskResumeAll+0x124>)
 80043c4:	6013      	str	r3, [r2, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043ca:	4613      	mov	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	4413      	add	r3, r2
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	4a27      	ldr	r2, [pc, #156]	@ (8004470 <xTaskResumeAll+0x128>)
 80043d4:	441a      	add	r2, r3
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	3304      	adds	r3, #4
 80043da:	4619      	mov	r1, r3
 80043dc:	4610      	mov	r0, r2
 80043de:	f7fe ff84 	bl	80032ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80043e6:	4b23      	ldr	r3, [pc, #140]	@ (8004474 <xTaskResumeAll+0x12c>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d302      	bcc.n	80043f6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80043f0:	4b21      	ldr	r3, [pc, #132]	@ (8004478 <xTaskResumeAll+0x130>)
 80043f2:	2201      	movs	r2, #1
 80043f4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043f6:	4b1c      	ldr	r3, [pc, #112]	@ (8004468 <xTaskResumeAll+0x120>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d1cb      	bne.n	8004396 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004404:	f000 fb66 	bl	8004ad4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004408:	4b1c      	ldr	r3, [pc, #112]	@ (800447c <xTaskResumeAll+0x134>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d010      	beq.n	8004436 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004414:	f000 f846 	bl	80044a4 <xTaskIncrementTick>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d002      	beq.n	8004424 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800441e:	4b16      	ldr	r3, [pc, #88]	@ (8004478 <xTaskResumeAll+0x130>)
 8004420:	2201      	movs	r2, #1
 8004422:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	3b01      	subs	r3, #1
 8004428:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1f1      	bne.n	8004414 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004430:	4b12      	ldr	r3, [pc, #72]	@ (800447c <xTaskResumeAll+0x134>)
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004436:	4b10      	ldr	r3, [pc, #64]	@ (8004478 <xTaskResumeAll+0x130>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d009      	beq.n	8004452 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800443e:	2301      	movs	r3, #1
 8004440:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004442:	4b0f      	ldr	r3, [pc, #60]	@ (8004480 <xTaskResumeAll+0x138>)
 8004444:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004448:	601a      	str	r2, [r3, #0]
 800444a:	f3bf 8f4f 	dsb	sy
 800444e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004452:	f001 f8fb 	bl	800564c <vPortExitCritical>

	return xAlreadyYielded;
 8004456:	68bb      	ldr	r3, [r7, #8]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	200011ec 	.word	0x200011ec
 8004464:	200011c4 	.word	0x200011c4
 8004468:	20001184 	.word	0x20001184
 800446c:	200011cc 	.word	0x200011cc
 8004470:	20000cf4 	.word	0x20000cf4
 8004474:	20000cf0 	.word	0x20000cf0
 8004478:	200011d8 	.word	0x200011d8
 800447c:	200011d4 	.word	0x200011d4
 8004480:	e000ed04 	.word	0xe000ed04

08004484 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004484:	b480      	push	{r7}
 8004486:	b083      	sub	sp, #12
 8004488:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800448a:	4b05      	ldr	r3, [pc, #20]	@ (80044a0 <xTaskGetTickCount+0x1c>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004490:	687b      	ldr	r3, [r7, #4]
}
 8004492:	4618      	mov	r0, r3
 8004494:	370c      	adds	r7, #12
 8004496:	46bd      	mov	sp, r7
 8004498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449c:	4770      	bx	lr
 800449e:	bf00      	nop
 80044a0:	200011c8 	.word	0x200011c8

080044a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b086      	sub	sp, #24
 80044a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80044aa:	2300      	movs	r3, #0
 80044ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044ae:	4b4f      	ldr	r3, [pc, #316]	@ (80045ec <xTaskIncrementTick+0x148>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	f040 8090 	bne.w	80045d8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80044b8:	4b4d      	ldr	r3, [pc, #308]	@ (80045f0 <xTaskIncrementTick+0x14c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	3301      	adds	r3, #1
 80044be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80044c0:	4a4b      	ldr	r2, [pc, #300]	@ (80045f0 <xTaskIncrementTick+0x14c>)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d121      	bne.n	8004510 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80044cc:	4b49      	ldr	r3, [pc, #292]	@ (80045f4 <xTaskIncrementTick+0x150>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00b      	beq.n	80044ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80044d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044da:	f383 8811 	msr	BASEPRI, r3
 80044de:	f3bf 8f6f 	isb	sy
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	603b      	str	r3, [r7, #0]
}
 80044e8:	bf00      	nop
 80044ea:	bf00      	nop
 80044ec:	e7fd      	b.n	80044ea <xTaskIncrementTick+0x46>
 80044ee:	4b41      	ldr	r3, [pc, #260]	@ (80045f4 <xTaskIncrementTick+0x150>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	60fb      	str	r3, [r7, #12]
 80044f4:	4b40      	ldr	r3, [pc, #256]	@ (80045f8 <xTaskIncrementTick+0x154>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a3e      	ldr	r2, [pc, #248]	@ (80045f4 <xTaskIncrementTick+0x150>)
 80044fa:	6013      	str	r3, [r2, #0]
 80044fc:	4a3e      	ldr	r2, [pc, #248]	@ (80045f8 <xTaskIncrementTick+0x154>)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	4b3e      	ldr	r3, [pc, #248]	@ (80045fc <xTaskIncrementTick+0x158>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	3301      	adds	r3, #1
 8004508:	4a3c      	ldr	r2, [pc, #240]	@ (80045fc <xTaskIncrementTick+0x158>)
 800450a:	6013      	str	r3, [r2, #0]
 800450c:	f000 fae2 	bl	8004ad4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004510:	4b3b      	ldr	r3, [pc, #236]	@ (8004600 <xTaskIncrementTick+0x15c>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	429a      	cmp	r2, r3
 8004518:	d349      	bcc.n	80045ae <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800451a:	4b36      	ldr	r3, [pc, #216]	@ (80045f4 <xTaskIncrementTick+0x150>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d104      	bne.n	800452e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004524:	4b36      	ldr	r3, [pc, #216]	@ (8004600 <xTaskIncrementTick+0x15c>)
 8004526:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800452a:	601a      	str	r2, [r3, #0]
					break;
 800452c:	e03f      	b.n	80045ae <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800452e:	4b31      	ldr	r3, [pc, #196]	@ (80045f4 <xTaskIncrementTick+0x150>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800453e:	693a      	ldr	r2, [r7, #16]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	429a      	cmp	r2, r3
 8004544:	d203      	bcs.n	800454e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004546:	4a2e      	ldr	r2, [pc, #184]	@ (8004600 <xTaskIncrementTick+0x15c>)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800454c:	e02f      	b.n	80045ae <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	3304      	adds	r3, #4
 8004552:	4618      	mov	r0, r3
 8004554:	f7fe ff26 	bl	80033a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455c:	2b00      	cmp	r3, #0
 800455e:	d004      	beq.n	800456a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	3318      	adds	r3, #24
 8004564:	4618      	mov	r0, r3
 8004566:	f7fe ff1d 	bl	80033a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800456e:	4b25      	ldr	r3, [pc, #148]	@ (8004604 <xTaskIncrementTick+0x160>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	429a      	cmp	r2, r3
 8004574:	d903      	bls.n	800457e <xTaskIncrementTick+0xda>
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800457a:	4a22      	ldr	r2, [pc, #136]	@ (8004604 <xTaskIncrementTick+0x160>)
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004582:	4613      	mov	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4413      	add	r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	4a1f      	ldr	r2, [pc, #124]	@ (8004608 <xTaskIncrementTick+0x164>)
 800458c:	441a      	add	r2, r3
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	3304      	adds	r3, #4
 8004592:	4619      	mov	r1, r3
 8004594:	4610      	mov	r0, r2
 8004596:	f7fe fea8 	bl	80032ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800459e:	4b1b      	ldr	r3, [pc, #108]	@ (800460c <xTaskIncrementTick+0x168>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a4:	429a      	cmp	r2, r3
 80045a6:	d3b8      	bcc.n	800451a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80045a8:	2301      	movs	r3, #1
 80045aa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80045ac:	e7b5      	b.n	800451a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80045ae:	4b17      	ldr	r3, [pc, #92]	@ (800460c <xTaskIncrementTick+0x168>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045b4:	4914      	ldr	r1, [pc, #80]	@ (8004608 <xTaskIncrementTick+0x164>)
 80045b6:	4613      	mov	r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	4413      	add	r3, r2
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	440b      	add	r3, r1
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d901      	bls.n	80045ca <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80045c6:	2301      	movs	r3, #1
 80045c8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80045ca:	4b11      	ldr	r3, [pc, #68]	@ (8004610 <xTaskIncrementTick+0x16c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80045d2:	2301      	movs	r3, #1
 80045d4:	617b      	str	r3, [r7, #20]
 80045d6:	e004      	b.n	80045e2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80045d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004614 <xTaskIncrementTick+0x170>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	3301      	adds	r3, #1
 80045de:	4a0d      	ldr	r2, [pc, #52]	@ (8004614 <xTaskIncrementTick+0x170>)
 80045e0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80045e2:	697b      	ldr	r3, [r7, #20]
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3718      	adds	r7, #24
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	200011ec 	.word	0x200011ec
 80045f0:	200011c8 	.word	0x200011c8
 80045f4:	2000117c 	.word	0x2000117c
 80045f8:	20001180 	.word	0x20001180
 80045fc:	200011dc 	.word	0x200011dc
 8004600:	200011e4 	.word	0x200011e4
 8004604:	200011cc 	.word	0x200011cc
 8004608:	20000cf4 	.word	0x20000cf4
 800460c:	20000cf0 	.word	0x20000cf0
 8004610:	200011d8 	.word	0x200011d8
 8004614:	200011d4 	.word	0x200011d4

08004618 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800461e:	4b2b      	ldr	r3, [pc, #172]	@ (80046cc <vTaskSwitchContext+0xb4>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d003      	beq.n	800462e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004626:	4b2a      	ldr	r3, [pc, #168]	@ (80046d0 <vTaskSwitchContext+0xb8>)
 8004628:	2201      	movs	r2, #1
 800462a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800462c:	e047      	b.n	80046be <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800462e:	4b28      	ldr	r3, [pc, #160]	@ (80046d0 <vTaskSwitchContext+0xb8>)
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004634:	4b27      	ldr	r3, [pc, #156]	@ (80046d4 <vTaskSwitchContext+0xbc>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	60fb      	str	r3, [r7, #12]
 800463a:	e011      	b.n	8004660 <vTaskSwitchContext+0x48>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10b      	bne.n	800465a <vTaskSwitchContext+0x42>
	__asm volatile
 8004642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004646:	f383 8811 	msr	BASEPRI, r3
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	f3bf 8f4f 	dsb	sy
 8004652:	607b      	str	r3, [r7, #4]
}
 8004654:	bf00      	nop
 8004656:	bf00      	nop
 8004658:	e7fd      	b.n	8004656 <vTaskSwitchContext+0x3e>
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	3b01      	subs	r3, #1
 800465e:	60fb      	str	r3, [r7, #12]
 8004660:	491d      	ldr	r1, [pc, #116]	@ (80046d8 <vTaskSwitchContext+0xc0>)
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	4613      	mov	r3, r2
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	4413      	add	r3, r2
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	440b      	add	r3, r1
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0e3      	beq.n	800463c <vTaskSwitchContext+0x24>
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	4613      	mov	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	4413      	add	r3, r2
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	4a16      	ldr	r2, [pc, #88]	@ (80046d8 <vTaskSwitchContext+0xc0>)
 8004680:	4413      	add	r3, r2
 8004682:	60bb      	str	r3, [r7, #8]
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	685b      	ldr	r3, [r3, #4]
 8004688:	685a      	ldr	r2, [r3, #4]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	605a      	str	r2, [r3, #4]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	3308      	adds	r3, #8
 8004696:	429a      	cmp	r2, r3
 8004698:	d104      	bne.n	80046a4 <vTaskSwitchContext+0x8c>
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	685a      	ldr	r2, [r3, #4]
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	605a      	str	r2, [r3, #4]
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	685b      	ldr	r3, [r3, #4]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	4a0c      	ldr	r2, [pc, #48]	@ (80046dc <vTaskSwitchContext+0xc4>)
 80046ac:	6013      	str	r3, [r2, #0]
 80046ae:	4a09      	ldr	r2, [pc, #36]	@ (80046d4 <vTaskSwitchContext+0xbc>)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80046b4:	4b09      	ldr	r3, [pc, #36]	@ (80046dc <vTaskSwitchContext+0xc4>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	3354      	adds	r3, #84	@ 0x54
 80046ba:	4a09      	ldr	r2, [pc, #36]	@ (80046e0 <vTaskSwitchContext+0xc8>)
 80046bc:	6013      	str	r3, [r2, #0]
}
 80046be:	bf00      	nop
 80046c0:	3714      	adds	r7, #20
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	200011ec 	.word	0x200011ec
 80046d0:	200011d8 	.word	0x200011d8
 80046d4:	200011cc 	.word	0x200011cc
 80046d8:	20000cf4 	.word	0x20000cf4
 80046dc:	20000cf0 	.word	0x20000cf0
 80046e0:	20000184 	.word	0x20000184

080046e4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10b      	bne.n	800470c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80046f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046f8:	f383 8811 	msr	BASEPRI, r3
 80046fc:	f3bf 8f6f 	isb	sy
 8004700:	f3bf 8f4f 	dsb	sy
 8004704:	60fb      	str	r3, [r7, #12]
}
 8004706:	bf00      	nop
 8004708:	bf00      	nop
 800470a:	e7fd      	b.n	8004708 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800470c:	4b07      	ldr	r3, [pc, #28]	@ (800472c <vTaskPlaceOnEventList+0x48>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	3318      	adds	r3, #24
 8004712:	4619      	mov	r1, r3
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f7fe fe0c 	bl	8003332 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800471a:	2101      	movs	r1, #1
 800471c:	6838      	ldr	r0, [r7, #0]
 800471e:	f000 fa87 	bl	8004c30 <prvAddCurrentTaskToDelayedList>
}
 8004722:	bf00      	nop
 8004724:	3710      	adds	r7, #16
 8004726:	46bd      	mov	sp, r7
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	20000cf0 	.word	0x20000cf0

08004730 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	60f8      	str	r0, [r7, #12]
 8004738:	60b9      	str	r1, [r7, #8]
 800473a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d10b      	bne.n	800475a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004746:	f383 8811 	msr	BASEPRI, r3
 800474a:	f3bf 8f6f 	isb	sy
 800474e:	f3bf 8f4f 	dsb	sy
 8004752:	617b      	str	r3, [r7, #20]
}
 8004754:	bf00      	nop
 8004756:	bf00      	nop
 8004758:	e7fd      	b.n	8004756 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800475a:	4b0a      	ldr	r3, [pc, #40]	@ (8004784 <vTaskPlaceOnEventListRestricted+0x54>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	3318      	adds	r3, #24
 8004760:	4619      	mov	r1, r3
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f7fe fdc1 	bl	80032ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d002      	beq.n	8004774 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800476e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004772:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004774:	6879      	ldr	r1, [r7, #4]
 8004776:	68b8      	ldr	r0, [r7, #8]
 8004778:	f000 fa5a 	bl	8004c30 <prvAddCurrentTaskToDelayedList>
	}
 800477c:	bf00      	nop
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	20000cf0 	.word	0x20000cf0

08004788 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b086      	sub	sp, #24
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10b      	bne.n	80047b6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800479e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	60fb      	str	r3, [r7, #12]
}
 80047b0:	bf00      	nop
 80047b2:	bf00      	nop
 80047b4:	e7fd      	b.n	80047b2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	3318      	adds	r3, #24
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fe fdf2 	bl	80033a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004838 <xTaskRemoveFromEventList+0xb0>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d11d      	bne.n	8004804 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	3304      	adds	r3, #4
 80047cc:	4618      	mov	r0, r3
 80047ce:	f7fe fde9 	bl	80033a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047d6:	4b19      	ldr	r3, [pc, #100]	@ (800483c <xTaskRemoveFromEventList+0xb4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d903      	bls.n	80047e6 <xTaskRemoveFromEventList+0x5e>
 80047de:	693b      	ldr	r3, [r7, #16]
 80047e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e2:	4a16      	ldr	r2, [pc, #88]	@ (800483c <xTaskRemoveFromEventList+0xb4>)
 80047e4:	6013      	str	r3, [r2, #0]
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047ea:	4613      	mov	r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	4413      	add	r3, r2
 80047f0:	009b      	lsls	r3, r3, #2
 80047f2:	4a13      	ldr	r2, [pc, #76]	@ (8004840 <xTaskRemoveFromEventList+0xb8>)
 80047f4:	441a      	add	r2, r3
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	3304      	adds	r3, #4
 80047fa:	4619      	mov	r1, r3
 80047fc:	4610      	mov	r0, r2
 80047fe:	f7fe fd74 	bl	80032ea <vListInsertEnd>
 8004802:	e005      	b.n	8004810 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	3318      	adds	r3, #24
 8004808:	4619      	mov	r1, r3
 800480a:	480e      	ldr	r0, [pc, #56]	@ (8004844 <xTaskRemoveFromEventList+0xbc>)
 800480c:	f7fe fd6d 	bl	80032ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004810:	693b      	ldr	r3, [r7, #16]
 8004812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004814:	4b0c      	ldr	r3, [pc, #48]	@ (8004848 <xTaskRemoveFromEventList+0xc0>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481a:	429a      	cmp	r2, r3
 800481c:	d905      	bls.n	800482a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800481e:	2301      	movs	r3, #1
 8004820:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004822:	4b0a      	ldr	r3, [pc, #40]	@ (800484c <xTaskRemoveFromEventList+0xc4>)
 8004824:	2201      	movs	r2, #1
 8004826:	601a      	str	r2, [r3, #0]
 8004828:	e001      	b.n	800482e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800482e:	697b      	ldr	r3, [r7, #20]
}
 8004830:	4618      	mov	r0, r3
 8004832:	3718      	adds	r7, #24
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	200011ec 	.word	0x200011ec
 800483c:	200011cc 	.word	0x200011cc
 8004840:	20000cf4 	.word	0x20000cf4
 8004844:	20001184 	.word	0x20001184
 8004848:	20000cf0 	.word	0x20000cf0
 800484c:	200011d8 	.word	0x200011d8

08004850 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004858:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <vTaskInternalSetTimeOutState+0x24>)
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004860:	4b05      	ldr	r3, [pc, #20]	@ (8004878 <vTaskInternalSetTimeOutState+0x28>)
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	605a      	str	r2, [r3, #4]
}
 8004868:	bf00      	nop
 800486a:	370c      	adds	r7, #12
 800486c:	46bd      	mov	sp, r7
 800486e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004872:	4770      	bx	lr
 8004874:	200011dc 	.word	0x200011dc
 8004878:	200011c8 	.word	0x200011c8

0800487c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b088      	sub	sp, #32
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d10b      	bne.n	80048a4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800488c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004890:	f383 8811 	msr	BASEPRI, r3
 8004894:	f3bf 8f6f 	isb	sy
 8004898:	f3bf 8f4f 	dsb	sy
 800489c:	613b      	str	r3, [r7, #16]
}
 800489e:	bf00      	nop
 80048a0:	bf00      	nop
 80048a2:	e7fd      	b.n	80048a0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d10b      	bne.n	80048c2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80048aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ae:	f383 8811 	msr	BASEPRI, r3
 80048b2:	f3bf 8f6f 	isb	sy
 80048b6:	f3bf 8f4f 	dsb	sy
 80048ba:	60fb      	str	r3, [r7, #12]
}
 80048bc:	bf00      	nop
 80048be:	bf00      	nop
 80048c0:	e7fd      	b.n	80048be <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80048c2:	f000 fe91 	bl	80055e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80048c6:	4b1d      	ldr	r3, [pc, #116]	@ (800493c <xTaskCheckForTimeOut+0xc0>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	69ba      	ldr	r2, [r7, #24]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80048de:	d102      	bne.n	80048e6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80048e0:	2300      	movs	r3, #0
 80048e2:	61fb      	str	r3, [r7, #28]
 80048e4:	e023      	b.n	800492e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	4b15      	ldr	r3, [pc, #84]	@ (8004940 <xTaskCheckForTimeOut+0xc4>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d007      	beq.n	8004902 <xTaskCheckForTimeOut+0x86>
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	685b      	ldr	r3, [r3, #4]
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d302      	bcc.n	8004902 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80048fc:	2301      	movs	r3, #1
 80048fe:	61fb      	str	r3, [r7, #28]
 8004900:	e015      	b.n	800492e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	697a      	ldr	r2, [r7, #20]
 8004908:	429a      	cmp	r2, r3
 800490a:	d20b      	bcs.n	8004924 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	1ad2      	subs	r2, r2, r3
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	f7ff ff99 	bl	8004850 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800491e:	2300      	movs	r3, #0
 8004920:	61fb      	str	r3, [r7, #28]
 8004922:	e004      	b.n	800492e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	2200      	movs	r2, #0
 8004928:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800492a:	2301      	movs	r3, #1
 800492c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800492e:	f000 fe8d 	bl	800564c <vPortExitCritical>

	return xReturn;
 8004932:	69fb      	ldr	r3, [r7, #28]
}
 8004934:	4618      	mov	r0, r3
 8004936:	3720      	adds	r7, #32
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}
 800493c:	200011c8 	.word	0x200011c8
 8004940:	200011dc 	.word	0x200011dc

08004944 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004944:	b480      	push	{r7}
 8004946:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004948:	4b03      	ldr	r3, [pc, #12]	@ (8004958 <vTaskMissedYield+0x14>)
 800494a:	2201      	movs	r2, #1
 800494c:	601a      	str	r2, [r3, #0]
}
 800494e:	bf00      	nop
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr
 8004958:	200011d8 	.word	0x200011d8

0800495c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004964:	f000 f852 	bl	8004a0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004968:	4b06      	ldr	r3, [pc, #24]	@ (8004984 <prvIdleTask+0x28>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d9f9      	bls.n	8004964 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004970:	4b05      	ldr	r3, [pc, #20]	@ (8004988 <prvIdleTask+0x2c>)
 8004972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004976:	601a      	str	r2, [r3, #0]
 8004978:	f3bf 8f4f 	dsb	sy
 800497c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004980:	e7f0      	b.n	8004964 <prvIdleTask+0x8>
 8004982:	bf00      	nop
 8004984:	20000cf4 	.word	0x20000cf4
 8004988:	e000ed04 	.word	0xe000ed04

0800498c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004992:	2300      	movs	r3, #0
 8004994:	607b      	str	r3, [r7, #4]
 8004996:	e00c      	b.n	80049b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	4613      	mov	r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	4a12      	ldr	r2, [pc, #72]	@ (80049ec <prvInitialiseTaskLists+0x60>)
 80049a4:	4413      	add	r3, r2
 80049a6:	4618      	mov	r0, r3
 80049a8:	f7fe fc72 	bl	8003290 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	3301      	adds	r3, #1
 80049b0:	607b      	str	r3, [r7, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b37      	cmp	r3, #55	@ 0x37
 80049b6:	d9ef      	bls.n	8004998 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80049b8:	480d      	ldr	r0, [pc, #52]	@ (80049f0 <prvInitialiseTaskLists+0x64>)
 80049ba:	f7fe fc69 	bl	8003290 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80049be:	480d      	ldr	r0, [pc, #52]	@ (80049f4 <prvInitialiseTaskLists+0x68>)
 80049c0:	f7fe fc66 	bl	8003290 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80049c4:	480c      	ldr	r0, [pc, #48]	@ (80049f8 <prvInitialiseTaskLists+0x6c>)
 80049c6:	f7fe fc63 	bl	8003290 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80049ca:	480c      	ldr	r0, [pc, #48]	@ (80049fc <prvInitialiseTaskLists+0x70>)
 80049cc:	f7fe fc60 	bl	8003290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80049d0:	480b      	ldr	r0, [pc, #44]	@ (8004a00 <prvInitialiseTaskLists+0x74>)
 80049d2:	f7fe fc5d 	bl	8003290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80049d6:	4b0b      	ldr	r3, [pc, #44]	@ (8004a04 <prvInitialiseTaskLists+0x78>)
 80049d8:	4a05      	ldr	r2, [pc, #20]	@ (80049f0 <prvInitialiseTaskLists+0x64>)
 80049da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80049dc:	4b0a      	ldr	r3, [pc, #40]	@ (8004a08 <prvInitialiseTaskLists+0x7c>)
 80049de:	4a05      	ldr	r2, [pc, #20]	@ (80049f4 <prvInitialiseTaskLists+0x68>)
 80049e0:	601a      	str	r2, [r3, #0]
}
 80049e2:	bf00      	nop
 80049e4:	3708      	adds	r7, #8
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}
 80049ea:	bf00      	nop
 80049ec:	20000cf4 	.word	0x20000cf4
 80049f0:	20001154 	.word	0x20001154
 80049f4:	20001168 	.word	0x20001168
 80049f8:	20001184 	.word	0x20001184
 80049fc:	20001198 	.word	0x20001198
 8004a00:	200011b0 	.word	0x200011b0
 8004a04:	2000117c 	.word	0x2000117c
 8004a08:	20001180 	.word	0x20001180

08004a0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a12:	e019      	b.n	8004a48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004a14:	f000 fde8 	bl	80055e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a18:	4b10      	ldr	r3, [pc, #64]	@ (8004a5c <prvCheckTasksWaitingTermination+0x50>)
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	3304      	adds	r3, #4
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7fe fcbd 	bl	80033a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a60 <prvCheckTasksWaitingTermination+0x54>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	4a0b      	ldr	r2, [pc, #44]	@ (8004a60 <prvCheckTasksWaitingTermination+0x54>)
 8004a32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004a34:	4b0b      	ldr	r3, [pc, #44]	@ (8004a64 <prvCheckTasksWaitingTermination+0x58>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a64 <prvCheckTasksWaitingTermination+0x58>)
 8004a3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004a3e:	f000 fe05 	bl	800564c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f810 	bl	8004a68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004a48:	4b06      	ldr	r3, [pc, #24]	@ (8004a64 <prvCheckTasksWaitingTermination+0x58>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d1e1      	bne.n	8004a14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004a50:	bf00      	nop
 8004a52:	bf00      	nop
 8004a54:	3708      	adds	r7, #8
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	20001198 	.word	0x20001198
 8004a60:	200011c4 	.word	0x200011c4
 8004a64:	200011ac 	.word	0x200011ac

08004a68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	3354      	adds	r3, #84	@ 0x54
 8004a74:	4618      	mov	r0, r3
 8004a76:	f002 ff87 	bl	8007988 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d108      	bne.n	8004a96 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f000 ff9d 	bl	80059c8 <vPortFree>
				vPortFree( pxTCB );
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 ff9a 	bl	80059c8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004a94:	e019      	b.n	8004aca <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d103      	bne.n	8004aa8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004aa0:	6878      	ldr	r0, [r7, #4]
 8004aa2:	f000 ff91 	bl	80059c8 <vPortFree>
	}
 8004aa6:	e010      	b.n	8004aca <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d00b      	beq.n	8004aca <prvDeleteTCB+0x62>
	__asm volatile
 8004ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ab6:	f383 8811 	msr	BASEPRI, r3
 8004aba:	f3bf 8f6f 	isb	sy
 8004abe:	f3bf 8f4f 	dsb	sy
 8004ac2:	60fb      	str	r3, [r7, #12]
}
 8004ac4:	bf00      	nop
 8004ac6:	bf00      	nop
 8004ac8:	e7fd      	b.n	8004ac6 <prvDeleteTCB+0x5e>
	}
 8004aca:	bf00      	nop
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
	...

08004ad4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004ada:	4b0c      	ldr	r3, [pc, #48]	@ (8004b0c <prvResetNextTaskUnblockTime+0x38>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d104      	bne.n	8004aee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8004b10 <prvResetNextTaskUnblockTime+0x3c>)
 8004ae6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004aea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004aec:	e008      	b.n	8004b00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004aee:	4b07      	ldr	r3, [pc, #28]	@ (8004b0c <prvResetNextTaskUnblockTime+0x38>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	4a04      	ldr	r2, [pc, #16]	@ (8004b10 <prvResetNextTaskUnblockTime+0x3c>)
 8004afe:	6013      	str	r3, [r2, #0]
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	2000117c 	.word	0x2000117c
 8004b10:	200011e4 	.word	0x200011e4

08004b14 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004b1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004b48 <xTaskGetSchedulerState+0x34>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d102      	bne.n	8004b28 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004b22:	2301      	movs	r3, #1
 8004b24:	607b      	str	r3, [r7, #4]
 8004b26:	e008      	b.n	8004b3a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b28:	4b08      	ldr	r3, [pc, #32]	@ (8004b4c <xTaskGetSchedulerState+0x38>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d102      	bne.n	8004b36 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004b30:	2302      	movs	r3, #2
 8004b32:	607b      	str	r3, [r7, #4]
 8004b34:	e001      	b.n	8004b3a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004b36:	2300      	movs	r3, #0
 8004b38:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004b3a:	687b      	ldr	r3, [r7, #4]
	}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr
 8004b48:	200011d0 	.word	0x200011d0
 8004b4c:	200011ec 	.word	0x200011ec

08004b50 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d058      	beq.n	8004c18 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004b66:	4b2f      	ldr	r3, [pc, #188]	@ (8004c24 <xTaskPriorityDisinherit+0xd4>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	429a      	cmp	r2, r3
 8004b6e:	d00b      	beq.n	8004b88 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	60fb      	str	r3, [r7, #12]
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d10b      	bne.n	8004ba8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	60bb      	str	r3, [r7, #8]
}
 8004ba2:	bf00      	nop
 8004ba4:	bf00      	nop
 8004ba6:	e7fd      	b.n	8004ba4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bac:	1e5a      	subs	r2, r3, #1
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d02c      	beq.n	8004c18 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d128      	bne.n	8004c18 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	3304      	adds	r3, #4
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7fe fbea 	bl	80033a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bdc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004be8:	4b0f      	ldr	r3, [pc, #60]	@ (8004c28 <xTaskPriorityDisinherit+0xd8>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d903      	bls.n	8004bf8 <xTaskPriorityDisinherit+0xa8>
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8004c28 <xTaskPriorityDisinherit+0xd8>)
 8004bf6:	6013      	str	r3, [r2, #0]
 8004bf8:	693b      	ldr	r3, [r7, #16]
 8004bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	4413      	add	r3, r2
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	4a09      	ldr	r2, [pc, #36]	@ (8004c2c <xTaskPriorityDisinherit+0xdc>)
 8004c06:	441a      	add	r2, r3
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	3304      	adds	r3, #4
 8004c0c:	4619      	mov	r1, r3
 8004c0e:	4610      	mov	r0, r2
 8004c10:	f7fe fb6b 	bl	80032ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004c14:	2301      	movs	r3, #1
 8004c16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004c18:	697b      	ldr	r3, [r7, #20]
	}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3718      	adds	r7, #24
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	20000cf0 	.word	0x20000cf0
 8004c28:	200011cc 	.word	0x200011cc
 8004c2c:	20000cf4 	.word	0x20000cf4

08004c30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004c3a:	4b21      	ldr	r3, [pc, #132]	@ (8004cc0 <prvAddCurrentTaskToDelayedList+0x90>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c40:	4b20      	ldr	r3, [pc, #128]	@ (8004cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3304      	adds	r3, #4
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fe fbac 	bl	80033a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c52:	d10a      	bne.n	8004c6a <prvAddCurrentTaskToDelayedList+0x3a>
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d007      	beq.n	8004c6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	3304      	adds	r3, #4
 8004c60:	4619      	mov	r1, r3
 8004c62:	4819      	ldr	r0, [pc, #100]	@ (8004cc8 <prvAddCurrentTaskToDelayedList+0x98>)
 8004c64:	f7fe fb41 	bl	80032ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004c68:	e026      	b.n	8004cb8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4413      	add	r3, r2
 8004c70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004c72:	4b14      	ldr	r3, [pc, #80]	@ (8004cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	d209      	bcs.n	8004c96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c82:	4b12      	ldr	r3, [pc, #72]	@ (8004ccc <prvAddCurrentTaskToDelayedList+0x9c>)
 8004c84:	681a      	ldr	r2, [r3, #0]
 8004c86:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	4610      	mov	r0, r2
 8004c90:	f7fe fb4f 	bl	8003332 <vListInsert>
}
 8004c94:	e010      	b.n	8004cb8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c96:	4b0e      	ldr	r3, [pc, #56]	@ (8004cd0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	3304      	adds	r3, #4
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4610      	mov	r0, r2
 8004ca4:	f7fe fb45 	bl	8003332 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8004cd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d202      	bcs.n	8004cb8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004cb2:	4a08      	ldr	r2, [pc, #32]	@ (8004cd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	6013      	str	r3, [r2, #0]
}
 8004cb8:	bf00      	nop
 8004cba:	3710      	adds	r7, #16
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	200011c8 	.word	0x200011c8
 8004cc4:	20000cf0 	.word	0x20000cf0
 8004cc8:	200011b0 	.word	0x200011b0
 8004ccc:	20001180 	.word	0x20001180
 8004cd0:	2000117c 	.word	0x2000117c
 8004cd4:	200011e4 	.word	0x200011e4

08004cd8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b08a      	sub	sp, #40	@ 0x28
 8004cdc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004ce2:	f000 fb13 	bl	800530c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004ce6:	4b1d      	ldr	r3, [pc, #116]	@ (8004d5c <xTimerCreateTimerTask+0x84>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d021      	beq.n	8004d32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004cf6:	1d3a      	adds	r2, r7, #4
 8004cf8:	f107 0108 	add.w	r1, r7, #8
 8004cfc:	f107 030c 	add.w	r3, r7, #12
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7fe faab 	bl	800325c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004d06:	6879      	ldr	r1, [r7, #4]
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	9202      	str	r2, [sp, #8]
 8004d0e:	9301      	str	r3, [sp, #4]
 8004d10:	2302      	movs	r3, #2
 8004d12:	9300      	str	r3, [sp, #0]
 8004d14:	2300      	movs	r3, #0
 8004d16:	460a      	mov	r2, r1
 8004d18:	4911      	ldr	r1, [pc, #68]	@ (8004d60 <xTimerCreateTimerTask+0x88>)
 8004d1a:	4812      	ldr	r0, [pc, #72]	@ (8004d64 <xTimerCreateTimerTask+0x8c>)
 8004d1c:	f7ff f8a2 	bl	8003e64 <xTaskCreateStatic>
 8004d20:	4603      	mov	r3, r0
 8004d22:	4a11      	ldr	r2, [pc, #68]	@ (8004d68 <xTimerCreateTimerTask+0x90>)
 8004d24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004d26:	4b10      	ldr	r3, [pc, #64]	@ (8004d68 <xTimerCreateTimerTask+0x90>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d001      	beq.n	8004d32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d10b      	bne.n	8004d50 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d3c:	f383 8811 	msr	BASEPRI, r3
 8004d40:	f3bf 8f6f 	isb	sy
 8004d44:	f3bf 8f4f 	dsb	sy
 8004d48:	613b      	str	r3, [r7, #16]
}
 8004d4a:	bf00      	nop
 8004d4c:	bf00      	nop
 8004d4e:	e7fd      	b.n	8004d4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004d50:	697b      	ldr	r3, [r7, #20]
}
 8004d52:	4618      	mov	r0, r3
 8004d54:	3718      	adds	r7, #24
 8004d56:	46bd      	mov	sp, r7
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	20001220 	.word	0x20001220
 8004d60:	0800a4c8 	.word	0x0800a4c8
 8004d64:	08004ea5 	.word	0x08004ea5
 8004d68:	20001224 	.word	0x20001224

08004d6c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b08a      	sub	sp, #40	@ 0x28
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	60f8      	str	r0, [r7, #12]
 8004d74:	60b9      	str	r1, [r7, #8]
 8004d76:	607a      	str	r2, [r7, #4]
 8004d78:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10b      	bne.n	8004d9c <xTimerGenericCommand+0x30>
	__asm volatile
 8004d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d88:	f383 8811 	msr	BASEPRI, r3
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	f3bf 8f4f 	dsb	sy
 8004d94:	623b      	str	r3, [r7, #32]
}
 8004d96:	bf00      	nop
 8004d98:	bf00      	nop
 8004d9a:	e7fd      	b.n	8004d98 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004d9c:	4b19      	ldr	r3, [pc, #100]	@ (8004e04 <xTimerGenericCommand+0x98>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d02a      	beq.n	8004dfa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	2b05      	cmp	r3, #5
 8004db4:	dc18      	bgt.n	8004de8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004db6:	f7ff fead 	bl	8004b14 <xTaskGetSchedulerState>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d109      	bne.n	8004dd4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004dc0:	4b10      	ldr	r3, [pc, #64]	@ (8004e04 <xTimerGenericCommand+0x98>)
 8004dc2:	6818      	ldr	r0, [r3, #0]
 8004dc4:	f107 0110 	add.w	r1, r7, #16
 8004dc8:	2300      	movs	r3, #0
 8004dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dcc:	f7fe fc5a 	bl	8003684 <xQueueGenericSend>
 8004dd0:	6278      	str	r0, [r7, #36]	@ 0x24
 8004dd2:	e012      	b.n	8004dfa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8004e04 <xTimerGenericCommand+0x98>)
 8004dd6:	6818      	ldr	r0, [r3, #0]
 8004dd8:	f107 0110 	add.w	r1, r7, #16
 8004ddc:	2300      	movs	r3, #0
 8004dde:	2200      	movs	r2, #0
 8004de0:	f7fe fc50 	bl	8003684 <xQueueGenericSend>
 8004de4:	6278      	str	r0, [r7, #36]	@ 0x24
 8004de6:	e008      	b.n	8004dfa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004de8:	4b06      	ldr	r3, [pc, #24]	@ (8004e04 <xTimerGenericCommand+0x98>)
 8004dea:	6818      	ldr	r0, [r3, #0]
 8004dec:	f107 0110 	add.w	r1, r7, #16
 8004df0:	2300      	movs	r3, #0
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	f7fe fd48 	bl	8003888 <xQueueGenericSendFromISR>
 8004df8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3728      	adds	r7, #40	@ 0x28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	20001220 	.word	0x20001220

08004e08 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b088      	sub	sp, #32
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e12:	4b23      	ldr	r3, [pc, #140]	@ (8004ea0 <prvProcessExpiredTimer+0x98>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68db      	ldr	r3, [r3, #12]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	3304      	adds	r3, #4
 8004e20:	4618      	mov	r0, r3
 8004e22:	f7fe fabf 	bl	80033a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e2c:	f003 0304 	and.w	r3, r3, #4
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d023      	beq.n	8004e7c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	699a      	ldr	r2, [r3, #24]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	18d1      	adds	r1, r2, r3
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	6978      	ldr	r0, [r7, #20]
 8004e42:	f000 f8d5 	bl	8004ff0 <prvInsertTimerInActiveList>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d020      	beq.n	8004e8e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	2300      	movs	r3, #0
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	2100      	movs	r1, #0
 8004e56:	6978      	ldr	r0, [r7, #20]
 8004e58:	f7ff ff88 	bl	8004d6c <xTimerGenericCommand>
 8004e5c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d114      	bne.n	8004e8e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004e64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e68:	f383 8811 	msr	BASEPRI, r3
 8004e6c:	f3bf 8f6f 	isb	sy
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	60fb      	str	r3, [r7, #12]
}
 8004e76:	bf00      	nop
 8004e78:	bf00      	nop
 8004e7a:	e7fd      	b.n	8004e78 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004e82:	f023 0301 	bic.w	r3, r3, #1
 8004e86:	b2da      	uxtb	r2, r3
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	6978      	ldr	r0, [r7, #20]
 8004e94:	4798      	blx	r3
}
 8004e96:	bf00      	nop
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	20001218 	.word	0x20001218

08004ea4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004eac:	f107 0308 	add.w	r3, r7, #8
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	f000 f859 	bl	8004f68 <prvGetNextExpireTime>
 8004eb6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	4619      	mov	r1, r3
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f000 f805 	bl	8004ecc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004ec2:	f000 f8d7 	bl	8005074 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004ec6:	bf00      	nop
 8004ec8:	e7f0      	b.n	8004eac <prvTimerTask+0x8>
	...

08004ecc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b084      	sub	sp, #16
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004ed6:	f7ff fa29 	bl	800432c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004eda:	f107 0308 	add.w	r3, r7, #8
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 f866 	bl	8004fb0 <prvSampleTimeNow>
 8004ee4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004ee6:	68bb      	ldr	r3, [r7, #8]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d130      	bne.n	8004f4e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10a      	bne.n	8004f08 <prvProcessTimerOrBlockTask+0x3c>
 8004ef2:	687a      	ldr	r2, [r7, #4]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d806      	bhi.n	8004f08 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004efa:	f7ff fa25 	bl	8004348 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004efe:	68f9      	ldr	r1, [r7, #12]
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f7ff ff81 	bl	8004e08 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004f06:	e024      	b.n	8004f52 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d008      	beq.n	8004f20 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004f0e:	4b13      	ldr	r3, [pc, #76]	@ (8004f5c <prvProcessTimerOrBlockTask+0x90>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <prvProcessTimerOrBlockTask+0x50>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e000      	b.n	8004f1e <prvProcessTimerOrBlockTask+0x52>
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004f20:	4b0f      	ldr	r3, [pc, #60]	@ (8004f60 <prvProcessTimerOrBlockTask+0x94>)
 8004f22:	6818      	ldr	r0, [r3, #0]
 8004f24:	687a      	ldr	r2, [r7, #4]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	683a      	ldr	r2, [r7, #0]
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	f7fe ff65 	bl	8003dfc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004f32:	f7ff fa09 	bl	8004348 <xTaskResumeAll>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d10a      	bne.n	8004f52 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004f3c:	4b09      	ldr	r3, [pc, #36]	@ (8004f64 <prvProcessTimerOrBlockTask+0x98>)
 8004f3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	f3bf 8f4f 	dsb	sy
 8004f48:	f3bf 8f6f 	isb	sy
}
 8004f4c:	e001      	b.n	8004f52 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004f4e:	f7ff f9fb 	bl	8004348 <xTaskResumeAll>
}
 8004f52:	bf00      	nop
 8004f54:	3710      	adds	r7, #16
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	2000121c 	.word	0x2000121c
 8004f60:	20001220 	.word	0x20001220
 8004f64:	e000ed04 	.word	0xe000ed04

08004f68 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004f70:	4b0e      	ldr	r3, [pc, #56]	@ (8004fac <prvGetNextExpireTime+0x44>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d101      	bne.n	8004f7e <prvGetNextExpireTime+0x16>
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	e000      	b.n	8004f80 <prvGetNextExpireTime+0x18>
 8004f7e:	2200      	movs	r2, #0
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d105      	bne.n	8004f98 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004f8c:	4b07      	ldr	r3, [pc, #28]	@ (8004fac <prvGetNextExpireTime+0x44>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	60fb      	str	r3, [r7, #12]
 8004f96:	e001      	b.n	8004f9c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	20001218 	.word	0x20001218

08004fb0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b084      	sub	sp, #16
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004fb8:	f7ff fa64 	bl	8004484 <xTaskGetTickCount>
 8004fbc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <prvSampleTimeNow+0x3c>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d205      	bcs.n	8004fd4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004fc8:	f000 f93a 	bl	8005240 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	e002      	b.n	8004fda <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004fda:	4a04      	ldr	r2, [pc, #16]	@ (8004fec <prvSampleTimeNow+0x3c>)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3710      	adds	r7, #16
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}
 8004fea:	bf00      	nop
 8004fec:	20001228 	.word	0x20001228

08004ff0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	607a      	str	r2, [r7, #4]
 8004ffc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004ffe:	2300      	movs	r3, #0
 8005000:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800500e:	68ba      	ldr	r2, [r7, #8]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	429a      	cmp	r2, r3
 8005014:	d812      	bhi.n	800503c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	1ad2      	subs	r2, r2, r3
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	429a      	cmp	r2, r3
 8005022:	d302      	bcc.n	800502a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005024:	2301      	movs	r3, #1
 8005026:	617b      	str	r3, [r7, #20]
 8005028:	e01b      	b.n	8005062 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800502a:	4b10      	ldr	r3, [pc, #64]	@ (800506c <prvInsertTimerInActiveList+0x7c>)
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	3304      	adds	r3, #4
 8005032:	4619      	mov	r1, r3
 8005034:	4610      	mov	r0, r2
 8005036:	f7fe f97c 	bl	8003332 <vListInsert>
 800503a:	e012      	b.n	8005062 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	429a      	cmp	r2, r3
 8005042:	d206      	bcs.n	8005052 <prvInsertTimerInActiveList+0x62>
 8005044:	68ba      	ldr	r2, [r7, #8]
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d302      	bcc.n	8005052 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800504c:	2301      	movs	r3, #1
 800504e:	617b      	str	r3, [r7, #20]
 8005050:	e007      	b.n	8005062 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005052:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <prvInsertTimerInActiveList+0x80>)
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	3304      	adds	r3, #4
 800505a:	4619      	mov	r1, r3
 800505c:	4610      	mov	r0, r2
 800505e:	f7fe f968 	bl	8003332 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005062:	697b      	ldr	r3, [r7, #20]
}
 8005064:	4618      	mov	r0, r3
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	2000121c 	.word	0x2000121c
 8005070:	20001218 	.word	0x20001218

08005074 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b08e      	sub	sp, #56	@ 0x38
 8005078:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800507a:	e0ce      	b.n	800521a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	da19      	bge.n	80050b6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005082:	1d3b      	adds	r3, r7, #4
 8005084:	3304      	adds	r3, #4
 8005086:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10b      	bne.n	80050a6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800508e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	61fb      	str	r3, [r7, #28]
}
 80050a0:	bf00      	nop
 80050a2:	bf00      	nop
 80050a4:	e7fd      	b.n	80050a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80050a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050ac:	6850      	ldr	r0, [r2, #4]
 80050ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050b0:	6892      	ldr	r2, [r2, #8]
 80050b2:	4611      	mov	r1, r2
 80050b4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f2c0 80ae 	blt.w	800521a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80050c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c4:	695b      	ldr	r3, [r3, #20]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d004      	beq.n	80050d4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80050ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050cc:	3304      	adds	r3, #4
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7fe f968 	bl	80033a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80050d4:	463b      	mov	r3, r7
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7ff ff6a 	bl	8004fb0 <prvSampleTimeNow>
 80050dc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b09      	cmp	r3, #9
 80050e2:	f200 8097 	bhi.w	8005214 <prvProcessReceivedCommands+0x1a0>
 80050e6:	a201      	add	r2, pc, #4	@ (adr r2, 80050ec <prvProcessReceivedCommands+0x78>)
 80050e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ec:	08005115 	.word	0x08005115
 80050f0:	08005115 	.word	0x08005115
 80050f4:	08005115 	.word	0x08005115
 80050f8:	0800518b 	.word	0x0800518b
 80050fc:	0800519f 	.word	0x0800519f
 8005100:	080051eb 	.word	0x080051eb
 8005104:	08005115 	.word	0x08005115
 8005108:	08005115 	.word	0x08005115
 800510c:	0800518b 	.word	0x0800518b
 8005110:	0800519f 	.word	0x0800519f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800511a:	f043 0301 	orr.w	r3, r3, #1
 800511e:	b2da      	uxtb	r2, r3
 8005120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005122:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800512a:	699b      	ldr	r3, [r3, #24]
 800512c:	18d1      	adds	r1, r2, r3
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005132:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005134:	f7ff ff5c 	bl	8004ff0 <prvInsertTimerInActiveList>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d06c      	beq.n	8005218 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800513e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005144:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005148:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800514c:	f003 0304 	and.w	r3, r3, #4
 8005150:	2b00      	cmp	r3, #0
 8005152:	d061      	beq.n	8005218 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005158:	699b      	ldr	r3, [r3, #24]
 800515a:	441a      	add	r2, r3
 800515c:	2300      	movs	r3, #0
 800515e:	9300      	str	r3, [sp, #0]
 8005160:	2300      	movs	r3, #0
 8005162:	2100      	movs	r1, #0
 8005164:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005166:	f7ff fe01 	bl	8004d6c <xTimerGenericCommand>
 800516a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800516c:	6a3b      	ldr	r3, [r7, #32]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d152      	bne.n	8005218 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005176:	f383 8811 	msr	BASEPRI, r3
 800517a:	f3bf 8f6f 	isb	sy
 800517e:	f3bf 8f4f 	dsb	sy
 8005182:	61bb      	str	r3, [r7, #24]
}
 8005184:	bf00      	nop
 8005186:	bf00      	nop
 8005188:	e7fd      	b.n	8005186 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800518a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800518c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005190:	f023 0301 	bic.w	r3, r3, #1
 8005194:	b2da      	uxtb	r2, r3
 8005196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005198:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800519c:	e03d      	b.n	800521a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800519e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051a4:	f043 0301 	orr.w	r3, r3, #1
 80051a8:	b2da      	uxtb	r2, r3
 80051aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80051b0:	68ba      	ldr	r2, [r7, #8]
 80051b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80051b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10b      	bne.n	80051d6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80051be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c2:	f383 8811 	msr	BASEPRI, r3
 80051c6:	f3bf 8f6f 	isb	sy
 80051ca:	f3bf 8f4f 	dsb	sy
 80051ce:	617b      	str	r3, [r7, #20]
}
 80051d0:	bf00      	nop
 80051d2:	bf00      	nop
 80051d4:	e7fd      	b.n	80051d2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80051d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051d8:	699a      	ldr	r2, [r3, #24]
 80051da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051dc:	18d1      	adds	r1, r2, r3
 80051de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051e4:	f7ff ff04 	bl	8004ff0 <prvInsertTimerInActiveList>
					break;
 80051e8:	e017      	b.n	800521a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80051ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d103      	bne.n	8005200 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80051f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80051fa:	f000 fbe5 	bl	80059c8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80051fe:	e00c      	b.n	800521a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005202:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005206:	f023 0301 	bic.w	r3, r3, #1
 800520a:	b2da      	uxtb	r2, r3
 800520c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005212:	e002      	b.n	800521a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005214:	bf00      	nop
 8005216:	e000      	b.n	800521a <prvProcessReceivedCommands+0x1a6>
					break;
 8005218:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800521a:	4b08      	ldr	r3, [pc, #32]	@ (800523c <prvProcessReceivedCommands+0x1c8>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	1d39      	adds	r1, r7, #4
 8005220:	2200      	movs	r2, #0
 8005222:	4618      	mov	r0, r3
 8005224:	f7fe fbce 	bl	80039c4 <xQueueReceive>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	f47f af26 	bne.w	800507c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005230:	bf00      	nop
 8005232:	bf00      	nop
 8005234:	3730      	adds	r7, #48	@ 0x30
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop
 800523c:	20001220 	.word	0x20001220

08005240 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005246:	e049      	b.n	80052dc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005248:	4b2e      	ldr	r3, [pc, #184]	@ (8005304 <prvSwitchTimerLists+0xc4>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005252:	4b2c      	ldr	r3, [pc, #176]	@ (8005304 <prvSwitchTimerLists+0xc4>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	3304      	adds	r3, #4
 8005260:	4618      	mov	r0, r3
 8005262:	f7fe f89f 	bl	80033a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	6a1b      	ldr	r3, [r3, #32]
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005274:	f003 0304 	and.w	r3, r3, #4
 8005278:	2b00      	cmp	r3, #0
 800527a:	d02f      	beq.n	80052dc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	693a      	ldr	r2, [r7, #16]
 8005282:	4413      	add	r3, r2
 8005284:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005286:	68ba      	ldr	r2, [r7, #8]
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	429a      	cmp	r2, r3
 800528c:	d90e      	bls.n	80052ac <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800529a:	4b1a      	ldr	r3, [pc, #104]	@ (8005304 <prvSwitchTimerLists+0xc4>)
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	3304      	adds	r3, #4
 80052a2:	4619      	mov	r1, r3
 80052a4:	4610      	mov	r0, r2
 80052a6:	f7fe f844 	bl	8003332 <vListInsert>
 80052aa:	e017      	b.n	80052dc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80052ac:	2300      	movs	r3, #0
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	2300      	movs	r3, #0
 80052b2:	693a      	ldr	r2, [r7, #16]
 80052b4:	2100      	movs	r1, #0
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f7ff fd58 	bl	8004d6c <xTimerGenericCommand>
 80052bc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10b      	bne.n	80052dc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80052c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c8:	f383 8811 	msr	BASEPRI, r3
 80052cc:	f3bf 8f6f 	isb	sy
 80052d0:	f3bf 8f4f 	dsb	sy
 80052d4:	603b      	str	r3, [r7, #0]
}
 80052d6:	bf00      	nop
 80052d8:	bf00      	nop
 80052da:	e7fd      	b.n	80052d8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80052dc:	4b09      	ldr	r3, [pc, #36]	@ (8005304 <prvSwitchTimerLists+0xc4>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1b0      	bne.n	8005248 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80052e6:	4b07      	ldr	r3, [pc, #28]	@ (8005304 <prvSwitchTimerLists+0xc4>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80052ec:	4b06      	ldr	r3, [pc, #24]	@ (8005308 <prvSwitchTimerLists+0xc8>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a04      	ldr	r2, [pc, #16]	@ (8005304 <prvSwitchTimerLists+0xc4>)
 80052f2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80052f4:	4a04      	ldr	r2, [pc, #16]	@ (8005308 <prvSwitchTimerLists+0xc8>)
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	6013      	str	r3, [r2, #0]
}
 80052fa:	bf00      	nop
 80052fc:	3718      	adds	r7, #24
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	20001218 	.word	0x20001218
 8005308:	2000121c 	.word	0x2000121c

0800530c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005312:	f000 f969 	bl	80055e8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005316:	4b15      	ldr	r3, [pc, #84]	@ (800536c <prvCheckForValidListAndQueue+0x60>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d120      	bne.n	8005360 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800531e:	4814      	ldr	r0, [pc, #80]	@ (8005370 <prvCheckForValidListAndQueue+0x64>)
 8005320:	f7fd ffb6 	bl	8003290 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005324:	4813      	ldr	r0, [pc, #76]	@ (8005374 <prvCheckForValidListAndQueue+0x68>)
 8005326:	f7fd ffb3 	bl	8003290 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800532a:	4b13      	ldr	r3, [pc, #76]	@ (8005378 <prvCheckForValidListAndQueue+0x6c>)
 800532c:	4a10      	ldr	r2, [pc, #64]	@ (8005370 <prvCheckForValidListAndQueue+0x64>)
 800532e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005330:	4b12      	ldr	r3, [pc, #72]	@ (800537c <prvCheckForValidListAndQueue+0x70>)
 8005332:	4a10      	ldr	r2, [pc, #64]	@ (8005374 <prvCheckForValidListAndQueue+0x68>)
 8005334:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005336:	2300      	movs	r3, #0
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	4b11      	ldr	r3, [pc, #68]	@ (8005380 <prvCheckForValidListAndQueue+0x74>)
 800533c:	4a11      	ldr	r2, [pc, #68]	@ (8005384 <prvCheckForValidListAndQueue+0x78>)
 800533e:	2110      	movs	r1, #16
 8005340:	200a      	movs	r0, #10
 8005342:	f7fe f8c3 	bl	80034cc <xQueueGenericCreateStatic>
 8005346:	4603      	mov	r3, r0
 8005348:	4a08      	ldr	r2, [pc, #32]	@ (800536c <prvCheckForValidListAndQueue+0x60>)
 800534a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800534c:	4b07      	ldr	r3, [pc, #28]	@ (800536c <prvCheckForValidListAndQueue+0x60>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2b00      	cmp	r3, #0
 8005352:	d005      	beq.n	8005360 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005354:	4b05      	ldr	r3, [pc, #20]	@ (800536c <prvCheckForValidListAndQueue+0x60>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	490b      	ldr	r1, [pc, #44]	@ (8005388 <prvCheckForValidListAndQueue+0x7c>)
 800535a:	4618      	mov	r0, r3
 800535c:	f7fe fd24 	bl	8003da8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005360:	f000 f974 	bl	800564c <vPortExitCritical>
}
 8005364:	bf00      	nop
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	20001220 	.word	0x20001220
 8005370:	200011f0 	.word	0x200011f0
 8005374:	20001204 	.word	0x20001204
 8005378:	20001218 	.word	0x20001218
 800537c:	2000121c 	.word	0x2000121c
 8005380:	200012cc 	.word	0x200012cc
 8005384:	2000122c 	.word	0x2000122c
 8005388:	0800a4d0 	.word	0x0800a4d0

0800538c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	3b04      	subs	r3, #4
 800539c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80053a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	3b04      	subs	r3, #4
 80053aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f023 0201 	bic.w	r2, r3, #1
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	3b04      	subs	r3, #4
 80053ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80053bc:	4a0c      	ldr	r2, [pc, #48]	@ (80053f0 <pxPortInitialiseStack+0x64>)
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	3b14      	subs	r3, #20
 80053c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	3b04      	subs	r3, #4
 80053d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f06f 0202 	mvn.w	r2, #2
 80053da:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3b20      	subs	r3, #32
 80053e0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80053e2:	68fb      	ldr	r3, [r7, #12]
}
 80053e4:	4618      	mov	r0, r3
 80053e6:	3714      	adds	r7, #20
 80053e8:	46bd      	mov	sp, r7
 80053ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ee:	4770      	bx	lr
 80053f0:	080053f5 	.word	0x080053f5

080053f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80053f4:	b480      	push	{r7}
 80053f6:	b085      	sub	sp, #20
 80053f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80053fa:	2300      	movs	r3, #0
 80053fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80053fe:	4b13      	ldr	r3, [pc, #76]	@ (800544c <prvTaskExitError+0x58>)
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005406:	d00b      	beq.n	8005420 <prvTaskExitError+0x2c>
	__asm volatile
 8005408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800540c:	f383 8811 	msr	BASEPRI, r3
 8005410:	f3bf 8f6f 	isb	sy
 8005414:	f3bf 8f4f 	dsb	sy
 8005418:	60fb      	str	r3, [r7, #12]
}
 800541a:	bf00      	nop
 800541c:	bf00      	nop
 800541e:	e7fd      	b.n	800541c <prvTaskExitError+0x28>
	__asm volatile
 8005420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005424:	f383 8811 	msr	BASEPRI, r3
 8005428:	f3bf 8f6f 	isb	sy
 800542c:	f3bf 8f4f 	dsb	sy
 8005430:	60bb      	str	r3, [r7, #8]
}
 8005432:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005434:	bf00      	nop
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d0fc      	beq.n	8005436 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800543c:	bf00      	nop
 800543e:	bf00      	nop
 8005440:	3714      	adds	r7, #20
 8005442:	46bd      	mov	sp, r7
 8005444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005448:	4770      	bx	lr
 800544a:	bf00      	nop
 800544c:	20000008 	.word	0x20000008

08005450 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005450:	4b07      	ldr	r3, [pc, #28]	@ (8005470 <pxCurrentTCBConst2>)
 8005452:	6819      	ldr	r1, [r3, #0]
 8005454:	6808      	ldr	r0, [r1, #0]
 8005456:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800545a:	f380 8809 	msr	PSP, r0
 800545e:	f3bf 8f6f 	isb	sy
 8005462:	f04f 0000 	mov.w	r0, #0
 8005466:	f380 8811 	msr	BASEPRI, r0
 800546a:	4770      	bx	lr
 800546c:	f3af 8000 	nop.w

08005470 <pxCurrentTCBConst2>:
 8005470:	20000cf0 	.word	0x20000cf0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005474:	bf00      	nop
 8005476:	bf00      	nop

08005478 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005478:	4808      	ldr	r0, [pc, #32]	@ (800549c <prvPortStartFirstTask+0x24>)
 800547a:	6800      	ldr	r0, [r0, #0]
 800547c:	6800      	ldr	r0, [r0, #0]
 800547e:	f380 8808 	msr	MSP, r0
 8005482:	f04f 0000 	mov.w	r0, #0
 8005486:	f380 8814 	msr	CONTROL, r0
 800548a:	b662      	cpsie	i
 800548c:	b661      	cpsie	f
 800548e:	f3bf 8f4f 	dsb	sy
 8005492:	f3bf 8f6f 	isb	sy
 8005496:	df00      	svc	0
 8005498:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800549a:	bf00      	nop
 800549c:	e000ed08 	.word	0xe000ed08

080054a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80054a6:	4b47      	ldr	r3, [pc, #284]	@ (80055c4 <xPortStartScheduler+0x124>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	4a47      	ldr	r2, [pc, #284]	@ (80055c8 <xPortStartScheduler+0x128>)
 80054ac:	4293      	cmp	r3, r2
 80054ae:	d10b      	bne.n	80054c8 <xPortStartScheduler+0x28>
	__asm volatile
 80054b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b4:	f383 8811 	msr	BASEPRI, r3
 80054b8:	f3bf 8f6f 	isb	sy
 80054bc:	f3bf 8f4f 	dsb	sy
 80054c0:	613b      	str	r3, [r7, #16]
}
 80054c2:	bf00      	nop
 80054c4:	bf00      	nop
 80054c6:	e7fd      	b.n	80054c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80054c8:	4b3e      	ldr	r3, [pc, #248]	@ (80055c4 <xPortStartScheduler+0x124>)
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	4a3f      	ldr	r2, [pc, #252]	@ (80055cc <xPortStartScheduler+0x12c>)
 80054ce:	4293      	cmp	r3, r2
 80054d0:	d10b      	bne.n	80054ea <xPortStartScheduler+0x4a>
	__asm volatile
 80054d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	60fb      	str	r3, [r7, #12]
}
 80054e4:	bf00      	nop
 80054e6:	bf00      	nop
 80054e8:	e7fd      	b.n	80054e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80054ea:	4b39      	ldr	r3, [pc, #228]	@ (80055d0 <xPortStartScheduler+0x130>)
 80054ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	781b      	ldrb	r3, [r3, #0]
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	22ff      	movs	r2, #255	@ 0xff
 80054fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	b2db      	uxtb	r3, r3
 8005502:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005504:	78fb      	ldrb	r3, [r7, #3]
 8005506:	b2db      	uxtb	r3, r3
 8005508:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800550c:	b2da      	uxtb	r2, r3
 800550e:	4b31      	ldr	r3, [pc, #196]	@ (80055d4 <xPortStartScheduler+0x134>)
 8005510:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005512:	4b31      	ldr	r3, [pc, #196]	@ (80055d8 <xPortStartScheduler+0x138>)
 8005514:	2207      	movs	r2, #7
 8005516:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005518:	e009      	b.n	800552e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800551a:	4b2f      	ldr	r3, [pc, #188]	@ (80055d8 <xPortStartScheduler+0x138>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	3b01      	subs	r3, #1
 8005520:	4a2d      	ldr	r2, [pc, #180]	@ (80055d8 <xPortStartScheduler+0x138>)
 8005522:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005524:	78fb      	ldrb	r3, [r7, #3]
 8005526:	b2db      	uxtb	r3, r3
 8005528:	005b      	lsls	r3, r3, #1
 800552a:	b2db      	uxtb	r3, r3
 800552c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800552e:	78fb      	ldrb	r3, [r7, #3]
 8005530:	b2db      	uxtb	r3, r3
 8005532:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005536:	2b80      	cmp	r3, #128	@ 0x80
 8005538:	d0ef      	beq.n	800551a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800553a:	4b27      	ldr	r3, [pc, #156]	@ (80055d8 <xPortStartScheduler+0x138>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f1c3 0307 	rsb	r3, r3, #7
 8005542:	2b04      	cmp	r3, #4
 8005544:	d00b      	beq.n	800555e <xPortStartScheduler+0xbe>
	__asm volatile
 8005546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554a:	f383 8811 	msr	BASEPRI, r3
 800554e:	f3bf 8f6f 	isb	sy
 8005552:	f3bf 8f4f 	dsb	sy
 8005556:	60bb      	str	r3, [r7, #8]
}
 8005558:	bf00      	nop
 800555a:	bf00      	nop
 800555c:	e7fd      	b.n	800555a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800555e:	4b1e      	ldr	r3, [pc, #120]	@ (80055d8 <xPortStartScheduler+0x138>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	021b      	lsls	r3, r3, #8
 8005564:	4a1c      	ldr	r2, [pc, #112]	@ (80055d8 <xPortStartScheduler+0x138>)
 8005566:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005568:	4b1b      	ldr	r3, [pc, #108]	@ (80055d8 <xPortStartScheduler+0x138>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005570:	4a19      	ldr	r2, [pc, #100]	@ (80055d8 <xPortStartScheduler+0x138>)
 8005572:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	b2da      	uxtb	r2, r3
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800557c:	4b17      	ldr	r3, [pc, #92]	@ (80055dc <xPortStartScheduler+0x13c>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a16      	ldr	r2, [pc, #88]	@ (80055dc <xPortStartScheduler+0x13c>)
 8005582:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005586:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005588:	4b14      	ldr	r3, [pc, #80]	@ (80055dc <xPortStartScheduler+0x13c>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a13      	ldr	r2, [pc, #76]	@ (80055dc <xPortStartScheduler+0x13c>)
 800558e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005592:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005594:	f000 f8da 	bl	800574c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005598:	4b11      	ldr	r3, [pc, #68]	@ (80055e0 <xPortStartScheduler+0x140>)
 800559a:	2200      	movs	r2, #0
 800559c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800559e:	f000 f8f9 	bl	8005794 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80055a2:	4b10      	ldr	r3, [pc, #64]	@ (80055e4 <xPortStartScheduler+0x144>)
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	4a0f      	ldr	r2, [pc, #60]	@ (80055e4 <xPortStartScheduler+0x144>)
 80055a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80055ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80055ae:	f7ff ff63 	bl	8005478 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80055b2:	f7ff f831 	bl	8004618 <vTaskSwitchContext>
	prvTaskExitError();
 80055b6:	f7ff ff1d 	bl	80053f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80055ba:	2300      	movs	r3, #0
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3718      	adds	r7, #24
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bd80      	pop	{r7, pc}
 80055c4:	e000ed00 	.word	0xe000ed00
 80055c8:	410fc271 	.word	0x410fc271
 80055cc:	410fc270 	.word	0x410fc270
 80055d0:	e000e400 	.word	0xe000e400
 80055d4:	2000131c 	.word	0x2000131c
 80055d8:	20001320 	.word	0x20001320
 80055dc:	e000ed20 	.word	0xe000ed20
 80055e0:	20000008 	.word	0x20000008
 80055e4:	e000ef34 	.word	0xe000ef34

080055e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
	__asm volatile
 80055ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f2:	f383 8811 	msr	BASEPRI, r3
 80055f6:	f3bf 8f6f 	isb	sy
 80055fa:	f3bf 8f4f 	dsb	sy
 80055fe:	607b      	str	r3, [r7, #4]
}
 8005600:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005602:	4b10      	ldr	r3, [pc, #64]	@ (8005644 <vPortEnterCritical+0x5c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	3301      	adds	r3, #1
 8005608:	4a0e      	ldr	r2, [pc, #56]	@ (8005644 <vPortEnterCritical+0x5c>)
 800560a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800560c:	4b0d      	ldr	r3, [pc, #52]	@ (8005644 <vPortEnterCritical+0x5c>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d110      	bne.n	8005636 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005614:	4b0c      	ldr	r3, [pc, #48]	@ (8005648 <vPortEnterCritical+0x60>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	b2db      	uxtb	r3, r3
 800561a:	2b00      	cmp	r3, #0
 800561c:	d00b      	beq.n	8005636 <vPortEnterCritical+0x4e>
	__asm volatile
 800561e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005622:	f383 8811 	msr	BASEPRI, r3
 8005626:	f3bf 8f6f 	isb	sy
 800562a:	f3bf 8f4f 	dsb	sy
 800562e:	603b      	str	r3, [r7, #0]
}
 8005630:	bf00      	nop
 8005632:	bf00      	nop
 8005634:	e7fd      	b.n	8005632 <vPortEnterCritical+0x4a>
	}
}
 8005636:	bf00      	nop
 8005638:	370c      	adds	r7, #12
 800563a:	46bd      	mov	sp, r7
 800563c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005640:	4770      	bx	lr
 8005642:	bf00      	nop
 8005644:	20000008 	.word	0x20000008
 8005648:	e000ed04 	.word	0xe000ed04

0800564c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800564c:	b480      	push	{r7}
 800564e:	b083      	sub	sp, #12
 8005650:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005652:	4b12      	ldr	r3, [pc, #72]	@ (800569c <vPortExitCritical+0x50>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d10b      	bne.n	8005672 <vPortExitCritical+0x26>
	__asm volatile
 800565a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565e:	f383 8811 	msr	BASEPRI, r3
 8005662:	f3bf 8f6f 	isb	sy
 8005666:	f3bf 8f4f 	dsb	sy
 800566a:	607b      	str	r3, [r7, #4]
}
 800566c:	bf00      	nop
 800566e:	bf00      	nop
 8005670:	e7fd      	b.n	800566e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005672:	4b0a      	ldr	r3, [pc, #40]	@ (800569c <vPortExitCritical+0x50>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	3b01      	subs	r3, #1
 8005678:	4a08      	ldr	r2, [pc, #32]	@ (800569c <vPortExitCritical+0x50>)
 800567a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800567c:	4b07      	ldr	r3, [pc, #28]	@ (800569c <vPortExitCritical+0x50>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d105      	bne.n	8005690 <vPortExitCritical+0x44>
 8005684:	2300      	movs	r3, #0
 8005686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	f383 8811 	msr	BASEPRI, r3
}
 800568e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005690:	bf00      	nop
 8005692:	370c      	adds	r7, #12
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	20000008 	.word	0x20000008

080056a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80056a0:	f3ef 8009 	mrs	r0, PSP
 80056a4:	f3bf 8f6f 	isb	sy
 80056a8:	4b15      	ldr	r3, [pc, #84]	@ (8005700 <pxCurrentTCBConst>)
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	f01e 0f10 	tst.w	lr, #16
 80056b0:	bf08      	it	eq
 80056b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80056b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ba:	6010      	str	r0, [r2, #0]
 80056bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80056c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80056c4:	f380 8811 	msr	BASEPRI, r0
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	f3bf 8f6f 	isb	sy
 80056d0:	f7fe ffa2 	bl	8004618 <vTaskSwitchContext>
 80056d4:	f04f 0000 	mov.w	r0, #0
 80056d8:	f380 8811 	msr	BASEPRI, r0
 80056dc:	bc09      	pop	{r0, r3}
 80056de:	6819      	ldr	r1, [r3, #0]
 80056e0:	6808      	ldr	r0, [r1, #0]
 80056e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056e6:	f01e 0f10 	tst.w	lr, #16
 80056ea:	bf08      	it	eq
 80056ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80056f0:	f380 8809 	msr	PSP, r0
 80056f4:	f3bf 8f6f 	isb	sy
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	f3af 8000 	nop.w

08005700 <pxCurrentTCBConst>:
 8005700:	20000cf0 	.word	0x20000cf0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005704:	bf00      	nop
 8005706:	bf00      	nop

08005708 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b082      	sub	sp, #8
 800570c:	af00      	add	r7, sp, #0
	__asm volatile
 800570e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005712:	f383 8811 	msr	BASEPRI, r3
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	f3bf 8f4f 	dsb	sy
 800571e:	607b      	str	r3, [r7, #4]
}
 8005720:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005722:	f7fe febf 	bl	80044a4 <xTaskIncrementTick>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d003      	beq.n	8005734 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800572c:	4b06      	ldr	r3, [pc, #24]	@ (8005748 <xPortSysTickHandler+0x40>)
 800572e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	2300      	movs	r3, #0
 8005736:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	f383 8811 	msr	BASEPRI, r3
}
 800573e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005740:	bf00      	nop
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	e000ed04 	.word	0xe000ed04

0800574c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800574c:	b480      	push	{r7}
 800574e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005750:	4b0b      	ldr	r3, [pc, #44]	@ (8005780 <vPortSetupTimerInterrupt+0x34>)
 8005752:	2200      	movs	r2, #0
 8005754:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005756:	4b0b      	ldr	r3, [pc, #44]	@ (8005784 <vPortSetupTimerInterrupt+0x38>)
 8005758:	2200      	movs	r2, #0
 800575a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800575c:	4b0a      	ldr	r3, [pc, #40]	@ (8005788 <vPortSetupTimerInterrupt+0x3c>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a0a      	ldr	r2, [pc, #40]	@ (800578c <vPortSetupTimerInterrupt+0x40>)
 8005762:	fba2 2303 	umull	r2, r3, r2, r3
 8005766:	099b      	lsrs	r3, r3, #6
 8005768:	4a09      	ldr	r2, [pc, #36]	@ (8005790 <vPortSetupTimerInterrupt+0x44>)
 800576a:	3b01      	subs	r3, #1
 800576c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800576e:	4b04      	ldr	r3, [pc, #16]	@ (8005780 <vPortSetupTimerInterrupt+0x34>)
 8005770:	2207      	movs	r2, #7
 8005772:	601a      	str	r2, [r3, #0]
}
 8005774:	bf00      	nop
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	e000e010 	.word	0xe000e010
 8005784:	e000e018 	.word	0xe000e018
 8005788:	20000000 	.word	0x20000000
 800578c:	10624dd3 	.word	0x10624dd3
 8005790:	e000e014 	.word	0xe000e014

08005794 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005794:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80057a4 <vPortEnableVFP+0x10>
 8005798:	6801      	ldr	r1, [r0, #0]
 800579a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800579e:	6001      	str	r1, [r0, #0]
 80057a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80057a2:	bf00      	nop
 80057a4:	e000ed88 	.word	0xe000ed88

080057a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80057a8:	b480      	push	{r7}
 80057aa:	b085      	sub	sp, #20
 80057ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80057ae:	f3ef 8305 	mrs	r3, IPSR
 80057b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2b0f      	cmp	r3, #15
 80057b8:	d915      	bls.n	80057e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80057ba:	4a18      	ldr	r2, [pc, #96]	@ (800581c <vPortValidateInterruptPriority+0x74>)
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	4413      	add	r3, r2
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80057c4:	4b16      	ldr	r3, [pc, #88]	@ (8005820 <vPortValidateInterruptPriority+0x78>)
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	7afa      	ldrb	r2, [r7, #11]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d20b      	bcs.n	80057e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80057ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d2:	f383 8811 	msr	BASEPRI, r3
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	607b      	str	r3, [r7, #4]
}
 80057e0:	bf00      	nop
 80057e2:	bf00      	nop
 80057e4:	e7fd      	b.n	80057e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80057e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005824 <vPortValidateInterruptPriority+0x7c>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80057ee:	4b0e      	ldr	r3, [pc, #56]	@ (8005828 <vPortValidateInterruptPriority+0x80>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	429a      	cmp	r2, r3
 80057f4:	d90b      	bls.n	800580e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80057f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fa:	f383 8811 	msr	BASEPRI, r3
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f3bf 8f4f 	dsb	sy
 8005806:	603b      	str	r3, [r7, #0]
}
 8005808:	bf00      	nop
 800580a:	bf00      	nop
 800580c:	e7fd      	b.n	800580a <vPortValidateInterruptPriority+0x62>
	}
 800580e:	bf00      	nop
 8005810:	3714      	adds	r7, #20
 8005812:	46bd      	mov	sp, r7
 8005814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005818:	4770      	bx	lr
 800581a:	bf00      	nop
 800581c:	e000e3f0 	.word	0xe000e3f0
 8005820:	2000131c 	.word	0x2000131c
 8005824:	e000ed0c 	.word	0xe000ed0c
 8005828:	20001320 	.word	0x20001320

0800582c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b08a      	sub	sp, #40	@ 0x28
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005834:	2300      	movs	r3, #0
 8005836:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005838:	f7fe fd78 	bl	800432c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800583c:	4b5c      	ldr	r3, [pc, #368]	@ (80059b0 <pvPortMalloc+0x184>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d101      	bne.n	8005848 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005844:	f000 f924 	bl	8005a90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005848:	4b5a      	ldr	r3, [pc, #360]	@ (80059b4 <pvPortMalloc+0x188>)
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4013      	ands	r3, r2
 8005850:	2b00      	cmp	r3, #0
 8005852:	f040 8095 	bne.w	8005980 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d01e      	beq.n	800589a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800585c:	2208      	movs	r2, #8
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4413      	add	r3, r2
 8005862:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f003 0307 	and.w	r3, r3, #7
 800586a:	2b00      	cmp	r3, #0
 800586c:	d015      	beq.n	800589a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f023 0307 	bic.w	r3, r3, #7
 8005874:	3308      	adds	r3, #8
 8005876:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f003 0307 	and.w	r3, r3, #7
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00b      	beq.n	800589a <pvPortMalloc+0x6e>
	__asm volatile
 8005882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005886:	f383 8811 	msr	BASEPRI, r3
 800588a:	f3bf 8f6f 	isb	sy
 800588e:	f3bf 8f4f 	dsb	sy
 8005892:	617b      	str	r3, [r7, #20]
}
 8005894:	bf00      	nop
 8005896:	bf00      	nop
 8005898:	e7fd      	b.n	8005896 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d06f      	beq.n	8005980 <pvPortMalloc+0x154>
 80058a0:	4b45      	ldr	r3, [pc, #276]	@ (80059b8 <pvPortMalloc+0x18c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	687a      	ldr	r2, [r7, #4]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d86a      	bhi.n	8005980 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80058aa:	4b44      	ldr	r3, [pc, #272]	@ (80059bc <pvPortMalloc+0x190>)
 80058ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80058ae:	4b43      	ldr	r3, [pc, #268]	@ (80059bc <pvPortMalloc+0x190>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058b4:	e004      	b.n	80058c0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80058b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80058ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	687a      	ldr	r2, [r7, #4]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d903      	bls.n	80058d2 <pvPortMalloc+0xa6>
 80058ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1f1      	bne.n	80058b6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80058d2:	4b37      	ldr	r3, [pc, #220]	@ (80059b0 <pvPortMalloc+0x184>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058d8:	429a      	cmp	r2, r3
 80058da:	d051      	beq.n	8005980 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2208      	movs	r2, #8
 80058e2:	4413      	add	r3, r2
 80058e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e8:	681a      	ldr	r2, [r3, #0]
 80058ea:	6a3b      	ldr	r3, [r7, #32]
 80058ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	1ad2      	subs	r2, r2, r3
 80058f6:	2308      	movs	r3, #8
 80058f8:	005b      	lsls	r3, r3, #1
 80058fa:	429a      	cmp	r2, r3
 80058fc:	d920      	bls.n	8005940 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	4413      	add	r3, r2
 8005904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00b      	beq.n	8005928 <pvPortMalloc+0xfc>
	__asm volatile
 8005910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005914:	f383 8811 	msr	BASEPRI, r3
 8005918:	f3bf 8f6f 	isb	sy
 800591c:	f3bf 8f4f 	dsb	sy
 8005920:	613b      	str	r3, [r7, #16]
}
 8005922:	bf00      	nop
 8005924:	bf00      	nop
 8005926:	e7fd      	b.n	8005924 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	1ad2      	subs	r2, r2, r3
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800593a:	69b8      	ldr	r0, [r7, #24]
 800593c:	f000 f90a 	bl	8005b54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005940:	4b1d      	ldr	r3, [pc, #116]	@ (80059b8 <pvPortMalloc+0x18c>)
 8005942:	681a      	ldr	r2, [r3, #0]
 8005944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	4a1b      	ldr	r2, [pc, #108]	@ (80059b8 <pvPortMalloc+0x18c>)
 800594c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800594e:	4b1a      	ldr	r3, [pc, #104]	@ (80059b8 <pvPortMalloc+0x18c>)
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	4b1b      	ldr	r3, [pc, #108]	@ (80059c0 <pvPortMalloc+0x194>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	429a      	cmp	r2, r3
 8005958:	d203      	bcs.n	8005962 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800595a:	4b17      	ldr	r3, [pc, #92]	@ (80059b8 <pvPortMalloc+0x18c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a18      	ldr	r2, [pc, #96]	@ (80059c0 <pvPortMalloc+0x194>)
 8005960:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	685a      	ldr	r2, [r3, #4]
 8005966:	4b13      	ldr	r3, [pc, #76]	@ (80059b4 <pvPortMalloc+0x188>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	431a      	orrs	r2, r3
 800596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005972:	2200      	movs	r2, #0
 8005974:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005976:	4b13      	ldr	r3, [pc, #76]	@ (80059c4 <pvPortMalloc+0x198>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	3301      	adds	r3, #1
 800597c:	4a11      	ldr	r2, [pc, #68]	@ (80059c4 <pvPortMalloc+0x198>)
 800597e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005980:	f7fe fce2 	bl	8004348 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	f003 0307 	and.w	r3, r3, #7
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00b      	beq.n	80059a6 <pvPortMalloc+0x17a>
	__asm volatile
 800598e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005992:	f383 8811 	msr	BASEPRI, r3
 8005996:	f3bf 8f6f 	isb	sy
 800599a:	f3bf 8f4f 	dsb	sy
 800599e:	60fb      	str	r3, [r7, #12]
}
 80059a0:	bf00      	nop
 80059a2:	bf00      	nop
 80059a4:	e7fd      	b.n	80059a2 <pvPortMalloc+0x176>
	return pvReturn;
 80059a6:	69fb      	ldr	r3, [r7, #28]
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3728      	adds	r7, #40	@ 0x28
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	20004f2c 	.word	0x20004f2c
 80059b4:	20004f40 	.word	0x20004f40
 80059b8:	20004f30 	.word	0x20004f30
 80059bc:	20004f24 	.word	0x20004f24
 80059c0:	20004f34 	.word	0x20004f34
 80059c4:	20004f38 	.word	0x20004f38

080059c8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b086      	sub	sp, #24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d04f      	beq.n	8005a7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80059da:	2308      	movs	r3, #8
 80059dc:	425b      	negs	r3, r3
 80059de:	697a      	ldr	r2, [r7, #20]
 80059e0:	4413      	add	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	685a      	ldr	r2, [r3, #4]
 80059ec:	4b25      	ldr	r3, [pc, #148]	@ (8005a84 <vPortFree+0xbc>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4013      	ands	r3, r2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d10b      	bne.n	8005a0e <vPortFree+0x46>
	__asm volatile
 80059f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059fa:	f383 8811 	msr	BASEPRI, r3
 80059fe:	f3bf 8f6f 	isb	sy
 8005a02:	f3bf 8f4f 	dsb	sy
 8005a06:	60fb      	str	r3, [r7, #12]
}
 8005a08:	bf00      	nop
 8005a0a:	bf00      	nop
 8005a0c:	e7fd      	b.n	8005a0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00b      	beq.n	8005a2e <vPortFree+0x66>
	__asm volatile
 8005a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a1a:	f383 8811 	msr	BASEPRI, r3
 8005a1e:	f3bf 8f6f 	isb	sy
 8005a22:	f3bf 8f4f 	dsb	sy
 8005a26:	60bb      	str	r3, [r7, #8]
}
 8005a28:	bf00      	nop
 8005a2a:	bf00      	nop
 8005a2c:	e7fd      	b.n	8005a2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	685a      	ldr	r2, [r3, #4]
 8005a32:	4b14      	ldr	r3, [pc, #80]	@ (8005a84 <vPortFree+0xbc>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4013      	ands	r3, r2
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d01e      	beq.n	8005a7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d11a      	bne.n	8005a7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	4b0e      	ldr	r3, [pc, #56]	@ (8005a84 <vPortFree+0xbc>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	43db      	mvns	r3, r3
 8005a4e:	401a      	ands	r2, r3
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005a54:	f7fe fc6a 	bl	800432c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	685a      	ldr	r2, [r3, #4]
 8005a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8005a88 <vPortFree+0xc0>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4413      	add	r3, r2
 8005a62:	4a09      	ldr	r2, [pc, #36]	@ (8005a88 <vPortFree+0xc0>)
 8005a64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a66:	6938      	ldr	r0, [r7, #16]
 8005a68:	f000 f874 	bl	8005b54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005a6c:	4b07      	ldr	r3, [pc, #28]	@ (8005a8c <vPortFree+0xc4>)
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3301      	adds	r3, #1
 8005a72:	4a06      	ldr	r2, [pc, #24]	@ (8005a8c <vPortFree+0xc4>)
 8005a74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005a76:	f7fe fc67 	bl	8004348 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a7a:	bf00      	nop
 8005a7c:	3718      	adds	r7, #24
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	bf00      	nop
 8005a84:	20004f40 	.word	0x20004f40
 8005a88:	20004f30 	.word	0x20004f30
 8005a8c:	20004f3c 	.word	0x20004f3c

08005a90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005a9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a9c:	4b27      	ldr	r3, [pc, #156]	@ (8005b3c <prvHeapInit+0xac>)
 8005a9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f003 0307 	and.w	r3, r3, #7
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00c      	beq.n	8005ac4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	3307      	adds	r3, #7
 8005aae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f023 0307 	bic.w	r3, r3, #7
 8005ab6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	1ad3      	subs	r3, r2, r3
 8005abe:	4a1f      	ldr	r2, [pc, #124]	@ (8005b3c <prvHeapInit+0xac>)
 8005ac0:	4413      	add	r3, r2
 8005ac2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ac8:	4a1d      	ldr	r2, [pc, #116]	@ (8005b40 <prvHeapInit+0xb0>)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005ace:	4b1c      	ldr	r3, [pc, #112]	@ (8005b40 <prvHeapInit+0xb0>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	68ba      	ldr	r2, [r7, #8]
 8005ad8:	4413      	add	r3, r2
 8005ada:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005adc:	2208      	movs	r2, #8
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	1a9b      	subs	r3, r3, r2
 8005ae2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f023 0307 	bic.w	r3, r3, #7
 8005aea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	4a15      	ldr	r2, [pc, #84]	@ (8005b44 <prvHeapInit+0xb4>)
 8005af0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005af2:	4b14      	ldr	r3, [pc, #80]	@ (8005b44 <prvHeapInit+0xb4>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2200      	movs	r2, #0
 8005af8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005afa:	4b12      	ldr	r3, [pc, #72]	@ (8005b44 <prvHeapInit+0xb4>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	2200      	movs	r2, #0
 8005b00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	1ad2      	subs	r2, r2, r3
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005b10:	4b0c      	ldr	r3, [pc, #48]	@ (8005b44 <prvHeapInit+0xb4>)
 8005b12:	681a      	ldr	r2, [r3, #0]
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	4a0a      	ldr	r2, [pc, #40]	@ (8005b48 <prvHeapInit+0xb8>)
 8005b1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	685b      	ldr	r3, [r3, #4]
 8005b24:	4a09      	ldr	r2, [pc, #36]	@ (8005b4c <prvHeapInit+0xbc>)
 8005b26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005b28:	4b09      	ldr	r3, [pc, #36]	@ (8005b50 <prvHeapInit+0xc0>)
 8005b2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005b2e:	601a      	str	r2, [r3, #0]
}
 8005b30:	bf00      	nop
 8005b32:	3714      	adds	r7, #20
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr
 8005b3c:	20001324 	.word	0x20001324
 8005b40:	20004f24 	.word	0x20004f24
 8005b44:	20004f2c 	.word	0x20004f2c
 8005b48:	20004f34 	.word	0x20004f34
 8005b4c:	20004f30 	.word	0x20004f30
 8005b50:	20004f40 	.word	0x20004f40

08005b54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b5c:	4b28      	ldr	r3, [pc, #160]	@ (8005c00 <prvInsertBlockIntoFreeList+0xac>)
 8005b5e:	60fb      	str	r3, [r7, #12]
 8005b60:	e002      	b.n	8005b68 <prvInsertBlockIntoFreeList+0x14>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	60fb      	str	r3, [r7, #12]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d8f7      	bhi.n	8005b62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	685b      	ldr	r3, [r3, #4]
 8005b7a:	68ba      	ldr	r2, [r7, #8]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	687a      	ldr	r2, [r7, #4]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d108      	bne.n	8005b96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	441a      	add	r2, r3
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685b      	ldr	r3, [r3, #4]
 8005b9e:	68ba      	ldr	r2, [r7, #8]
 8005ba0:	441a      	add	r2, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d118      	bne.n	8005bdc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	4b15      	ldr	r3, [pc, #84]	@ (8005c04 <prvInsertBlockIntoFreeList+0xb0>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	d00d      	beq.n	8005bd2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	685a      	ldr	r2, [r3, #4]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	441a      	add	r2, r3
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	601a      	str	r2, [r3, #0]
 8005bd0:	e008      	b.n	8005be4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8005c04 <prvInsertBlockIntoFreeList+0xb0>)
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	601a      	str	r2, [r3, #0]
 8005bda:	e003      	b.n	8005be4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005be4:	68fa      	ldr	r2, [r7, #12]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d002      	beq.n	8005bf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bf2:	bf00      	nop
 8005bf4:	3714      	adds	r7, #20
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	20004f24 	.word	0x20004f24
 8005c04:	20004f2c 	.word	0x20004f2c

08005c08 <atof>:
 8005c08:	2100      	movs	r1, #0
 8005c0a:	f000 be0f 	b.w	800682c <strtod>

08005c0e <atoi>:
 8005c0e:	220a      	movs	r2, #10
 8005c10:	2100      	movs	r1, #0
 8005c12:	f000 be93 	b.w	800693c <strtol>

08005c16 <sulp>:
 8005c16:	b570      	push	{r4, r5, r6, lr}
 8005c18:	4604      	mov	r4, r0
 8005c1a:	460d      	mov	r5, r1
 8005c1c:	ec45 4b10 	vmov	d0, r4, r5
 8005c20:	4616      	mov	r6, r2
 8005c22:	f003 fdb1 	bl	8009788 <__ulp>
 8005c26:	ec51 0b10 	vmov	r0, r1, d0
 8005c2a:	b17e      	cbz	r6, 8005c4c <sulp+0x36>
 8005c2c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8005c30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	dd09      	ble.n	8005c4c <sulp+0x36>
 8005c38:	051b      	lsls	r3, r3, #20
 8005c3a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8005c3e:	2400      	movs	r4, #0
 8005c40:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8005c44:	4622      	mov	r2, r4
 8005c46:	462b      	mov	r3, r5
 8005c48:	f7fa fce6 	bl	8000618 <__aeabi_dmul>
 8005c4c:	ec41 0b10 	vmov	d0, r0, r1
 8005c50:	bd70      	pop	{r4, r5, r6, pc}
 8005c52:	0000      	movs	r0, r0
 8005c54:	0000      	movs	r0, r0
	...

08005c58 <_strtod_l>:
 8005c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5c:	b09f      	sub	sp, #124	@ 0x7c
 8005c5e:	460c      	mov	r4, r1
 8005c60:	9217      	str	r2, [sp, #92]	@ 0x5c
 8005c62:	2200      	movs	r2, #0
 8005c64:	921a      	str	r2, [sp, #104]	@ 0x68
 8005c66:	9005      	str	r0, [sp, #20]
 8005c68:	f04f 0a00 	mov.w	sl, #0
 8005c6c:	f04f 0b00 	mov.w	fp, #0
 8005c70:	460a      	mov	r2, r1
 8005c72:	9219      	str	r2, [sp, #100]	@ 0x64
 8005c74:	7811      	ldrb	r1, [r2, #0]
 8005c76:	292b      	cmp	r1, #43	@ 0x2b
 8005c78:	d04a      	beq.n	8005d10 <_strtod_l+0xb8>
 8005c7a:	d838      	bhi.n	8005cee <_strtod_l+0x96>
 8005c7c:	290d      	cmp	r1, #13
 8005c7e:	d832      	bhi.n	8005ce6 <_strtod_l+0x8e>
 8005c80:	2908      	cmp	r1, #8
 8005c82:	d832      	bhi.n	8005cea <_strtod_l+0x92>
 8005c84:	2900      	cmp	r1, #0
 8005c86:	d03b      	beq.n	8005d00 <_strtod_l+0xa8>
 8005c88:	2200      	movs	r2, #0
 8005c8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8005c8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8005c8e:	782a      	ldrb	r2, [r5, #0]
 8005c90:	2a30      	cmp	r2, #48	@ 0x30
 8005c92:	f040 80b3 	bne.w	8005dfc <_strtod_l+0x1a4>
 8005c96:	786a      	ldrb	r2, [r5, #1]
 8005c98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005c9c:	2a58      	cmp	r2, #88	@ 0x58
 8005c9e:	d16e      	bne.n	8005d7e <_strtod_l+0x126>
 8005ca0:	9302      	str	r3, [sp, #8]
 8005ca2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ca4:	9301      	str	r3, [sp, #4]
 8005ca6:	ab1a      	add	r3, sp, #104	@ 0x68
 8005ca8:	9300      	str	r3, [sp, #0]
 8005caa:	4a8e      	ldr	r2, [pc, #568]	@ (8005ee4 <_strtod_l+0x28c>)
 8005cac:	9805      	ldr	r0, [sp, #20]
 8005cae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005cb0:	a919      	add	r1, sp, #100	@ 0x64
 8005cb2:	f002 fe5b 	bl	800896c <__gethex>
 8005cb6:	f010 060f 	ands.w	r6, r0, #15
 8005cba:	4604      	mov	r4, r0
 8005cbc:	d005      	beq.n	8005cca <_strtod_l+0x72>
 8005cbe:	2e06      	cmp	r6, #6
 8005cc0:	d128      	bne.n	8005d14 <_strtod_l+0xbc>
 8005cc2:	3501      	adds	r5, #1
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	9519      	str	r5, [sp, #100]	@ 0x64
 8005cc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005cca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f040 858e 	bne.w	80067ee <_strtod_l+0xb96>
 8005cd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005cd4:	b1cb      	cbz	r3, 8005d0a <_strtod_l+0xb2>
 8005cd6:	4652      	mov	r2, sl
 8005cd8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8005cdc:	ec43 2b10 	vmov	d0, r2, r3
 8005ce0:	b01f      	add	sp, #124	@ 0x7c
 8005ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ce6:	2920      	cmp	r1, #32
 8005ce8:	d1ce      	bne.n	8005c88 <_strtod_l+0x30>
 8005cea:	3201      	adds	r2, #1
 8005cec:	e7c1      	b.n	8005c72 <_strtod_l+0x1a>
 8005cee:	292d      	cmp	r1, #45	@ 0x2d
 8005cf0:	d1ca      	bne.n	8005c88 <_strtod_l+0x30>
 8005cf2:	2101      	movs	r1, #1
 8005cf4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005cf6:	1c51      	adds	r1, r2, #1
 8005cf8:	9119      	str	r1, [sp, #100]	@ 0x64
 8005cfa:	7852      	ldrb	r2, [r2, #1]
 8005cfc:	2a00      	cmp	r2, #0
 8005cfe:	d1c5      	bne.n	8005c8c <_strtod_l+0x34>
 8005d00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005d02:	9419      	str	r4, [sp, #100]	@ 0x64
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	f040 8570 	bne.w	80067ea <_strtod_l+0xb92>
 8005d0a:	4652      	mov	r2, sl
 8005d0c:	465b      	mov	r3, fp
 8005d0e:	e7e5      	b.n	8005cdc <_strtod_l+0x84>
 8005d10:	2100      	movs	r1, #0
 8005d12:	e7ef      	b.n	8005cf4 <_strtod_l+0x9c>
 8005d14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005d16:	b13a      	cbz	r2, 8005d28 <_strtod_l+0xd0>
 8005d18:	2135      	movs	r1, #53	@ 0x35
 8005d1a:	a81c      	add	r0, sp, #112	@ 0x70
 8005d1c:	f003 fe2e 	bl	800997c <__copybits>
 8005d20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005d22:	9805      	ldr	r0, [sp, #20]
 8005d24:	f003 f9fc 	bl	8009120 <_Bfree>
 8005d28:	3e01      	subs	r6, #1
 8005d2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8005d2c:	2e04      	cmp	r6, #4
 8005d2e:	d806      	bhi.n	8005d3e <_strtod_l+0xe6>
 8005d30:	e8df f006 	tbb	[pc, r6]
 8005d34:	201d0314 	.word	0x201d0314
 8005d38:	14          	.byte	0x14
 8005d39:	00          	.byte	0x00
 8005d3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8005d3e:	05e1      	lsls	r1, r4, #23
 8005d40:	bf48      	it	mi
 8005d42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8005d46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005d4a:	0d1b      	lsrs	r3, r3, #20
 8005d4c:	051b      	lsls	r3, r3, #20
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1bb      	bne.n	8005cca <_strtod_l+0x72>
 8005d52:	f001 fea5 	bl	8007aa0 <__errno>
 8005d56:	2322      	movs	r3, #34	@ 0x22
 8005d58:	6003      	str	r3, [r0, #0]
 8005d5a:	e7b6      	b.n	8005cca <_strtod_l+0x72>
 8005d5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8005d60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005d64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005d68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005d6c:	e7e7      	b.n	8005d3e <_strtod_l+0xe6>
 8005d6e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8005eec <_strtod_l+0x294>
 8005d72:	e7e4      	b.n	8005d3e <_strtod_l+0xe6>
 8005d74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005d78:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8005d7c:	e7df      	b.n	8005d3e <_strtod_l+0xe6>
 8005d7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d80:	1c5a      	adds	r2, r3, #1
 8005d82:	9219      	str	r2, [sp, #100]	@ 0x64
 8005d84:	785b      	ldrb	r3, [r3, #1]
 8005d86:	2b30      	cmp	r3, #48	@ 0x30
 8005d88:	d0f9      	beq.n	8005d7e <_strtod_l+0x126>
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d09d      	beq.n	8005cca <_strtod_l+0x72>
 8005d8e:	2301      	movs	r3, #1
 8005d90:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005d94:	930c      	str	r3, [sp, #48]	@ 0x30
 8005d96:	2300      	movs	r3, #0
 8005d98:	9308      	str	r3, [sp, #32]
 8005d9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005d9c:	461f      	mov	r7, r3
 8005d9e:	220a      	movs	r2, #10
 8005da0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8005da2:	7805      	ldrb	r5, [r0, #0]
 8005da4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005da8:	b2d9      	uxtb	r1, r3
 8005daa:	2909      	cmp	r1, #9
 8005dac:	d928      	bls.n	8005e00 <_strtod_l+0x1a8>
 8005dae:	494e      	ldr	r1, [pc, #312]	@ (8005ee8 <_strtod_l+0x290>)
 8005db0:	2201      	movs	r2, #1
 8005db2:	f001 fd66 	bl	8007882 <strncmp>
 8005db6:	2800      	cmp	r0, #0
 8005db8:	d032      	beq.n	8005e20 <_strtod_l+0x1c8>
 8005dba:	2000      	movs	r0, #0
 8005dbc:	462a      	mov	r2, r5
 8005dbe:	4681      	mov	r9, r0
 8005dc0:	463d      	mov	r5, r7
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2a65      	cmp	r2, #101	@ 0x65
 8005dc6:	d001      	beq.n	8005dcc <_strtod_l+0x174>
 8005dc8:	2a45      	cmp	r2, #69	@ 0x45
 8005dca:	d114      	bne.n	8005df6 <_strtod_l+0x19e>
 8005dcc:	b91d      	cbnz	r5, 8005dd6 <_strtod_l+0x17e>
 8005dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dd0:	4302      	orrs	r2, r0
 8005dd2:	d095      	beq.n	8005d00 <_strtod_l+0xa8>
 8005dd4:	2500      	movs	r5, #0
 8005dd6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005dd8:	1c62      	adds	r2, r4, #1
 8005dda:	9219      	str	r2, [sp, #100]	@ 0x64
 8005ddc:	7862      	ldrb	r2, [r4, #1]
 8005dde:	2a2b      	cmp	r2, #43	@ 0x2b
 8005de0:	d077      	beq.n	8005ed2 <_strtod_l+0x27a>
 8005de2:	2a2d      	cmp	r2, #45	@ 0x2d
 8005de4:	d07b      	beq.n	8005ede <_strtod_l+0x286>
 8005de6:	f04f 0c00 	mov.w	ip, #0
 8005dea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8005dee:	2909      	cmp	r1, #9
 8005df0:	f240 8082 	bls.w	8005ef8 <_strtod_l+0x2a0>
 8005df4:	9419      	str	r4, [sp, #100]	@ 0x64
 8005df6:	f04f 0800 	mov.w	r8, #0
 8005dfa:	e0a2      	b.n	8005f42 <_strtod_l+0x2ea>
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	e7c7      	b.n	8005d90 <_strtod_l+0x138>
 8005e00:	2f08      	cmp	r7, #8
 8005e02:	bfd5      	itete	le
 8005e04:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005e06:	9908      	ldrgt	r1, [sp, #32]
 8005e08:	fb02 3301 	mlale	r3, r2, r1, r3
 8005e0c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8005e10:	f100 0001 	add.w	r0, r0, #1
 8005e14:	bfd4      	ite	le
 8005e16:	930a      	strle	r3, [sp, #40]	@ 0x28
 8005e18:	9308      	strgt	r3, [sp, #32]
 8005e1a:	3701      	adds	r7, #1
 8005e1c:	9019      	str	r0, [sp, #100]	@ 0x64
 8005e1e:	e7bf      	b.n	8005da0 <_strtod_l+0x148>
 8005e20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e26:	785a      	ldrb	r2, [r3, #1]
 8005e28:	b37f      	cbz	r7, 8005e8a <_strtod_l+0x232>
 8005e2a:	4681      	mov	r9, r0
 8005e2c:	463d      	mov	r5, r7
 8005e2e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8005e32:	2b09      	cmp	r3, #9
 8005e34:	d912      	bls.n	8005e5c <_strtod_l+0x204>
 8005e36:	2301      	movs	r3, #1
 8005e38:	e7c4      	b.n	8005dc4 <_strtod_l+0x16c>
 8005e3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005e3c:	1c5a      	adds	r2, r3, #1
 8005e3e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005e40:	785a      	ldrb	r2, [r3, #1]
 8005e42:	3001      	adds	r0, #1
 8005e44:	2a30      	cmp	r2, #48	@ 0x30
 8005e46:	d0f8      	beq.n	8005e3a <_strtod_l+0x1e2>
 8005e48:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8005e4c:	2b08      	cmp	r3, #8
 8005e4e:	f200 84d3 	bhi.w	80067f8 <_strtod_l+0xba0>
 8005e52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005e54:	930c      	str	r3, [sp, #48]	@ 0x30
 8005e56:	4681      	mov	r9, r0
 8005e58:	2000      	movs	r0, #0
 8005e5a:	4605      	mov	r5, r0
 8005e5c:	3a30      	subs	r2, #48	@ 0x30
 8005e5e:	f100 0301 	add.w	r3, r0, #1
 8005e62:	d02a      	beq.n	8005eba <_strtod_l+0x262>
 8005e64:	4499      	add	r9, r3
 8005e66:	eb00 0c05 	add.w	ip, r0, r5
 8005e6a:	462b      	mov	r3, r5
 8005e6c:	210a      	movs	r1, #10
 8005e6e:	4563      	cmp	r3, ip
 8005e70:	d10d      	bne.n	8005e8e <_strtod_l+0x236>
 8005e72:	1c69      	adds	r1, r5, #1
 8005e74:	4401      	add	r1, r0
 8005e76:	4428      	add	r0, r5
 8005e78:	2808      	cmp	r0, #8
 8005e7a:	dc16      	bgt.n	8005eaa <_strtod_l+0x252>
 8005e7c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005e7e:	230a      	movs	r3, #10
 8005e80:	fb03 2300 	mla	r3, r3, r0, r2
 8005e84:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e86:	2300      	movs	r3, #0
 8005e88:	e018      	b.n	8005ebc <_strtod_l+0x264>
 8005e8a:	4638      	mov	r0, r7
 8005e8c:	e7da      	b.n	8005e44 <_strtod_l+0x1ec>
 8005e8e:	2b08      	cmp	r3, #8
 8005e90:	f103 0301 	add.w	r3, r3, #1
 8005e94:	dc03      	bgt.n	8005e9e <_strtod_l+0x246>
 8005e96:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005e98:	434e      	muls	r6, r1
 8005e9a:	960a      	str	r6, [sp, #40]	@ 0x28
 8005e9c:	e7e7      	b.n	8005e6e <_strtod_l+0x216>
 8005e9e:	2b10      	cmp	r3, #16
 8005ea0:	bfde      	ittt	le
 8005ea2:	9e08      	ldrle	r6, [sp, #32]
 8005ea4:	434e      	mulle	r6, r1
 8005ea6:	9608      	strle	r6, [sp, #32]
 8005ea8:	e7e1      	b.n	8005e6e <_strtod_l+0x216>
 8005eaa:	280f      	cmp	r0, #15
 8005eac:	dceb      	bgt.n	8005e86 <_strtod_l+0x22e>
 8005eae:	9808      	ldr	r0, [sp, #32]
 8005eb0:	230a      	movs	r3, #10
 8005eb2:	fb03 2300 	mla	r3, r3, r0, r2
 8005eb6:	9308      	str	r3, [sp, #32]
 8005eb8:	e7e5      	b.n	8005e86 <_strtod_l+0x22e>
 8005eba:	4629      	mov	r1, r5
 8005ebc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005ebe:	1c50      	adds	r0, r2, #1
 8005ec0:	9019      	str	r0, [sp, #100]	@ 0x64
 8005ec2:	7852      	ldrb	r2, [r2, #1]
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	460d      	mov	r5, r1
 8005ec8:	e7b1      	b.n	8005e2e <_strtod_l+0x1d6>
 8005eca:	f04f 0900 	mov.w	r9, #0
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e77d      	b.n	8005dce <_strtod_l+0x176>
 8005ed2:	f04f 0c00 	mov.w	ip, #0
 8005ed6:	1ca2      	adds	r2, r4, #2
 8005ed8:	9219      	str	r2, [sp, #100]	@ 0x64
 8005eda:	78a2      	ldrb	r2, [r4, #2]
 8005edc:	e785      	b.n	8005dea <_strtod_l+0x192>
 8005ede:	f04f 0c01 	mov.w	ip, #1
 8005ee2:	e7f8      	b.n	8005ed6 <_strtod_l+0x27e>
 8005ee4:	0800a508 	.word	0x0800a508
 8005ee8:	0800a4f0 	.word	0x0800a4f0
 8005eec:	7ff00000 	.word	0x7ff00000
 8005ef0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005ef2:	1c51      	adds	r1, r2, #1
 8005ef4:	9119      	str	r1, [sp, #100]	@ 0x64
 8005ef6:	7852      	ldrb	r2, [r2, #1]
 8005ef8:	2a30      	cmp	r2, #48	@ 0x30
 8005efa:	d0f9      	beq.n	8005ef0 <_strtod_l+0x298>
 8005efc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005f00:	2908      	cmp	r1, #8
 8005f02:	f63f af78 	bhi.w	8005df6 <_strtod_l+0x19e>
 8005f06:	3a30      	subs	r2, #48	@ 0x30
 8005f08:	920e      	str	r2, [sp, #56]	@ 0x38
 8005f0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005f0c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005f0e:	f04f 080a 	mov.w	r8, #10
 8005f12:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005f14:	1c56      	adds	r6, r2, #1
 8005f16:	9619      	str	r6, [sp, #100]	@ 0x64
 8005f18:	7852      	ldrb	r2, [r2, #1]
 8005f1a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8005f1e:	f1be 0f09 	cmp.w	lr, #9
 8005f22:	d939      	bls.n	8005f98 <_strtod_l+0x340>
 8005f24:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005f26:	1a76      	subs	r6, r6, r1
 8005f28:	2e08      	cmp	r6, #8
 8005f2a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8005f2e:	dc03      	bgt.n	8005f38 <_strtod_l+0x2e0>
 8005f30:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005f32:	4588      	cmp	r8, r1
 8005f34:	bfa8      	it	ge
 8005f36:	4688      	movge	r8, r1
 8005f38:	f1bc 0f00 	cmp.w	ip, #0
 8005f3c:	d001      	beq.n	8005f42 <_strtod_l+0x2ea>
 8005f3e:	f1c8 0800 	rsb	r8, r8, #0
 8005f42:	2d00      	cmp	r5, #0
 8005f44:	d14e      	bne.n	8005fe4 <_strtod_l+0x38c>
 8005f46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005f48:	4308      	orrs	r0, r1
 8005f4a:	f47f aebe 	bne.w	8005cca <_strtod_l+0x72>
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	f47f aed6 	bne.w	8005d00 <_strtod_l+0xa8>
 8005f54:	2a69      	cmp	r2, #105	@ 0x69
 8005f56:	d028      	beq.n	8005faa <_strtod_l+0x352>
 8005f58:	dc25      	bgt.n	8005fa6 <_strtod_l+0x34e>
 8005f5a:	2a49      	cmp	r2, #73	@ 0x49
 8005f5c:	d025      	beq.n	8005faa <_strtod_l+0x352>
 8005f5e:	2a4e      	cmp	r2, #78	@ 0x4e
 8005f60:	f47f aece 	bne.w	8005d00 <_strtod_l+0xa8>
 8005f64:	499b      	ldr	r1, [pc, #620]	@ (80061d4 <_strtod_l+0x57c>)
 8005f66:	a819      	add	r0, sp, #100	@ 0x64
 8005f68:	f002 ff22 	bl	8008db0 <__match>
 8005f6c:	2800      	cmp	r0, #0
 8005f6e:	f43f aec7 	beq.w	8005d00 <_strtod_l+0xa8>
 8005f72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	2b28      	cmp	r3, #40	@ 0x28
 8005f78:	d12e      	bne.n	8005fd8 <_strtod_l+0x380>
 8005f7a:	4997      	ldr	r1, [pc, #604]	@ (80061d8 <_strtod_l+0x580>)
 8005f7c:	aa1c      	add	r2, sp, #112	@ 0x70
 8005f7e:	a819      	add	r0, sp, #100	@ 0x64
 8005f80:	f002 ff2a 	bl	8008dd8 <__hexnan>
 8005f84:	2805      	cmp	r0, #5
 8005f86:	d127      	bne.n	8005fd8 <_strtod_l+0x380>
 8005f88:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005f8a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005f8e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8005f92:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005f96:	e698      	b.n	8005cca <_strtod_l+0x72>
 8005f98:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005f9a:	fb08 2101 	mla	r1, r8, r1, r2
 8005f9e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8005fa2:	920e      	str	r2, [sp, #56]	@ 0x38
 8005fa4:	e7b5      	b.n	8005f12 <_strtod_l+0x2ba>
 8005fa6:	2a6e      	cmp	r2, #110	@ 0x6e
 8005fa8:	e7da      	b.n	8005f60 <_strtod_l+0x308>
 8005faa:	498c      	ldr	r1, [pc, #560]	@ (80061dc <_strtod_l+0x584>)
 8005fac:	a819      	add	r0, sp, #100	@ 0x64
 8005fae:	f002 feff 	bl	8008db0 <__match>
 8005fb2:	2800      	cmp	r0, #0
 8005fb4:	f43f aea4 	beq.w	8005d00 <_strtod_l+0xa8>
 8005fb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005fba:	4989      	ldr	r1, [pc, #548]	@ (80061e0 <_strtod_l+0x588>)
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	a819      	add	r0, sp, #100	@ 0x64
 8005fc0:	9319      	str	r3, [sp, #100]	@ 0x64
 8005fc2:	f002 fef5 	bl	8008db0 <__match>
 8005fc6:	b910      	cbnz	r0, 8005fce <_strtod_l+0x376>
 8005fc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005fca:	3301      	adds	r3, #1
 8005fcc:	9319      	str	r3, [sp, #100]	@ 0x64
 8005fce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 80061f0 <_strtod_l+0x598>
 8005fd2:	f04f 0a00 	mov.w	sl, #0
 8005fd6:	e678      	b.n	8005cca <_strtod_l+0x72>
 8005fd8:	4882      	ldr	r0, [pc, #520]	@ (80061e4 <_strtod_l+0x58c>)
 8005fda:	f001 fd9d 	bl	8007b18 <nan>
 8005fde:	ec5b ab10 	vmov	sl, fp, d0
 8005fe2:	e672      	b.n	8005cca <_strtod_l+0x72>
 8005fe4:	eba8 0309 	sub.w	r3, r8, r9
 8005fe8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fec:	2f00      	cmp	r7, #0
 8005fee:	bf08      	it	eq
 8005ff0:	462f      	moveq	r7, r5
 8005ff2:	2d10      	cmp	r5, #16
 8005ff4:	462c      	mov	r4, r5
 8005ff6:	bfa8      	it	ge
 8005ff8:	2410      	movge	r4, #16
 8005ffa:	f7fa fa93 	bl	8000524 <__aeabi_ui2d>
 8005ffe:	2d09      	cmp	r5, #9
 8006000:	4682      	mov	sl, r0
 8006002:	468b      	mov	fp, r1
 8006004:	dc13      	bgt.n	800602e <_strtod_l+0x3d6>
 8006006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006008:	2b00      	cmp	r3, #0
 800600a:	f43f ae5e 	beq.w	8005cca <_strtod_l+0x72>
 800600e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006010:	dd78      	ble.n	8006104 <_strtod_l+0x4ac>
 8006012:	2b16      	cmp	r3, #22
 8006014:	dc5f      	bgt.n	80060d6 <_strtod_l+0x47e>
 8006016:	4974      	ldr	r1, [pc, #464]	@ (80061e8 <_strtod_l+0x590>)
 8006018:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800601c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006020:	4652      	mov	r2, sl
 8006022:	465b      	mov	r3, fp
 8006024:	f7fa faf8 	bl	8000618 <__aeabi_dmul>
 8006028:	4682      	mov	sl, r0
 800602a:	468b      	mov	fp, r1
 800602c:	e64d      	b.n	8005cca <_strtod_l+0x72>
 800602e:	4b6e      	ldr	r3, [pc, #440]	@ (80061e8 <_strtod_l+0x590>)
 8006030:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006034:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006038:	f7fa faee 	bl	8000618 <__aeabi_dmul>
 800603c:	4682      	mov	sl, r0
 800603e:	9808      	ldr	r0, [sp, #32]
 8006040:	468b      	mov	fp, r1
 8006042:	f7fa fa6f 	bl	8000524 <__aeabi_ui2d>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4650      	mov	r0, sl
 800604c:	4659      	mov	r1, fp
 800604e:	f7fa f92d 	bl	80002ac <__adddf3>
 8006052:	2d0f      	cmp	r5, #15
 8006054:	4682      	mov	sl, r0
 8006056:	468b      	mov	fp, r1
 8006058:	ddd5      	ble.n	8006006 <_strtod_l+0x3ae>
 800605a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800605c:	1b2c      	subs	r4, r5, r4
 800605e:	441c      	add	r4, r3
 8006060:	2c00      	cmp	r4, #0
 8006062:	f340 8096 	ble.w	8006192 <_strtod_l+0x53a>
 8006066:	f014 030f 	ands.w	r3, r4, #15
 800606a:	d00a      	beq.n	8006082 <_strtod_l+0x42a>
 800606c:	495e      	ldr	r1, [pc, #376]	@ (80061e8 <_strtod_l+0x590>)
 800606e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006072:	4652      	mov	r2, sl
 8006074:	465b      	mov	r3, fp
 8006076:	e9d1 0100 	ldrd	r0, r1, [r1]
 800607a:	f7fa facd 	bl	8000618 <__aeabi_dmul>
 800607e:	4682      	mov	sl, r0
 8006080:	468b      	mov	fp, r1
 8006082:	f034 040f 	bics.w	r4, r4, #15
 8006086:	d073      	beq.n	8006170 <_strtod_l+0x518>
 8006088:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800608c:	dd48      	ble.n	8006120 <_strtod_l+0x4c8>
 800608e:	2400      	movs	r4, #0
 8006090:	46a0      	mov	r8, r4
 8006092:	940a      	str	r4, [sp, #40]	@ 0x28
 8006094:	46a1      	mov	r9, r4
 8006096:	9a05      	ldr	r2, [sp, #20]
 8006098:	f8df b154 	ldr.w	fp, [pc, #340]	@ 80061f0 <_strtod_l+0x598>
 800609c:	2322      	movs	r3, #34	@ 0x22
 800609e:	6013      	str	r3, [r2, #0]
 80060a0:	f04f 0a00 	mov.w	sl, #0
 80060a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f43f ae0f 	beq.w	8005cca <_strtod_l+0x72>
 80060ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80060ae:	9805      	ldr	r0, [sp, #20]
 80060b0:	f003 f836 	bl	8009120 <_Bfree>
 80060b4:	9805      	ldr	r0, [sp, #20]
 80060b6:	4649      	mov	r1, r9
 80060b8:	f003 f832 	bl	8009120 <_Bfree>
 80060bc:	9805      	ldr	r0, [sp, #20]
 80060be:	4641      	mov	r1, r8
 80060c0:	f003 f82e 	bl	8009120 <_Bfree>
 80060c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80060c6:	9805      	ldr	r0, [sp, #20]
 80060c8:	f003 f82a 	bl	8009120 <_Bfree>
 80060cc:	9805      	ldr	r0, [sp, #20]
 80060ce:	4621      	mov	r1, r4
 80060d0:	f003 f826 	bl	8009120 <_Bfree>
 80060d4:	e5f9      	b.n	8005cca <_strtod_l+0x72>
 80060d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80060dc:	4293      	cmp	r3, r2
 80060de:	dbbc      	blt.n	800605a <_strtod_l+0x402>
 80060e0:	4c41      	ldr	r4, [pc, #260]	@ (80061e8 <_strtod_l+0x590>)
 80060e2:	f1c5 050f 	rsb	r5, r5, #15
 80060e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80060ea:	4652      	mov	r2, sl
 80060ec:	465b      	mov	r3, fp
 80060ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80060f2:	f7fa fa91 	bl	8000618 <__aeabi_dmul>
 80060f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060f8:	1b5d      	subs	r5, r3, r5
 80060fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80060fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006102:	e78f      	b.n	8006024 <_strtod_l+0x3cc>
 8006104:	3316      	adds	r3, #22
 8006106:	dba8      	blt.n	800605a <_strtod_l+0x402>
 8006108:	4b37      	ldr	r3, [pc, #220]	@ (80061e8 <_strtod_l+0x590>)
 800610a:	eba9 0808 	sub.w	r8, r9, r8
 800610e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006112:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006116:	4650      	mov	r0, sl
 8006118:	4659      	mov	r1, fp
 800611a:	f7fa fba7 	bl	800086c <__aeabi_ddiv>
 800611e:	e783      	b.n	8006028 <_strtod_l+0x3d0>
 8006120:	4b32      	ldr	r3, [pc, #200]	@ (80061ec <_strtod_l+0x594>)
 8006122:	9308      	str	r3, [sp, #32]
 8006124:	2300      	movs	r3, #0
 8006126:	1124      	asrs	r4, r4, #4
 8006128:	4650      	mov	r0, sl
 800612a:	4659      	mov	r1, fp
 800612c:	461e      	mov	r6, r3
 800612e:	2c01      	cmp	r4, #1
 8006130:	dc21      	bgt.n	8006176 <_strtod_l+0x51e>
 8006132:	b10b      	cbz	r3, 8006138 <_strtod_l+0x4e0>
 8006134:	4682      	mov	sl, r0
 8006136:	468b      	mov	fp, r1
 8006138:	492c      	ldr	r1, [pc, #176]	@ (80061ec <_strtod_l+0x594>)
 800613a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800613e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006142:	4652      	mov	r2, sl
 8006144:	465b      	mov	r3, fp
 8006146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800614a:	f7fa fa65 	bl	8000618 <__aeabi_dmul>
 800614e:	4b28      	ldr	r3, [pc, #160]	@ (80061f0 <_strtod_l+0x598>)
 8006150:	460a      	mov	r2, r1
 8006152:	400b      	ands	r3, r1
 8006154:	4927      	ldr	r1, [pc, #156]	@ (80061f4 <_strtod_l+0x59c>)
 8006156:	428b      	cmp	r3, r1
 8006158:	4682      	mov	sl, r0
 800615a:	d898      	bhi.n	800608e <_strtod_l+0x436>
 800615c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006160:	428b      	cmp	r3, r1
 8006162:	bf86      	itte	hi
 8006164:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80061f8 <_strtod_l+0x5a0>
 8006168:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800616c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006170:	2300      	movs	r3, #0
 8006172:	9308      	str	r3, [sp, #32]
 8006174:	e07a      	b.n	800626c <_strtod_l+0x614>
 8006176:	07e2      	lsls	r2, r4, #31
 8006178:	d505      	bpl.n	8006186 <_strtod_l+0x52e>
 800617a:	9b08      	ldr	r3, [sp, #32]
 800617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006180:	f7fa fa4a 	bl	8000618 <__aeabi_dmul>
 8006184:	2301      	movs	r3, #1
 8006186:	9a08      	ldr	r2, [sp, #32]
 8006188:	3208      	adds	r2, #8
 800618a:	3601      	adds	r6, #1
 800618c:	1064      	asrs	r4, r4, #1
 800618e:	9208      	str	r2, [sp, #32]
 8006190:	e7cd      	b.n	800612e <_strtod_l+0x4d6>
 8006192:	d0ed      	beq.n	8006170 <_strtod_l+0x518>
 8006194:	4264      	negs	r4, r4
 8006196:	f014 020f 	ands.w	r2, r4, #15
 800619a:	d00a      	beq.n	80061b2 <_strtod_l+0x55a>
 800619c:	4b12      	ldr	r3, [pc, #72]	@ (80061e8 <_strtod_l+0x590>)
 800619e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061a2:	4650      	mov	r0, sl
 80061a4:	4659      	mov	r1, fp
 80061a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061aa:	f7fa fb5f 	bl	800086c <__aeabi_ddiv>
 80061ae:	4682      	mov	sl, r0
 80061b0:	468b      	mov	fp, r1
 80061b2:	1124      	asrs	r4, r4, #4
 80061b4:	d0dc      	beq.n	8006170 <_strtod_l+0x518>
 80061b6:	2c1f      	cmp	r4, #31
 80061b8:	dd20      	ble.n	80061fc <_strtod_l+0x5a4>
 80061ba:	2400      	movs	r4, #0
 80061bc:	46a0      	mov	r8, r4
 80061be:	940a      	str	r4, [sp, #40]	@ 0x28
 80061c0:	46a1      	mov	r9, r4
 80061c2:	9a05      	ldr	r2, [sp, #20]
 80061c4:	2322      	movs	r3, #34	@ 0x22
 80061c6:	f04f 0a00 	mov.w	sl, #0
 80061ca:	f04f 0b00 	mov.w	fp, #0
 80061ce:	6013      	str	r3, [r2, #0]
 80061d0:	e768      	b.n	80060a4 <_strtod_l+0x44c>
 80061d2:	bf00      	nop
 80061d4:	0800a656 	.word	0x0800a656
 80061d8:	0800a4f4 	.word	0x0800a4f4
 80061dc:	0800a64e 	.word	0x0800a64e
 80061e0:	0800a73a 	.word	0x0800a73a
 80061e4:	0800a736 	.word	0x0800a736
 80061e8:	0800a8a0 	.word	0x0800a8a0
 80061ec:	0800a878 	.word	0x0800a878
 80061f0:	7ff00000 	.word	0x7ff00000
 80061f4:	7ca00000 	.word	0x7ca00000
 80061f8:	7fefffff 	.word	0x7fefffff
 80061fc:	f014 0310 	ands.w	r3, r4, #16
 8006200:	bf18      	it	ne
 8006202:	236a      	movne	r3, #106	@ 0x6a
 8006204:	4ea9      	ldr	r6, [pc, #676]	@ (80064ac <_strtod_l+0x854>)
 8006206:	9308      	str	r3, [sp, #32]
 8006208:	4650      	mov	r0, sl
 800620a:	4659      	mov	r1, fp
 800620c:	2300      	movs	r3, #0
 800620e:	07e2      	lsls	r2, r4, #31
 8006210:	d504      	bpl.n	800621c <_strtod_l+0x5c4>
 8006212:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006216:	f7fa f9ff 	bl	8000618 <__aeabi_dmul>
 800621a:	2301      	movs	r3, #1
 800621c:	1064      	asrs	r4, r4, #1
 800621e:	f106 0608 	add.w	r6, r6, #8
 8006222:	d1f4      	bne.n	800620e <_strtod_l+0x5b6>
 8006224:	b10b      	cbz	r3, 800622a <_strtod_l+0x5d2>
 8006226:	4682      	mov	sl, r0
 8006228:	468b      	mov	fp, r1
 800622a:	9b08      	ldr	r3, [sp, #32]
 800622c:	b1b3      	cbz	r3, 800625c <_strtod_l+0x604>
 800622e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8006232:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8006236:	2b00      	cmp	r3, #0
 8006238:	4659      	mov	r1, fp
 800623a:	dd0f      	ble.n	800625c <_strtod_l+0x604>
 800623c:	2b1f      	cmp	r3, #31
 800623e:	dd55      	ble.n	80062ec <_strtod_l+0x694>
 8006240:	2b34      	cmp	r3, #52	@ 0x34
 8006242:	bfde      	ittt	le
 8006244:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8006248:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800624c:	4093      	lslle	r3, r2
 800624e:	f04f 0a00 	mov.w	sl, #0
 8006252:	bfcc      	ite	gt
 8006254:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8006258:	ea03 0b01 	andle.w	fp, r3, r1
 800625c:	2200      	movs	r2, #0
 800625e:	2300      	movs	r3, #0
 8006260:	4650      	mov	r0, sl
 8006262:	4659      	mov	r1, fp
 8006264:	f7fa fc40 	bl	8000ae8 <__aeabi_dcmpeq>
 8006268:	2800      	cmp	r0, #0
 800626a:	d1a6      	bne.n	80061ba <_strtod_l+0x562>
 800626c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8006272:	9805      	ldr	r0, [sp, #20]
 8006274:	462b      	mov	r3, r5
 8006276:	463a      	mov	r2, r7
 8006278:	f002 ffba 	bl	80091f0 <__s2b>
 800627c:	900a      	str	r0, [sp, #40]	@ 0x28
 800627e:	2800      	cmp	r0, #0
 8006280:	f43f af05 	beq.w	800608e <_strtod_l+0x436>
 8006284:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006286:	2a00      	cmp	r2, #0
 8006288:	eba9 0308 	sub.w	r3, r9, r8
 800628c:	bfa8      	it	ge
 800628e:	2300      	movge	r3, #0
 8006290:	9312      	str	r3, [sp, #72]	@ 0x48
 8006292:	2400      	movs	r4, #0
 8006294:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8006298:	9316      	str	r3, [sp, #88]	@ 0x58
 800629a:	46a0      	mov	r8, r4
 800629c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800629e:	9805      	ldr	r0, [sp, #20]
 80062a0:	6859      	ldr	r1, [r3, #4]
 80062a2:	f002 fefd 	bl	80090a0 <_Balloc>
 80062a6:	4681      	mov	r9, r0
 80062a8:	2800      	cmp	r0, #0
 80062aa:	f43f aef4 	beq.w	8006096 <_strtod_l+0x43e>
 80062ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80062b0:	691a      	ldr	r2, [r3, #16]
 80062b2:	3202      	adds	r2, #2
 80062b4:	f103 010c 	add.w	r1, r3, #12
 80062b8:	0092      	lsls	r2, r2, #2
 80062ba:	300c      	adds	r0, #12
 80062bc:	f001 fc1d 	bl	8007afa <memcpy>
 80062c0:	ec4b ab10 	vmov	d0, sl, fp
 80062c4:	9805      	ldr	r0, [sp, #20]
 80062c6:	aa1c      	add	r2, sp, #112	@ 0x70
 80062c8:	a91b      	add	r1, sp, #108	@ 0x6c
 80062ca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80062ce:	f003 facb 	bl	8009868 <__d2b>
 80062d2:	901a      	str	r0, [sp, #104]	@ 0x68
 80062d4:	2800      	cmp	r0, #0
 80062d6:	f43f aede 	beq.w	8006096 <_strtod_l+0x43e>
 80062da:	9805      	ldr	r0, [sp, #20]
 80062dc:	2101      	movs	r1, #1
 80062de:	f003 f81d 	bl	800931c <__i2b>
 80062e2:	4680      	mov	r8, r0
 80062e4:	b948      	cbnz	r0, 80062fa <_strtod_l+0x6a2>
 80062e6:	f04f 0800 	mov.w	r8, #0
 80062ea:	e6d4      	b.n	8006096 <_strtod_l+0x43e>
 80062ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062f0:	fa02 f303 	lsl.w	r3, r2, r3
 80062f4:	ea03 0a0a 	and.w	sl, r3, sl
 80062f8:	e7b0      	b.n	800625c <_strtod_l+0x604>
 80062fa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80062fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80062fe:	2d00      	cmp	r5, #0
 8006300:	bfab      	itete	ge
 8006302:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8006304:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8006306:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8006308:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800630a:	bfac      	ite	ge
 800630c:	18ef      	addge	r7, r5, r3
 800630e:	1b5e      	sublt	r6, r3, r5
 8006310:	9b08      	ldr	r3, [sp, #32]
 8006312:	1aed      	subs	r5, r5, r3
 8006314:	4415      	add	r5, r2
 8006316:	4b66      	ldr	r3, [pc, #408]	@ (80064b0 <_strtod_l+0x858>)
 8006318:	3d01      	subs	r5, #1
 800631a:	429d      	cmp	r5, r3
 800631c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8006320:	da50      	bge.n	80063c4 <_strtod_l+0x76c>
 8006322:	1b5b      	subs	r3, r3, r5
 8006324:	2b1f      	cmp	r3, #31
 8006326:	eba2 0203 	sub.w	r2, r2, r3
 800632a:	f04f 0101 	mov.w	r1, #1
 800632e:	dc3d      	bgt.n	80063ac <_strtod_l+0x754>
 8006330:	fa01 f303 	lsl.w	r3, r1, r3
 8006334:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006336:	2300      	movs	r3, #0
 8006338:	9310      	str	r3, [sp, #64]	@ 0x40
 800633a:	18bd      	adds	r5, r7, r2
 800633c:	9b08      	ldr	r3, [sp, #32]
 800633e:	42af      	cmp	r7, r5
 8006340:	4416      	add	r6, r2
 8006342:	441e      	add	r6, r3
 8006344:	463b      	mov	r3, r7
 8006346:	bfa8      	it	ge
 8006348:	462b      	movge	r3, r5
 800634a:	42b3      	cmp	r3, r6
 800634c:	bfa8      	it	ge
 800634e:	4633      	movge	r3, r6
 8006350:	2b00      	cmp	r3, #0
 8006352:	bfc2      	ittt	gt
 8006354:	1aed      	subgt	r5, r5, r3
 8006356:	1af6      	subgt	r6, r6, r3
 8006358:	1aff      	subgt	r7, r7, r3
 800635a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800635c:	2b00      	cmp	r3, #0
 800635e:	dd16      	ble.n	800638e <_strtod_l+0x736>
 8006360:	4641      	mov	r1, r8
 8006362:	9805      	ldr	r0, [sp, #20]
 8006364:	461a      	mov	r2, r3
 8006366:	f003 f899 	bl	800949c <__pow5mult>
 800636a:	4680      	mov	r8, r0
 800636c:	2800      	cmp	r0, #0
 800636e:	d0ba      	beq.n	80062e6 <_strtod_l+0x68e>
 8006370:	4601      	mov	r1, r0
 8006372:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006374:	9805      	ldr	r0, [sp, #20]
 8006376:	f002 ffe7 	bl	8009348 <__multiply>
 800637a:	900e      	str	r0, [sp, #56]	@ 0x38
 800637c:	2800      	cmp	r0, #0
 800637e:	f43f ae8a 	beq.w	8006096 <_strtod_l+0x43e>
 8006382:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006384:	9805      	ldr	r0, [sp, #20]
 8006386:	f002 fecb 	bl	8009120 <_Bfree>
 800638a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800638c:	931a      	str	r3, [sp, #104]	@ 0x68
 800638e:	2d00      	cmp	r5, #0
 8006390:	dc1d      	bgt.n	80063ce <_strtod_l+0x776>
 8006392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006394:	2b00      	cmp	r3, #0
 8006396:	dd23      	ble.n	80063e0 <_strtod_l+0x788>
 8006398:	4649      	mov	r1, r9
 800639a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800639c:	9805      	ldr	r0, [sp, #20]
 800639e:	f003 f87d 	bl	800949c <__pow5mult>
 80063a2:	4681      	mov	r9, r0
 80063a4:	b9e0      	cbnz	r0, 80063e0 <_strtod_l+0x788>
 80063a6:	f04f 0900 	mov.w	r9, #0
 80063aa:	e674      	b.n	8006096 <_strtod_l+0x43e>
 80063ac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80063b0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80063b4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80063b8:	35e2      	adds	r5, #226	@ 0xe2
 80063ba:	fa01 f305 	lsl.w	r3, r1, r5
 80063be:	9310      	str	r3, [sp, #64]	@ 0x40
 80063c0:	9113      	str	r1, [sp, #76]	@ 0x4c
 80063c2:	e7ba      	b.n	800633a <_strtod_l+0x6e2>
 80063c4:	2300      	movs	r3, #0
 80063c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80063c8:	2301      	movs	r3, #1
 80063ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063cc:	e7b5      	b.n	800633a <_strtod_l+0x6e2>
 80063ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80063d0:	9805      	ldr	r0, [sp, #20]
 80063d2:	462a      	mov	r2, r5
 80063d4:	f003 f8bc 	bl	8009550 <__lshift>
 80063d8:	901a      	str	r0, [sp, #104]	@ 0x68
 80063da:	2800      	cmp	r0, #0
 80063dc:	d1d9      	bne.n	8006392 <_strtod_l+0x73a>
 80063de:	e65a      	b.n	8006096 <_strtod_l+0x43e>
 80063e0:	2e00      	cmp	r6, #0
 80063e2:	dd07      	ble.n	80063f4 <_strtod_l+0x79c>
 80063e4:	4649      	mov	r1, r9
 80063e6:	9805      	ldr	r0, [sp, #20]
 80063e8:	4632      	mov	r2, r6
 80063ea:	f003 f8b1 	bl	8009550 <__lshift>
 80063ee:	4681      	mov	r9, r0
 80063f0:	2800      	cmp	r0, #0
 80063f2:	d0d8      	beq.n	80063a6 <_strtod_l+0x74e>
 80063f4:	2f00      	cmp	r7, #0
 80063f6:	dd08      	ble.n	800640a <_strtod_l+0x7b2>
 80063f8:	4641      	mov	r1, r8
 80063fa:	9805      	ldr	r0, [sp, #20]
 80063fc:	463a      	mov	r2, r7
 80063fe:	f003 f8a7 	bl	8009550 <__lshift>
 8006402:	4680      	mov	r8, r0
 8006404:	2800      	cmp	r0, #0
 8006406:	f43f ae46 	beq.w	8006096 <_strtod_l+0x43e>
 800640a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800640c:	9805      	ldr	r0, [sp, #20]
 800640e:	464a      	mov	r2, r9
 8006410:	f003 f926 	bl	8009660 <__mdiff>
 8006414:	4604      	mov	r4, r0
 8006416:	2800      	cmp	r0, #0
 8006418:	f43f ae3d 	beq.w	8006096 <_strtod_l+0x43e>
 800641c:	68c3      	ldr	r3, [r0, #12]
 800641e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006420:	2300      	movs	r3, #0
 8006422:	60c3      	str	r3, [r0, #12]
 8006424:	4641      	mov	r1, r8
 8006426:	f003 f8ff 	bl	8009628 <__mcmp>
 800642a:	2800      	cmp	r0, #0
 800642c:	da46      	bge.n	80064bc <_strtod_l+0x864>
 800642e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006430:	ea53 030a 	orrs.w	r3, r3, sl
 8006434:	d16c      	bne.n	8006510 <_strtod_l+0x8b8>
 8006436:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800643a:	2b00      	cmp	r3, #0
 800643c:	d168      	bne.n	8006510 <_strtod_l+0x8b8>
 800643e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006442:	0d1b      	lsrs	r3, r3, #20
 8006444:	051b      	lsls	r3, r3, #20
 8006446:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800644a:	d961      	bls.n	8006510 <_strtod_l+0x8b8>
 800644c:	6963      	ldr	r3, [r4, #20]
 800644e:	b913      	cbnz	r3, 8006456 <_strtod_l+0x7fe>
 8006450:	6923      	ldr	r3, [r4, #16]
 8006452:	2b01      	cmp	r3, #1
 8006454:	dd5c      	ble.n	8006510 <_strtod_l+0x8b8>
 8006456:	4621      	mov	r1, r4
 8006458:	2201      	movs	r2, #1
 800645a:	9805      	ldr	r0, [sp, #20]
 800645c:	f003 f878 	bl	8009550 <__lshift>
 8006460:	4641      	mov	r1, r8
 8006462:	4604      	mov	r4, r0
 8006464:	f003 f8e0 	bl	8009628 <__mcmp>
 8006468:	2800      	cmp	r0, #0
 800646a:	dd51      	ble.n	8006510 <_strtod_l+0x8b8>
 800646c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006470:	9a08      	ldr	r2, [sp, #32]
 8006472:	0d1b      	lsrs	r3, r3, #20
 8006474:	051b      	lsls	r3, r3, #20
 8006476:	2a00      	cmp	r2, #0
 8006478:	d06b      	beq.n	8006552 <_strtod_l+0x8fa>
 800647a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800647e:	d868      	bhi.n	8006552 <_strtod_l+0x8fa>
 8006480:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8006484:	f67f ae9d 	bls.w	80061c2 <_strtod_l+0x56a>
 8006488:	4b0a      	ldr	r3, [pc, #40]	@ (80064b4 <_strtod_l+0x85c>)
 800648a:	4650      	mov	r0, sl
 800648c:	4659      	mov	r1, fp
 800648e:	2200      	movs	r2, #0
 8006490:	f7fa f8c2 	bl	8000618 <__aeabi_dmul>
 8006494:	4b08      	ldr	r3, [pc, #32]	@ (80064b8 <_strtod_l+0x860>)
 8006496:	400b      	ands	r3, r1
 8006498:	4682      	mov	sl, r0
 800649a:	468b      	mov	fp, r1
 800649c:	2b00      	cmp	r3, #0
 800649e:	f47f ae05 	bne.w	80060ac <_strtod_l+0x454>
 80064a2:	9a05      	ldr	r2, [sp, #20]
 80064a4:	2322      	movs	r3, #34	@ 0x22
 80064a6:	6013      	str	r3, [r2, #0]
 80064a8:	e600      	b.n	80060ac <_strtod_l+0x454>
 80064aa:	bf00      	nop
 80064ac:	0800a520 	.word	0x0800a520
 80064b0:	fffffc02 	.word	0xfffffc02
 80064b4:	39500000 	.word	0x39500000
 80064b8:	7ff00000 	.word	0x7ff00000
 80064bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80064c0:	d165      	bne.n	800658e <_strtod_l+0x936>
 80064c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80064c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064c8:	b35a      	cbz	r2, 8006522 <_strtod_l+0x8ca>
 80064ca:	4a9f      	ldr	r2, [pc, #636]	@ (8006748 <_strtod_l+0xaf0>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d12b      	bne.n	8006528 <_strtod_l+0x8d0>
 80064d0:	9b08      	ldr	r3, [sp, #32]
 80064d2:	4651      	mov	r1, sl
 80064d4:	b303      	cbz	r3, 8006518 <_strtod_l+0x8c0>
 80064d6:	4b9d      	ldr	r3, [pc, #628]	@ (800674c <_strtod_l+0xaf4>)
 80064d8:	465a      	mov	r2, fp
 80064da:	4013      	ands	r3, r2
 80064dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80064e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80064e4:	d81b      	bhi.n	800651e <_strtod_l+0x8c6>
 80064e6:	0d1b      	lsrs	r3, r3, #20
 80064e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80064ec:	fa02 f303 	lsl.w	r3, r2, r3
 80064f0:	4299      	cmp	r1, r3
 80064f2:	d119      	bne.n	8006528 <_strtod_l+0x8d0>
 80064f4:	4b96      	ldr	r3, [pc, #600]	@ (8006750 <_strtod_l+0xaf8>)
 80064f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d102      	bne.n	8006502 <_strtod_l+0x8aa>
 80064fc:	3101      	adds	r1, #1
 80064fe:	f43f adca 	beq.w	8006096 <_strtod_l+0x43e>
 8006502:	4b92      	ldr	r3, [pc, #584]	@ (800674c <_strtod_l+0xaf4>)
 8006504:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006506:	401a      	ands	r2, r3
 8006508:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800650c:	f04f 0a00 	mov.w	sl, #0
 8006510:	9b08      	ldr	r3, [sp, #32]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d1b8      	bne.n	8006488 <_strtod_l+0x830>
 8006516:	e5c9      	b.n	80060ac <_strtod_l+0x454>
 8006518:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800651c:	e7e8      	b.n	80064f0 <_strtod_l+0x898>
 800651e:	4613      	mov	r3, r2
 8006520:	e7e6      	b.n	80064f0 <_strtod_l+0x898>
 8006522:	ea53 030a 	orrs.w	r3, r3, sl
 8006526:	d0a1      	beq.n	800646c <_strtod_l+0x814>
 8006528:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800652a:	b1db      	cbz	r3, 8006564 <_strtod_l+0x90c>
 800652c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800652e:	4213      	tst	r3, r2
 8006530:	d0ee      	beq.n	8006510 <_strtod_l+0x8b8>
 8006532:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006534:	9a08      	ldr	r2, [sp, #32]
 8006536:	4650      	mov	r0, sl
 8006538:	4659      	mov	r1, fp
 800653a:	b1bb      	cbz	r3, 800656c <_strtod_l+0x914>
 800653c:	f7ff fb6b 	bl	8005c16 <sulp>
 8006540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006544:	ec53 2b10 	vmov	r2, r3, d0
 8006548:	f7f9 feb0 	bl	80002ac <__adddf3>
 800654c:	4682      	mov	sl, r0
 800654e:	468b      	mov	fp, r1
 8006550:	e7de      	b.n	8006510 <_strtod_l+0x8b8>
 8006552:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8006556:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800655a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800655e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006562:	e7d5      	b.n	8006510 <_strtod_l+0x8b8>
 8006564:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006566:	ea13 0f0a 	tst.w	r3, sl
 800656a:	e7e1      	b.n	8006530 <_strtod_l+0x8d8>
 800656c:	f7ff fb53 	bl	8005c16 <sulp>
 8006570:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006574:	ec53 2b10 	vmov	r2, r3, d0
 8006578:	f7f9 fe96 	bl	80002a8 <__aeabi_dsub>
 800657c:	2200      	movs	r2, #0
 800657e:	2300      	movs	r3, #0
 8006580:	4682      	mov	sl, r0
 8006582:	468b      	mov	fp, r1
 8006584:	f7fa fab0 	bl	8000ae8 <__aeabi_dcmpeq>
 8006588:	2800      	cmp	r0, #0
 800658a:	d0c1      	beq.n	8006510 <_strtod_l+0x8b8>
 800658c:	e619      	b.n	80061c2 <_strtod_l+0x56a>
 800658e:	4641      	mov	r1, r8
 8006590:	4620      	mov	r0, r4
 8006592:	f003 f9c1 	bl	8009918 <__ratio>
 8006596:	ec57 6b10 	vmov	r6, r7, d0
 800659a:	2200      	movs	r2, #0
 800659c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80065a0:	4630      	mov	r0, r6
 80065a2:	4639      	mov	r1, r7
 80065a4:	f7fa fab4 	bl	8000b10 <__aeabi_dcmple>
 80065a8:	2800      	cmp	r0, #0
 80065aa:	d06f      	beq.n	800668c <_strtod_l+0xa34>
 80065ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d17a      	bne.n	80066a8 <_strtod_l+0xa50>
 80065b2:	f1ba 0f00 	cmp.w	sl, #0
 80065b6:	d158      	bne.n	800666a <_strtod_l+0xa12>
 80065b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d15a      	bne.n	8006678 <_strtod_l+0xa20>
 80065c2:	4b64      	ldr	r3, [pc, #400]	@ (8006754 <_strtod_l+0xafc>)
 80065c4:	2200      	movs	r2, #0
 80065c6:	4630      	mov	r0, r6
 80065c8:	4639      	mov	r1, r7
 80065ca:	f7fa fa97 	bl	8000afc <__aeabi_dcmplt>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d159      	bne.n	8006686 <_strtod_l+0xa2e>
 80065d2:	4630      	mov	r0, r6
 80065d4:	4639      	mov	r1, r7
 80065d6:	4b60      	ldr	r3, [pc, #384]	@ (8006758 <_strtod_l+0xb00>)
 80065d8:	2200      	movs	r2, #0
 80065da:	f7fa f81d 	bl	8000618 <__aeabi_dmul>
 80065de:	4606      	mov	r6, r0
 80065e0:	460f      	mov	r7, r1
 80065e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80065e6:	9606      	str	r6, [sp, #24]
 80065e8:	9307      	str	r3, [sp, #28]
 80065ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80065ee:	4d57      	ldr	r5, [pc, #348]	@ (800674c <_strtod_l+0xaf4>)
 80065f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80065f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065f6:	401d      	ands	r5, r3
 80065f8:	4b58      	ldr	r3, [pc, #352]	@ (800675c <_strtod_l+0xb04>)
 80065fa:	429d      	cmp	r5, r3
 80065fc:	f040 80b2 	bne.w	8006764 <_strtod_l+0xb0c>
 8006600:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006602:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8006606:	ec4b ab10 	vmov	d0, sl, fp
 800660a:	f003 f8bd 	bl	8009788 <__ulp>
 800660e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006612:	ec51 0b10 	vmov	r0, r1, d0
 8006616:	f7f9 ffff 	bl	8000618 <__aeabi_dmul>
 800661a:	4652      	mov	r2, sl
 800661c:	465b      	mov	r3, fp
 800661e:	f7f9 fe45 	bl	80002ac <__adddf3>
 8006622:	460b      	mov	r3, r1
 8006624:	4949      	ldr	r1, [pc, #292]	@ (800674c <_strtod_l+0xaf4>)
 8006626:	4a4e      	ldr	r2, [pc, #312]	@ (8006760 <_strtod_l+0xb08>)
 8006628:	4019      	ands	r1, r3
 800662a:	4291      	cmp	r1, r2
 800662c:	4682      	mov	sl, r0
 800662e:	d942      	bls.n	80066b6 <_strtod_l+0xa5e>
 8006630:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006632:	4b47      	ldr	r3, [pc, #284]	@ (8006750 <_strtod_l+0xaf8>)
 8006634:	429a      	cmp	r2, r3
 8006636:	d103      	bne.n	8006640 <_strtod_l+0x9e8>
 8006638:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800663a:	3301      	adds	r3, #1
 800663c:	f43f ad2b 	beq.w	8006096 <_strtod_l+0x43e>
 8006640:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8006750 <_strtod_l+0xaf8>
 8006644:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8006648:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800664a:	9805      	ldr	r0, [sp, #20]
 800664c:	f002 fd68 	bl	8009120 <_Bfree>
 8006650:	9805      	ldr	r0, [sp, #20]
 8006652:	4649      	mov	r1, r9
 8006654:	f002 fd64 	bl	8009120 <_Bfree>
 8006658:	9805      	ldr	r0, [sp, #20]
 800665a:	4641      	mov	r1, r8
 800665c:	f002 fd60 	bl	8009120 <_Bfree>
 8006660:	9805      	ldr	r0, [sp, #20]
 8006662:	4621      	mov	r1, r4
 8006664:	f002 fd5c 	bl	8009120 <_Bfree>
 8006668:	e618      	b.n	800629c <_strtod_l+0x644>
 800666a:	f1ba 0f01 	cmp.w	sl, #1
 800666e:	d103      	bne.n	8006678 <_strtod_l+0xa20>
 8006670:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006672:	2b00      	cmp	r3, #0
 8006674:	f43f ada5 	beq.w	80061c2 <_strtod_l+0x56a>
 8006678:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8006728 <_strtod_l+0xad0>
 800667c:	4f35      	ldr	r7, [pc, #212]	@ (8006754 <_strtod_l+0xafc>)
 800667e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8006682:	2600      	movs	r6, #0
 8006684:	e7b1      	b.n	80065ea <_strtod_l+0x992>
 8006686:	4f34      	ldr	r7, [pc, #208]	@ (8006758 <_strtod_l+0xb00>)
 8006688:	2600      	movs	r6, #0
 800668a:	e7aa      	b.n	80065e2 <_strtod_l+0x98a>
 800668c:	4b32      	ldr	r3, [pc, #200]	@ (8006758 <_strtod_l+0xb00>)
 800668e:	4630      	mov	r0, r6
 8006690:	4639      	mov	r1, r7
 8006692:	2200      	movs	r2, #0
 8006694:	f7f9 ffc0 	bl	8000618 <__aeabi_dmul>
 8006698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800669a:	4606      	mov	r6, r0
 800669c:	460f      	mov	r7, r1
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d09f      	beq.n	80065e2 <_strtod_l+0x98a>
 80066a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80066a6:	e7a0      	b.n	80065ea <_strtod_l+0x992>
 80066a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006730 <_strtod_l+0xad8>
 80066ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80066b0:	ec57 6b17 	vmov	r6, r7, d7
 80066b4:	e799      	b.n	80065ea <_strtod_l+0x992>
 80066b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80066ba:	9b08      	ldr	r3, [sp, #32]
 80066bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d1c1      	bne.n	8006648 <_strtod_l+0x9f0>
 80066c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80066c8:	0d1b      	lsrs	r3, r3, #20
 80066ca:	051b      	lsls	r3, r3, #20
 80066cc:	429d      	cmp	r5, r3
 80066ce:	d1bb      	bne.n	8006648 <_strtod_l+0x9f0>
 80066d0:	4630      	mov	r0, r6
 80066d2:	4639      	mov	r1, r7
 80066d4:	f7fa fb00 	bl	8000cd8 <__aeabi_d2lz>
 80066d8:	f7f9 ff70 	bl	80005bc <__aeabi_l2d>
 80066dc:	4602      	mov	r2, r0
 80066de:	460b      	mov	r3, r1
 80066e0:	4630      	mov	r0, r6
 80066e2:	4639      	mov	r1, r7
 80066e4:	f7f9 fde0 	bl	80002a8 <__aeabi_dsub>
 80066e8:	460b      	mov	r3, r1
 80066ea:	4602      	mov	r2, r0
 80066ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80066f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80066f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066f6:	ea46 060a 	orr.w	r6, r6, sl
 80066fa:	431e      	orrs	r6, r3
 80066fc:	d06f      	beq.n	80067de <_strtod_l+0xb86>
 80066fe:	a30e      	add	r3, pc, #56	@ (adr r3, 8006738 <_strtod_l+0xae0>)
 8006700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006704:	f7fa f9fa 	bl	8000afc <__aeabi_dcmplt>
 8006708:	2800      	cmp	r0, #0
 800670a:	f47f accf 	bne.w	80060ac <_strtod_l+0x454>
 800670e:	a30c      	add	r3, pc, #48	@ (adr r3, 8006740 <_strtod_l+0xae8>)
 8006710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006714:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006718:	f7fa fa0e 	bl	8000b38 <__aeabi_dcmpgt>
 800671c:	2800      	cmp	r0, #0
 800671e:	d093      	beq.n	8006648 <_strtod_l+0x9f0>
 8006720:	e4c4      	b.n	80060ac <_strtod_l+0x454>
 8006722:	bf00      	nop
 8006724:	f3af 8000 	nop.w
 8006728:	00000000 	.word	0x00000000
 800672c:	bff00000 	.word	0xbff00000
 8006730:	00000000 	.word	0x00000000
 8006734:	3ff00000 	.word	0x3ff00000
 8006738:	94a03595 	.word	0x94a03595
 800673c:	3fdfffff 	.word	0x3fdfffff
 8006740:	35afe535 	.word	0x35afe535
 8006744:	3fe00000 	.word	0x3fe00000
 8006748:	000fffff 	.word	0x000fffff
 800674c:	7ff00000 	.word	0x7ff00000
 8006750:	7fefffff 	.word	0x7fefffff
 8006754:	3ff00000 	.word	0x3ff00000
 8006758:	3fe00000 	.word	0x3fe00000
 800675c:	7fe00000 	.word	0x7fe00000
 8006760:	7c9fffff 	.word	0x7c9fffff
 8006764:	9b08      	ldr	r3, [sp, #32]
 8006766:	b323      	cbz	r3, 80067b2 <_strtod_l+0xb5a>
 8006768:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800676c:	d821      	bhi.n	80067b2 <_strtod_l+0xb5a>
 800676e:	a328      	add	r3, pc, #160	@ (adr r3, 8006810 <_strtod_l+0xbb8>)
 8006770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006774:	4630      	mov	r0, r6
 8006776:	4639      	mov	r1, r7
 8006778:	f7fa f9ca 	bl	8000b10 <__aeabi_dcmple>
 800677c:	b1a0      	cbz	r0, 80067a8 <_strtod_l+0xb50>
 800677e:	4639      	mov	r1, r7
 8006780:	4630      	mov	r0, r6
 8006782:	f7fa fa21 	bl	8000bc8 <__aeabi_d2uiz>
 8006786:	2801      	cmp	r0, #1
 8006788:	bf38      	it	cc
 800678a:	2001      	movcc	r0, #1
 800678c:	f7f9 feca 	bl	8000524 <__aeabi_ui2d>
 8006790:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006792:	4606      	mov	r6, r0
 8006794:	460f      	mov	r7, r1
 8006796:	b9fb      	cbnz	r3, 80067d8 <_strtod_l+0xb80>
 8006798:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800679c:	9014      	str	r0, [sp, #80]	@ 0x50
 800679e:	9315      	str	r3, [sp, #84]	@ 0x54
 80067a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80067a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80067a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80067aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80067ae:	1b5b      	subs	r3, r3, r5
 80067b0:	9311      	str	r3, [sp, #68]	@ 0x44
 80067b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80067b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80067ba:	f002 ffe5 	bl	8009788 <__ulp>
 80067be:	4650      	mov	r0, sl
 80067c0:	ec53 2b10 	vmov	r2, r3, d0
 80067c4:	4659      	mov	r1, fp
 80067c6:	f7f9 ff27 	bl	8000618 <__aeabi_dmul>
 80067ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80067ce:	f7f9 fd6d 	bl	80002ac <__adddf3>
 80067d2:	4682      	mov	sl, r0
 80067d4:	468b      	mov	fp, r1
 80067d6:	e770      	b.n	80066ba <_strtod_l+0xa62>
 80067d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80067dc:	e7e0      	b.n	80067a0 <_strtod_l+0xb48>
 80067de:	a30e      	add	r3, pc, #56	@ (adr r3, 8006818 <_strtod_l+0xbc0>)
 80067e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e4:	f7fa f98a 	bl	8000afc <__aeabi_dcmplt>
 80067e8:	e798      	b.n	800671c <_strtod_l+0xac4>
 80067ea:	2300      	movs	r3, #0
 80067ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80067ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80067f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80067f2:	6013      	str	r3, [r2, #0]
 80067f4:	f7ff ba6d 	b.w	8005cd2 <_strtod_l+0x7a>
 80067f8:	2a65      	cmp	r2, #101	@ 0x65
 80067fa:	f43f ab66 	beq.w	8005eca <_strtod_l+0x272>
 80067fe:	2a45      	cmp	r2, #69	@ 0x45
 8006800:	f43f ab63 	beq.w	8005eca <_strtod_l+0x272>
 8006804:	2301      	movs	r3, #1
 8006806:	f7ff bb9e 	b.w	8005f46 <_strtod_l+0x2ee>
 800680a:	bf00      	nop
 800680c:	f3af 8000 	nop.w
 8006810:	ffc00000 	.word	0xffc00000
 8006814:	41dfffff 	.word	0x41dfffff
 8006818:	94a03595 	.word	0x94a03595
 800681c:	3fcfffff 	.word	0x3fcfffff

08006820 <_strtod_r>:
 8006820:	4b01      	ldr	r3, [pc, #4]	@ (8006828 <_strtod_r+0x8>)
 8006822:	f7ff ba19 	b.w	8005c58 <_strtod_l>
 8006826:	bf00      	nop
 8006828:	20000018 	.word	0x20000018

0800682c <strtod>:
 800682c:	460a      	mov	r2, r1
 800682e:	4601      	mov	r1, r0
 8006830:	4802      	ldr	r0, [pc, #8]	@ (800683c <strtod+0x10>)
 8006832:	4b03      	ldr	r3, [pc, #12]	@ (8006840 <strtod+0x14>)
 8006834:	6800      	ldr	r0, [r0, #0]
 8006836:	f7ff ba0f 	b.w	8005c58 <_strtod_l>
 800683a:	bf00      	nop
 800683c:	20000184 	.word	0x20000184
 8006840:	20000018 	.word	0x20000018

08006844 <_strtol_l.constprop.0>:
 8006844:	2b24      	cmp	r3, #36	@ 0x24
 8006846:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800684a:	4686      	mov	lr, r0
 800684c:	4690      	mov	r8, r2
 800684e:	d801      	bhi.n	8006854 <_strtol_l.constprop.0+0x10>
 8006850:	2b01      	cmp	r3, #1
 8006852:	d106      	bne.n	8006862 <_strtol_l.constprop.0+0x1e>
 8006854:	f001 f924 	bl	8007aa0 <__errno>
 8006858:	2316      	movs	r3, #22
 800685a:	6003      	str	r3, [r0, #0]
 800685c:	2000      	movs	r0, #0
 800685e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006862:	4834      	ldr	r0, [pc, #208]	@ (8006934 <_strtol_l.constprop.0+0xf0>)
 8006864:	460d      	mov	r5, r1
 8006866:	462a      	mov	r2, r5
 8006868:	f815 4b01 	ldrb.w	r4, [r5], #1
 800686c:	5d06      	ldrb	r6, [r0, r4]
 800686e:	f016 0608 	ands.w	r6, r6, #8
 8006872:	d1f8      	bne.n	8006866 <_strtol_l.constprop.0+0x22>
 8006874:	2c2d      	cmp	r4, #45	@ 0x2d
 8006876:	d12d      	bne.n	80068d4 <_strtol_l.constprop.0+0x90>
 8006878:	782c      	ldrb	r4, [r5, #0]
 800687a:	2601      	movs	r6, #1
 800687c:	1c95      	adds	r5, r2, #2
 800687e:	f033 0210 	bics.w	r2, r3, #16
 8006882:	d109      	bne.n	8006898 <_strtol_l.constprop.0+0x54>
 8006884:	2c30      	cmp	r4, #48	@ 0x30
 8006886:	d12a      	bne.n	80068de <_strtol_l.constprop.0+0x9a>
 8006888:	782a      	ldrb	r2, [r5, #0]
 800688a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800688e:	2a58      	cmp	r2, #88	@ 0x58
 8006890:	d125      	bne.n	80068de <_strtol_l.constprop.0+0x9a>
 8006892:	786c      	ldrb	r4, [r5, #1]
 8006894:	2310      	movs	r3, #16
 8006896:	3502      	adds	r5, #2
 8006898:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800689c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80068a0:	2200      	movs	r2, #0
 80068a2:	fbbc f9f3 	udiv	r9, ip, r3
 80068a6:	4610      	mov	r0, r2
 80068a8:	fb03 ca19 	mls	sl, r3, r9, ip
 80068ac:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80068b0:	2f09      	cmp	r7, #9
 80068b2:	d81b      	bhi.n	80068ec <_strtol_l.constprop.0+0xa8>
 80068b4:	463c      	mov	r4, r7
 80068b6:	42a3      	cmp	r3, r4
 80068b8:	dd27      	ble.n	800690a <_strtol_l.constprop.0+0xc6>
 80068ba:	1c57      	adds	r7, r2, #1
 80068bc:	d007      	beq.n	80068ce <_strtol_l.constprop.0+0x8a>
 80068be:	4581      	cmp	r9, r0
 80068c0:	d320      	bcc.n	8006904 <_strtol_l.constprop.0+0xc0>
 80068c2:	d101      	bne.n	80068c8 <_strtol_l.constprop.0+0x84>
 80068c4:	45a2      	cmp	sl, r4
 80068c6:	db1d      	blt.n	8006904 <_strtol_l.constprop.0+0xc0>
 80068c8:	fb00 4003 	mla	r0, r0, r3, r4
 80068cc:	2201      	movs	r2, #1
 80068ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068d2:	e7eb      	b.n	80068ac <_strtol_l.constprop.0+0x68>
 80068d4:	2c2b      	cmp	r4, #43	@ 0x2b
 80068d6:	bf04      	itt	eq
 80068d8:	782c      	ldrbeq	r4, [r5, #0]
 80068da:	1c95      	addeq	r5, r2, #2
 80068dc:	e7cf      	b.n	800687e <_strtol_l.constprop.0+0x3a>
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1da      	bne.n	8006898 <_strtol_l.constprop.0+0x54>
 80068e2:	2c30      	cmp	r4, #48	@ 0x30
 80068e4:	bf0c      	ite	eq
 80068e6:	2308      	moveq	r3, #8
 80068e8:	230a      	movne	r3, #10
 80068ea:	e7d5      	b.n	8006898 <_strtol_l.constprop.0+0x54>
 80068ec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80068f0:	2f19      	cmp	r7, #25
 80068f2:	d801      	bhi.n	80068f8 <_strtol_l.constprop.0+0xb4>
 80068f4:	3c37      	subs	r4, #55	@ 0x37
 80068f6:	e7de      	b.n	80068b6 <_strtol_l.constprop.0+0x72>
 80068f8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80068fc:	2f19      	cmp	r7, #25
 80068fe:	d804      	bhi.n	800690a <_strtol_l.constprop.0+0xc6>
 8006900:	3c57      	subs	r4, #87	@ 0x57
 8006902:	e7d8      	b.n	80068b6 <_strtol_l.constprop.0+0x72>
 8006904:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006908:	e7e1      	b.n	80068ce <_strtol_l.constprop.0+0x8a>
 800690a:	1c53      	adds	r3, r2, #1
 800690c:	d108      	bne.n	8006920 <_strtol_l.constprop.0+0xdc>
 800690e:	2322      	movs	r3, #34	@ 0x22
 8006910:	f8ce 3000 	str.w	r3, [lr]
 8006914:	4660      	mov	r0, ip
 8006916:	f1b8 0f00 	cmp.w	r8, #0
 800691a:	d0a0      	beq.n	800685e <_strtol_l.constprop.0+0x1a>
 800691c:	1e69      	subs	r1, r5, #1
 800691e:	e006      	b.n	800692e <_strtol_l.constprop.0+0xea>
 8006920:	b106      	cbz	r6, 8006924 <_strtol_l.constprop.0+0xe0>
 8006922:	4240      	negs	r0, r0
 8006924:	f1b8 0f00 	cmp.w	r8, #0
 8006928:	d099      	beq.n	800685e <_strtol_l.constprop.0+0x1a>
 800692a:	2a00      	cmp	r2, #0
 800692c:	d1f6      	bne.n	800691c <_strtol_l.constprop.0+0xd8>
 800692e:	f8c8 1000 	str.w	r1, [r8]
 8006932:	e794      	b.n	800685e <_strtol_l.constprop.0+0x1a>
 8006934:	0800a549 	.word	0x0800a549

08006938 <_strtol_r>:
 8006938:	f7ff bf84 	b.w	8006844 <_strtol_l.constprop.0>

0800693c <strtol>:
 800693c:	4613      	mov	r3, r2
 800693e:	460a      	mov	r2, r1
 8006940:	4601      	mov	r1, r0
 8006942:	4802      	ldr	r0, [pc, #8]	@ (800694c <strtol+0x10>)
 8006944:	6800      	ldr	r0, [r0, #0]
 8006946:	f7ff bf7d 	b.w	8006844 <_strtol_l.constprop.0>
 800694a:	bf00      	nop
 800694c:	20000184 	.word	0x20000184

08006950 <__cvt>:
 8006950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006954:	ec57 6b10 	vmov	r6, r7, d0
 8006958:	2f00      	cmp	r7, #0
 800695a:	460c      	mov	r4, r1
 800695c:	4619      	mov	r1, r3
 800695e:	463b      	mov	r3, r7
 8006960:	bfbb      	ittet	lt
 8006962:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006966:	461f      	movlt	r7, r3
 8006968:	2300      	movge	r3, #0
 800696a:	232d      	movlt	r3, #45	@ 0x2d
 800696c:	700b      	strb	r3, [r1, #0]
 800696e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006970:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006974:	4691      	mov	r9, r2
 8006976:	f023 0820 	bic.w	r8, r3, #32
 800697a:	bfbc      	itt	lt
 800697c:	4632      	movlt	r2, r6
 800697e:	4616      	movlt	r6, r2
 8006980:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006984:	d005      	beq.n	8006992 <__cvt+0x42>
 8006986:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800698a:	d100      	bne.n	800698e <__cvt+0x3e>
 800698c:	3401      	adds	r4, #1
 800698e:	2102      	movs	r1, #2
 8006990:	e000      	b.n	8006994 <__cvt+0x44>
 8006992:	2103      	movs	r1, #3
 8006994:	ab03      	add	r3, sp, #12
 8006996:	9301      	str	r3, [sp, #4]
 8006998:	ab02      	add	r3, sp, #8
 800699a:	9300      	str	r3, [sp, #0]
 800699c:	ec47 6b10 	vmov	d0, r6, r7
 80069a0:	4653      	mov	r3, sl
 80069a2:	4622      	mov	r2, r4
 80069a4:	f001 f96c 	bl	8007c80 <_dtoa_r>
 80069a8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80069ac:	4605      	mov	r5, r0
 80069ae:	d119      	bne.n	80069e4 <__cvt+0x94>
 80069b0:	f019 0f01 	tst.w	r9, #1
 80069b4:	d00e      	beq.n	80069d4 <__cvt+0x84>
 80069b6:	eb00 0904 	add.w	r9, r0, r4
 80069ba:	2200      	movs	r2, #0
 80069bc:	2300      	movs	r3, #0
 80069be:	4630      	mov	r0, r6
 80069c0:	4639      	mov	r1, r7
 80069c2:	f7fa f891 	bl	8000ae8 <__aeabi_dcmpeq>
 80069c6:	b108      	cbz	r0, 80069cc <__cvt+0x7c>
 80069c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80069cc:	2230      	movs	r2, #48	@ 0x30
 80069ce:	9b03      	ldr	r3, [sp, #12]
 80069d0:	454b      	cmp	r3, r9
 80069d2:	d31e      	bcc.n	8006a12 <__cvt+0xc2>
 80069d4:	9b03      	ldr	r3, [sp, #12]
 80069d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80069d8:	1b5b      	subs	r3, r3, r5
 80069da:	4628      	mov	r0, r5
 80069dc:	6013      	str	r3, [r2, #0]
 80069de:	b004      	add	sp, #16
 80069e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80069e8:	eb00 0904 	add.w	r9, r0, r4
 80069ec:	d1e5      	bne.n	80069ba <__cvt+0x6a>
 80069ee:	7803      	ldrb	r3, [r0, #0]
 80069f0:	2b30      	cmp	r3, #48	@ 0x30
 80069f2:	d10a      	bne.n	8006a0a <__cvt+0xba>
 80069f4:	2200      	movs	r2, #0
 80069f6:	2300      	movs	r3, #0
 80069f8:	4630      	mov	r0, r6
 80069fa:	4639      	mov	r1, r7
 80069fc:	f7fa f874 	bl	8000ae8 <__aeabi_dcmpeq>
 8006a00:	b918      	cbnz	r0, 8006a0a <__cvt+0xba>
 8006a02:	f1c4 0401 	rsb	r4, r4, #1
 8006a06:	f8ca 4000 	str.w	r4, [sl]
 8006a0a:	f8da 3000 	ldr.w	r3, [sl]
 8006a0e:	4499      	add	r9, r3
 8006a10:	e7d3      	b.n	80069ba <__cvt+0x6a>
 8006a12:	1c59      	adds	r1, r3, #1
 8006a14:	9103      	str	r1, [sp, #12]
 8006a16:	701a      	strb	r2, [r3, #0]
 8006a18:	e7d9      	b.n	80069ce <__cvt+0x7e>

08006a1a <__exponent>:
 8006a1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a1c:	2900      	cmp	r1, #0
 8006a1e:	bfba      	itte	lt
 8006a20:	4249      	neglt	r1, r1
 8006a22:	232d      	movlt	r3, #45	@ 0x2d
 8006a24:	232b      	movge	r3, #43	@ 0x2b
 8006a26:	2909      	cmp	r1, #9
 8006a28:	7002      	strb	r2, [r0, #0]
 8006a2a:	7043      	strb	r3, [r0, #1]
 8006a2c:	dd29      	ble.n	8006a82 <__exponent+0x68>
 8006a2e:	f10d 0307 	add.w	r3, sp, #7
 8006a32:	461d      	mov	r5, r3
 8006a34:	270a      	movs	r7, #10
 8006a36:	461a      	mov	r2, r3
 8006a38:	fbb1 f6f7 	udiv	r6, r1, r7
 8006a3c:	fb07 1416 	mls	r4, r7, r6, r1
 8006a40:	3430      	adds	r4, #48	@ 0x30
 8006a42:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006a46:	460c      	mov	r4, r1
 8006a48:	2c63      	cmp	r4, #99	@ 0x63
 8006a4a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006a4e:	4631      	mov	r1, r6
 8006a50:	dcf1      	bgt.n	8006a36 <__exponent+0x1c>
 8006a52:	3130      	adds	r1, #48	@ 0x30
 8006a54:	1e94      	subs	r4, r2, #2
 8006a56:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006a5a:	1c41      	adds	r1, r0, #1
 8006a5c:	4623      	mov	r3, r4
 8006a5e:	42ab      	cmp	r3, r5
 8006a60:	d30a      	bcc.n	8006a78 <__exponent+0x5e>
 8006a62:	f10d 0309 	add.w	r3, sp, #9
 8006a66:	1a9b      	subs	r3, r3, r2
 8006a68:	42ac      	cmp	r4, r5
 8006a6a:	bf88      	it	hi
 8006a6c:	2300      	movhi	r3, #0
 8006a6e:	3302      	adds	r3, #2
 8006a70:	4403      	add	r3, r0
 8006a72:	1a18      	subs	r0, r3, r0
 8006a74:	b003      	add	sp, #12
 8006a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a78:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006a7c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006a80:	e7ed      	b.n	8006a5e <__exponent+0x44>
 8006a82:	2330      	movs	r3, #48	@ 0x30
 8006a84:	3130      	adds	r1, #48	@ 0x30
 8006a86:	7083      	strb	r3, [r0, #2]
 8006a88:	70c1      	strb	r1, [r0, #3]
 8006a8a:	1d03      	adds	r3, r0, #4
 8006a8c:	e7f1      	b.n	8006a72 <__exponent+0x58>
	...

08006a90 <_printf_float>:
 8006a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a94:	b08d      	sub	sp, #52	@ 0x34
 8006a96:	460c      	mov	r4, r1
 8006a98:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006a9c:	4616      	mov	r6, r2
 8006a9e:	461f      	mov	r7, r3
 8006aa0:	4605      	mov	r5, r0
 8006aa2:	f000 ff5d 	bl	8007960 <_localeconv_r>
 8006aa6:	6803      	ldr	r3, [r0, #0]
 8006aa8:	9304      	str	r3, [sp, #16]
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7f9 fbf0 	bl	8000290 <strlen>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	930a      	str	r3, [sp, #40]	@ 0x28
 8006ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ab8:	9005      	str	r0, [sp, #20]
 8006aba:	3307      	adds	r3, #7
 8006abc:	f023 0307 	bic.w	r3, r3, #7
 8006ac0:	f103 0208 	add.w	r2, r3, #8
 8006ac4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ac8:	f8d4 b000 	ldr.w	fp, [r4]
 8006acc:	f8c8 2000 	str.w	r2, [r8]
 8006ad0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006ad4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006ad8:	9307      	str	r3, [sp, #28]
 8006ada:	f8cd 8018 	str.w	r8, [sp, #24]
 8006ade:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006ae2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ae6:	4b9c      	ldr	r3, [pc, #624]	@ (8006d58 <_printf_float+0x2c8>)
 8006ae8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006aec:	f7fa f82e 	bl	8000b4c <__aeabi_dcmpun>
 8006af0:	bb70      	cbnz	r0, 8006b50 <_printf_float+0xc0>
 8006af2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006af6:	4b98      	ldr	r3, [pc, #608]	@ (8006d58 <_printf_float+0x2c8>)
 8006af8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006afc:	f7fa f808 	bl	8000b10 <__aeabi_dcmple>
 8006b00:	bb30      	cbnz	r0, 8006b50 <_printf_float+0xc0>
 8006b02:	2200      	movs	r2, #0
 8006b04:	2300      	movs	r3, #0
 8006b06:	4640      	mov	r0, r8
 8006b08:	4649      	mov	r1, r9
 8006b0a:	f7f9 fff7 	bl	8000afc <__aeabi_dcmplt>
 8006b0e:	b110      	cbz	r0, 8006b16 <_printf_float+0x86>
 8006b10:	232d      	movs	r3, #45	@ 0x2d
 8006b12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b16:	4a91      	ldr	r2, [pc, #580]	@ (8006d5c <_printf_float+0x2cc>)
 8006b18:	4b91      	ldr	r3, [pc, #580]	@ (8006d60 <_printf_float+0x2d0>)
 8006b1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006b1e:	bf94      	ite	ls
 8006b20:	4690      	movls	r8, r2
 8006b22:	4698      	movhi	r8, r3
 8006b24:	2303      	movs	r3, #3
 8006b26:	6123      	str	r3, [r4, #16]
 8006b28:	f02b 0304 	bic.w	r3, fp, #4
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	f04f 0900 	mov.w	r9, #0
 8006b32:	9700      	str	r7, [sp, #0]
 8006b34:	4633      	mov	r3, r6
 8006b36:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006b38:	4621      	mov	r1, r4
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	f000 f9d2 	bl	8006ee4 <_printf_common>
 8006b40:	3001      	adds	r0, #1
 8006b42:	f040 808d 	bne.w	8006c60 <_printf_float+0x1d0>
 8006b46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006b4a:	b00d      	add	sp, #52	@ 0x34
 8006b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b50:	4642      	mov	r2, r8
 8006b52:	464b      	mov	r3, r9
 8006b54:	4640      	mov	r0, r8
 8006b56:	4649      	mov	r1, r9
 8006b58:	f7f9 fff8 	bl	8000b4c <__aeabi_dcmpun>
 8006b5c:	b140      	cbz	r0, 8006b70 <_printf_float+0xe0>
 8006b5e:	464b      	mov	r3, r9
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	bfbc      	itt	lt
 8006b64:	232d      	movlt	r3, #45	@ 0x2d
 8006b66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006b6a:	4a7e      	ldr	r2, [pc, #504]	@ (8006d64 <_printf_float+0x2d4>)
 8006b6c:	4b7e      	ldr	r3, [pc, #504]	@ (8006d68 <_printf_float+0x2d8>)
 8006b6e:	e7d4      	b.n	8006b1a <_printf_float+0x8a>
 8006b70:	6863      	ldr	r3, [r4, #4]
 8006b72:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006b76:	9206      	str	r2, [sp, #24]
 8006b78:	1c5a      	adds	r2, r3, #1
 8006b7a:	d13b      	bne.n	8006bf4 <_printf_float+0x164>
 8006b7c:	2306      	movs	r3, #6
 8006b7e:	6063      	str	r3, [r4, #4]
 8006b80:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006b84:	2300      	movs	r3, #0
 8006b86:	6022      	str	r2, [r4, #0]
 8006b88:	9303      	str	r3, [sp, #12]
 8006b8a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006b8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006b90:	ab09      	add	r3, sp, #36	@ 0x24
 8006b92:	9300      	str	r3, [sp, #0]
 8006b94:	6861      	ldr	r1, [r4, #4]
 8006b96:	ec49 8b10 	vmov	d0, r8, r9
 8006b9a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	f7ff fed6 	bl	8006950 <__cvt>
 8006ba4:	9b06      	ldr	r3, [sp, #24]
 8006ba6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ba8:	2b47      	cmp	r3, #71	@ 0x47
 8006baa:	4680      	mov	r8, r0
 8006bac:	d129      	bne.n	8006c02 <_printf_float+0x172>
 8006bae:	1cc8      	adds	r0, r1, #3
 8006bb0:	db02      	blt.n	8006bb8 <_printf_float+0x128>
 8006bb2:	6863      	ldr	r3, [r4, #4]
 8006bb4:	4299      	cmp	r1, r3
 8006bb6:	dd41      	ble.n	8006c3c <_printf_float+0x1ac>
 8006bb8:	f1aa 0a02 	sub.w	sl, sl, #2
 8006bbc:	fa5f fa8a 	uxtb.w	sl, sl
 8006bc0:	3901      	subs	r1, #1
 8006bc2:	4652      	mov	r2, sl
 8006bc4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006bc8:	9109      	str	r1, [sp, #36]	@ 0x24
 8006bca:	f7ff ff26 	bl	8006a1a <__exponent>
 8006bce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006bd0:	1813      	adds	r3, r2, r0
 8006bd2:	2a01      	cmp	r2, #1
 8006bd4:	4681      	mov	r9, r0
 8006bd6:	6123      	str	r3, [r4, #16]
 8006bd8:	dc02      	bgt.n	8006be0 <_printf_float+0x150>
 8006bda:	6822      	ldr	r2, [r4, #0]
 8006bdc:	07d2      	lsls	r2, r2, #31
 8006bde:	d501      	bpl.n	8006be4 <_printf_float+0x154>
 8006be0:	3301      	adds	r3, #1
 8006be2:	6123      	str	r3, [r4, #16]
 8006be4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0a2      	beq.n	8006b32 <_printf_float+0xa2>
 8006bec:	232d      	movs	r3, #45	@ 0x2d
 8006bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bf2:	e79e      	b.n	8006b32 <_printf_float+0xa2>
 8006bf4:	9a06      	ldr	r2, [sp, #24]
 8006bf6:	2a47      	cmp	r2, #71	@ 0x47
 8006bf8:	d1c2      	bne.n	8006b80 <_printf_float+0xf0>
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d1c0      	bne.n	8006b80 <_printf_float+0xf0>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e7bd      	b.n	8006b7e <_printf_float+0xee>
 8006c02:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c06:	d9db      	bls.n	8006bc0 <_printf_float+0x130>
 8006c08:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006c0c:	d118      	bne.n	8006c40 <_printf_float+0x1b0>
 8006c0e:	2900      	cmp	r1, #0
 8006c10:	6863      	ldr	r3, [r4, #4]
 8006c12:	dd0b      	ble.n	8006c2c <_printf_float+0x19c>
 8006c14:	6121      	str	r1, [r4, #16]
 8006c16:	b913      	cbnz	r3, 8006c1e <_printf_float+0x18e>
 8006c18:	6822      	ldr	r2, [r4, #0]
 8006c1a:	07d0      	lsls	r0, r2, #31
 8006c1c:	d502      	bpl.n	8006c24 <_printf_float+0x194>
 8006c1e:	3301      	adds	r3, #1
 8006c20:	440b      	add	r3, r1
 8006c22:	6123      	str	r3, [r4, #16]
 8006c24:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006c26:	f04f 0900 	mov.w	r9, #0
 8006c2a:	e7db      	b.n	8006be4 <_printf_float+0x154>
 8006c2c:	b913      	cbnz	r3, 8006c34 <_printf_float+0x1a4>
 8006c2e:	6822      	ldr	r2, [r4, #0]
 8006c30:	07d2      	lsls	r2, r2, #31
 8006c32:	d501      	bpl.n	8006c38 <_printf_float+0x1a8>
 8006c34:	3302      	adds	r3, #2
 8006c36:	e7f4      	b.n	8006c22 <_printf_float+0x192>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e7f2      	b.n	8006c22 <_printf_float+0x192>
 8006c3c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006c40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c42:	4299      	cmp	r1, r3
 8006c44:	db05      	blt.n	8006c52 <_printf_float+0x1c2>
 8006c46:	6823      	ldr	r3, [r4, #0]
 8006c48:	6121      	str	r1, [r4, #16]
 8006c4a:	07d8      	lsls	r0, r3, #31
 8006c4c:	d5ea      	bpl.n	8006c24 <_printf_float+0x194>
 8006c4e:	1c4b      	adds	r3, r1, #1
 8006c50:	e7e7      	b.n	8006c22 <_printf_float+0x192>
 8006c52:	2900      	cmp	r1, #0
 8006c54:	bfd4      	ite	le
 8006c56:	f1c1 0202 	rsble	r2, r1, #2
 8006c5a:	2201      	movgt	r2, #1
 8006c5c:	4413      	add	r3, r2
 8006c5e:	e7e0      	b.n	8006c22 <_printf_float+0x192>
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	055a      	lsls	r2, r3, #21
 8006c64:	d407      	bmi.n	8006c76 <_printf_float+0x1e6>
 8006c66:	6923      	ldr	r3, [r4, #16]
 8006c68:	4642      	mov	r2, r8
 8006c6a:	4631      	mov	r1, r6
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	47b8      	blx	r7
 8006c70:	3001      	adds	r0, #1
 8006c72:	d12b      	bne.n	8006ccc <_printf_float+0x23c>
 8006c74:	e767      	b.n	8006b46 <_printf_float+0xb6>
 8006c76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006c7a:	f240 80dd 	bls.w	8006e38 <_printf_float+0x3a8>
 8006c7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006c82:	2200      	movs	r2, #0
 8006c84:	2300      	movs	r3, #0
 8006c86:	f7f9 ff2f 	bl	8000ae8 <__aeabi_dcmpeq>
 8006c8a:	2800      	cmp	r0, #0
 8006c8c:	d033      	beq.n	8006cf6 <_printf_float+0x266>
 8006c8e:	4a37      	ldr	r2, [pc, #220]	@ (8006d6c <_printf_float+0x2dc>)
 8006c90:	2301      	movs	r3, #1
 8006c92:	4631      	mov	r1, r6
 8006c94:	4628      	mov	r0, r5
 8006c96:	47b8      	blx	r7
 8006c98:	3001      	adds	r0, #1
 8006c9a:	f43f af54 	beq.w	8006b46 <_printf_float+0xb6>
 8006c9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006ca2:	4543      	cmp	r3, r8
 8006ca4:	db02      	blt.n	8006cac <_printf_float+0x21c>
 8006ca6:	6823      	ldr	r3, [r4, #0]
 8006ca8:	07d8      	lsls	r0, r3, #31
 8006caa:	d50f      	bpl.n	8006ccc <_printf_float+0x23c>
 8006cac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cb0:	4631      	mov	r1, r6
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	47b8      	blx	r7
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	f43f af45 	beq.w	8006b46 <_printf_float+0xb6>
 8006cbc:	f04f 0900 	mov.w	r9, #0
 8006cc0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006cc4:	f104 0a1a 	add.w	sl, r4, #26
 8006cc8:	45c8      	cmp	r8, r9
 8006cca:	dc09      	bgt.n	8006ce0 <_printf_float+0x250>
 8006ccc:	6823      	ldr	r3, [r4, #0]
 8006cce:	079b      	lsls	r3, r3, #30
 8006cd0:	f100 8103 	bmi.w	8006eda <_printf_float+0x44a>
 8006cd4:	68e0      	ldr	r0, [r4, #12]
 8006cd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cd8:	4298      	cmp	r0, r3
 8006cda:	bfb8      	it	lt
 8006cdc:	4618      	movlt	r0, r3
 8006cde:	e734      	b.n	8006b4a <_printf_float+0xba>
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	4652      	mov	r2, sl
 8006ce4:	4631      	mov	r1, r6
 8006ce6:	4628      	mov	r0, r5
 8006ce8:	47b8      	blx	r7
 8006cea:	3001      	adds	r0, #1
 8006cec:	f43f af2b 	beq.w	8006b46 <_printf_float+0xb6>
 8006cf0:	f109 0901 	add.w	r9, r9, #1
 8006cf4:	e7e8      	b.n	8006cc8 <_printf_float+0x238>
 8006cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	dc39      	bgt.n	8006d70 <_printf_float+0x2e0>
 8006cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8006d6c <_printf_float+0x2dc>)
 8006cfe:	2301      	movs	r3, #1
 8006d00:	4631      	mov	r1, r6
 8006d02:	4628      	mov	r0, r5
 8006d04:	47b8      	blx	r7
 8006d06:	3001      	adds	r0, #1
 8006d08:	f43f af1d 	beq.w	8006b46 <_printf_float+0xb6>
 8006d0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006d10:	ea59 0303 	orrs.w	r3, r9, r3
 8006d14:	d102      	bne.n	8006d1c <_printf_float+0x28c>
 8006d16:	6823      	ldr	r3, [r4, #0]
 8006d18:	07d9      	lsls	r1, r3, #31
 8006d1a:	d5d7      	bpl.n	8006ccc <_printf_float+0x23c>
 8006d1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d20:	4631      	mov	r1, r6
 8006d22:	4628      	mov	r0, r5
 8006d24:	47b8      	blx	r7
 8006d26:	3001      	adds	r0, #1
 8006d28:	f43f af0d 	beq.w	8006b46 <_printf_float+0xb6>
 8006d2c:	f04f 0a00 	mov.w	sl, #0
 8006d30:	f104 0b1a 	add.w	fp, r4, #26
 8006d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d36:	425b      	negs	r3, r3
 8006d38:	4553      	cmp	r3, sl
 8006d3a:	dc01      	bgt.n	8006d40 <_printf_float+0x2b0>
 8006d3c:	464b      	mov	r3, r9
 8006d3e:	e793      	b.n	8006c68 <_printf_float+0x1d8>
 8006d40:	2301      	movs	r3, #1
 8006d42:	465a      	mov	r2, fp
 8006d44:	4631      	mov	r1, r6
 8006d46:	4628      	mov	r0, r5
 8006d48:	47b8      	blx	r7
 8006d4a:	3001      	adds	r0, #1
 8006d4c:	f43f aefb 	beq.w	8006b46 <_printf_float+0xb6>
 8006d50:	f10a 0a01 	add.w	sl, sl, #1
 8006d54:	e7ee      	b.n	8006d34 <_printf_float+0x2a4>
 8006d56:	bf00      	nop
 8006d58:	7fefffff 	.word	0x7fefffff
 8006d5c:	0800a649 	.word	0x0800a649
 8006d60:	0800a64d 	.word	0x0800a64d
 8006d64:	0800a651 	.word	0x0800a651
 8006d68:	0800a655 	.word	0x0800a655
 8006d6c:	0800a659 	.word	0x0800a659
 8006d70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d72:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006d76:	4553      	cmp	r3, sl
 8006d78:	bfa8      	it	ge
 8006d7a:	4653      	movge	r3, sl
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	4699      	mov	r9, r3
 8006d80:	dc36      	bgt.n	8006df0 <_printf_float+0x360>
 8006d82:	f04f 0b00 	mov.w	fp, #0
 8006d86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d8a:	f104 021a 	add.w	r2, r4, #26
 8006d8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006d90:	9306      	str	r3, [sp, #24]
 8006d92:	eba3 0309 	sub.w	r3, r3, r9
 8006d96:	455b      	cmp	r3, fp
 8006d98:	dc31      	bgt.n	8006dfe <_printf_float+0x36e>
 8006d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d9c:	459a      	cmp	sl, r3
 8006d9e:	dc3a      	bgt.n	8006e16 <_printf_float+0x386>
 8006da0:	6823      	ldr	r3, [r4, #0]
 8006da2:	07da      	lsls	r2, r3, #31
 8006da4:	d437      	bmi.n	8006e16 <_printf_float+0x386>
 8006da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006da8:	ebaa 0903 	sub.w	r9, sl, r3
 8006dac:	9b06      	ldr	r3, [sp, #24]
 8006dae:	ebaa 0303 	sub.w	r3, sl, r3
 8006db2:	4599      	cmp	r9, r3
 8006db4:	bfa8      	it	ge
 8006db6:	4699      	movge	r9, r3
 8006db8:	f1b9 0f00 	cmp.w	r9, #0
 8006dbc:	dc33      	bgt.n	8006e26 <_printf_float+0x396>
 8006dbe:	f04f 0800 	mov.w	r8, #0
 8006dc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dc6:	f104 0b1a 	add.w	fp, r4, #26
 8006dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dcc:	ebaa 0303 	sub.w	r3, sl, r3
 8006dd0:	eba3 0309 	sub.w	r3, r3, r9
 8006dd4:	4543      	cmp	r3, r8
 8006dd6:	f77f af79 	ble.w	8006ccc <_printf_float+0x23c>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	465a      	mov	r2, fp
 8006dde:	4631      	mov	r1, r6
 8006de0:	4628      	mov	r0, r5
 8006de2:	47b8      	blx	r7
 8006de4:	3001      	adds	r0, #1
 8006de6:	f43f aeae 	beq.w	8006b46 <_printf_float+0xb6>
 8006dea:	f108 0801 	add.w	r8, r8, #1
 8006dee:	e7ec      	b.n	8006dca <_printf_float+0x33a>
 8006df0:	4642      	mov	r2, r8
 8006df2:	4631      	mov	r1, r6
 8006df4:	4628      	mov	r0, r5
 8006df6:	47b8      	blx	r7
 8006df8:	3001      	adds	r0, #1
 8006dfa:	d1c2      	bne.n	8006d82 <_printf_float+0x2f2>
 8006dfc:	e6a3      	b.n	8006b46 <_printf_float+0xb6>
 8006dfe:	2301      	movs	r3, #1
 8006e00:	4631      	mov	r1, r6
 8006e02:	4628      	mov	r0, r5
 8006e04:	9206      	str	r2, [sp, #24]
 8006e06:	47b8      	blx	r7
 8006e08:	3001      	adds	r0, #1
 8006e0a:	f43f ae9c 	beq.w	8006b46 <_printf_float+0xb6>
 8006e0e:	9a06      	ldr	r2, [sp, #24]
 8006e10:	f10b 0b01 	add.w	fp, fp, #1
 8006e14:	e7bb      	b.n	8006d8e <_printf_float+0x2fe>
 8006e16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	d1c0      	bne.n	8006da6 <_printf_float+0x316>
 8006e24:	e68f      	b.n	8006b46 <_printf_float+0xb6>
 8006e26:	9a06      	ldr	r2, [sp, #24]
 8006e28:	464b      	mov	r3, r9
 8006e2a:	4442      	add	r2, r8
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	4628      	mov	r0, r5
 8006e30:	47b8      	blx	r7
 8006e32:	3001      	adds	r0, #1
 8006e34:	d1c3      	bne.n	8006dbe <_printf_float+0x32e>
 8006e36:	e686      	b.n	8006b46 <_printf_float+0xb6>
 8006e38:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e3c:	f1ba 0f01 	cmp.w	sl, #1
 8006e40:	dc01      	bgt.n	8006e46 <_printf_float+0x3b6>
 8006e42:	07db      	lsls	r3, r3, #31
 8006e44:	d536      	bpl.n	8006eb4 <_printf_float+0x424>
 8006e46:	2301      	movs	r3, #1
 8006e48:	4642      	mov	r2, r8
 8006e4a:	4631      	mov	r1, r6
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	47b8      	blx	r7
 8006e50:	3001      	adds	r0, #1
 8006e52:	f43f ae78 	beq.w	8006b46 <_printf_float+0xb6>
 8006e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e5a:	4631      	mov	r1, r6
 8006e5c:	4628      	mov	r0, r5
 8006e5e:	47b8      	blx	r7
 8006e60:	3001      	adds	r0, #1
 8006e62:	f43f ae70 	beq.w	8006b46 <_printf_float+0xb6>
 8006e66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006e72:	f7f9 fe39 	bl	8000ae8 <__aeabi_dcmpeq>
 8006e76:	b9c0      	cbnz	r0, 8006eaa <_printf_float+0x41a>
 8006e78:	4653      	mov	r3, sl
 8006e7a:	f108 0201 	add.w	r2, r8, #1
 8006e7e:	4631      	mov	r1, r6
 8006e80:	4628      	mov	r0, r5
 8006e82:	47b8      	blx	r7
 8006e84:	3001      	adds	r0, #1
 8006e86:	d10c      	bne.n	8006ea2 <_printf_float+0x412>
 8006e88:	e65d      	b.n	8006b46 <_printf_float+0xb6>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	465a      	mov	r2, fp
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4628      	mov	r0, r5
 8006e92:	47b8      	blx	r7
 8006e94:	3001      	adds	r0, #1
 8006e96:	f43f ae56 	beq.w	8006b46 <_printf_float+0xb6>
 8006e9a:	f108 0801 	add.w	r8, r8, #1
 8006e9e:	45d0      	cmp	r8, sl
 8006ea0:	dbf3      	blt.n	8006e8a <_printf_float+0x3fa>
 8006ea2:	464b      	mov	r3, r9
 8006ea4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ea8:	e6df      	b.n	8006c6a <_printf_float+0x1da>
 8006eaa:	f04f 0800 	mov.w	r8, #0
 8006eae:	f104 0b1a 	add.w	fp, r4, #26
 8006eb2:	e7f4      	b.n	8006e9e <_printf_float+0x40e>
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	4642      	mov	r2, r8
 8006eb8:	e7e1      	b.n	8006e7e <_printf_float+0x3ee>
 8006eba:	2301      	movs	r3, #1
 8006ebc:	464a      	mov	r2, r9
 8006ebe:	4631      	mov	r1, r6
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	47b8      	blx	r7
 8006ec4:	3001      	adds	r0, #1
 8006ec6:	f43f ae3e 	beq.w	8006b46 <_printf_float+0xb6>
 8006eca:	f108 0801 	add.w	r8, r8, #1
 8006ece:	68e3      	ldr	r3, [r4, #12]
 8006ed0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006ed2:	1a5b      	subs	r3, r3, r1
 8006ed4:	4543      	cmp	r3, r8
 8006ed6:	dcf0      	bgt.n	8006eba <_printf_float+0x42a>
 8006ed8:	e6fc      	b.n	8006cd4 <_printf_float+0x244>
 8006eda:	f04f 0800 	mov.w	r8, #0
 8006ede:	f104 0919 	add.w	r9, r4, #25
 8006ee2:	e7f4      	b.n	8006ece <_printf_float+0x43e>

08006ee4 <_printf_common>:
 8006ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ee8:	4616      	mov	r6, r2
 8006eea:	4698      	mov	r8, r3
 8006eec:	688a      	ldr	r2, [r1, #8]
 8006eee:	690b      	ldr	r3, [r1, #16]
 8006ef0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	bfb8      	it	lt
 8006ef8:	4613      	movlt	r3, r2
 8006efa:	6033      	str	r3, [r6, #0]
 8006efc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f00:	4607      	mov	r7, r0
 8006f02:	460c      	mov	r4, r1
 8006f04:	b10a      	cbz	r2, 8006f0a <_printf_common+0x26>
 8006f06:	3301      	adds	r3, #1
 8006f08:	6033      	str	r3, [r6, #0]
 8006f0a:	6823      	ldr	r3, [r4, #0]
 8006f0c:	0699      	lsls	r1, r3, #26
 8006f0e:	bf42      	ittt	mi
 8006f10:	6833      	ldrmi	r3, [r6, #0]
 8006f12:	3302      	addmi	r3, #2
 8006f14:	6033      	strmi	r3, [r6, #0]
 8006f16:	6825      	ldr	r5, [r4, #0]
 8006f18:	f015 0506 	ands.w	r5, r5, #6
 8006f1c:	d106      	bne.n	8006f2c <_printf_common+0x48>
 8006f1e:	f104 0a19 	add.w	sl, r4, #25
 8006f22:	68e3      	ldr	r3, [r4, #12]
 8006f24:	6832      	ldr	r2, [r6, #0]
 8006f26:	1a9b      	subs	r3, r3, r2
 8006f28:	42ab      	cmp	r3, r5
 8006f2a:	dc26      	bgt.n	8006f7a <_printf_common+0x96>
 8006f2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006f30:	6822      	ldr	r2, [r4, #0]
 8006f32:	3b00      	subs	r3, #0
 8006f34:	bf18      	it	ne
 8006f36:	2301      	movne	r3, #1
 8006f38:	0692      	lsls	r2, r2, #26
 8006f3a:	d42b      	bmi.n	8006f94 <_printf_common+0xb0>
 8006f3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006f40:	4641      	mov	r1, r8
 8006f42:	4638      	mov	r0, r7
 8006f44:	47c8      	blx	r9
 8006f46:	3001      	adds	r0, #1
 8006f48:	d01e      	beq.n	8006f88 <_printf_common+0xa4>
 8006f4a:	6823      	ldr	r3, [r4, #0]
 8006f4c:	6922      	ldr	r2, [r4, #16]
 8006f4e:	f003 0306 	and.w	r3, r3, #6
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	bf02      	ittt	eq
 8006f56:	68e5      	ldreq	r5, [r4, #12]
 8006f58:	6833      	ldreq	r3, [r6, #0]
 8006f5a:	1aed      	subeq	r5, r5, r3
 8006f5c:	68a3      	ldr	r3, [r4, #8]
 8006f5e:	bf0c      	ite	eq
 8006f60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f64:	2500      	movne	r5, #0
 8006f66:	4293      	cmp	r3, r2
 8006f68:	bfc4      	itt	gt
 8006f6a:	1a9b      	subgt	r3, r3, r2
 8006f6c:	18ed      	addgt	r5, r5, r3
 8006f6e:	2600      	movs	r6, #0
 8006f70:	341a      	adds	r4, #26
 8006f72:	42b5      	cmp	r5, r6
 8006f74:	d11a      	bne.n	8006fac <_printf_common+0xc8>
 8006f76:	2000      	movs	r0, #0
 8006f78:	e008      	b.n	8006f8c <_printf_common+0xa8>
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	4652      	mov	r2, sl
 8006f7e:	4641      	mov	r1, r8
 8006f80:	4638      	mov	r0, r7
 8006f82:	47c8      	blx	r9
 8006f84:	3001      	adds	r0, #1
 8006f86:	d103      	bne.n	8006f90 <_printf_common+0xac>
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f90:	3501      	adds	r5, #1
 8006f92:	e7c6      	b.n	8006f22 <_printf_common+0x3e>
 8006f94:	18e1      	adds	r1, r4, r3
 8006f96:	1c5a      	adds	r2, r3, #1
 8006f98:	2030      	movs	r0, #48	@ 0x30
 8006f9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006f9e:	4422      	add	r2, r4
 8006fa0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006fa4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006fa8:	3302      	adds	r3, #2
 8006faa:	e7c7      	b.n	8006f3c <_printf_common+0x58>
 8006fac:	2301      	movs	r3, #1
 8006fae:	4622      	mov	r2, r4
 8006fb0:	4641      	mov	r1, r8
 8006fb2:	4638      	mov	r0, r7
 8006fb4:	47c8      	blx	r9
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	d0e6      	beq.n	8006f88 <_printf_common+0xa4>
 8006fba:	3601      	adds	r6, #1
 8006fbc:	e7d9      	b.n	8006f72 <_printf_common+0x8e>
	...

08006fc0 <_printf_i>:
 8006fc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006fc4:	7e0f      	ldrb	r7, [r1, #24]
 8006fc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006fc8:	2f78      	cmp	r7, #120	@ 0x78
 8006fca:	4691      	mov	r9, r2
 8006fcc:	4680      	mov	r8, r0
 8006fce:	460c      	mov	r4, r1
 8006fd0:	469a      	mov	sl, r3
 8006fd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006fd6:	d807      	bhi.n	8006fe8 <_printf_i+0x28>
 8006fd8:	2f62      	cmp	r7, #98	@ 0x62
 8006fda:	d80a      	bhi.n	8006ff2 <_printf_i+0x32>
 8006fdc:	2f00      	cmp	r7, #0
 8006fde:	f000 80d2 	beq.w	8007186 <_printf_i+0x1c6>
 8006fe2:	2f58      	cmp	r7, #88	@ 0x58
 8006fe4:	f000 80b9 	beq.w	800715a <_printf_i+0x19a>
 8006fe8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006fec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ff0:	e03a      	b.n	8007068 <_printf_i+0xa8>
 8006ff2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006ff6:	2b15      	cmp	r3, #21
 8006ff8:	d8f6      	bhi.n	8006fe8 <_printf_i+0x28>
 8006ffa:	a101      	add	r1, pc, #4	@ (adr r1, 8007000 <_printf_i+0x40>)
 8006ffc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007000:	08007059 	.word	0x08007059
 8007004:	0800706d 	.word	0x0800706d
 8007008:	08006fe9 	.word	0x08006fe9
 800700c:	08006fe9 	.word	0x08006fe9
 8007010:	08006fe9 	.word	0x08006fe9
 8007014:	08006fe9 	.word	0x08006fe9
 8007018:	0800706d 	.word	0x0800706d
 800701c:	08006fe9 	.word	0x08006fe9
 8007020:	08006fe9 	.word	0x08006fe9
 8007024:	08006fe9 	.word	0x08006fe9
 8007028:	08006fe9 	.word	0x08006fe9
 800702c:	0800716d 	.word	0x0800716d
 8007030:	08007097 	.word	0x08007097
 8007034:	08007127 	.word	0x08007127
 8007038:	08006fe9 	.word	0x08006fe9
 800703c:	08006fe9 	.word	0x08006fe9
 8007040:	0800718f 	.word	0x0800718f
 8007044:	08006fe9 	.word	0x08006fe9
 8007048:	08007097 	.word	0x08007097
 800704c:	08006fe9 	.word	0x08006fe9
 8007050:	08006fe9 	.word	0x08006fe9
 8007054:	0800712f 	.word	0x0800712f
 8007058:	6833      	ldr	r3, [r6, #0]
 800705a:	1d1a      	adds	r2, r3, #4
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	6032      	str	r2, [r6, #0]
 8007060:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007064:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007068:	2301      	movs	r3, #1
 800706a:	e09d      	b.n	80071a8 <_printf_i+0x1e8>
 800706c:	6833      	ldr	r3, [r6, #0]
 800706e:	6820      	ldr	r0, [r4, #0]
 8007070:	1d19      	adds	r1, r3, #4
 8007072:	6031      	str	r1, [r6, #0]
 8007074:	0606      	lsls	r6, r0, #24
 8007076:	d501      	bpl.n	800707c <_printf_i+0xbc>
 8007078:	681d      	ldr	r5, [r3, #0]
 800707a:	e003      	b.n	8007084 <_printf_i+0xc4>
 800707c:	0645      	lsls	r5, r0, #25
 800707e:	d5fb      	bpl.n	8007078 <_printf_i+0xb8>
 8007080:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007084:	2d00      	cmp	r5, #0
 8007086:	da03      	bge.n	8007090 <_printf_i+0xd0>
 8007088:	232d      	movs	r3, #45	@ 0x2d
 800708a:	426d      	negs	r5, r5
 800708c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007090:	4859      	ldr	r0, [pc, #356]	@ (80071f8 <_printf_i+0x238>)
 8007092:	230a      	movs	r3, #10
 8007094:	e011      	b.n	80070ba <_printf_i+0xfa>
 8007096:	6821      	ldr	r1, [r4, #0]
 8007098:	6833      	ldr	r3, [r6, #0]
 800709a:	0608      	lsls	r0, r1, #24
 800709c:	f853 5b04 	ldr.w	r5, [r3], #4
 80070a0:	d402      	bmi.n	80070a8 <_printf_i+0xe8>
 80070a2:	0649      	lsls	r1, r1, #25
 80070a4:	bf48      	it	mi
 80070a6:	b2ad      	uxthmi	r5, r5
 80070a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80070aa:	4853      	ldr	r0, [pc, #332]	@ (80071f8 <_printf_i+0x238>)
 80070ac:	6033      	str	r3, [r6, #0]
 80070ae:	bf14      	ite	ne
 80070b0:	230a      	movne	r3, #10
 80070b2:	2308      	moveq	r3, #8
 80070b4:	2100      	movs	r1, #0
 80070b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80070ba:	6866      	ldr	r6, [r4, #4]
 80070bc:	60a6      	str	r6, [r4, #8]
 80070be:	2e00      	cmp	r6, #0
 80070c0:	bfa2      	ittt	ge
 80070c2:	6821      	ldrge	r1, [r4, #0]
 80070c4:	f021 0104 	bicge.w	r1, r1, #4
 80070c8:	6021      	strge	r1, [r4, #0]
 80070ca:	b90d      	cbnz	r5, 80070d0 <_printf_i+0x110>
 80070cc:	2e00      	cmp	r6, #0
 80070ce:	d04b      	beq.n	8007168 <_printf_i+0x1a8>
 80070d0:	4616      	mov	r6, r2
 80070d2:	fbb5 f1f3 	udiv	r1, r5, r3
 80070d6:	fb03 5711 	mls	r7, r3, r1, r5
 80070da:	5dc7      	ldrb	r7, [r0, r7]
 80070dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80070e0:	462f      	mov	r7, r5
 80070e2:	42bb      	cmp	r3, r7
 80070e4:	460d      	mov	r5, r1
 80070e6:	d9f4      	bls.n	80070d2 <_printf_i+0x112>
 80070e8:	2b08      	cmp	r3, #8
 80070ea:	d10b      	bne.n	8007104 <_printf_i+0x144>
 80070ec:	6823      	ldr	r3, [r4, #0]
 80070ee:	07df      	lsls	r7, r3, #31
 80070f0:	d508      	bpl.n	8007104 <_printf_i+0x144>
 80070f2:	6923      	ldr	r3, [r4, #16]
 80070f4:	6861      	ldr	r1, [r4, #4]
 80070f6:	4299      	cmp	r1, r3
 80070f8:	bfde      	ittt	le
 80070fa:	2330      	movle	r3, #48	@ 0x30
 80070fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007100:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007104:	1b92      	subs	r2, r2, r6
 8007106:	6122      	str	r2, [r4, #16]
 8007108:	f8cd a000 	str.w	sl, [sp]
 800710c:	464b      	mov	r3, r9
 800710e:	aa03      	add	r2, sp, #12
 8007110:	4621      	mov	r1, r4
 8007112:	4640      	mov	r0, r8
 8007114:	f7ff fee6 	bl	8006ee4 <_printf_common>
 8007118:	3001      	adds	r0, #1
 800711a:	d14a      	bne.n	80071b2 <_printf_i+0x1f2>
 800711c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007120:	b004      	add	sp, #16
 8007122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007126:	6823      	ldr	r3, [r4, #0]
 8007128:	f043 0320 	orr.w	r3, r3, #32
 800712c:	6023      	str	r3, [r4, #0]
 800712e:	4833      	ldr	r0, [pc, #204]	@ (80071fc <_printf_i+0x23c>)
 8007130:	2778      	movs	r7, #120	@ 0x78
 8007132:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007136:	6823      	ldr	r3, [r4, #0]
 8007138:	6831      	ldr	r1, [r6, #0]
 800713a:	061f      	lsls	r7, r3, #24
 800713c:	f851 5b04 	ldr.w	r5, [r1], #4
 8007140:	d402      	bmi.n	8007148 <_printf_i+0x188>
 8007142:	065f      	lsls	r7, r3, #25
 8007144:	bf48      	it	mi
 8007146:	b2ad      	uxthmi	r5, r5
 8007148:	6031      	str	r1, [r6, #0]
 800714a:	07d9      	lsls	r1, r3, #31
 800714c:	bf44      	itt	mi
 800714e:	f043 0320 	orrmi.w	r3, r3, #32
 8007152:	6023      	strmi	r3, [r4, #0]
 8007154:	b11d      	cbz	r5, 800715e <_printf_i+0x19e>
 8007156:	2310      	movs	r3, #16
 8007158:	e7ac      	b.n	80070b4 <_printf_i+0xf4>
 800715a:	4827      	ldr	r0, [pc, #156]	@ (80071f8 <_printf_i+0x238>)
 800715c:	e7e9      	b.n	8007132 <_printf_i+0x172>
 800715e:	6823      	ldr	r3, [r4, #0]
 8007160:	f023 0320 	bic.w	r3, r3, #32
 8007164:	6023      	str	r3, [r4, #0]
 8007166:	e7f6      	b.n	8007156 <_printf_i+0x196>
 8007168:	4616      	mov	r6, r2
 800716a:	e7bd      	b.n	80070e8 <_printf_i+0x128>
 800716c:	6833      	ldr	r3, [r6, #0]
 800716e:	6825      	ldr	r5, [r4, #0]
 8007170:	6961      	ldr	r1, [r4, #20]
 8007172:	1d18      	adds	r0, r3, #4
 8007174:	6030      	str	r0, [r6, #0]
 8007176:	062e      	lsls	r6, r5, #24
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	d501      	bpl.n	8007180 <_printf_i+0x1c0>
 800717c:	6019      	str	r1, [r3, #0]
 800717e:	e002      	b.n	8007186 <_printf_i+0x1c6>
 8007180:	0668      	lsls	r0, r5, #25
 8007182:	d5fb      	bpl.n	800717c <_printf_i+0x1bc>
 8007184:	8019      	strh	r1, [r3, #0]
 8007186:	2300      	movs	r3, #0
 8007188:	6123      	str	r3, [r4, #16]
 800718a:	4616      	mov	r6, r2
 800718c:	e7bc      	b.n	8007108 <_printf_i+0x148>
 800718e:	6833      	ldr	r3, [r6, #0]
 8007190:	1d1a      	adds	r2, r3, #4
 8007192:	6032      	str	r2, [r6, #0]
 8007194:	681e      	ldr	r6, [r3, #0]
 8007196:	6862      	ldr	r2, [r4, #4]
 8007198:	2100      	movs	r1, #0
 800719a:	4630      	mov	r0, r6
 800719c:	f7f9 f828 	bl	80001f0 <memchr>
 80071a0:	b108      	cbz	r0, 80071a6 <_printf_i+0x1e6>
 80071a2:	1b80      	subs	r0, r0, r6
 80071a4:	6060      	str	r0, [r4, #4]
 80071a6:	6863      	ldr	r3, [r4, #4]
 80071a8:	6123      	str	r3, [r4, #16]
 80071aa:	2300      	movs	r3, #0
 80071ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071b0:	e7aa      	b.n	8007108 <_printf_i+0x148>
 80071b2:	6923      	ldr	r3, [r4, #16]
 80071b4:	4632      	mov	r2, r6
 80071b6:	4649      	mov	r1, r9
 80071b8:	4640      	mov	r0, r8
 80071ba:	47d0      	blx	sl
 80071bc:	3001      	adds	r0, #1
 80071be:	d0ad      	beq.n	800711c <_printf_i+0x15c>
 80071c0:	6823      	ldr	r3, [r4, #0]
 80071c2:	079b      	lsls	r3, r3, #30
 80071c4:	d413      	bmi.n	80071ee <_printf_i+0x22e>
 80071c6:	68e0      	ldr	r0, [r4, #12]
 80071c8:	9b03      	ldr	r3, [sp, #12]
 80071ca:	4298      	cmp	r0, r3
 80071cc:	bfb8      	it	lt
 80071ce:	4618      	movlt	r0, r3
 80071d0:	e7a6      	b.n	8007120 <_printf_i+0x160>
 80071d2:	2301      	movs	r3, #1
 80071d4:	4632      	mov	r2, r6
 80071d6:	4649      	mov	r1, r9
 80071d8:	4640      	mov	r0, r8
 80071da:	47d0      	blx	sl
 80071dc:	3001      	adds	r0, #1
 80071de:	d09d      	beq.n	800711c <_printf_i+0x15c>
 80071e0:	3501      	adds	r5, #1
 80071e2:	68e3      	ldr	r3, [r4, #12]
 80071e4:	9903      	ldr	r1, [sp, #12]
 80071e6:	1a5b      	subs	r3, r3, r1
 80071e8:	42ab      	cmp	r3, r5
 80071ea:	dcf2      	bgt.n	80071d2 <_printf_i+0x212>
 80071ec:	e7eb      	b.n	80071c6 <_printf_i+0x206>
 80071ee:	2500      	movs	r5, #0
 80071f0:	f104 0619 	add.w	r6, r4, #25
 80071f4:	e7f5      	b.n	80071e2 <_printf_i+0x222>
 80071f6:	bf00      	nop
 80071f8:	0800a65b 	.word	0x0800a65b
 80071fc:	0800a66c 	.word	0x0800a66c

08007200 <_scanf_float>:
 8007200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007204:	b087      	sub	sp, #28
 8007206:	4617      	mov	r7, r2
 8007208:	9303      	str	r3, [sp, #12]
 800720a:	688b      	ldr	r3, [r1, #8]
 800720c:	1e5a      	subs	r2, r3, #1
 800720e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007212:	bf81      	itttt	hi
 8007214:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007218:	eb03 0b05 	addhi.w	fp, r3, r5
 800721c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007220:	608b      	strhi	r3, [r1, #8]
 8007222:	680b      	ldr	r3, [r1, #0]
 8007224:	460a      	mov	r2, r1
 8007226:	f04f 0500 	mov.w	r5, #0
 800722a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800722e:	f842 3b1c 	str.w	r3, [r2], #28
 8007232:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007236:	4680      	mov	r8, r0
 8007238:	460c      	mov	r4, r1
 800723a:	bf98      	it	ls
 800723c:	f04f 0b00 	movls.w	fp, #0
 8007240:	9201      	str	r2, [sp, #4]
 8007242:	4616      	mov	r6, r2
 8007244:	46aa      	mov	sl, r5
 8007246:	46a9      	mov	r9, r5
 8007248:	9502      	str	r5, [sp, #8]
 800724a:	68a2      	ldr	r2, [r4, #8]
 800724c:	b152      	cbz	r2, 8007264 <_scanf_float+0x64>
 800724e:	683b      	ldr	r3, [r7, #0]
 8007250:	781b      	ldrb	r3, [r3, #0]
 8007252:	2b4e      	cmp	r3, #78	@ 0x4e
 8007254:	d864      	bhi.n	8007320 <_scanf_float+0x120>
 8007256:	2b40      	cmp	r3, #64	@ 0x40
 8007258:	d83c      	bhi.n	80072d4 <_scanf_float+0xd4>
 800725a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800725e:	b2c8      	uxtb	r0, r1
 8007260:	280e      	cmp	r0, #14
 8007262:	d93a      	bls.n	80072da <_scanf_float+0xda>
 8007264:	f1b9 0f00 	cmp.w	r9, #0
 8007268:	d003      	beq.n	8007272 <_scanf_float+0x72>
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007276:	f1ba 0f01 	cmp.w	sl, #1
 800727a:	f200 8117 	bhi.w	80074ac <_scanf_float+0x2ac>
 800727e:	9b01      	ldr	r3, [sp, #4]
 8007280:	429e      	cmp	r6, r3
 8007282:	f200 8108 	bhi.w	8007496 <_scanf_float+0x296>
 8007286:	2001      	movs	r0, #1
 8007288:	b007      	add	sp, #28
 800728a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800728e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007292:	2a0d      	cmp	r2, #13
 8007294:	d8e6      	bhi.n	8007264 <_scanf_float+0x64>
 8007296:	a101      	add	r1, pc, #4	@ (adr r1, 800729c <_scanf_float+0x9c>)
 8007298:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800729c:	080073e3 	.word	0x080073e3
 80072a0:	08007265 	.word	0x08007265
 80072a4:	08007265 	.word	0x08007265
 80072a8:	08007265 	.word	0x08007265
 80072ac:	08007443 	.word	0x08007443
 80072b0:	0800741b 	.word	0x0800741b
 80072b4:	08007265 	.word	0x08007265
 80072b8:	08007265 	.word	0x08007265
 80072bc:	080073f1 	.word	0x080073f1
 80072c0:	08007265 	.word	0x08007265
 80072c4:	08007265 	.word	0x08007265
 80072c8:	08007265 	.word	0x08007265
 80072cc:	08007265 	.word	0x08007265
 80072d0:	080073a9 	.word	0x080073a9
 80072d4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80072d8:	e7db      	b.n	8007292 <_scanf_float+0x92>
 80072da:	290e      	cmp	r1, #14
 80072dc:	d8c2      	bhi.n	8007264 <_scanf_float+0x64>
 80072de:	a001      	add	r0, pc, #4	@ (adr r0, 80072e4 <_scanf_float+0xe4>)
 80072e0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80072e4:	08007399 	.word	0x08007399
 80072e8:	08007265 	.word	0x08007265
 80072ec:	08007399 	.word	0x08007399
 80072f0:	0800742f 	.word	0x0800742f
 80072f4:	08007265 	.word	0x08007265
 80072f8:	08007341 	.word	0x08007341
 80072fc:	0800737f 	.word	0x0800737f
 8007300:	0800737f 	.word	0x0800737f
 8007304:	0800737f 	.word	0x0800737f
 8007308:	0800737f 	.word	0x0800737f
 800730c:	0800737f 	.word	0x0800737f
 8007310:	0800737f 	.word	0x0800737f
 8007314:	0800737f 	.word	0x0800737f
 8007318:	0800737f 	.word	0x0800737f
 800731c:	0800737f 	.word	0x0800737f
 8007320:	2b6e      	cmp	r3, #110	@ 0x6e
 8007322:	d809      	bhi.n	8007338 <_scanf_float+0x138>
 8007324:	2b60      	cmp	r3, #96	@ 0x60
 8007326:	d8b2      	bhi.n	800728e <_scanf_float+0x8e>
 8007328:	2b54      	cmp	r3, #84	@ 0x54
 800732a:	d07b      	beq.n	8007424 <_scanf_float+0x224>
 800732c:	2b59      	cmp	r3, #89	@ 0x59
 800732e:	d199      	bne.n	8007264 <_scanf_float+0x64>
 8007330:	2d07      	cmp	r5, #7
 8007332:	d197      	bne.n	8007264 <_scanf_float+0x64>
 8007334:	2508      	movs	r5, #8
 8007336:	e02c      	b.n	8007392 <_scanf_float+0x192>
 8007338:	2b74      	cmp	r3, #116	@ 0x74
 800733a:	d073      	beq.n	8007424 <_scanf_float+0x224>
 800733c:	2b79      	cmp	r3, #121	@ 0x79
 800733e:	e7f6      	b.n	800732e <_scanf_float+0x12e>
 8007340:	6821      	ldr	r1, [r4, #0]
 8007342:	05c8      	lsls	r0, r1, #23
 8007344:	d51b      	bpl.n	800737e <_scanf_float+0x17e>
 8007346:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800734a:	6021      	str	r1, [r4, #0]
 800734c:	f109 0901 	add.w	r9, r9, #1
 8007350:	f1bb 0f00 	cmp.w	fp, #0
 8007354:	d003      	beq.n	800735e <_scanf_float+0x15e>
 8007356:	3201      	adds	r2, #1
 8007358:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800735c:	60a2      	str	r2, [r4, #8]
 800735e:	68a3      	ldr	r3, [r4, #8]
 8007360:	3b01      	subs	r3, #1
 8007362:	60a3      	str	r3, [r4, #8]
 8007364:	6923      	ldr	r3, [r4, #16]
 8007366:	3301      	adds	r3, #1
 8007368:	6123      	str	r3, [r4, #16]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	3b01      	subs	r3, #1
 800736e:	2b00      	cmp	r3, #0
 8007370:	607b      	str	r3, [r7, #4]
 8007372:	f340 8087 	ble.w	8007484 <_scanf_float+0x284>
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	3301      	adds	r3, #1
 800737a:	603b      	str	r3, [r7, #0]
 800737c:	e765      	b.n	800724a <_scanf_float+0x4a>
 800737e:	eb1a 0105 	adds.w	r1, sl, r5
 8007382:	f47f af6f 	bne.w	8007264 <_scanf_float+0x64>
 8007386:	6822      	ldr	r2, [r4, #0]
 8007388:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800738c:	6022      	str	r2, [r4, #0]
 800738e:	460d      	mov	r5, r1
 8007390:	468a      	mov	sl, r1
 8007392:	f806 3b01 	strb.w	r3, [r6], #1
 8007396:	e7e2      	b.n	800735e <_scanf_float+0x15e>
 8007398:	6822      	ldr	r2, [r4, #0]
 800739a:	0610      	lsls	r0, r2, #24
 800739c:	f57f af62 	bpl.w	8007264 <_scanf_float+0x64>
 80073a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073a4:	6022      	str	r2, [r4, #0]
 80073a6:	e7f4      	b.n	8007392 <_scanf_float+0x192>
 80073a8:	f1ba 0f00 	cmp.w	sl, #0
 80073ac:	d10e      	bne.n	80073cc <_scanf_float+0x1cc>
 80073ae:	f1b9 0f00 	cmp.w	r9, #0
 80073b2:	d10e      	bne.n	80073d2 <_scanf_float+0x1d2>
 80073b4:	6822      	ldr	r2, [r4, #0]
 80073b6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80073ba:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80073be:	d108      	bne.n	80073d2 <_scanf_float+0x1d2>
 80073c0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80073c4:	6022      	str	r2, [r4, #0]
 80073c6:	f04f 0a01 	mov.w	sl, #1
 80073ca:	e7e2      	b.n	8007392 <_scanf_float+0x192>
 80073cc:	f1ba 0f02 	cmp.w	sl, #2
 80073d0:	d055      	beq.n	800747e <_scanf_float+0x27e>
 80073d2:	2d01      	cmp	r5, #1
 80073d4:	d002      	beq.n	80073dc <_scanf_float+0x1dc>
 80073d6:	2d04      	cmp	r5, #4
 80073d8:	f47f af44 	bne.w	8007264 <_scanf_float+0x64>
 80073dc:	3501      	adds	r5, #1
 80073de:	b2ed      	uxtb	r5, r5
 80073e0:	e7d7      	b.n	8007392 <_scanf_float+0x192>
 80073e2:	f1ba 0f01 	cmp.w	sl, #1
 80073e6:	f47f af3d 	bne.w	8007264 <_scanf_float+0x64>
 80073ea:	f04f 0a02 	mov.w	sl, #2
 80073ee:	e7d0      	b.n	8007392 <_scanf_float+0x192>
 80073f0:	b97d      	cbnz	r5, 8007412 <_scanf_float+0x212>
 80073f2:	f1b9 0f00 	cmp.w	r9, #0
 80073f6:	f47f af38 	bne.w	800726a <_scanf_float+0x6a>
 80073fa:	6822      	ldr	r2, [r4, #0]
 80073fc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007400:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007404:	f040 8108 	bne.w	8007618 <_scanf_float+0x418>
 8007408:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800740c:	6022      	str	r2, [r4, #0]
 800740e:	2501      	movs	r5, #1
 8007410:	e7bf      	b.n	8007392 <_scanf_float+0x192>
 8007412:	2d03      	cmp	r5, #3
 8007414:	d0e2      	beq.n	80073dc <_scanf_float+0x1dc>
 8007416:	2d05      	cmp	r5, #5
 8007418:	e7de      	b.n	80073d8 <_scanf_float+0x1d8>
 800741a:	2d02      	cmp	r5, #2
 800741c:	f47f af22 	bne.w	8007264 <_scanf_float+0x64>
 8007420:	2503      	movs	r5, #3
 8007422:	e7b6      	b.n	8007392 <_scanf_float+0x192>
 8007424:	2d06      	cmp	r5, #6
 8007426:	f47f af1d 	bne.w	8007264 <_scanf_float+0x64>
 800742a:	2507      	movs	r5, #7
 800742c:	e7b1      	b.n	8007392 <_scanf_float+0x192>
 800742e:	6822      	ldr	r2, [r4, #0]
 8007430:	0591      	lsls	r1, r2, #22
 8007432:	f57f af17 	bpl.w	8007264 <_scanf_float+0x64>
 8007436:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800743a:	6022      	str	r2, [r4, #0]
 800743c:	f8cd 9008 	str.w	r9, [sp, #8]
 8007440:	e7a7      	b.n	8007392 <_scanf_float+0x192>
 8007442:	6822      	ldr	r2, [r4, #0]
 8007444:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007448:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800744c:	d006      	beq.n	800745c <_scanf_float+0x25c>
 800744e:	0550      	lsls	r0, r2, #21
 8007450:	f57f af08 	bpl.w	8007264 <_scanf_float+0x64>
 8007454:	f1b9 0f00 	cmp.w	r9, #0
 8007458:	f000 80de 	beq.w	8007618 <_scanf_float+0x418>
 800745c:	0591      	lsls	r1, r2, #22
 800745e:	bf58      	it	pl
 8007460:	9902      	ldrpl	r1, [sp, #8]
 8007462:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007466:	bf58      	it	pl
 8007468:	eba9 0101 	subpl.w	r1, r9, r1
 800746c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007470:	bf58      	it	pl
 8007472:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007476:	6022      	str	r2, [r4, #0]
 8007478:	f04f 0900 	mov.w	r9, #0
 800747c:	e789      	b.n	8007392 <_scanf_float+0x192>
 800747e:	f04f 0a03 	mov.w	sl, #3
 8007482:	e786      	b.n	8007392 <_scanf_float+0x192>
 8007484:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007488:	4639      	mov	r1, r7
 800748a:	4640      	mov	r0, r8
 800748c:	4798      	blx	r3
 800748e:	2800      	cmp	r0, #0
 8007490:	f43f aedb 	beq.w	800724a <_scanf_float+0x4a>
 8007494:	e6e6      	b.n	8007264 <_scanf_float+0x64>
 8007496:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800749a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800749e:	463a      	mov	r2, r7
 80074a0:	4640      	mov	r0, r8
 80074a2:	4798      	blx	r3
 80074a4:	6923      	ldr	r3, [r4, #16]
 80074a6:	3b01      	subs	r3, #1
 80074a8:	6123      	str	r3, [r4, #16]
 80074aa:	e6e8      	b.n	800727e <_scanf_float+0x7e>
 80074ac:	1e6b      	subs	r3, r5, #1
 80074ae:	2b06      	cmp	r3, #6
 80074b0:	d824      	bhi.n	80074fc <_scanf_float+0x2fc>
 80074b2:	2d02      	cmp	r5, #2
 80074b4:	d836      	bhi.n	8007524 <_scanf_float+0x324>
 80074b6:	9b01      	ldr	r3, [sp, #4]
 80074b8:	429e      	cmp	r6, r3
 80074ba:	f67f aee4 	bls.w	8007286 <_scanf_float+0x86>
 80074be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074c6:	463a      	mov	r2, r7
 80074c8:	4640      	mov	r0, r8
 80074ca:	4798      	blx	r3
 80074cc:	6923      	ldr	r3, [r4, #16]
 80074ce:	3b01      	subs	r3, #1
 80074d0:	6123      	str	r3, [r4, #16]
 80074d2:	e7f0      	b.n	80074b6 <_scanf_float+0x2b6>
 80074d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80074d8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80074dc:	463a      	mov	r2, r7
 80074de:	4640      	mov	r0, r8
 80074e0:	4798      	blx	r3
 80074e2:	6923      	ldr	r3, [r4, #16]
 80074e4:	3b01      	subs	r3, #1
 80074e6:	6123      	str	r3, [r4, #16]
 80074e8:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80074ec:	fa5f fa8a 	uxtb.w	sl, sl
 80074f0:	f1ba 0f02 	cmp.w	sl, #2
 80074f4:	d1ee      	bne.n	80074d4 <_scanf_float+0x2d4>
 80074f6:	3d03      	subs	r5, #3
 80074f8:	b2ed      	uxtb	r5, r5
 80074fa:	1b76      	subs	r6, r6, r5
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	05da      	lsls	r2, r3, #23
 8007500:	d530      	bpl.n	8007564 <_scanf_float+0x364>
 8007502:	055b      	lsls	r3, r3, #21
 8007504:	d511      	bpl.n	800752a <_scanf_float+0x32a>
 8007506:	9b01      	ldr	r3, [sp, #4]
 8007508:	429e      	cmp	r6, r3
 800750a:	f67f aebc 	bls.w	8007286 <_scanf_float+0x86>
 800750e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007512:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007516:	463a      	mov	r2, r7
 8007518:	4640      	mov	r0, r8
 800751a:	4798      	blx	r3
 800751c:	6923      	ldr	r3, [r4, #16]
 800751e:	3b01      	subs	r3, #1
 8007520:	6123      	str	r3, [r4, #16]
 8007522:	e7f0      	b.n	8007506 <_scanf_float+0x306>
 8007524:	46aa      	mov	sl, r5
 8007526:	46b3      	mov	fp, r6
 8007528:	e7de      	b.n	80074e8 <_scanf_float+0x2e8>
 800752a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800752e:	6923      	ldr	r3, [r4, #16]
 8007530:	2965      	cmp	r1, #101	@ 0x65
 8007532:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007536:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800753a:	6123      	str	r3, [r4, #16]
 800753c:	d00c      	beq.n	8007558 <_scanf_float+0x358>
 800753e:	2945      	cmp	r1, #69	@ 0x45
 8007540:	d00a      	beq.n	8007558 <_scanf_float+0x358>
 8007542:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007546:	463a      	mov	r2, r7
 8007548:	4640      	mov	r0, r8
 800754a:	4798      	blx	r3
 800754c:	6923      	ldr	r3, [r4, #16]
 800754e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007552:	3b01      	subs	r3, #1
 8007554:	1eb5      	subs	r5, r6, #2
 8007556:	6123      	str	r3, [r4, #16]
 8007558:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800755c:	463a      	mov	r2, r7
 800755e:	4640      	mov	r0, r8
 8007560:	4798      	blx	r3
 8007562:	462e      	mov	r6, r5
 8007564:	6822      	ldr	r2, [r4, #0]
 8007566:	f012 0210 	ands.w	r2, r2, #16
 800756a:	d001      	beq.n	8007570 <_scanf_float+0x370>
 800756c:	2000      	movs	r0, #0
 800756e:	e68b      	b.n	8007288 <_scanf_float+0x88>
 8007570:	7032      	strb	r2, [r6, #0]
 8007572:	6823      	ldr	r3, [r4, #0]
 8007574:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800757c:	d11c      	bne.n	80075b8 <_scanf_float+0x3b8>
 800757e:	9b02      	ldr	r3, [sp, #8]
 8007580:	454b      	cmp	r3, r9
 8007582:	eba3 0209 	sub.w	r2, r3, r9
 8007586:	d123      	bne.n	80075d0 <_scanf_float+0x3d0>
 8007588:	9901      	ldr	r1, [sp, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	4640      	mov	r0, r8
 800758e:	f7ff f947 	bl	8006820 <_strtod_r>
 8007592:	9b03      	ldr	r3, [sp, #12]
 8007594:	6821      	ldr	r1, [r4, #0]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f011 0f02 	tst.w	r1, #2
 800759c:	ec57 6b10 	vmov	r6, r7, d0
 80075a0:	f103 0204 	add.w	r2, r3, #4
 80075a4:	d01f      	beq.n	80075e6 <_scanf_float+0x3e6>
 80075a6:	9903      	ldr	r1, [sp, #12]
 80075a8:	600a      	str	r2, [r1, #0]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	e9c3 6700 	strd	r6, r7, [r3]
 80075b0:	68e3      	ldr	r3, [r4, #12]
 80075b2:	3301      	adds	r3, #1
 80075b4:	60e3      	str	r3, [r4, #12]
 80075b6:	e7d9      	b.n	800756c <_scanf_float+0x36c>
 80075b8:	9b04      	ldr	r3, [sp, #16]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d0e4      	beq.n	8007588 <_scanf_float+0x388>
 80075be:	9905      	ldr	r1, [sp, #20]
 80075c0:	230a      	movs	r3, #10
 80075c2:	3101      	adds	r1, #1
 80075c4:	4640      	mov	r0, r8
 80075c6:	f7ff f9b7 	bl	8006938 <_strtol_r>
 80075ca:	9b04      	ldr	r3, [sp, #16]
 80075cc:	9e05      	ldr	r6, [sp, #20]
 80075ce:	1ac2      	subs	r2, r0, r3
 80075d0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80075d4:	429e      	cmp	r6, r3
 80075d6:	bf28      	it	cs
 80075d8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80075dc:	4910      	ldr	r1, [pc, #64]	@ (8007620 <_scanf_float+0x420>)
 80075de:	4630      	mov	r0, r6
 80075e0:	f000 f8e4 	bl	80077ac <siprintf>
 80075e4:	e7d0      	b.n	8007588 <_scanf_float+0x388>
 80075e6:	f011 0f04 	tst.w	r1, #4
 80075ea:	9903      	ldr	r1, [sp, #12]
 80075ec:	600a      	str	r2, [r1, #0]
 80075ee:	d1dc      	bne.n	80075aa <_scanf_float+0x3aa>
 80075f0:	681d      	ldr	r5, [r3, #0]
 80075f2:	4632      	mov	r2, r6
 80075f4:	463b      	mov	r3, r7
 80075f6:	4630      	mov	r0, r6
 80075f8:	4639      	mov	r1, r7
 80075fa:	f7f9 faa7 	bl	8000b4c <__aeabi_dcmpun>
 80075fe:	b128      	cbz	r0, 800760c <_scanf_float+0x40c>
 8007600:	4808      	ldr	r0, [pc, #32]	@ (8007624 <_scanf_float+0x424>)
 8007602:	f000 fa91 	bl	8007b28 <nanf>
 8007606:	ed85 0a00 	vstr	s0, [r5]
 800760a:	e7d1      	b.n	80075b0 <_scanf_float+0x3b0>
 800760c:	4630      	mov	r0, r6
 800760e:	4639      	mov	r1, r7
 8007610:	f7f9 fafa 	bl	8000c08 <__aeabi_d2f>
 8007614:	6028      	str	r0, [r5, #0]
 8007616:	e7cb      	b.n	80075b0 <_scanf_float+0x3b0>
 8007618:	f04f 0900 	mov.w	r9, #0
 800761c:	e629      	b.n	8007272 <_scanf_float+0x72>
 800761e:	bf00      	nop
 8007620:	0800a67d 	.word	0x0800a67d
 8007624:	0800a736 	.word	0x0800a736

08007628 <std>:
 8007628:	2300      	movs	r3, #0
 800762a:	b510      	push	{r4, lr}
 800762c:	4604      	mov	r4, r0
 800762e:	e9c0 3300 	strd	r3, r3, [r0]
 8007632:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007636:	6083      	str	r3, [r0, #8]
 8007638:	8181      	strh	r1, [r0, #12]
 800763a:	6643      	str	r3, [r0, #100]	@ 0x64
 800763c:	81c2      	strh	r2, [r0, #14]
 800763e:	6183      	str	r3, [r0, #24]
 8007640:	4619      	mov	r1, r3
 8007642:	2208      	movs	r2, #8
 8007644:	305c      	adds	r0, #92	@ 0x5c
 8007646:	f000 f914 	bl	8007872 <memset>
 800764a:	4b0d      	ldr	r3, [pc, #52]	@ (8007680 <std+0x58>)
 800764c:	6263      	str	r3, [r4, #36]	@ 0x24
 800764e:	4b0d      	ldr	r3, [pc, #52]	@ (8007684 <std+0x5c>)
 8007650:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007652:	4b0d      	ldr	r3, [pc, #52]	@ (8007688 <std+0x60>)
 8007654:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007656:	4b0d      	ldr	r3, [pc, #52]	@ (800768c <std+0x64>)
 8007658:	6323      	str	r3, [r4, #48]	@ 0x30
 800765a:	4b0d      	ldr	r3, [pc, #52]	@ (8007690 <std+0x68>)
 800765c:	6224      	str	r4, [r4, #32]
 800765e:	429c      	cmp	r4, r3
 8007660:	d006      	beq.n	8007670 <std+0x48>
 8007662:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007666:	4294      	cmp	r4, r2
 8007668:	d002      	beq.n	8007670 <std+0x48>
 800766a:	33d0      	adds	r3, #208	@ 0xd0
 800766c:	429c      	cmp	r4, r3
 800766e:	d105      	bne.n	800767c <std+0x54>
 8007670:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007674:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007678:	f000 ba3c 	b.w	8007af4 <__retarget_lock_init_recursive>
 800767c:	bd10      	pop	{r4, pc}
 800767e:	bf00      	nop
 8007680:	080077ed 	.word	0x080077ed
 8007684:	0800780f 	.word	0x0800780f
 8007688:	08007847 	.word	0x08007847
 800768c:	0800786b 	.word	0x0800786b
 8007690:	20004f44 	.word	0x20004f44

08007694 <stdio_exit_handler>:
 8007694:	4a02      	ldr	r2, [pc, #8]	@ (80076a0 <stdio_exit_handler+0xc>)
 8007696:	4903      	ldr	r1, [pc, #12]	@ (80076a4 <stdio_exit_handler+0x10>)
 8007698:	4803      	ldr	r0, [pc, #12]	@ (80076a8 <stdio_exit_handler+0x14>)
 800769a:	f000 b869 	b.w	8007770 <_fwalk_sglue>
 800769e:	bf00      	nop
 80076a0:	2000000c 	.word	0x2000000c
 80076a4:	08009dd5 	.word	0x08009dd5
 80076a8:	20000188 	.word	0x20000188

080076ac <cleanup_stdio>:
 80076ac:	6841      	ldr	r1, [r0, #4]
 80076ae:	4b0c      	ldr	r3, [pc, #48]	@ (80076e0 <cleanup_stdio+0x34>)
 80076b0:	4299      	cmp	r1, r3
 80076b2:	b510      	push	{r4, lr}
 80076b4:	4604      	mov	r4, r0
 80076b6:	d001      	beq.n	80076bc <cleanup_stdio+0x10>
 80076b8:	f002 fb8c 	bl	8009dd4 <_fflush_r>
 80076bc:	68a1      	ldr	r1, [r4, #8]
 80076be:	4b09      	ldr	r3, [pc, #36]	@ (80076e4 <cleanup_stdio+0x38>)
 80076c0:	4299      	cmp	r1, r3
 80076c2:	d002      	beq.n	80076ca <cleanup_stdio+0x1e>
 80076c4:	4620      	mov	r0, r4
 80076c6:	f002 fb85 	bl	8009dd4 <_fflush_r>
 80076ca:	68e1      	ldr	r1, [r4, #12]
 80076cc:	4b06      	ldr	r3, [pc, #24]	@ (80076e8 <cleanup_stdio+0x3c>)
 80076ce:	4299      	cmp	r1, r3
 80076d0:	d004      	beq.n	80076dc <cleanup_stdio+0x30>
 80076d2:	4620      	mov	r0, r4
 80076d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80076d8:	f002 bb7c 	b.w	8009dd4 <_fflush_r>
 80076dc:	bd10      	pop	{r4, pc}
 80076de:	bf00      	nop
 80076e0:	20004f44 	.word	0x20004f44
 80076e4:	20004fac 	.word	0x20004fac
 80076e8:	20005014 	.word	0x20005014

080076ec <global_stdio_init.part.0>:
 80076ec:	b510      	push	{r4, lr}
 80076ee:	4b0b      	ldr	r3, [pc, #44]	@ (800771c <global_stdio_init.part.0+0x30>)
 80076f0:	4c0b      	ldr	r4, [pc, #44]	@ (8007720 <global_stdio_init.part.0+0x34>)
 80076f2:	4a0c      	ldr	r2, [pc, #48]	@ (8007724 <global_stdio_init.part.0+0x38>)
 80076f4:	601a      	str	r2, [r3, #0]
 80076f6:	4620      	mov	r0, r4
 80076f8:	2200      	movs	r2, #0
 80076fa:	2104      	movs	r1, #4
 80076fc:	f7ff ff94 	bl	8007628 <std>
 8007700:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007704:	2201      	movs	r2, #1
 8007706:	2109      	movs	r1, #9
 8007708:	f7ff ff8e 	bl	8007628 <std>
 800770c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007710:	2202      	movs	r2, #2
 8007712:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007716:	2112      	movs	r1, #18
 8007718:	f7ff bf86 	b.w	8007628 <std>
 800771c:	2000507c 	.word	0x2000507c
 8007720:	20004f44 	.word	0x20004f44
 8007724:	08007695 	.word	0x08007695

08007728 <__sfp_lock_acquire>:
 8007728:	4801      	ldr	r0, [pc, #4]	@ (8007730 <__sfp_lock_acquire+0x8>)
 800772a:	f000 b9e4 	b.w	8007af6 <__retarget_lock_acquire_recursive>
 800772e:	bf00      	nop
 8007730:	20005085 	.word	0x20005085

08007734 <__sfp_lock_release>:
 8007734:	4801      	ldr	r0, [pc, #4]	@ (800773c <__sfp_lock_release+0x8>)
 8007736:	f000 b9df 	b.w	8007af8 <__retarget_lock_release_recursive>
 800773a:	bf00      	nop
 800773c:	20005085 	.word	0x20005085

08007740 <__sinit>:
 8007740:	b510      	push	{r4, lr}
 8007742:	4604      	mov	r4, r0
 8007744:	f7ff fff0 	bl	8007728 <__sfp_lock_acquire>
 8007748:	6a23      	ldr	r3, [r4, #32]
 800774a:	b11b      	cbz	r3, 8007754 <__sinit+0x14>
 800774c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007750:	f7ff bff0 	b.w	8007734 <__sfp_lock_release>
 8007754:	4b04      	ldr	r3, [pc, #16]	@ (8007768 <__sinit+0x28>)
 8007756:	6223      	str	r3, [r4, #32]
 8007758:	4b04      	ldr	r3, [pc, #16]	@ (800776c <__sinit+0x2c>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d1f5      	bne.n	800774c <__sinit+0xc>
 8007760:	f7ff ffc4 	bl	80076ec <global_stdio_init.part.0>
 8007764:	e7f2      	b.n	800774c <__sinit+0xc>
 8007766:	bf00      	nop
 8007768:	080076ad 	.word	0x080076ad
 800776c:	2000507c 	.word	0x2000507c

08007770 <_fwalk_sglue>:
 8007770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007774:	4607      	mov	r7, r0
 8007776:	4688      	mov	r8, r1
 8007778:	4614      	mov	r4, r2
 800777a:	2600      	movs	r6, #0
 800777c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007780:	f1b9 0901 	subs.w	r9, r9, #1
 8007784:	d505      	bpl.n	8007792 <_fwalk_sglue+0x22>
 8007786:	6824      	ldr	r4, [r4, #0]
 8007788:	2c00      	cmp	r4, #0
 800778a:	d1f7      	bne.n	800777c <_fwalk_sglue+0xc>
 800778c:	4630      	mov	r0, r6
 800778e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007792:	89ab      	ldrh	r3, [r5, #12]
 8007794:	2b01      	cmp	r3, #1
 8007796:	d907      	bls.n	80077a8 <_fwalk_sglue+0x38>
 8007798:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800779c:	3301      	adds	r3, #1
 800779e:	d003      	beq.n	80077a8 <_fwalk_sglue+0x38>
 80077a0:	4629      	mov	r1, r5
 80077a2:	4638      	mov	r0, r7
 80077a4:	47c0      	blx	r8
 80077a6:	4306      	orrs	r6, r0
 80077a8:	3568      	adds	r5, #104	@ 0x68
 80077aa:	e7e9      	b.n	8007780 <_fwalk_sglue+0x10>

080077ac <siprintf>:
 80077ac:	b40e      	push	{r1, r2, r3}
 80077ae:	b500      	push	{lr}
 80077b0:	b09c      	sub	sp, #112	@ 0x70
 80077b2:	ab1d      	add	r3, sp, #116	@ 0x74
 80077b4:	9002      	str	r0, [sp, #8]
 80077b6:	9006      	str	r0, [sp, #24]
 80077b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80077bc:	4809      	ldr	r0, [pc, #36]	@ (80077e4 <siprintf+0x38>)
 80077be:	9107      	str	r1, [sp, #28]
 80077c0:	9104      	str	r1, [sp, #16]
 80077c2:	4909      	ldr	r1, [pc, #36]	@ (80077e8 <siprintf+0x3c>)
 80077c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80077c8:	9105      	str	r1, [sp, #20]
 80077ca:	6800      	ldr	r0, [r0, #0]
 80077cc:	9301      	str	r3, [sp, #4]
 80077ce:	a902      	add	r1, sp, #8
 80077d0:	f002 f980 	bl	8009ad4 <_svfiprintf_r>
 80077d4:	9b02      	ldr	r3, [sp, #8]
 80077d6:	2200      	movs	r2, #0
 80077d8:	701a      	strb	r2, [r3, #0]
 80077da:	b01c      	add	sp, #112	@ 0x70
 80077dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80077e0:	b003      	add	sp, #12
 80077e2:	4770      	bx	lr
 80077e4:	20000184 	.word	0x20000184
 80077e8:	ffff0208 	.word	0xffff0208

080077ec <__sread>:
 80077ec:	b510      	push	{r4, lr}
 80077ee:	460c      	mov	r4, r1
 80077f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077f4:	f000 f930 	bl	8007a58 <_read_r>
 80077f8:	2800      	cmp	r0, #0
 80077fa:	bfab      	itete	ge
 80077fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80077fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007800:	181b      	addge	r3, r3, r0
 8007802:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007806:	bfac      	ite	ge
 8007808:	6563      	strge	r3, [r4, #84]	@ 0x54
 800780a:	81a3      	strhlt	r3, [r4, #12]
 800780c:	bd10      	pop	{r4, pc}

0800780e <__swrite>:
 800780e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007812:	461f      	mov	r7, r3
 8007814:	898b      	ldrh	r3, [r1, #12]
 8007816:	05db      	lsls	r3, r3, #23
 8007818:	4605      	mov	r5, r0
 800781a:	460c      	mov	r4, r1
 800781c:	4616      	mov	r6, r2
 800781e:	d505      	bpl.n	800782c <__swrite+0x1e>
 8007820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007824:	2302      	movs	r3, #2
 8007826:	2200      	movs	r2, #0
 8007828:	f000 f904 	bl	8007a34 <_lseek_r>
 800782c:	89a3      	ldrh	r3, [r4, #12]
 800782e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007832:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007836:	81a3      	strh	r3, [r4, #12]
 8007838:	4632      	mov	r2, r6
 800783a:	463b      	mov	r3, r7
 800783c:	4628      	mov	r0, r5
 800783e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007842:	f000 b91b 	b.w	8007a7c <_write_r>

08007846 <__sseek>:
 8007846:	b510      	push	{r4, lr}
 8007848:	460c      	mov	r4, r1
 800784a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800784e:	f000 f8f1 	bl	8007a34 <_lseek_r>
 8007852:	1c43      	adds	r3, r0, #1
 8007854:	89a3      	ldrh	r3, [r4, #12]
 8007856:	bf15      	itete	ne
 8007858:	6560      	strne	r0, [r4, #84]	@ 0x54
 800785a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800785e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007862:	81a3      	strheq	r3, [r4, #12]
 8007864:	bf18      	it	ne
 8007866:	81a3      	strhne	r3, [r4, #12]
 8007868:	bd10      	pop	{r4, pc}

0800786a <__sclose>:
 800786a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800786e:	f000 b87b 	b.w	8007968 <_close_r>

08007872 <memset>:
 8007872:	4402      	add	r2, r0
 8007874:	4603      	mov	r3, r0
 8007876:	4293      	cmp	r3, r2
 8007878:	d100      	bne.n	800787c <memset+0xa>
 800787a:	4770      	bx	lr
 800787c:	f803 1b01 	strb.w	r1, [r3], #1
 8007880:	e7f9      	b.n	8007876 <memset+0x4>

08007882 <strncmp>:
 8007882:	b510      	push	{r4, lr}
 8007884:	b16a      	cbz	r2, 80078a2 <strncmp+0x20>
 8007886:	3901      	subs	r1, #1
 8007888:	1884      	adds	r4, r0, r2
 800788a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800788e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007892:	429a      	cmp	r2, r3
 8007894:	d103      	bne.n	800789e <strncmp+0x1c>
 8007896:	42a0      	cmp	r0, r4
 8007898:	d001      	beq.n	800789e <strncmp+0x1c>
 800789a:	2a00      	cmp	r2, #0
 800789c:	d1f5      	bne.n	800788a <strncmp+0x8>
 800789e:	1ad0      	subs	r0, r2, r3
 80078a0:	bd10      	pop	{r4, pc}
 80078a2:	4610      	mov	r0, r2
 80078a4:	e7fc      	b.n	80078a0 <strncmp+0x1e>
	...

080078a8 <strtok>:
 80078a8:	4b16      	ldr	r3, [pc, #88]	@ (8007904 <strtok+0x5c>)
 80078aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078ae:	681f      	ldr	r7, [r3, #0]
 80078b0:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80078b2:	4605      	mov	r5, r0
 80078b4:	460e      	mov	r6, r1
 80078b6:	b9ec      	cbnz	r4, 80078f4 <strtok+0x4c>
 80078b8:	2050      	movs	r0, #80	@ 0x50
 80078ba:	f001 fb29 	bl	8008f10 <malloc>
 80078be:	4602      	mov	r2, r0
 80078c0:	6478      	str	r0, [r7, #68]	@ 0x44
 80078c2:	b920      	cbnz	r0, 80078ce <strtok+0x26>
 80078c4:	4b10      	ldr	r3, [pc, #64]	@ (8007908 <strtok+0x60>)
 80078c6:	4811      	ldr	r0, [pc, #68]	@ (800790c <strtok+0x64>)
 80078c8:	215b      	movs	r1, #91	@ 0x5b
 80078ca:	f000 f933 	bl	8007b34 <__assert_func>
 80078ce:	e9c0 4400 	strd	r4, r4, [r0]
 80078d2:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80078d6:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80078da:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 80078de:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 80078e2:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 80078e6:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 80078ea:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80078ee:	6184      	str	r4, [r0, #24]
 80078f0:	7704      	strb	r4, [r0, #28]
 80078f2:	6244      	str	r4, [r0, #36]	@ 0x24
 80078f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078f6:	4631      	mov	r1, r6
 80078f8:	4628      	mov	r0, r5
 80078fa:	2301      	movs	r3, #1
 80078fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007900:	f000 b806 	b.w	8007910 <__strtok_r>
 8007904:	20000184 	.word	0x20000184
 8007908:	0800a682 	.word	0x0800a682
 800790c:	0800a699 	.word	0x0800a699

08007910 <__strtok_r>:
 8007910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007912:	4604      	mov	r4, r0
 8007914:	b908      	cbnz	r0, 800791a <__strtok_r+0xa>
 8007916:	6814      	ldr	r4, [r2, #0]
 8007918:	b144      	cbz	r4, 800792c <__strtok_r+0x1c>
 800791a:	4620      	mov	r0, r4
 800791c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007920:	460f      	mov	r7, r1
 8007922:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007926:	b91e      	cbnz	r6, 8007930 <__strtok_r+0x20>
 8007928:	b965      	cbnz	r5, 8007944 <__strtok_r+0x34>
 800792a:	6015      	str	r5, [r2, #0]
 800792c:	2000      	movs	r0, #0
 800792e:	e005      	b.n	800793c <__strtok_r+0x2c>
 8007930:	42b5      	cmp	r5, r6
 8007932:	d1f6      	bne.n	8007922 <__strtok_r+0x12>
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1f0      	bne.n	800791a <__strtok_r+0xa>
 8007938:	6014      	str	r4, [r2, #0]
 800793a:	7003      	strb	r3, [r0, #0]
 800793c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800793e:	461c      	mov	r4, r3
 8007940:	e00c      	b.n	800795c <__strtok_r+0x4c>
 8007942:	b915      	cbnz	r5, 800794a <__strtok_r+0x3a>
 8007944:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007948:	460e      	mov	r6, r1
 800794a:	f816 5b01 	ldrb.w	r5, [r6], #1
 800794e:	42ab      	cmp	r3, r5
 8007950:	d1f7      	bne.n	8007942 <__strtok_r+0x32>
 8007952:	2b00      	cmp	r3, #0
 8007954:	d0f3      	beq.n	800793e <__strtok_r+0x2e>
 8007956:	2300      	movs	r3, #0
 8007958:	f804 3c01 	strb.w	r3, [r4, #-1]
 800795c:	6014      	str	r4, [r2, #0]
 800795e:	e7ed      	b.n	800793c <__strtok_r+0x2c>

08007960 <_localeconv_r>:
 8007960:	4800      	ldr	r0, [pc, #0]	@ (8007964 <_localeconv_r+0x4>)
 8007962:	4770      	bx	lr
 8007964:	20000108 	.word	0x20000108

08007968 <_close_r>:
 8007968:	b538      	push	{r3, r4, r5, lr}
 800796a:	4d06      	ldr	r5, [pc, #24]	@ (8007984 <_close_r+0x1c>)
 800796c:	2300      	movs	r3, #0
 800796e:	4604      	mov	r4, r0
 8007970:	4608      	mov	r0, r1
 8007972:	602b      	str	r3, [r5, #0]
 8007974:	f7fa fb30 	bl	8001fd8 <_close>
 8007978:	1c43      	adds	r3, r0, #1
 800797a:	d102      	bne.n	8007982 <_close_r+0x1a>
 800797c:	682b      	ldr	r3, [r5, #0]
 800797e:	b103      	cbz	r3, 8007982 <_close_r+0x1a>
 8007980:	6023      	str	r3, [r4, #0]
 8007982:	bd38      	pop	{r3, r4, r5, pc}
 8007984:	20005080 	.word	0x20005080

08007988 <_reclaim_reent>:
 8007988:	4b29      	ldr	r3, [pc, #164]	@ (8007a30 <_reclaim_reent+0xa8>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	4283      	cmp	r3, r0
 800798e:	b570      	push	{r4, r5, r6, lr}
 8007990:	4604      	mov	r4, r0
 8007992:	d04b      	beq.n	8007a2c <_reclaim_reent+0xa4>
 8007994:	69c3      	ldr	r3, [r0, #28]
 8007996:	b1ab      	cbz	r3, 80079c4 <_reclaim_reent+0x3c>
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	b16b      	cbz	r3, 80079b8 <_reclaim_reent+0x30>
 800799c:	2500      	movs	r5, #0
 800799e:	69e3      	ldr	r3, [r4, #28]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	5959      	ldr	r1, [r3, r5]
 80079a4:	2900      	cmp	r1, #0
 80079a6:	d13b      	bne.n	8007a20 <_reclaim_reent+0x98>
 80079a8:	3504      	adds	r5, #4
 80079aa:	2d80      	cmp	r5, #128	@ 0x80
 80079ac:	d1f7      	bne.n	800799e <_reclaim_reent+0x16>
 80079ae:	69e3      	ldr	r3, [r4, #28]
 80079b0:	4620      	mov	r0, r4
 80079b2:	68d9      	ldr	r1, [r3, #12]
 80079b4:	f000 ff28 	bl	8008808 <_free_r>
 80079b8:	69e3      	ldr	r3, [r4, #28]
 80079ba:	6819      	ldr	r1, [r3, #0]
 80079bc:	b111      	cbz	r1, 80079c4 <_reclaim_reent+0x3c>
 80079be:	4620      	mov	r0, r4
 80079c0:	f000 ff22 	bl	8008808 <_free_r>
 80079c4:	6961      	ldr	r1, [r4, #20]
 80079c6:	b111      	cbz	r1, 80079ce <_reclaim_reent+0x46>
 80079c8:	4620      	mov	r0, r4
 80079ca:	f000 ff1d 	bl	8008808 <_free_r>
 80079ce:	69e1      	ldr	r1, [r4, #28]
 80079d0:	b111      	cbz	r1, 80079d8 <_reclaim_reent+0x50>
 80079d2:	4620      	mov	r0, r4
 80079d4:	f000 ff18 	bl	8008808 <_free_r>
 80079d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80079da:	b111      	cbz	r1, 80079e2 <_reclaim_reent+0x5a>
 80079dc:	4620      	mov	r0, r4
 80079de:	f000 ff13 	bl	8008808 <_free_r>
 80079e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079e4:	b111      	cbz	r1, 80079ec <_reclaim_reent+0x64>
 80079e6:	4620      	mov	r0, r4
 80079e8:	f000 ff0e 	bl	8008808 <_free_r>
 80079ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80079ee:	b111      	cbz	r1, 80079f6 <_reclaim_reent+0x6e>
 80079f0:	4620      	mov	r0, r4
 80079f2:	f000 ff09 	bl	8008808 <_free_r>
 80079f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80079f8:	b111      	cbz	r1, 8007a00 <_reclaim_reent+0x78>
 80079fa:	4620      	mov	r0, r4
 80079fc:	f000 ff04 	bl	8008808 <_free_r>
 8007a00:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007a02:	b111      	cbz	r1, 8007a0a <_reclaim_reent+0x82>
 8007a04:	4620      	mov	r0, r4
 8007a06:	f000 feff 	bl	8008808 <_free_r>
 8007a0a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8007a0c:	b111      	cbz	r1, 8007a14 <_reclaim_reent+0x8c>
 8007a0e:	4620      	mov	r0, r4
 8007a10:	f000 fefa 	bl	8008808 <_free_r>
 8007a14:	6a23      	ldr	r3, [r4, #32]
 8007a16:	b14b      	cbz	r3, 8007a2c <_reclaim_reent+0xa4>
 8007a18:	4620      	mov	r0, r4
 8007a1a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a1e:	4718      	bx	r3
 8007a20:	680e      	ldr	r6, [r1, #0]
 8007a22:	4620      	mov	r0, r4
 8007a24:	f000 fef0 	bl	8008808 <_free_r>
 8007a28:	4631      	mov	r1, r6
 8007a2a:	e7bb      	b.n	80079a4 <_reclaim_reent+0x1c>
 8007a2c:	bd70      	pop	{r4, r5, r6, pc}
 8007a2e:	bf00      	nop
 8007a30:	20000184 	.word	0x20000184

08007a34 <_lseek_r>:
 8007a34:	b538      	push	{r3, r4, r5, lr}
 8007a36:	4d07      	ldr	r5, [pc, #28]	@ (8007a54 <_lseek_r+0x20>)
 8007a38:	4604      	mov	r4, r0
 8007a3a:	4608      	mov	r0, r1
 8007a3c:	4611      	mov	r1, r2
 8007a3e:	2200      	movs	r2, #0
 8007a40:	602a      	str	r2, [r5, #0]
 8007a42:	461a      	mov	r2, r3
 8007a44:	f7fa faef 	bl	8002026 <_lseek>
 8007a48:	1c43      	adds	r3, r0, #1
 8007a4a:	d102      	bne.n	8007a52 <_lseek_r+0x1e>
 8007a4c:	682b      	ldr	r3, [r5, #0]
 8007a4e:	b103      	cbz	r3, 8007a52 <_lseek_r+0x1e>
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	bd38      	pop	{r3, r4, r5, pc}
 8007a54:	20005080 	.word	0x20005080

08007a58 <_read_r>:
 8007a58:	b538      	push	{r3, r4, r5, lr}
 8007a5a:	4d07      	ldr	r5, [pc, #28]	@ (8007a78 <_read_r+0x20>)
 8007a5c:	4604      	mov	r4, r0
 8007a5e:	4608      	mov	r0, r1
 8007a60:	4611      	mov	r1, r2
 8007a62:	2200      	movs	r2, #0
 8007a64:	602a      	str	r2, [r5, #0]
 8007a66:	461a      	mov	r2, r3
 8007a68:	f7fa fa7d 	bl	8001f66 <_read>
 8007a6c:	1c43      	adds	r3, r0, #1
 8007a6e:	d102      	bne.n	8007a76 <_read_r+0x1e>
 8007a70:	682b      	ldr	r3, [r5, #0]
 8007a72:	b103      	cbz	r3, 8007a76 <_read_r+0x1e>
 8007a74:	6023      	str	r3, [r4, #0]
 8007a76:	bd38      	pop	{r3, r4, r5, pc}
 8007a78:	20005080 	.word	0x20005080

08007a7c <_write_r>:
 8007a7c:	b538      	push	{r3, r4, r5, lr}
 8007a7e:	4d07      	ldr	r5, [pc, #28]	@ (8007a9c <_write_r+0x20>)
 8007a80:	4604      	mov	r4, r0
 8007a82:	4608      	mov	r0, r1
 8007a84:	4611      	mov	r1, r2
 8007a86:	2200      	movs	r2, #0
 8007a88:	602a      	str	r2, [r5, #0]
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	f7fa fa88 	bl	8001fa0 <_write>
 8007a90:	1c43      	adds	r3, r0, #1
 8007a92:	d102      	bne.n	8007a9a <_write_r+0x1e>
 8007a94:	682b      	ldr	r3, [r5, #0]
 8007a96:	b103      	cbz	r3, 8007a9a <_write_r+0x1e>
 8007a98:	6023      	str	r3, [r4, #0]
 8007a9a:	bd38      	pop	{r3, r4, r5, pc}
 8007a9c:	20005080 	.word	0x20005080

08007aa0 <__errno>:
 8007aa0:	4b01      	ldr	r3, [pc, #4]	@ (8007aa8 <__errno+0x8>)
 8007aa2:	6818      	ldr	r0, [r3, #0]
 8007aa4:	4770      	bx	lr
 8007aa6:	bf00      	nop
 8007aa8:	20000184 	.word	0x20000184

08007aac <__libc_init_array>:
 8007aac:	b570      	push	{r4, r5, r6, lr}
 8007aae:	4d0d      	ldr	r5, [pc, #52]	@ (8007ae4 <__libc_init_array+0x38>)
 8007ab0:	4c0d      	ldr	r4, [pc, #52]	@ (8007ae8 <__libc_init_array+0x3c>)
 8007ab2:	1b64      	subs	r4, r4, r5
 8007ab4:	10a4      	asrs	r4, r4, #2
 8007ab6:	2600      	movs	r6, #0
 8007ab8:	42a6      	cmp	r6, r4
 8007aba:	d109      	bne.n	8007ad0 <__libc_init_array+0x24>
 8007abc:	4d0b      	ldr	r5, [pc, #44]	@ (8007aec <__libc_init_array+0x40>)
 8007abe:	4c0c      	ldr	r4, [pc, #48]	@ (8007af0 <__libc_init_array+0x44>)
 8007ac0:	f002 fcda 	bl	800a478 <_init>
 8007ac4:	1b64      	subs	r4, r4, r5
 8007ac6:	10a4      	asrs	r4, r4, #2
 8007ac8:	2600      	movs	r6, #0
 8007aca:	42a6      	cmp	r6, r4
 8007acc:	d105      	bne.n	8007ada <__libc_init_array+0x2e>
 8007ace:	bd70      	pop	{r4, r5, r6, pc}
 8007ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ad4:	4798      	blx	r3
 8007ad6:	3601      	adds	r6, #1
 8007ad8:	e7ee      	b.n	8007ab8 <__libc_init_array+0xc>
 8007ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ade:	4798      	blx	r3
 8007ae0:	3601      	adds	r6, #1
 8007ae2:	e7f2      	b.n	8007aca <__libc_init_array+0x1e>
 8007ae4:	0800a984 	.word	0x0800a984
 8007ae8:	0800a984 	.word	0x0800a984
 8007aec:	0800a984 	.word	0x0800a984
 8007af0:	0800a988 	.word	0x0800a988

08007af4 <__retarget_lock_init_recursive>:
 8007af4:	4770      	bx	lr

08007af6 <__retarget_lock_acquire_recursive>:
 8007af6:	4770      	bx	lr

08007af8 <__retarget_lock_release_recursive>:
 8007af8:	4770      	bx	lr

08007afa <memcpy>:
 8007afa:	440a      	add	r2, r1
 8007afc:	4291      	cmp	r1, r2
 8007afe:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007b02:	d100      	bne.n	8007b06 <memcpy+0xc>
 8007b04:	4770      	bx	lr
 8007b06:	b510      	push	{r4, lr}
 8007b08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b10:	4291      	cmp	r1, r2
 8007b12:	d1f9      	bne.n	8007b08 <memcpy+0xe>
 8007b14:	bd10      	pop	{r4, pc}
	...

08007b18 <nan>:
 8007b18:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007b20 <nan+0x8>
 8007b1c:	4770      	bx	lr
 8007b1e:	bf00      	nop
 8007b20:	00000000 	.word	0x00000000
 8007b24:	7ff80000 	.word	0x7ff80000

08007b28 <nanf>:
 8007b28:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007b30 <nanf+0x8>
 8007b2c:	4770      	bx	lr
 8007b2e:	bf00      	nop
 8007b30:	7fc00000 	.word	0x7fc00000

08007b34 <__assert_func>:
 8007b34:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b36:	4614      	mov	r4, r2
 8007b38:	461a      	mov	r2, r3
 8007b3a:	4b09      	ldr	r3, [pc, #36]	@ (8007b60 <__assert_func+0x2c>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4605      	mov	r5, r0
 8007b40:	68d8      	ldr	r0, [r3, #12]
 8007b42:	b954      	cbnz	r4, 8007b5a <__assert_func+0x26>
 8007b44:	4b07      	ldr	r3, [pc, #28]	@ (8007b64 <__assert_func+0x30>)
 8007b46:	461c      	mov	r4, r3
 8007b48:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007b4c:	9100      	str	r1, [sp, #0]
 8007b4e:	462b      	mov	r3, r5
 8007b50:	4905      	ldr	r1, [pc, #20]	@ (8007b68 <__assert_func+0x34>)
 8007b52:	f002 f967 	bl	8009e24 <fiprintf>
 8007b56:	f002 f9a1 	bl	8009e9c <abort>
 8007b5a:	4b04      	ldr	r3, [pc, #16]	@ (8007b6c <__assert_func+0x38>)
 8007b5c:	e7f4      	b.n	8007b48 <__assert_func+0x14>
 8007b5e:	bf00      	nop
 8007b60:	20000184 	.word	0x20000184
 8007b64:	0800a736 	.word	0x0800a736
 8007b68:	0800a708 	.word	0x0800a708
 8007b6c:	0800a6fb 	.word	0x0800a6fb

08007b70 <quorem>:
 8007b70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	6903      	ldr	r3, [r0, #16]
 8007b76:	690c      	ldr	r4, [r1, #16]
 8007b78:	42a3      	cmp	r3, r4
 8007b7a:	4607      	mov	r7, r0
 8007b7c:	db7e      	blt.n	8007c7c <quorem+0x10c>
 8007b7e:	3c01      	subs	r4, #1
 8007b80:	f101 0814 	add.w	r8, r1, #20
 8007b84:	00a3      	lsls	r3, r4, #2
 8007b86:	f100 0514 	add.w	r5, r0, #20
 8007b8a:	9300      	str	r3, [sp, #0]
 8007b8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b90:	9301      	str	r3, [sp, #4]
 8007b92:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	429a      	cmp	r2, r3
 8007b9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007ba2:	fbb2 f6f3 	udiv	r6, r2, r3
 8007ba6:	d32e      	bcc.n	8007c06 <quorem+0x96>
 8007ba8:	f04f 0a00 	mov.w	sl, #0
 8007bac:	46c4      	mov	ip, r8
 8007bae:	46ae      	mov	lr, r5
 8007bb0:	46d3      	mov	fp, sl
 8007bb2:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007bb6:	b298      	uxth	r0, r3
 8007bb8:	fb06 a000 	mla	r0, r6, r0, sl
 8007bbc:	0c02      	lsrs	r2, r0, #16
 8007bbe:	0c1b      	lsrs	r3, r3, #16
 8007bc0:	fb06 2303 	mla	r3, r6, r3, r2
 8007bc4:	f8de 2000 	ldr.w	r2, [lr]
 8007bc8:	b280      	uxth	r0, r0
 8007bca:	b292      	uxth	r2, r2
 8007bcc:	1a12      	subs	r2, r2, r0
 8007bce:	445a      	add	r2, fp
 8007bd0:	f8de 0000 	ldr.w	r0, [lr]
 8007bd4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007bde:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007be2:	b292      	uxth	r2, r2
 8007be4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007be8:	45e1      	cmp	r9, ip
 8007bea:	f84e 2b04 	str.w	r2, [lr], #4
 8007bee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007bf2:	d2de      	bcs.n	8007bb2 <quorem+0x42>
 8007bf4:	9b00      	ldr	r3, [sp, #0]
 8007bf6:	58eb      	ldr	r3, [r5, r3]
 8007bf8:	b92b      	cbnz	r3, 8007c06 <quorem+0x96>
 8007bfa:	9b01      	ldr	r3, [sp, #4]
 8007bfc:	3b04      	subs	r3, #4
 8007bfe:	429d      	cmp	r5, r3
 8007c00:	461a      	mov	r2, r3
 8007c02:	d32f      	bcc.n	8007c64 <quorem+0xf4>
 8007c04:	613c      	str	r4, [r7, #16]
 8007c06:	4638      	mov	r0, r7
 8007c08:	f001 fd0e 	bl	8009628 <__mcmp>
 8007c0c:	2800      	cmp	r0, #0
 8007c0e:	db25      	blt.n	8007c5c <quorem+0xec>
 8007c10:	4629      	mov	r1, r5
 8007c12:	2000      	movs	r0, #0
 8007c14:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c18:	f8d1 c000 	ldr.w	ip, [r1]
 8007c1c:	fa1f fe82 	uxth.w	lr, r2
 8007c20:	fa1f f38c 	uxth.w	r3, ip
 8007c24:	eba3 030e 	sub.w	r3, r3, lr
 8007c28:	4403      	add	r3, r0
 8007c2a:	0c12      	lsrs	r2, r2, #16
 8007c2c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007c30:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c3a:	45c1      	cmp	r9, r8
 8007c3c:	f841 3b04 	str.w	r3, [r1], #4
 8007c40:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c44:	d2e6      	bcs.n	8007c14 <quorem+0xa4>
 8007c46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c4e:	b922      	cbnz	r2, 8007c5a <quorem+0xea>
 8007c50:	3b04      	subs	r3, #4
 8007c52:	429d      	cmp	r5, r3
 8007c54:	461a      	mov	r2, r3
 8007c56:	d30b      	bcc.n	8007c70 <quorem+0x100>
 8007c58:	613c      	str	r4, [r7, #16]
 8007c5a:	3601      	adds	r6, #1
 8007c5c:	4630      	mov	r0, r6
 8007c5e:	b003      	add	sp, #12
 8007c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c64:	6812      	ldr	r2, [r2, #0]
 8007c66:	3b04      	subs	r3, #4
 8007c68:	2a00      	cmp	r2, #0
 8007c6a:	d1cb      	bne.n	8007c04 <quorem+0x94>
 8007c6c:	3c01      	subs	r4, #1
 8007c6e:	e7c6      	b.n	8007bfe <quorem+0x8e>
 8007c70:	6812      	ldr	r2, [r2, #0]
 8007c72:	3b04      	subs	r3, #4
 8007c74:	2a00      	cmp	r2, #0
 8007c76:	d1ef      	bne.n	8007c58 <quorem+0xe8>
 8007c78:	3c01      	subs	r4, #1
 8007c7a:	e7ea      	b.n	8007c52 <quorem+0xe2>
 8007c7c:	2000      	movs	r0, #0
 8007c7e:	e7ee      	b.n	8007c5e <quorem+0xee>

08007c80 <_dtoa_r>:
 8007c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c84:	69c7      	ldr	r7, [r0, #28]
 8007c86:	b099      	sub	sp, #100	@ 0x64
 8007c88:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007c8c:	ec55 4b10 	vmov	r4, r5, d0
 8007c90:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007c92:	9109      	str	r1, [sp, #36]	@ 0x24
 8007c94:	4683      	mov	fp, r0
 8007c96:	920e      	str	r2, [sp, #56]	@ 0x38
 8007c98:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007c9a:	b97f      	cbnz	r7, 8007cbc <_dtoa_r+0x3c>
 8007c9c:	2010      	movs	r0, #16
 8007c9e:	f001 f937 	bl	8008f10 <malloc>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	f8cb 001c 	str.w	r0, [fp, #28]
 8007ca8:	b920      	cbnz	r0, 8007cb4 <_dtoa_r+0x34>
 8007caa:	4ba7      	ldr	r3, [pc, #668]	@ (8007f48 <_dtoa_r+0x2c8>)
 8007cac:	21ef      	movs	r1, #239	@ 0xef
 8007cae:	48a7      	ldr	r0, [pc, #668]	@ (8007f4c <_dtoa_r+0x2cc>)
 8007cb0:	f7ff ff40 	bl	8007b34 <__assert_func>
 8007cb4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007cb8:	6007      	str	r7, [r0, #0]
 8007cba:	60c7      	str	r7, [r0, #12]
 8007cbc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007cc0:	6819      	ldr	r1, [r3, #0]
 8007cc2:	b159      	cbz	r1, 8007cdc <_dtoa_r+0x5c>
 8007cc4:	685a      	ldr	r2, [r3, #4]
 8007cc6:	604a      	str	r2, [r1, #4]
 8007cc8:	2301      	movs	r3, #1
 8007cca:	4093      	lsls	r3, r2
 8007ccc:	608b      	str	r3, [r1, #8]
 8007cce:	4658      	mov	r0, fp
 8007cd0:	f001 fa26 	bl	8009120 <_Bfree>
 8007cd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	601a      	str	r2, [r3, #0]
 8007cdc:	1e2b      	subs	r3, r5, #0
 8007cde:	bfb9      	ittee	lt
 8007ce0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007ce4:	9303      	strlt	r3, [sp, #12]
 8007ce6:	2300      	movge	r3, #0
 8007ce8:	6033      	strge	r3, [r6, #0]
 8007cea:	9f03      	ldr	r7, [sp, #12]
 8007cec:	4b98      	ldr	r3, [pc, #608]	@ (8007f50 <_dtoa_r+0x2d0>)
 8007cee:	bfbc      	itt	lt
 8007cf0:	2201      	movlt	r2, #1
 8007cf2:	6032      	strlt	r2, [r6, #0]
 8007cf4:	43bb      	bics	r3, r7
 8007cf6:	d112      	bne.n	8007d1e <_dtoa_r+0x9e>
 8007cf8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007cfa:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007cfe:	6013      	str	r3, [r2, #0]
 8007d00:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d04:	4323      	orrs	r3, r4
 8007d06:	f000 854d 	beq.w	80087a4 <_dtoa_r+0xb24>
 8007d0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007d0c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007f64 <_dtoa_r+0x2e4>
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	f000 854f 	beq.w	80087b4 <_dtoa_r+0xb34>
 8007d16:	f10a 0303 	add.w	r3, sl, #3
 8007d1a:	f000 bd49 	b.w	80087b0 <_dtoa_r+0xb30>
 8007d1e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d22:	2200      	movs	r2, #0
 8007d24:	ec51 0b17 	vmov	r0, r1, d7
 8007d28:	2300      	movs	r3, #0
 8007d2a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007d2e:	f7f8 fedb 	bl	8000ae8 <__aeabi_dcmpeq>
 8007d32:	4680      	mov	r8, r0
 8007d34:	b158      	cbz	r0, 8007d4e <_dtoa_r+0xce>
 8007d36:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007d38:	2301      	movs	r3, #1
 8007d3a:	6013      	str	r3, [r2, #0]
 8007d3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007d3e:	b113      	cbz	r3, 8007d46 <_dtoa_r+0xc6>
 8007d40:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007d42:	4b84      	ldr	r3, [pc, #528]	@ (8007f54 <_dtoa_r+0x2d4>)
 8007d44:	6013      	str	r3, [r2, #0]
 8007d46:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007f68 <_dtoa_r+0x2e8>
 8007d4a:	f000 bd33 	b.w	80087b4 <_dtoa_r+0xb34>
 8007d4e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007d52:	aa16      	add	r2, sp, #88	@ 0x58
 8007d54:	a917      	add	r1, sp, #92	@ 0x5c
 8007d56:	4658      	mov	r0, fp
 8007d58:	f001 fd86 	bl	8009868 <__d2b>
 8007d5c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007d60:	4681      	mov	r9, r0
 8007d62:	2e00      	cmp	r6, #0
 8007d64:	d077      	beq.n	8007e56 <_dtoa_r+0x1d6>
 8007d66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d68:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007d74:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007d78:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007d7c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007d80:	4619      	mov	r1, r3
 8007d82:	2200      	movs	r2, #0
 8007d84:	4b74      	ldr	r3, [pc, #464]	@ (8007f58 <_dtoa_r+0x2d8>)
 8007d86:	f7f8 fa8f 	bl	80002a8 <__aeabi_dsub>
 8007d8a:	a369      	add	r3, pc, #420	@ (adr r3, 8007f30 <_dtoa_r+0x2b0>)
 8007d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d90:	f7f8 fc42 	bl	8000618 <__aeabi_dmul>
 8007d94:	a368      	add	r3, pc, #416	@ (adr r3, 8007f38 <_dtoa_r+0x2b8>)
 8007d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9a:	f7f8 fa87 	bl	80002ac <__adddf3>
 8007d9e:	4604      	mov	r4, r0
 8007da0:	4630      	mov	r0, r6
 8007da2:	460d      	mov	r5, r1
 8007da4:	f7f8 fbce 	bl	8000544 <__aeabi_i2d>
 8007da8:	a365      	add	r3, pc, #404	@ (adr r3, 8007f40 <_dtoa_r+0x2c0>)
 8007daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dae:	f7f8 fc33 	bl	8000618 <__aeabi_dmul>
 8007db2:	4602      	mov	r2, r0
 8007db4:	460b      	mov	r3, r1
 8007db6:	4620      	mov	r0, r4
 8007db8:	4629      	mov	r1, r5
 8007dba:	f7f8 fa77 	bl	80002ac <__adddf3>
 8007dbe:	4604      	mov	r4, r0
 8007dc0:	460d      	mov	r5, r1
 8007dc2:	f7f8 fed9 	bl	8000b78 <__aeabi_d2iz>
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	4607      	mov	r7, r0
 8007dca:	2300      	movs	r3, #0
 8007dcc:	4620      	mov	r0, r4
 8007dce:	4629      	mov	r1, r5
 8007dd0:	f7f8 fe94 	bl	8000afc <__aeabi_dcmplt>
 8007dd4:	b140      	cbz	r0, 8007de8 <_dtoa_r+0x168>
 8007dd6:	4638      	mov	r0, r7
 8007dd8:	f7f8 fbb4 	bl	8000544 <__aeabi_i2d>
 8007ddc:	4622      	mov	r2, r4
 8007dde:	462b      	mov	r3, r5
 8007de0:	f7f8 fe82 	bl	8000ae8 <__aeabi_dcmpeq>
 8007de4:	b900      	cbnz	r0, 8007de8 <_dtoa_r+0x168>
 8007de6:	3f01      	subs	r7, #1
 8007de8:	2f16      	cmp	r7, #22
 8007dea:	d851      	bhi.n	8007e90 <_dtoa_r+0x210>
 8007dec:	4b5b      	ldr	r3, [pc, #364]	@ (8007f5c <_dtoa_r+0x2dc>)
 8007dee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007df6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dfa:	f7f8 fe7f 	bl	8000afc <__aeabi_dcmplt>
 8007dfe:	2800      	cmp	r0, #0
 8007e00:	d048      	beq.n	8007e94 <_dtoa_r+0x214>
 8007e02:	3f01      	subs	r7, #1
 8007e04:	2300      	movs	r3, #0
 8007e06:	9312      	str	r3, [sp, #72]	@ 0x48
 8007e08:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007e0a:	1b9b      	subs	r3, r3, r6
 8007e0c:	1e5a      	subs	r2, r3, #1
 8007e0e:	bf44      	itt	mi
 8007e10:	f1c3 0801 	rsbmi	r8, r3, #1
 8007e14:	2300      	movmi	r3, #0
 8007e16:	9208      	str	r2, [sp, #32]
 8007e18:	bf54      	ite	pl
 8007e1a:	f04f 0800 	movpl.w	r8, #0
 8007e1e:	9308      	strmi	r3, [sp, #32]
 8007e20:	2f00      	cmp	r7, #0
 8007e22:	db39      	blt.n	8007e98 <_dtoa_r+0x218>
 8007e24:	9b08      	ldr	r3, [sp, #32]
 8007e26:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007e28:	443b      	add	r3, r7
 8007e2a:	9308      	str	r3, [sp, #32]
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e32:	2b09      	cmp	r3, #9
 8007e34:	d864      	bhi.n	8007f00 <_dtoa_r+0x280>
 8007e36:	2b05      	cmp	r3, #5
 8007e38:	bfc4      	itt	gt
 8007e3a:	3b04      	subgt	r3, #4
 8007e3c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007e3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e40:	f1a3 0302 	sub.w	r3, r3, #2
 8007e44:	bfcc      	ite	gt
 8007e46:	2400      	movgt	r4, #0
 8007e48:	2401      	movle	r4, #1
 8007e4a:	2b03      	cmp	r3, #3
 8007e4c:	d863      	bhi.n	8007f16 <_dtoa_r+0x296>
 8007e4e:	e8df f003 	tbb	[pc, r3]
 8007e52:	372a      	.short	0x372a
 8007e54:	5535      	.short	0x5535
 8007e56:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007e5a:	441e      	add	r6, r3
 8007e5c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007e60:	2b20      	cmp	r3, #32
 8007e62:	bfc1      	itttt	gt
 8007e64:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007e68:	409f      	lslgt	r7, r3
 8007e6a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007e6e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007e72:	bfd6      	itet	le
 8007e74:	f1c3 0320 	rsble	r3, r3, #32
 8007e78:	ea47 0003 	orrgt.w	r0, r7, r3
 8007e7c:	fa04 f003 	lslle.w	r0, r4, r3
 8007e80:	f7f8 fb50 	bl	8000524 <__aeabi_ui2d>
 8007e84:	2201      	movs	r2, #1
 8007e86:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007e8a:	3e01      	subs	r6, #1
 8007e8c:	9214      	str	r2, [sp, #80]	@ 0x50
 8007e8e:	e777      	b.n	8007d80 <_dtoa_r+0x100>
 8007e90:	2301      	movs	r3, #1
 8007e92:	e7b8      	b.n	8007e06 <_dtoa_r+0x186>
 8007e94:	9012      	str	r0, [sp, #72]	@ 0x48
 8007e96:	e7b7      	b.n	8007e08 <_dtoa_r+0x188>
 8007e98:	427b      	negs	r3, r7
 8007e9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	eba8 0807 	sub.w	r8, r8, r7
 8007ea2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007ea4:	e7c4      	b.n	8007e30 <_dtoa_r+0x1b0>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007eaa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	dc35      	bgt.n	8007f1c <_dtoa_r+0x29c>
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	9307      	str	r3, [sp, #28]
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	920e      	str	r2, [sp, #56]	@ 0x38
 8007eba:	e00b      	b.n	8007ed4 <_dtoa_r+0x254>
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e7f3      	b.n	8007ea8 <_dtoa_r+0x228>
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ec4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ec6:	18fb      	adds	r3, r7, r3
 8007ec8:	9300      	str	r3, [sp, #0]
 8007eca:	3301      	adds	r3, #1
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	9307      	str	r3, [sp, #28]
 8007ed0:	bfb8      	it	lt
 8007ed2:	2301      	movlt	r3, #1
 8007ed4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007ed8:	2100      	movs	r1, #0
 8007eda:	2204      	movs	r2, #4
 8007edc:	f102 0514 	add.w	r5, r2, #20
 8007ee0:	429d      	cmp	r5, r3
 8007ee2:	d91f      	bls.n	8007f24 <_dtoa_r+0x2a4>
 8007ee4:	6041      	str	r1, [r0, #4]
 8007ee6:	4658      	mov	r0, fp
 8007ee8:	f001 f8da 	bl	80090a0 <_Balloc>
 8007eec:	4682      	mov	sl, r0
 8007eee:	2800      	cmp	r0, #0
 8007ef0:	d13c      	bne.n	8007f6c <_dtoa_r+0x2ec>
 8007ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8007f60 <_dtoa_r+0x2e0>)
 8007ef4:	4602      	mov	r2, r0
 8007ef6:	f240 11af 	movw	r1, #431	@ 0x1af
 8007efa:	e6d8      	b.n	8007cae <_dtoa_r+0x2e>
 8007efc:	2301      	movs	r3, #1
 8007efe:	e7e0      	b.n	8007ec2 <_dtoa_r+0x242>
 8007f00:	2401      	movs	r4, #1
 8007f02:	2300      	movs	r3, #0
 8007f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f06:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007f08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	9307      	str	r3, [sp, #28]
 8007f10:	2200      	movs	r2, #0
 8007f12:	2312      	movs	r3, #18
 8007f14:	e7d0      	b.n	8007eb8 <_dtoa_r+0x238>
 8007f16:	2301      	movs	r3, #1
 8007f18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f1a:	e7f5      	b.n	8007f08 <_dtoa_r+0x288>
 8007f1c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f1e:	9300      	str	r3, [sp, #0]
 8007f20:	9307      	str	r3, [sp, #28]
 8007f22:	e7d7      	b.n	8007ed4 <_dtoa_r+0x254>
 8007f24:	3101      	adds	r1, #1
 8007f26:	0052      	lsls	r2, r2, #1
 8007f28:	e7d8      	b.n	8007edc <_dtoa_r+0x25c>
 8007f2a:	bf00      	nop
 8007f2c:	f3af 8000 	nop.w
 8007f30:	636f4361 	.word	0x636f4361
 8007f34:	3fd287a7 	.word	0x3fd287a7
 8007f38:	8b60c8b3 	.word	0x8b60c8b3
 8007f3c:	3fc68a28 	.word	0x3fc68a28
 8007f40:	509f79fb 	.word	0x509f79fb
 8007f44:	3fd34413 	.word	0x3fd34413
 8007f48:	0800a682 	.word	0x0800a682
 8007f4c:	0800a744 	.word	0x0800a744
 8007f50:	7ff00000 	.word	0x7ff00000
 8007f54:	0800a65a 	.word	0x0800a65a
 8007f58:	3ff80000 	.word	0x3ff80000
 8007f5c:	0800a8a0 	.word	0x0800a8a0
 8007f60:	0800a79c 	.word	0x0800a79c
 8007f64:	0800a740 	.word	0x0800a740
 8007f68:	0800a659 	.word	0x0800a659
 8007f6c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007f70:	6018      	str	r0, [r3, #0]
 8007f72:	9b07      	ldr	r3, [sp, #28]
 8007f74:	2b0e      	cmp	r3, #14
 8007f76:	f200 80a4 	bhi.w	80080c2 <_dtoa_r+0x442>
 8007f7a:	2c00      	cmp	r4, #0
 8007f7c:	f000 80a1 	beq.w	80080c2 <_dtoa_r+0x442>
 8007f80:	2f00      	cmp	r7, #0
 8007f82:	dd33      	ble.n	8007fec <_dtoa_r+0x36c>
 8007f84:	4bad      	ldr	r3, [pc, #692]	@ (800823c <_dtoa_r+0x5bc>)
 8007f86:	f007 020f 	and.w	r2, r7, #15
 8007f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f8e:	ed93 7b00 	vldr	d7, [r3]
 8007f92:	05f8      	lsls	r0, r7, #23
 8007f94:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007f98:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007f9c:	d516      	bpl.n	8007fcc <_dtoa_r+0x34c>
 8007f9e:	4ba8      	ldr	r3, [pc, #672]	@ (8008240 <_dtoa_r+0x5c0>)
 8007fa0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007fa4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007fa8:	f7f8 fc60 	bl	800086c <__aeabi_ddiv>
 8007fac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fb0:	f004 040f 	and.w	r4, r4, #15
 8007fb4:	2603      	movs	r6, #3
 8007fb6:	4da2      	ldr	r5, [pc, #648]	@ (8008240 <_dtoa_r+0x5c0>)
 8007fb8:	b954      	cbnz	r4, 8007fd0 <_dtoa_r+0x350>
 8007fba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007fbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007fc2:	f7f8 fc53 	bl	800086c <__aeabi_ddiv>
 8007fc6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007fca:	e028      	b.n	800801e <_dtoa_r+0x39e>
 8007fcc:	2602      	movs	r6, #2
 8007fce:	e7f2      	b.n	8007fb6 <_dtoa_r+0x336>
 8007fd0:	07e1      	lsls	r1, r4, #31
 8007fd2:	d508      	bpl.n	8007fe6 <_dtoa_r+0x366>
 8007fd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fd8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fdc:	f7f8 fb1c 	bl	8000618 <__aeabi_dmul>
 8007fe0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fe4:	3601      	adds	r6, #1
 8007fe6:	1064      	asrs	r4, r4, #1
 8007fe8:	3508      	adds	r5, #8
 8007fea:	e7e5      	b.n	8007fb8 <_dtoa_r+0x338>
 8007fec:	f000 80d2 	beq.w	8008194 <_dtoa_r+0x514>
 8007ff0:	427c      	negs	r4, r7
 8007ff2:	4b92      	ldr	r3, [pc, #584]	@ (800823c <_dtoa_r+0x5bc>)
 8007ff4:	4d92      	ldr	r5, [pc, #584]	@ (8008240 <_dtoa_r+0x5c0>)
 8007ff6:	f004 020f 	and.w	r2, r4, #15
 8007ffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008002:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008006:	f7f8 fb07 	bl	8000618 <__aeabi_dmul>
 800800a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800800e:	1124      	asrs	r4, r4, #4
 8008010:	2300      	movs	r3, #0
 8008012:	2602      	movs	r6, #2
 8008014:	2c00      	cmp	r4, #0
 8008016:	f040 80b2 	bne.w	800817e <_dtoa_r+0x4fe>
 800801a:	2b00      	cmp	r3, #0
 800801c:	d1d3      	bne.n	8007fc6 <_dtoa_r+0x346>
 800801e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008020:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008024:	2b00      	cmp	r3, #0
 8008026:	f000 80b7 	beq.w	8008198 <_dtoa_r+0x518>
 800802a:	4b86      	ldr	r3, [pc, #536]	@ (8008244 <_dtoa_r+0x5c4>)
 800802c:	2200      	movs	r2, #0
 800802e:	4620      	mov	r0, r4
 8008030:	4629      	mov	r1, r5
 8008032:	f7f8 fd63 	bl	8000afc <__aeabi_dcmplt>
 8008036:	2800      	cmp	r0, #0
 8008038:	f000 80ae 	beq.w	8008198 <_dtoa_r+0x518>
 800803c:	9b07      	ldr	r3, [sp, #28]
 800803e:	2b00      	cmp	r3, #0
 8008040:	f000 80aa 	beq.w	8008198 <_dtoa_r+0x518>
 8008044:	9b00      	ldr	r3, [sp, #0]
 8008046:	2b00      	cmp	r3, #0
 8008048:	dd37      	ble.n	80080ba <_dtoa_r+0x43a>
 800804a:	1e7b      	subs	r3, r7, #1
 800804c:	9304      	str	r3, [sp, #16]
 800804e:	4620      	mov	r0, r4
 8008050:	4b7d      	ldr	r3, [pc, #500]	@ (8008248 <_dtoa_r+0x5c8>)
 8008052:	2200      	movs	r2, #0
 8008054:	4629      	mov	r1, r5
 8008056:	f7f8 fadf 	bl	8000618 <__aeabi_dmul>
 800805a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800805e:	9c00      	ldr	r4, [sp, #0]
 8008060:	3601      	adds	r6, #1
 8008062:	4630      	mov	r0, r6
 8008064:	f7f8 fa6e 	bl	8000544 <__aeabi_i2d>
 8008068:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800806c:	f7f8 fad4 	bl	8000618 <__aeabi_dmul>
 8008070:	4b76      	ldr	r3, [pc, #472]	@ (800824c <_dtoa_r+0x5cc>)
 8008072:	2200      	movs	r2, #0
 8008074:	f7f8 f91a 	bl	80002ac <__adddf3>
 8008078:	4605      	mov	r5, r0
 800807a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800807e:	2c00      	cmp	r4, #0
 8008080:	f040 808d 	bne.w	800819e <_dtoa_r+0x51e>
 8008084:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008088:	4b71      	ldr	r3, [pc, #452]	@ (8008250 <_dtoa_r+0x5d0>)
 800808a:	2200      	movs	r2, #0
 800808c:	f7f8 f90c 	bl	80002a8 <__aeabi_dsub>
 8008090:	4602      	mov	r2, r0
 8008092:	460b      	mov	r3, r1
 8008094:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008098:	462a      	mov	r2, r5
 800809a:	4633      	mov	r3, r6
 800809c:	f7f8 fd4c 	bl	8000b38 <__aeabi_dcmpgt>
 80080a0:	2800      	cmp	r0, #0
 80080a2:	f040 828b 	bne.w	80085bc <_dtoa_r+0x93c>
 80080a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80080aa:	462a      	mov	r2, r5
 80080ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80080b0:	f7f8 fd24 	bl	8000afc <__aeabi_dcmplt>
 80080b4:	2800      	cmp	r0, #0
 80080b6:	f040 8128 	bne.w	800830a <_dtoa_r+0x68a>
 80080ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80080be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80080c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	f2c0 815a 	blt.w	800837e <_dtoa_r+0x6fe>
 80080ca:	2f0e      	cmp	r7, #14
 80080cc:	f300 8157 	bgt.w	800837e <_dtoa_r+0x6fe>
 80080d0:	4b5a      	ldr	r3, [pc, #360]	@ (800823c <_dtoa_r+0x5bc>)
 80080d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80080d6:	ed93 7b00 	vldr	d7, [r3]
 80080da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080dc:	2b00      	cmp	r3, #0
 80080de:	ed8d 7b00 	vstr	d7, [sp]
 80080e2:	da03      	bge.n	80080ec <_dtoa_r+0x46c>
 80080e4:	9b07      	ldr	r3, [sp, #28]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f340 8101 	ble.w	80082ee <_dtoa_r+0x66e>
 80080ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80080f0:	4656      	mov	r6, sl
 80080f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080f6:	4620      	mov	r0, r4
 80080f8:	4629      	mov	r1, r5
 80080fa:	f7f8 fbb7 	bl	800086c <__aeabi_ddiv>
 80080fe:	f7f8 fd3b 	bl	8000b78 <__aeabi_d2iz>
 8008102:	4680      	mov	r8, r0
 8008104:	f7f8 fa1e 	bl	8000544 <__aeabi_i2d>
 8008108:	e9dd 2300 	ldrd	r2, r3, [sp]
 800810c:	f7f8 fa84 	bl	8000618 <__aeabi_dmul>
 8008110:	4602      	mov	r2, r0
 8008112:	460b      	mov	r3, r1
 8008114:	4620      	mov	r0, r4
 8008116:	4629      	mov	r1, r5
 8008118:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800811c:	f7f8 f8c4 	bl	80002a8 <__aeabi_dsub>
 8008120:	f806 4b01 	strb.w	r4, [r6], #1
 8008124:	9d07      	ldr	r5, [sp, #28]
 8008126:	eba6 040a 	sub.w	r4, r6, sl
 800812a:	42a5      	cmp	r5, r4
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	f040 8117 	bne.w	8008362 <_dtoa_r+0x6e2>
 8008134:	f7f8 f8ba 	bl	80002ac <__adddf3>
 8008138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800813c:	4604      	mov	r4, r0
 800813e:	460d      	mov	r5, r1
 8008140:	f7f8 fcfa 	bl	8000b38 <__aeabi_dcmpgt>
 8008144:	2800      	cmp	r0, #0
 8008146:	f040 80f9 	bne.w	800833c <_dtoa_r+0x6bc>
 800814a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800814e:	4620      	mov	r0, r4
 8008150:	4629      	mov	r1, r5
 8008152:	f7f8 fcc9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008156:	b118      	cbz	r0, 8008160 <_dtoa_r+0x4e0>
 8008158:	f018 0f01 	tst.w	r8, #1
 800815c:	f040 80ee 	bne.w	800833c <_dtoa_r+0x6bc>
 8008160:	4649      	mov	r1, r9
 8008162:	4658      	mov	r0, fp
 8008164:	f000 ffdc 	bl	8009120 <_Bfree>
 8008168:	2300      	movs	r3, #0
 800816a:	7033      	strb	r3, [r6, #0]
 800816c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800816e:	3701      	adds	r7, #1
 8008170:	601f      	str	r7, [r3, #0]
 8008172:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 831d 	beq.w	80087b4 <_dtoa_r+0xb34>
 800817a:	601e      	str	r6, [r3, #0]
 800817c:	e31a      	b.n	80087b4 <_dtoa_r+0xb34>
 800817e:	07e2      	lsls	r2, r4, #31
 8008180:	d505      	bpl.n	800818e <_dtoa_r+0x50e>
 8008182:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008186:	f7f8 fa47 	bl	8000618 <__aeabi_dmul>
 800818a:	3601      	adds	r6, #1
 800818c:	2301      	movs	r3, #1
 800818e:	1064      	asrs	r4, r4, #1
 8008190:	3508      	adds	r5, #8
 8008192:	e73f      	b.n	8008014 <_dtoa_r+0x394>
 8008194:	2602      	movs	r6, #2
 8008196:	e742      	b.n	800801e <_dtoa_r+0x39e>
 8008198:	9c07      	ldr	r4, [sp, #28]
 800819a:	9704      	str	r7, [sp, #16]
 800819c:	e761      	b.n	8008062 <_dtoa_r+0x3e2>
 800819e:	4b27      	ldr	r3, [pc, #156]	@ (800823c <_dtoa_r+0x5bc>)
 80081a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80081a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80081a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80081aa:	4454      	add	r4, sl
 80081ac:	2900      	cmp	r1, #0
 80081ae:	d053      	beq.n	8008258 <_dtoa_r+0x5d8>
 80081b0:	4928      	ldr	r1, [pc, #160]	@ (8008254 <_dtoa_r+0x5d4>)
 80081b2:	2000      	movs	r0, #0
 80081b4:	f7f8 fb5a 	bl	800086c <__aeabi_ddiv>
 80081b8:	4633      	mov	r3, r6
 80081ba:	462a      	mov	r2, r5
 80081bc:	f7f8 f874 	bl	80002a8 <__aeabi_dsub>
 80081c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80081c4:	4656      	mov	r6, sl
 80081c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081ca:	f7f8 fcd5 	bl	8000b78 <__aeabi_d2iz>
 80081ce:	4605      	mov	r5, r0
 80081d0:	f7f8 f9b8 	bl	8000544 <__aeabi_i2d>
 80081d4:	4602      	mov	r2, r0
 80081d6:	460b      	mov	r3, r1
 80081d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081dc:	f7f8 f864 	bl	80002a8 <__aeabi_dsub>
 80081e0:	3530      	adds	r5, #48	@ 0x30
 80081e2:	4602      	mov	r2, r0
 80081e4:	460b      	mov	r3, r1
 80081e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80081ea:	f806 5b01 	strb.w	r5, [r6], #1
 80081ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80081f2:	f7f8 fc83 	bl	8000afc <__aeabi_dcmplt>
 80081f6:	2800      	cmp	r0, #0
 80081f8:	d171      	bne.n	80082de <_dtoa_r+0x65e>
 80081fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081fe:	4911      	ldr	r1, [pc, #68]	@ (8008244 <_dtoa_r+0x5c4>)
 8008200:	2000      	movs	r0, #0
 8008202:	f7f8 f851 	bl	80002a8 <__aeabi_dsub>
 8008206:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800820a:	f7f8 fc77 	bl	8000afc <__aeabi_dcmplt>
 800820e:	2800      	cmp	r0, #0
 8008210:	f040 8095 	bne.w	800833e <_dtoa_r+0x6be>
 8008214:	42a6      	cmp	r6, r4
 8008216:	f43f af50 	beq.w	80080ba <_dtoa_r+0x43a>
 800821a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800821e:	4b0a      	ldr	r3, [pc, #40]	@ (8008248 <_dtoa_r+0x5c8>)
 8008220:	2200      	movs	r2, #0
 8008222:	f7f8 f9f9 	bl	8000618 <__aeabi_dmul>
 8008226:	4b08      	ldr	r3, [pc, #32]	@ (8008248 <_dtoa_r+0x5c8>)
 8008228:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800822c:	2200      	movs	r2, #0
 800822e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008232:	f7f8 f9f1 	bl	8000618 <__aeabi_dmul>
 8008236:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800823a:	e7c4      	b.n	80081c6 <_dtoa_r+0x546>
 800823c:	0800a8a0 	.word	0x0800a8a0
 8008240:	0800a878 	.word	0x0800a878
 8008244:	3ff00000 	.word	0x3ff00000
 8008248:	40240000 	.word	0x40240000
 800824c:	401c0000 	.word	0x401c0000
 8008250:	40140000 	.word	0x40140000
 8008254:	3fe00000 	.word	0x3fe00000
 8008258:	4631      	mov	r1, r6
 800825a:	4628      	mov	r0, r5
 800825c:	f7f8 f9dc 	bl	8000618 <__aeabi_dmul>
 8008260:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008264:	9415      	str	r4, [sp, #84]	@ 0x54
 8008266:	4656      	mov	r6, sl
 8008268:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800826c:	f7f8 fc84 	bl	8000b78 <__aeabi_d2iz>
 8008270:	4605      	mov	r5, r0
 8008272:	f7f8 f967 	bl	8000544 <__aeabi_i2d>
 8008276:	4602      	mov	r2, r0
 8008278:	460b      	mov	r3, r1
 800827a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800827e:	f7f8 f813 	bl	80002a8 <__aeabi_dsub>
 8008282:	3530      	adds	r5, #48	@ 0x30
 8008284:	f806 5b01 	strb.w	r5, [r6], #1
 8008288:	4602      	mov	r2, r0
 800828a:	460b      	mov	r3, r1
 800828c:	42a6      	cmp	r6, r4
 800828e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008292:	f04f 0200 	mov.w	r2, #0
 8008296:	d124      	bne.n	80082e2 <_dtoa_r+0x662>
 8008298:	4bac      	ldr	r3, [pc, #688]	@ (800854c <_dtoa_r+0x8cc>)
 800829a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800829e:	f7f8 f805 	bl	80002ac <__adddf3>
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082aa:	f7f8 fc45 	bl	8000b38 <__aeabi_dcmpgt>
 80082ae:	2800      	cmp	r0, #0
 80082b0:	d145      	bne.n	800833e <_dtoa_r+0x6be>
 80082b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80082b6:	49a5      	ldr	r1, [pc, #660]	@ (800854c <_dtoa_r+0x8cc>)
 80082b8:	2000      	movs	r0, #0
 80082ba:	f7f7 fff5 	bl	80002a8 <__aeabi_dsub>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082c6:	f7f8 fc19 	bl	8000afc <__aeabi_dcmplt>
 80082ca:	2800      	cmp	r0, #0
 80082cc:	f43f aef5 	beq.w	80080ba <_dtoa_r+0x43a>
 80082d0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80082d2:	1e73      	subs	r3, r6, #1
 80082d4:	9315      	str	r3, [sp, #84]	@ 0x54
 80082d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80082da:	2b30      	cmp	r3, #48	@ 0x30
 80082dc:	d0f8      	beq.n	80082d0 <_dtoa_r+0x650>
 80082de:	9f04      	ldr	r7, [sp, #16]
 80082e0:	e73e      	b.n	8008160 <_dtoa_r+0x4e0>
 80082e2:	4b9b      	ldr	r3, [pc, #620]	@ (8008550 <_dtoa_r+0x8d0>)
 80082e4:	f7f8 f998 	bl	8000618 <__aeabi_dmul>
 80082e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082ec:	e7bc      	b.n	8008268 <_dtoa_r+0x5e8>
 80082ee:	d10c      	bne.n	800830a <_dtoa_r+0x68a>
 80082f0:	4b98      	ldr	r3, [pc, #608]	@ (8008554 <_dtoa_r+0x8d4>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80082f8:	f7f8 f98e 	bl	8000618 <__aeabi_dmul>
 80082fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008300:	f7f8 fc10 	bl	8000b24 <__aeabi_dcmpge>
 8008304:	2800      	cmp	r0, #0
 8008306:	f000 8157 	beq.w	80085b8 <_dtoa_r+0x938>
 800830a:	2400      	movs	r4, #0
 800830c:	4625      	mov	r5, r4
 800830e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008310:	43db      	mvns	r3, r3
 8008312:	9304      	str	r3, [sp, #16]
 8008314:	4656      	mov	r6, sl
 8008316:	2700      	movs	r7, #0
 8008318:	4621      	mov	r1, r4
 800831a:	4658      	mov	r0, fp
 800831c:	f000 ff00 	bl	8009120 <_Bfree>
 8008320:	2d00      	cmp	r5, #0
 8008322:	d0dc      	beq.n	80082de <_dtoa_r+0x65e>
 8008324:	b12f      	cbz	r7, 8008332 <_dtoa_r+0x6b2>
 8008326:	42af      	cmp	r7, r5
 8008328:	d003      	beq.n	8008332 <_dtoa_r+0x6b2>
 800832a:	4639      	mov	r1, r7
 800832c:	4658      	mov	r0, fp
 800832e:	f000 fef7 	bl	8009120 <_Bfree>
 8008332:	4629      	mov	r1, r5
 8008334:	4658      	mov	r0, fp
 8008336:	f000 fef3 	bl	8009120 <_Bfree>
 800833a:	e7d0      	b.n	80082de <_dtoa_r+0x65e>
 800833c:	9704      	str	r7, [sp, #16]
 800833e:	4633      	mov	r3, r6
 8008340:	461e      	mov	r6, r3
 8008342:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008346:	2a39      	cmp	r2, #57	@ 0x39
 8008348:	d107      	bne.n	800835a <_dtoa_r+0x6da>
 800834a:	459a      	cmp	sl, r3
 800834c:	d1f8      	bne.n	8008340 <_dtoa_r+0x6c0>
 800834e:	9a04      	ldr	r2, [sp, #16]
 8008350:	3201      	adds	r2, #1
 8008352:	9204      	str	r2, [sp, #16]
 8008354:	2230      	movs	r2, #48	@ 0x30
 8008356:	f88a 2000 	strb.w	r2, [sl]
 800835a:	781a      	ldrb	r2, [r3, #0]
 800835c:	3201      	adds	r2, #1
 800835e:	701a      	strb	r2, [r3, #0]
 8008360:	e7bd      	b.n	80082de <_dtoa_r+0x65e>
 8008362:	4b7b      	ldr	r3, [pc, #492]	@ (8008550 <_dtoa_r+0x8d0>)
 8008364:	2200      	movs	r2, #0
 8008366:	f7f8 f957 	bl	8000618 <__aeabi_dmul>
 800836a:	2200      	movs	r2, #0
 800836c:	2300      	movs	r3, #0
 800836e:	4604      	mov	r4, r0
 8008370:	460d      	mov	r5, r1
 8008372:	f7f8 fbb9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008376:	2800      	cmp	r0, #0
 8008378:	f43f aebb 	beq.w	80080f2 <_dtoa_r+0x472>
 800837c:	e6f0      	b.n	8008160 <_dtoa_r+0x4e0>
 800837e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008380:	2a00      	cmp	r2, #0
 8008382:	f000 80db 	beq.w	800853c <_dtoa_r+0x8bc>
 8008386:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008388:	2a01      	cmp	r2, #1
 800838a:	f300 80bf 	bgt.w	800850c <_dtoa_r+0x88c>
 800838e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008390:	2a00      	cmp	r2, #0
 8008392:	f000 80b7 	beq.w	8008504 <_dtoa_r+0x884>
 8008396:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800839a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800839c:	4646      	mov	r6, r8
 800839e:	9a08      	ldr	r2, [sp, #32]
 80083a0:	2101      	movs	r1, #1
 80083a2:	441a      	add	r2, r3
 80083a4:	4658      	mov	r0, fp
 80083a6:	4498      	add	r8, r3
 80083a8:	9208      	str	r2, [sp, #32]
 80083aa:	f000 ffb7 	bl	800931c <__i2b>
 80083ae:	4605      	mov	r5, r0
 80083b0:	b15e      	cbz	r6, 80083ca <_dtoa_r+0x74a>
 80083b2:	9b08      	ldr	r3, [sp, #32]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	dd08      	ble.n	80083ca <_dtoa_r+0x74a>
 80083b8:	42b3      	cmp	r3, r6
 80083ba:	9a08      	ldr	r2, [sp, #32]
 80083bc:	bfa8      	it	ge
 80083be:	4633      	movge	r3, r6
 80083c0:	eba8 0803 	sub.w	r8, r8, r3
 80083c4:	1af6      	subs	r6, r6, r3
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	9308      	str	r3, [sp, #32]
 80083ca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083cc:	b1f3      	cbz	r3, 800840c <_dtoa_r+0x78c>
 80083ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	f000 80b7 	beq.w	8008544 <_dtoa_r+0x8c4>
 80083d6:	b18c      	cbz	r4, 80083fc <_dtoa_r+0x77c>
 80083d8:	4629      	mov	r1, r5
 80083da:	4622      	mov	r2, r4
 80083dc:	4658      	mov	r0, fp
 80083de:	f001 f85d 	bl	800949c <__pow5mult>
 80083e2:	464a      	mov	r2, r9
 80083e4:	4601      	mov	r1, r0
 80083e6:	4605      	mov	r5, r0
 80083e8:	4658      	mov	r0, fp
 80083ea:	f000 ffad 	bl	8009348 <__multiply>
 80083ee:	4649      	mov	r1, r9
 80083f0:	9004      	str	r0, [sp, #16]
 80083f2:	4658      	mov	r0, fp
 80083f4:	f000 fe94 	bl	8009120 <_Bfree>
 80083f8:	9b04      	ldr	r3, [sp, #16]
 80083fa:	4699      	mov	r9, r3
 80083fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083fe:	1b1a      	subs	r2, r3, r4
 8008400:	d004      	beq.n	800840c <_dtoa_r+0x78c>
 8008402:	4649      	mov	r1, r9
 8008404:	4658      	mov	r0, fp
 8008406:	f001 f849 	bl	800949c <__pow5mult>
 800840a:	4681      	mov	r9, r0
 800840c:	2101      	movs	r1, #1
 800840e:	4658      	mov	r0, fp
 8008410:	f000 ff84 	bl	800931c <__i2b>
 8008414:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008416:	4604      	mov	r4, r0
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 81cf 	beq.w	80087bc <_dtoa_r+0xb3c>
 800841e:	461a      	mov	r2, r3
 8008420:	4601      	mov	r1, r0
 8008422:	4658      	mov	r0, fp
 8008424:	f001 f83a 	bl	800949c <__pow5mult>
 8008428:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800842a:	2b01      	cmp	r3, #1
 800842c:	4604      	mov	r4, r0
 800842e:	f300 8095 	bgt.w	800855c <_dtoa_r+0x8dc>
 8008432:	9b02      	ldr	r3, [sp, #8]
 8008434:	2b00      	cmp	r3, #0
 8008436:	f040 8087 	bne.w	8008548 <_dtoa_r+0x8c8>
 800843a:	9b03      	ldr	r3, [sp, #12]
 800843c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008440:	2b00      	cmp	r3, #0
 8008442:	f040 8089 	bne.w	8008558 <_dtoa_r+0x8d8>
 8008446:	9b03      	ldr	r3, [sp, #12]
 8008448:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800844c:	0d1b      	lsrs	r3, r3, #20
 800844e:	051b      	lsls	r3, r3, #20
 8008450:	b12b      	cbz	r3, 800845e <_dtoa_r+0x7de>
 8008452:	9b08      	ldr	r3, [sp, #32]
 8008454:	3301      	adds	r3, #1
 8008456:	9308      	str	r3, [sp, #32]
 8008458:	f108 0801 	add.w	r8, r8, #1
 800845c:	2301      	movs	r3, #1
 800845e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008460:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 81b0 	beq.w	80087c8 <_dtoa_r+0xb48>
 8008468:	6923      	ldr	r3, [r4, #16]
 800846a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800846e:	6918      	ldr	r0, [r3, #16]
 8008470:	f000 ff08 	bl	8009284 <__hi0bits>
 8008474:	f1c0 0020 	rsb	r0, r0, #32
 8008478:	9b08      	ldr	r3, [sp, #32]
 800847a:	4418      	add	r0, r3
 800847c:	f010 001f 	ands.w	r0, r0, #31
 8008480:	d077      	beq.n	8008572 <_dtoa_r+0x8f2>
 8008482:	f1c0 0320 	rsb	r3, r0, #32
 8008486:	2b04      	cmp	r3, #4
 8008488:	dd6b      	ble.n	8008562 <_dtoa_r+0x8e2>
 800848a:	9b08      	ldr	r3, [sp, #32]
 800848c:	f1c0 001c 	rsb	r0, r0, #28
 8008490:	4403      	add	r3, r0
 8008492:	4480      	add	r8, r0
 8008494:	4406      	add	r6, r0
 8008496:	9308      	str	r3, [sp, #32]
 8008498:	f1b8 0f00 	cmp.w	r8, #0
 800849c:	dd05      	ble.n	80084aa <_dtoa_r+0x82a>
 800849e:	4649      	mov	r1, r9
 80084a0:	4642      	mov	r2, r8
 80084a2:	4658      	mov	r0, fp
 80084a4:	f001 f854 	bl	8009550 <__lshift>
 80084a8:	4681      	mov	r9, r0
 80084aa:	9b08      	ldr	r3, [sp, #32]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	dd05      	ble.n	80084bc <_dtoa_r+0x83c>
 80084b0:	4621      	mov	r1, r4
 80084b2:	461a      	mov	r2, r3
 80084b4:	4658      	mov	r0, fp
 80084b6:	f001 f84b 	bl	8009550 <__lshift>
 80084ba:	4604      	mov	r4, r0
 80084bc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d059      	beq.n	8008576 <_dtoa_r+0x8f6>
 80084c2:	4621      	mov	r1, r4
 80084c4:	4648      	mov	r0, r9
 80084c6:	f001 f8af 	bl	8009628 <__mcmp>
 80084ca:	2800      	cmp	r0, #0
 80084cc:	da53      	bge.n	8008576 <_dtoa_r+0x8f6>
 80084ce:	1e7b      	subs	r3, r7, #1
 80084d0:	9304      	str	r3, [sp, #16]
 80084d2:	4649      	mov	r1, r9
 80084d4:	2300      	movs	r3, #0
 80084d6:	220a      	movs	r2, #10
 80084d8:	4658      	mov	r0, fp
 80084da:	f000 fe43 	bl	8009164 <__multadd>
 80084de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80084e0:	4681      	mov	r9, r0
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	f000 8172 	beq.w	80087cc <_dtoa_r+0xb4c>
 80084e8:	2300      	movs	r3, #0
 80084ea:	4629      	mov	r1, r5
 80084ec:	220a      	movs	r2, #10
 80084ee:	4658      	mov	r0, fp
 80084f0:	f000 fe38 	bl	8009164 <__multadd>
 80084f4:	9b00      	ldr	r3, [sp, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	4605      	mov	r5, r0
 80084fa:	dc67      	bgt.n	80085cc <_dtoa_r+0x94c>
 80084fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084fe:	2b02      	cmp	r3, #2
 8008500:	dc41      	bgt.n	8008586 <_dtoa_r+0x906>
 8008502:	e063      	b.n	80085cc <_dtoa_r+0x94c>
 8008504:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008506:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800850a:	e746      	b.n	800839a <_dtoa_r+0x71a>
 800850c:	9b07      	ldr	r3, [sp, #28]
 800850e:	1e5c      	subs	r4, r3, #1
 8008510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008512:	42a3      	cmp	r3, r4
 8008514:	bfbf      	itttt	lt
 8008516:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008518:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800851a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800851c:	1ae3      	sublt	r3, r4, r3
 800851e:	bfb4      	ite	lt
 8008520:	18d2      	addlt	r2, r2, r3
 8008522:	1b1c      	subge	r4, r3, r4
 8008524:	9b07      	ldr	r3, [sp, #28]
 8008526:	bfbc      	itt	lt
 8008528:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800852a:	2400      	movlt	r4, #0
 800852c:	2b00      	cmp	r3, #0
 800852e:	bfb5      	itete	lt
 8008530:	eba8 0603 	sublt.w	r6, r8, r3
 8008534:	9b07      	ldrge	r3, [sp, #28]
 8008536:	2300      	movlt	r3, #0
 8008538:	4646      	movge	r6, r8
 800853a:	e730      	b.n	800839e <_dtoa_r+0x71e>
 800853c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800853e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8008540:	4646      	mov	r6, r8
 8008542:	e735      	b.n	80083b0 <_dtoa_r+0x730>
 8008544:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008546:	e75c      	b.n	8008402 <_dtoa_r+0x782>
 8008548:	2300      	movs	r3, #0
 800854a:	e788      	b.n	800845e <_dtoa_r+0x7de>
 800854c:	3fe00000 	.word	0x3fe00000
 8008550:	40240000 	.word	0x40240000
 8008554:	40140000 	.word	0x40140000
 8008558:	9b02      	ldr	r3, [sp, #8]
 800855a:	e780      	b.n	800845e <_dtoa_r+0x7de>
 800855c:	2300      	movs	r3, #0
 800855e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008560:	e782      	b.n	8008468 <_dtoa_r+0x7e8>
 8008562:	d099      	beq.n	8008498 <_dtoa_r+0x818>
 8008564:	9a08      	ldr	r2, [sp, #32]
 8008566:	331c      	adds	r3, #28
 8008568:	441a      	add	r2, r3
 800856a:	4498      	add	r8, r3
 800856c:	441e      	add	r6, r3
 800856e:	9208      	str	r2, [sp, #32]
 8008570:	e792      	b.n	8008498 <_dtoa_r+0x818>
 8008572:	4603      	mov	r3, r0
 8008574:	e7f6      	b.n	8008564 <_dtoa_r+0x8e4>
 8008576:	9b07      	ldr	r3, [sp, #28]
 8008578:	9704      	str	r7, [sp, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	dc20      	bgt.n	80085c0 <_dtoa_r+0x940>
 800857e:	9300      	str	r3, [sp, #0]
 8008580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008582:	2b02      	cmp	r3, #2
 8008584:	dd1e      	ble.n	80085c4 <_dtoa_r+0x944>
 8008586:	9b00      	ldr	r3, [sp, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	f47f aec0 	bne.w	800830e <_dtoa_r+0x68e>
 800858e:	4621      	mov	r1, r4
 8008590:	2205      	movs	r2, #5
 8008592:	4658      	mov	r0, fp
 8008594:	f000 fde6 	bl	8009164 <__multadd>
 8008598:	4601      	mov	r1, r0
 800859a:	4604      	mov	r4, r0
 800859c:	4648      	mov	r0, r9
 800859e:	f001 f843 	bl	8009628 <__mcmp>
 80085a2:	2800      	cmp	r0, #0
 80085a4:	f77f aeb3 	ble.w	800830e <_dtoa_r+0x68e>
 80085a8:	4656      	mov	r6, sl
 80085aa:	2331      	movs	r3, #49	@ 0x31
 80085ac:	f806 3b01 	strb.w	r3, [r6], #1
 80085b0:	9b04      	ldr	r3, [sp, #16]
 80085b2:	3301      	adds	r3, #1
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	e6ae      	b.n	8008316 <_dtoa_r+0x696>
 80085b8:	9c07      	ldr	r4, [sp, #28]
 80085ba:	9704      	str	r7, [sp, #16]
 80085bc:	4625      	mov	r5, r4
 80085be:	e7f3      	b.n	80085a8 <_dtoa_r+0x928>
 80085c0:	9b07      	ldr	r3, [sp, #28]
 80085c2:	9300      	str	r3, [sp, #0]
 80085c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	f000 8104 	beq.w	80087d4 <_dtoa_r+0xb54>
 80085cc:	2e00      	cmp	r6, #0
 80085ce:	dd05      	ble.n	80085dc <_dtoa_r+0x95c>
 80085d0:	4629      	mov	r1, r5
 80085d2:	4632      	mov	r2, r6
 80085d4:	4658      	mov	r0, fp
 80085d6:	f000 ffbb 	bl	8009550 <__lshift>
 80085da:	4605      	mov	r5, r0
 80085dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d05a      	beq.n	8008698 <_dtoa_r+0xa18>
 80085e2:	6869      	ldr	r1, [r5, #4]
 80085e4:	4658      	mov	r0, fp
 80085e6:	f000 fd5b 	bl	80090a0 <_Balloc>
 80085ea:	4606      	mov	r6, r0
 80085ec:	b928      	cbnz	r0, 80085fa <_dtoa_r+0x97a>
 80085ee:	4b84      	ldr	r3, [pc, #528]	@ (8008800 <_dtoa_r+0xb80>)
 80085f0:	4602      	mov	r2, r0
 80085f2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80085f6:	f7ff bb5a 	b.w	8007cae <_dtoa_r+0x2e>
 80085fa:	692a      	ldr	r2, [r5, #16]
 80085fc:	3202      	adds	r2, #2
 80085fe:	0092      	lsls	r2, r2, #2
 8008600:	f105 010c 	add.w	r1, r5, #12
 8008604:	300c      	adds	r0, #12
 8008606:	f7ff fa78 	bl	8007afa <memcpy>
 800860a:	2201      	movs	r2, #1
 800860c:	4631      	mov	r1, r6
 800860e:	4658      	mov	r0, fp
 8008610:	f000 ff9e 	bl	8009550 <__lshift>
 8008614:	f10a 0301 	add.w	r3, sl, #1
 8008618:	9307      	str	r3, [sp, #28]
 800861a:	9b00      	ldr	r3, [sp, #0]
 800861c:	4453      	add	r3, sl
 800861e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008620:	9b02      	ldr	r3, [sp, #8]
 8008622:	f003 0301 	and.w	r3, r3, #1
 8008626:	462f      	mov	r7, r5
 8008628:	930a      	str	r3, [sp, #40]	@ 0x28
 800862a:	4605      	mov	r5, r0
 800862c:	9b07      	ldr	r3, [sp, #28]
 800862e:	4621      	mov	r1, r4
 8008630:	3b01      	subs	r3, #1
 8008632:	4648      	mov	r0, r9
 8008634:	9300      	str	r3, [sp, #0]
 8008636:	f7ff fa9b 	bl	8007b70 <quorem>
 800863a:	4639      	mov	r1, r7
 800863c:	9002      	str	r0, [sp, #8]
 800863e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008642:	4648      	mov	r0, r9
 8008644:	f000 fff0 	bl	8009628 <__mcmp>
 8008648:	462a      	mov	r2, r5
 800864a:	9008      	str	r0, [sp, #32]
 800864c:	4621      	mov	r1, r4
 800864e:	4658      	mov	r0, fp
 8008650:	f001 f806 	bl	8009660 <__mdiff>
 8008654:	68c2      	ldr	r2, [r0, #12]
 8008656:	4606      	mov	r6, r0
 8008658:	bb02      	cbnz	r2, 800869c <_dtoa_r+0xa1c>
 800865a:	4601      	mov	r1, r0
 800865c:	4648      	mov	r0, r9
 800865e:	f000 ffe3 	bl	8009628 <__mcmp>
 8008662:	4602      	mov	r2, r0
 8008664:	4631      	mov	r1, r6
 8008666:	4658      	mov	r0, fp
 8008668:	920e      	str	r2, [sp, #56]	@ 0x38
 800866a:	f000 fd59 	bl	8009120 <_Bfree>
 800866e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008670:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008672:	9e07      	ldr	r6, [sp, #28]
 8008674:	ea43 0102 	orr.w	r1, r3, r2
 8008678:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800867a:	4319      	orrs	r1, r3
 800867c:	d110      	bne.n	80086a0 <_dtoa_r+0xa20>
 800867e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008682:	d029      	beq.n	80086d8 <_dtoa_r+0xa58>
 8008684:	9b08      	ldr	r3, [sp, #32]
 8008686:	2b00      	cmp	r3, #0
 8008688:	dd02      	ble.n	8008690 <_dtoa_r+0xa10>
 800868a:	9b02      	ldr	r3, [sp, #8]
 800868c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008690:	9b00      	ldr	r3, [sp, #0]
 8008692:	f883 8000 	strb.w	r8, [r3]
 8008696:	e63f      	b.n	8008318 <_dtoa_r+0x698>
 8008698:	4628      	mov	r0, r5
 800869a:	e7bb      	b.n	8008614 <_dtoa_r+0x994>
 800869c:	2201      	movs	r2, #1
 800869e:	e7e1      	b.n	8008664 <_dtoa_r+0x9e4>
 80086a0:	9b08      	ldr	r3, [sp, #32]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	db04      	blt.n	80086b0 <_dtoa_r+0xa30>
 80086a6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80086a8:	430b      	orrs	r3, r1
 80086aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80086ac:	430b      	orrs	r3, r1
 80086ae:	d120      	bne.n	80086f2 <_dtoa_r+0xa72>
 80086b0:	2a00      	cmp	r2, #0
 80086b2:	dded      	ble.n	8008690 <_dtoa_r+0xa10>
 80086b4:	4649      	mov	r1, r9
 80086b6:	2201      	movs	r2, #1
 80086b8:	4658      	mov	r0, fp
 80086ba:	f000 ff49 	bl	8009550 <__lshift>
 80086be:	4621      	mov	r1, r4
 80086c0:	4681      	mov	r9, r0
 80086c2:	f000 ffb1 	bl	8009628 <__mcmp>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	dc03      	bgt.n	80086d2 <_dtoa_r+0xa52>
 80086ca:	d1e1      	bne.n	8008690 <_dtoa_r+0xa10>
 80086cc:	f018 0f01 	tst.w	r8, #1
 80086d0:	d0de      	beq.n	8008690 <_dtoa_r+0xa10>
 80086d2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80086d6:	d1d8      	bne.n	800868a <_dtoa_r+0xa0a>
 80086d8:	9a00      	ldr	r2, [sp, #0]
 80086da:	2339      	movs	r3, #57	@ 0x39
 80086dc:	7013      	strb	r3, [r2, #0]
 80086de:	4633      	mov	r3, r6
 80086e0:	461e      	mov	r6, r3
 80086e2:	3b01      	subs	r3, #1
 80086e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80086e8:	2a39      	cmp	r2, #57	@ 0x39
 80086ea:	d052      	beq.n	8008792 <_dtoa_r+0xb12>
 80086ec:	3201      	adds	r2, #1
 80086ee:	701a      	strb	r2, [r3, #0]
 80086f0:	e612      	b.n	8008318 <_dtoa_r+0x698>
 80086f2:	2a00      	cmp	r2, #0
 80086f4:	dd07      	ble.n	8008706 <_dtoa_r+0xa86>
 80086f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80086fa:	d0ed      	beq.n	80086d8 <_dtoa_r+0xa58>
 80086fc:	9a00      	ldr	r2, [sp, #0]
 80086fe:	f108 0301 	add.w	r3, r8, #1
 8008702:	7013      	strb	r3, [r2, #0]
 8008704:	e608      	b.n	8008318 <_dtoa_r+0x698>
 8008706:	9b07      	ldr	r3, [sp, #28]
 8008708:	9a07      	ldr	r2, [sp, #28]
 800870a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800870e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008710:	4293      	cmp	r3, r2
 8008712:	d028      	beq.n	8008766 <_dtoa_r+0xae6>
 8008714:	4649      	mov	r1, r9
 8008716:	2300      	movs	r3, #0
 8008718:	220a      	movs	r2, #10
 800871a:	4658      	mov	r0, fp
 800871c:	f000 fd22 	bl	8009164 <__multadd>
 8008720:	42af      	cmp	r7, r5
 8008722:	4681      	mov	r9, r0
 8008724:	f04f 0300 	mov.w	r3, #0
 8008728:	f04f 020a 	mov.w	r2, #10
 800872c:	4639      	mov	r1, r7
 800872e:	4658      	mov	r0, fp
 8008730:	d107      	bne.n	8008742 <_dtoa_r+0xac2>
 8008732:	f000 fd17 	bl	8009164 <__multadd>
 8008736:	4607      	mov	r7, r0
 8008738:	4605      	mov	r5, r0
 800873a:	9b07      	ldr	r3, [sp, #28]
 800873c:	3301      	adds	r3, #1
 800873e:	9307      	str	r3, [sp, #28]
 8008740:	e774      	b.n	800862c <_dtoa_r+0x9ac>
 8008742:	f000 fd0f 	bl	8009164 <__multadd>
 8008746:	4629      	mov	r1, r5
 8008748:	4607      	mov	r7, r0
 800874a:	2300      	movs	r3, #0
 800874c:	220a      	movs	r2, #10
 800874e:	4658      	mov	r0, fp
 8008750:	f000 fd08 	bl	8009164 <__multadd>
 8008754:	4605      	mov	r5, r0
 8008756:	e7f0      	b.n	800873a <_dtoa_r+0xaba>
 8008758:	9b00      	ldr	r3, [sp, #0]
 800875a:	2b00      	cmp	r3, #0
 800875c:	bfcc      	ite	gt
 800875e:	461e      	movgt	r6, r3
 8008760:	2601      	movle	r6, #1
 8008762:	4456      	add	r6, sl
 8008764:	2700      	movs	r7, #0
 8008766:	4649      	mov	r1, r9
 8008768:	2201      	movs	r2, #1
 800876a:	4658      	mov	r0, fp
 800876c:	f000 fef0 	bl	8009550 <__lshift>
 8008770:	4621      	mov	r1, r4
 8008772:	4681      	mov	r9, r0
 8008774:	f000 ff58 	bl	8009628 <__mcmp>
 8008778:	2800      	cmp	r0, #0
 800877a:	dcb0      	bgt.n	80086de <_dtoa_r+0xa5e>
 800877c:	d102      	bne.n	8008784 <_dtoa_r+0xb04>
 800877e:	f018 0f01 	tst.w	r8, #1
 8008782:	d1ac      	bne.n	80086de <_dtoa_r+0xa5e>
 8008784:	4633      	mov	r3, r6
 8008786:	461e      	mov	r6, r3
 8008788:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800878c:	2a30      	cmp	r2, #48	@ 0x30
 800878e:	d0fa      	beq.n	8008786 <_dtoa_r+0xb06>
 8008790:	e5c2      	b.n	8008318 <_dtoa_r+0x698>
 8008792:	459a      	cmp	sl, r3
 8008794:	d1a4      	bne.n	80086e0 <_dtoa_r+0xa60>
 8008796:	9b04      	ldr	r3, [sp, #16]
 8008798:	3301      	adds	r3, #1
 800879a:	9304      	str	r3, [sp, #16]
 800879c:	2331      	movs	r3, #49	@ 0x31
 800879e:	f88a 3000 	strb.w	r3, [sl]
 80087a2:	e5b9      	b.n	8008318 <_dtoa_r+0x698>
 80087a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80087a6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008804 <_dtoa_r+0xb84>
 80087aa:	b11b      	cbz	r3, 80087b4 <_dtoa_r+0xb34>
 80087ac:	f10a 0308 	add.w	r3, sl, #8
 80087b0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80087b2:	6013      	str	r3, [r2, #0]
 80087b4:	4650      	mov	r0, sl
 80087b6:	b019      	add	sp, #100	@ 0x64
 80087b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087be:	2b01      	cmp	r3, #1
 80087c0:	f77f ae37 	ble.w	8008432 <_dtoa_r+0x7b2>
 80087c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80087c8:	2001      	movs	r0, #1
 80087ca:	e655      	b.n	8008478 <_dtoa_r+0x7f8>
 80087cc:	9b00      	ldr	r3, [sp, #0]
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	f77f aed6 	ble.w	8008580 <_dtoa_r+0x900>
 80087d4:	4656      	mov	r6, sl
 80087d6:	4621      	mov	r1, r4
 80087d8:	4648      	mov	r0, r9
 80087da:	f7ff f9c9 	bl	8007b70 <quorem>
 80087de:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80087e2:	f806 8b01 	strb.w	r8, [r6], #1
 80087e6:	9b00      	ldr	r3, [sp, #0]
 80087e8:	eba6 020a 	sub.w	r2, r6, sl
 80087ec:	4293      	cmp	r3, r2
 80087ee:	ddb3      	ble.n	8008758 <_dtoa_r+0xad8>
 80087f0:	4649      	mov	r1, r9
 80087f2:	2300      	movs	r3, #0
 80087f4:	220a      	movs	r2, #10
 80087f6:	4658      	mov	r0, fp
 80087f8:	f000 fcb4 	bl	8009164 <__multadd>
 80087fc:	4681      	mov	r9, r0
 80087fe:	e7ea      	b.n	80087d6 <_dtoa_r+0xb56>
 8008800:	0800a79c 	.word	0x0800a79c
 8008804:	0800a737 	.word	0x0800a737

08008808 <_free_r>:
 8008808:	b538      	push	{r3, r4, r5, lr}
 800880a:	4605      	mov	r5, r0
 800880c:	2900      	cmp	r1, #0
 800880e:	d041      	beq.n	8008894 <_free_r+0x8c>
 8008810:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008814:	1f0c      	subs	r4, r1, #4
 8008816:	2b00      	cmp	r3, #0
 8008818:	bfb8      	it	lt
 800881a:	18e4      	addlt	r4, r4, r3
 800881c:	f000 fc34 	bl	8009088 <__malloc_lock>
 8008820:	4a1d      	ldr	r2, [pc, #116]	@ (8008898 <_free_r+0x90>)
 8008822:	6813      	ldr	r3, [r2, #0]
 8008824:	b933      	cbnz	r3, 8008834 <_free_r+0x2c>
 8008826:	6063      	str	r3, [r4, #4]
 8008828:	6014      	str	r4, [r2, #0]
 800882a:	4628      	mov	r0, r5
 800882c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008830:	f000 bc30 	b.w	8009094 <__malloc_unlock>
 8008834:	42a3      	cmp	r3, r4
 8008836:	d908      	bls.n	800884a <_free_r+0x42>
 8008838:	6820      	ldr	r0, [r4, #0]
 800883a:	1821      	adds	r1, r4, r0
 800883c:	428b      	cmp	r3, r1
 800883e:	bf01      	itttt	eq
 8008840:	6819      	ldreq	r1, [r3, #0]
 8008842:	685b      	ldreq	r3, [r3, #4]
 8008844:	1809      	addeq	r1, r1, r0
 8008846:	6021      	streq	r1, [r4, #0]
 8008848:	e7ed      	b.n	8008826 <_free_r+0x1e>
 800884a:	461a      	mov	r2, r3
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	b10b      	cbz	r3, 8008854 <_free_r+0x4c>
 8008850:	42a3      	cmp	r3, r4
 8008852:	d9fa      	bls.n	800884a <_free_r+0x42>
 8008854:	6811      	ldr	r1, [r2, #0]
 8008856:	1850      	adds	r0, r2, r1
 8008858:	42a0      	cmp	r0, r4
 800885a:	d10b      	bne.n	8008874 <_free_r+0x6c>
 800885c:	6820      	ldr	r0, [r4, #0]
 800885e:	4401      	add	r1, r0
 8008860:	1850      	adds	r0, r2, r1
 8008862:	4283      	cmp	r3, r0
 8008864:	6011      	str	r1, [r2, #0]
 8008866:	d1e0      	bne.n	800882a <_free_r+0x22>
 8008868:	6818      	ldr	r0, [r3, #0]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	6053      	str	r3, [r2, #4]
 800886e:	4408      	add	r0, r1
 8008870:	6010      	str	r0, [r2, #0]
 8008872:	e7da      	b.n	800882a <_free_r+0x22>
 8008874:	d902      	bls.n	800887c <_free_r+0x74>
 8008876:	230c      	movs	r3, #12
 8008878:	602b      	str	r3, [r5, #0]
 800887a:	e7d6      	b.n	800882a <_free_r+0x22>
 800887c:	6820      	ldr	r0, [r4, #0]
 800887e:	1821      	adds	r1, r4, r0
 8008880:	428b      	cmp	r3, r1
 8008882:	bf04      	itt	eq
 8008884:	6819      	ldreq	r1, [r3, #0]
 8008886:	685b      	ldreq	r3, [r3, #4]
 8008888:	6063      	str	r3, [r4, #4]
 800888a:	bf04      	itt	eq
 800888c:	1809      	addeq	r1, r1, r0
 800888e:	6021      	streq	r1, [r4, #0]
 8008890:	6054      	str	r4, [r2, #4]
 8008892:	e7ca      	b.n	800882a <_free_r+0x22>
 8008894:	bd38      	pop	{r3, r4, r5, pc}
 8008896:	bf00      	nop
 8008898:	2000508c 	.word	0x2000508c

0800889c <rshift>:
 800889c:	6903      	ldr	r3, [r0, #16]
 800889e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80088a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80088a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80088aa:	f100 0414 	add.w	r4, r0, #20
 80088ae:	dd45      	ble.n	800893c <rshift+0xa0>
 80088b0:	f011 011f 	ands.w	r1, r1, #31
 80088b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80088b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80088bc:	d10c      	bne.n	80088d8 <rshift+0x3c>
 80088be:	f100 0710 	add.w	r7, r0, #16
 80088c2:	4629      	mov	r1, r5
 80088c4:	42b1      	cmp	r1, r6
 80088c6:	d334      	bcc.n	8008932 <rshift+0x96>
 80088c8:	1a9b      	subs	r3, r3, r2
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	1eea      	subs	r2, r5, #3
 80088ce:	4296      	cmp	r6, r2
 80088d0:	bf38      	it	cc
 80088d2:	2300      	movcc	r3, #0
 80088d4:	4423      	add	r3, r4
 80088d6:	e015      	b.n	8008904 <rshift+0x68>
 80088d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80088dc:	f1c1 0820 	rsb	r8, r1, #32
 80088e0:	40cf      	lsrs	r7, r1
 80088e2:	f105 0e04 	add.w	lr, r5, #4
 80088e6:	46a1      	mov	r9, r4
 80088e8:	4576      	cmp	r6, lr
 80088ea:	46f4      	mov	ip, lr
 80088ec:	d815      	bhi.n	800891a <rshift+0x7e>
 80088ee:	1a9a      	subs	r2, r3, r2
 80088f0:	0092      	lsls	r2, r2, #2
 80088f2:	3a04      	subs	r2, #4
 80088f4:	3501      	adds	r5, #1
 80088f6:	42ae      	cmp	r6, r5
 80088f8:	bf38      	it	cc
 80088fa:	2200      	movcc	r2, #0
 80088fc:	18a3      	adds	r3, r4, r2
 80088fe:	50a7      	str	r7, [r4, r2]
 8008900:	b107      	cbz	r7, 8008904 <rshift+0x68>
 8008902:	3304      	adds	r3, #4
 8008904:	1b1a      	subs	r2, r3, r4
 8008906:	42a3      	cmp	r3, r4
 8008908:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800890c:	bf08      	it	eq
 800890e:	2300      	moveq	r3, #0
 8008910:	6102      	str	r2, [r0, #16]
 8008912:	bf08      	it	eq
 8008914:	6143      	streq	r3, [r0, #20]
 8008916:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800891a:	f8dc c000 	ldr.w	ip, [ip]
 800891e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008922:	ea4c 0707 	orr.w	r7, ip, r7
 8008926:	f849 7b04 	str.w	r7, [r9], #4
 800892a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800892e:	40cf      	lsrs	r7, r1
 8008930:	e7da      	b.n	80088e8 <rshift+0x4c>
 8008932:	f851 cb04 	ldr.w	ip, [r1], #4
 8008936:	f847 cf04 	str.w	ip, [r7, #4]!
 800893a:	e7c3      	b.n	80088c4 <rshift+0x28>
 800893c:	4623      	mov	r3, r4
 800893e:	e7e1      	b.n	8008904 <rshift+0x68>

08008940 <__hexdig_fun>:
 8008940:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008944:	2b09      	cmp	r3, #9
 8008946:	d802      	bhi.n	800894e <__hexdig_fun+0xe>
 8008948:	3820      	subs	r0, #32
 800894a:	b2c0      	uxtb	r0, r0
 800894c:	4770      	bx	lr
 800894e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008952:	2b05      	cmp	r3, #5
 8008954:	d801      	bhi.n	800895a <__hexdig_fun+0x1a>
 8008956:	3847      	subs	r0, #71	@ 0x47
 8008958:	e7f7      	b.n	800894a <__hexdig_fun+0xa>
 800895a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800895e:	2b05      	cmp	r3, #5
 8008960:	d801      	bhi.n	8008966 <__hexdig_fun+0x26>
 8008962:	3827      	subs	r0, #39	@ 0x27
 8008964:	e7f1      	b.n	800894a <__hexdig_fun+0xa>
 8008966:	2000      	movs	r0, #0
 8008968:	4770      	bx	lr
	...

0800896c <__gethex>:
 800896c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008970:	b085      	sub	sp, #20
 8008972:	468a      	mov	sl, r1
 8008974:	9302      	str	r3, [sp, #8]
 8008976:	680b      	ldr	r3, [r1, #0]
 8008978:	9001      	str	r0, [sp, #4]
 800897a:	4690      	mov	r8, r2
 800897c:	1c9c      	adds	r4, r3, #2
 800897e:	46a1      	mov	r9, r4
 8008980:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008984:	2830      	cmp	r0, #48	@ 0x30
 8008986:	d0fa      	beq.n	800897e <__gethex+0x12>
 8008988:	eba9 0303 	sub.w	r3, r9, r3
 800898c:	f1a3 0b02 	sub.w	fp, r3, #2
 8008990:	f7ff ffd6 	bl	8008940 <__hexdig_fun>
 8008994:	4605      	mov	r5, r0
 8008996:	2800      	cmp	r0, #0
 8008998:	d168      	bne.n	8008a6c <__gethex+0x100>
 800899a:	49a0      	ldr	r1, [pc, #640]	@ (8008c1c <__gethex+0x2b0>)
 800899c:	2201      	movs	r2, #1
 800899e:	4648      	mov	r0, r9
 80089a0:	f7fe ff6f 	bl	8007882 <strncmp>
 80089a4:	4607      	mov	r7, r0
 80089a6:	2800      	cmp	r0, #0
 80089a8:	d167      	bne.n	8008a7a <__gethex+0x10e>
 80089aa:	f899 0001 	ldrb.w	r0, [r9, #1]
 80089ae:	4626      	mov	r6, r4
 80089b0:	f7ff ffc6 	bl	8008940 <__hexdig_fun>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	d062      	beq.n	8008a7e <__gethex+0x112>
 80089b8:	4623      	mov	r3, r4
 80089ba:	7818      	ldrb	r0, [r3, #0]
 80089bc:	2830      	cmp	r0, #48	@ 0x30
 80089be:	4699      	mov	r9, r3
 80089c0:	f103 0301 	add.w	r3, r3, #1
 80089c4:	d0f9      	beq.n	80089ba <__gethex+0x4e>
 80089c6:	f7ff ffbb 	bl	8008940 <__hexdig_fun>
 80089ca:	fab0 f580 	clz	r5, r0
 80089ce:	096d      	lsrs	r5, r5, #5
 80089d0:	f04f 0b01 	mov.w	fp, #1
 80089d4:	464a      	mov	r2, r9
 80089d6:	4616      	mov	r6, r2
 80089d8:	3201      	adds	r2, #1
 80089da:	7830      	ldrb	r0, [r6, #0]
 80089dc:	f7ff ffb0 	bl	8008940 <__hexdig_fun>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	d1f8      	bne.n	80089d6 <__gethex+0x6a>
 80089e4:	498d      	ldr	r1, [pc, #564]	@ (8008c1c <__gethex+0x2b0>)
 80089e6:	2201      	movs	r2, #1
 80089e8:	4630      	mov	r0, r6
 80089ea:	f7fe ff4a 	bl	8007882 <strncmp>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d13f      	bne.n	8008a72 <__gethex+0x106>
 80089f2:	b944      	cbnz	r4, 8008a06 <__gethex+0x9a>
 80089f4:	1c74      	adds	r4, r6, #1
 80089f6:	4622      	mov	r2, r4
 80089f8:	4616      	mov	r6, r2
 80089fa:	3201      	adds	r2, #1
 80089fc:	7830      	ldrb	r0, [r6, #0]
 80089fe:	f7ff ff9f 	bl	8008940 <__hexdig_fun>
 8008a02:	2800      	cmp	r0, #0
 8008a04:	d1f8      	bne.n	80089f8 <__gethex+0x8c>
 8008a06:	1ba4      	subs	r4, r4, r6
 8008a08:	00a7      	lsls	r7, r4, #2
 8008a0a:	7833      	ldrb	r3, [r6, #0]
 8008a0c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008a10:	2b50      	cmp	r3, #80	@ 0x50
 8008a12:	d13e      	bne.n	8008a92 <__gethex+0x126>
 8008a14:	7873      	ldrb	r3, [r6, #1]
 8008a16:	2b2b      	cmp	r3, #43	@ 0x2b
 8008a18:	d033      	beq.n	8008a82 <__gethex+0x116>
 8008a1a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008a1c:	d034      	beq.n	8008a88 <__gethex+0x11c>
 8008a1e:	1c71      	adds	r1, r6, #1
 8008a20:	2400      	movs	r4, #0
 8008a22:	7808      	ldrb	r0, [r1, #0]
 8008a24:	f7ff ff8c 	bl	8008940 <__hexdig_fun>
 8008a28:	1e43      	subs	r3, r0, #1
 8008a2a:	b2db      	uxtb	r3, r3
 8008a2c:	2b18      	cmp	r3, #24
 8008a2e:	d830      	bhi.n	8008a92 <__gethex+0x126>
 8008a30:	f1a0 0210 	sub.w	r2, r0, #16
 8008a34:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008a38:	f7ff ff82 	bl	8008940 <__hexdig_fun>
 8008a3c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8008a40:	fa5f fc8c 	uxtb.w	ip, ip
 8008a44:	f1bc 0f18 	cmp.w	ip, #24
 8008a48:	f04f 030a 	mov.w	r3, #10
 8008a4c:	d91e      	bls.n	8008a8c <__gethex+0x120>
 8008a4e:	b104      	cbz	r4, 8008a52 <__gethex+0xe6>
 8008a50:	4252      	negs	r2, r2
 8008a52:	4417      	add	r7, r2
 8008a54:	f8ca 1000 	str.w	r1, [sl]
 8008a58:	b1ed      	cbz	r5, 8008a96 <__gethex+0x12a>
 8008a5a:	f1bb 0f00 	cmp.w	fp, #0
 8008a5e:	bf0c      	ite	eq
 8008a60:	2506      	moveq	r5, #6
 8008a62:	2500      	movne	r5, #0
 8008a64:	4628      	mov	r0, r5
 8008a66:	b005      	add	sp, #20
 8008a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a6c:	2500      	movs	r5, #0
 8008a6e:	462c      	mov	r4, r5
 8008a70:	e7b0      	b.n	80089d4 <__gethex+0x68>
 8008a72:	2c00      	cmp	r4, #0
 8008a74:	d1c7      	bne.n	8008a06 <__gethex+0x9a>
 8008a76:	4627      	mov	r7, r4
 8008a78:	e7c7      	b.n	8008a0a <__gethex+0x9e>
 8008a7a:	464e      	mov	r6, r9
 8008a7c:	462f      	mov	r7, r5
 8008a7e:	2501      	movs	r5, #1
 8008a80:	e7c3      	b.n	8008a0a <__gethex+0x9e>
 8008a82:	2400      	movs	r4, #0
 8008a84:	1cb1      	adds	r1, r6, #2
 8008a86:	e7cc      	b.n	8008a22 <__gethex+0xb6>
 8008a88:	2401      	movs	r4, #1
 8008a8a:	e7fb      	b.n	8008a84 <__gethex+0x118>
 8008a8c:	fb03 0002 	mla	r0, r3, r2, r0
 8008a90:	e7ce      	b.n	8008a30 <__gethex+0xc4>
 8008a92:	4631      	mov	r1, r6
 8008a94:	e7de      	b.n	8008a54 <__gethex+0xe8>
 8008a96:	eba6 0309 	sub.w	r3, r6, r9
 8008a9a:	3b01      	subs	r3, #1
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	2b07      	cmp	r3, #7
 8008aa0:	dc0a      	bgt.n	8008ab8 <__gethex+0x14c>
 8008aa2:	9801      	ldr	r0, [sp, #4]
 8008aa4:	f000 fafc 	bl	80090a0 <_Balloc>
 8008aa8:	4604      	mov	r4, r0
 8008aaa:	b940      	cbnz	r0, 8008abe <__gethex+0x152>
 8008aac:	4b5c      	ldr	r3, [pc, #368]	@ (8008c20 <__gethex+0x2b4>)
 8008aae:	4602      	mov	r2, r0
 8008ab0:	21e4      	movs	r1, #228	@ 0xe4
 8008ab2:	485c      	ldr	r0, [pc, #368]	@ (8008c24 <__gethex+0x2b8>)
 8008ab4:	f7ff f83e 	bl	8007b34 <__assert_func>
 8008ab8:	3101      	adds	r1, #1
 8008aba:	105b      	asrs	r3, r3, #1
 8008abc:	e7ef      	b.n	8008a9e <__gethex+0x132>
 8008abe:	f100 0a14 	add.w	sl, r0, #20
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	4655      	mov	r5, sl
 8008ac6:	469b      	mov	fp, r3
 8008ac8:	45b1      	cmp	r9, r6
 8008aca:	d337      	bcc.n	8008b3c <__gethex+0x1d0>
 8008acc:	f845 bb04 	str.w	fp, [r5], #4
 8008ad0:	eba5 050a 	sub.w	r5, r5, sl
 8008ad4:	10ad      	asrs	r5, r5, #2
 8008ad6:	6125      	str	r5, [r4, #16]
 8008ad8:	4658      	mov	r0, fp
 8008ada:	f000 fbd3 	bl	8009284 <__hi0bits>
 8008ade:	016d      	lsls	r5, r5, #5
 8008ae0:	f8d8 6000 	ldr.w	r6, [r8]
 8008ae4:	1a2d      	subs	r5, r5, r0
 8008ae6:	42b5      	cmp	r5, r6
 8008ae8:	dd54      	ble.n	8008b94 <__gethex+0x228>
 8008aea:	1bad      	subs	r5, r5, r6
 8008aec:	4629      	mov	r1, r5
 8008aee:	4620      	mov	r0, r4
 8008af0:	f000 ff67 	bl	80099c2 <__any_on>
 8008af4:	4681      	mov	r9, r0
 8008af6:	b178      	cbz	r0, 8008b18 <__gethex+0x1ac>
 8008af8:	1e6b      	subs	r3, r5, #1
 8008afa:	1159      	asrs	r1, r3, #5
 8008afc:	f003 021f 	and.w	r2, r3, #31
 8008b00:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008b04:	f04f 0901 	mov.w	r9, #1
 8008b08:	fa09 f202 	lsl.w	r2, r9, r2
 8008b0c:	420a      	tst	r2, r1
 8008b0e:	d003      	beq.n	8008b18 <__gethex+0x1ac>
 8008b10:	454b      	cmp	r3, r9
 8008b12:	dc36      	bgt.n	8008b82 <__gethex+0x216>
 8008b14:	f04f 0902 	mov.w	r9, #2
 8008b18:	4629      	mov	r1, r5
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	f7ff febe 	bl	800889c <rshift>
 8008b20:	442f      	add	r7, r5
 8008b22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b26:	42bb      	cmp	r3, r7
 8008b28:	da42      	bge.n	8008bb0 <__gethex+0x244>
 8008b2a:	9801      	ldr	r0, [sp, #4]
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	f000 faf7 	bl	8009120 <_Bfree>
 8008b32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008b34:	2300      	movs	r3, #0
 8008b36:	6013      	str	r3, [r2, #0]
 8008b38:	25a3      	movs	r5, #163	@ 0xa3
 8008b3a:	e793      	b.n	8008a64 <__gethex+0xf8>
 8008b3c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008b40:	2a2e      	cmp	r2, #46	@ 0x2e
 8008b42:	d012      	beq.n	8008b6a <__gethex+0x1fe>
 8008b44:	2b20      	cmp	r3, #32
 8008b46:	d104      	bne.n	8008b52 <__gethex+0x1e6>
 8008b48:	f845 bb04 	str.w	fp, [r5], #4
 8008b4c:	f04f 0b00 	mov.w	fp, #0
 8008b50:	465b      	mov	r3, fp
 8008b52:	7830      	ldrb	r0, [r6, #0]
 8008b54:	9303      	str	r3, [sp, #12]
 8008b56:	f7ff fef3 	bl	8008940 <__hexdig_fun>
 8008b5a:	9b03      	ldr	r3, [sp, #12]
 8008b5c:	f000 000f 	and.w	r0, r0, #15
 8008b60:	4098      	lsls	r0, r3
 8008b62:	ea4b 0b00 	orr.w	fp, fp, r0
 8008b66:	3304      	adds	r3, #4
 8008b68:	e7ae      	b.n	8008ac8 <__gethex+0x15c>
 8008b6a:	45b1      	cmp	r9, r6
 8008b6c:	d8ea      	bhi.n	8008b44 <__gethex+0x1d8>
 8008b6e:	492b      	ldr	r1, [pc, #172]	@ (8008c1c <__gethex+0x2b0>)
 8008b70:	9303      	str	r3, [sp, #12]
 8008b72:	2201      	movs	r2, #1
 8008b74:	4630      	mov	r0, r6
 8008b76:	f7fe fe84 	bl	8007882 <strncmp>
 8008b7a:	9b03      	ldr	r3, [sp, #12]
 8008b7c:	2800      	cmp	r0, #0
 8008b7e:	d1e1      	bne.n	8008b44 <__gethex+0x1d8>
 8008b80:	e7a2      	b.n	8008ac8 <__gethex+0x15c>
 8008b82:	1ea9      	subs	r1, r5, #2
 8008b84:	4620      	mov	r0, r4
 8008b86:	f000 ff1c 	bl	80099c2 <__any_on>
 8008b8a:	2800      	cmp	r0, #0
 8008b8c:	d0c2      	beq.n	8008b14 <__gethex+0x1a8>
 8008b8e:	f04f 0903 	mov.w	r9, #3
 8008b92:	e7c1      	b.n	8008b18 <__gethex+0x1ac>
 8008b94:	da09      	bge.n	8008baa <__gethex+0x23e>
 8008b96:	1b75      	subs	r5, r6, r5
 8008b98:	4621      	mov	r1, r4
 8008b9a:	9801      	ldr	r0, [sp, #4]
 8008b9c:	462a      	mov	r2, r5
 8008b9e:	f000 fcd7 	bl	8009550 <__lshift>
 8008ba2:	1b7f      	subs	r7, r7, r5
 8008ba4:	4604      	mov	r4, r0
 8008ba6:	f100 0a14 	add.w	sl, r0, #20
 8008baa:	f04f 0900 	mov.w	r9, #0
 8008bae:	e7b8      	b.n	8008b22 <__gethex+0x1b6>
 8008bb0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008bb4:	42bd      	cmp	r5, r7
 8008bb6:	dd6f      	ble.n	8008c98 <__gethex+0x32c>
 8008bb8:	1bed      	subs	r5, r5, r7
 8008bba:	42ae      	cmp	r6, r5
 8008bbc:	dc34      	bgt.n	8008c28 <__gethex+0x2bc>
 8008bbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d022      	beq.n	8008c0c <__gethex+0x2a0>
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	d024      	beq.n	8008c14 <__gethex+0x2a8>
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d115      	bne.n	8008bfa <__gethex+0x28e>
 8008bce:	42ae      	cmp	r6, r5
 8008bd0:	d113      	bne.n	8008bfa <__gethex+0x28e>
 8008bd2:	2e01      	cmp	r6, #1
 8008bd4:	d10b      	bne.n	8008bee <__gethex+0x282>
 8008bd6:	9a02      	ldr	r2, [sp, #8]
 8008bd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008bdc:	6013      	str	r3, [r2, #0]
 8008bde:	2301      	movs	r3, #1
 8008be0:	6123      	str	r3, [r4, #16]
 8008be2:	f8ca 3000 	str.w	r3, [sl]
 8008be6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008be8:	2562      	movs	r5, #98	@ 0x62
 8008bea:	601c      	str	r4, [r3, #0]
 8008bec:	e73a      	b.n	8008a64 <__gethex+0xf8>
 8008bee:	1e71      	subs	r1, r6, #1
 8008bf0:	4620      	mov	r0, r4
 8008bf2:	f000 fee6 	bl	80099c2 <__any_on>
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	d1ed      	bne.n	8008bd6 <__gethex+0x26a>
 8008bfa:	9801      	ldr	r0, [sp, #4]
 8008bfc:	4621      	mov	r1, r4
 8008bfe:	f000 fa8f 	bl	8009120 <_Bfree>
 8008c02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c04:	2300      	movs	r3, #0
 8008c06:	6013      	str	r3, [r2, #0]
 8008c08:	2550      	movs	r5, #80	@ 0x50
 8008c0a:	e72b      	b.n	8008a64 <__gethex+0xf8>
 8008c0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d1f3      	bne.n	8008bfa <__gethex+0x28e>
 8008c12:	e7e0      	b.n	8008bd6 <__gethex+0x26a>
 8008c14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d1dd      	bne.n	8008bd6 <__gethex+0x26a>
 8008c1a:	e7ee      	b.n	8008bfa <__gethex+0x28e>
 8008c1c:	0800a4f0 	.word	0x0800a4f0
 8008c20:	0800a79c 	.word	0x0800a79c
 8008c24:	0800a7ad 	.word	0x0800a7ad
 8008c28:	1e6f      	subs	r7, r5, #1
 8008c2a:	f1b9 0f00 	cmp.w	r9, #0
 8008c2e:	d130      	bne.n	8008c92 <__gethex+0x326>
 8008c30:	b127      	cbz	r7, 8008c3c <__gethex+0x2d0>
 8008c32:	4639      	mov	r1, r7
 8008c34:	4620      	mov	r0, r4
 8008c36:	f000 fec4 	bl	80099c2 <__any_on>
 8008c3a:	4681      	mov	r9, r0
 8008c3c:	117a      	asrs	r2, r7, #5
 8008c3e:	2301      	movs	r3, #1
 8008c40:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008c44:	f007 071f 	and.w	r7, r7, #31
 8008c48:	40bb      	lsls	r3, r7
 8008c4a:	4213      	tst	r3, r2
 8008c4c:	4629      	mov	r1, r5
 8008c4e:	4620      	mov	r0, r4
 8008c50:	bf18      	it	ne
 8008c52:	f049 0902 	orrne.w	r9, r9, #2
 8008c56:	f7ff fe21 	bl	800889c <rshift>
 8008c5a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8008c5e:	1b76      	subs	r6, r6, r5
 8008c60:	2502      	movs	r5, #2
 8008c62:	f1b9 0f00 	cmp.w	r9, #0
 8008c66:	d047      	beq.n	8008cf8 <__gethex+0x38c>
 8008c68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008c6c:	2b02      	cmp	r3, #2
 8008c6e:	d015      	beq.n	8008c9c <__gethex+0x330>
 8008c70:	2b03      	cmp	r3, #3
 8008c72:	d017      	beq.n	8008ca4 <__gethex+0x338>
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d109      	bne.n	8008c8c <__gethex+0x320>
 8008c78:	f019 0f02 	tst.w	r9, #2
 8008c7c:	d006      	beq.n	8008c8c <__gethex+0x320>
 8008c7e:	f8da 3000 	ldr.w	r3, [sl]
 8008c82:	ea49 0903 	orr.w	r9, r9, r3
 8008c86:	f019 0f01 	tst.w	r9, #1
 8008c8a:	d10e      	bne.n	8008caa <__gethex+0x33e>
 8008c8c:	f045 0510 	orr.w	r5, r5, #16
 8008c90:	e032      	b.n	8008cf8 <__gethex+0x38c>
 8008c92:	f04f 0901 	mov.w	r9, #1
 8008c96:	e7d1      	b.n	8008c3c <__gethex+0x2d0>
 8008c98:	2501      	movs	r5, #1
 8008c9a:	e7e2      	b.n	8008c62 <__gethex+0x2f6>
 8008c9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c9e:	f1c3 0301 	rsb	r3, r3, #1
 8008ca2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d0f0      	beq.n	8008c8c <__gethex+0x320>
 8008caa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008cae:	f104 0314 	add.w	r3, r4, #20
 8008cb2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008cb6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008cba:	f04f 0c00 	mov.w	ip, #0
 8008cbe:	4618      	mov	r0, r3
 8008cc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cc4:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8008cc8:	d01b      	beq.n	8008d02 <__gethex+0x396>
 8008cca:	3201      	adds	r2, #1
 8008ccc:	6002      	str	r2, [r0, #0]
 8008cce:	2d02      	cmp	r5, #2
 8008cd0:	f104 0314 	add.w	r3, r4, #20
 8008cd4:	d13c      	bne.n	8008d50 <__gethex+0x3e4>
 8008cd6:	f8d8 2000 	ldr.w	r2, [r8]
 8008cda:	3a01      	subs	r2, #1
 8008cdc:	42b2      	cmp	r2, r6
 8008cde:	d109      	bne.n	8008cf4 <__gethex+0x388>
 8008ce0:	1171      	asrs	r1, r6, #5
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ce8:	f006 061f 	and.w	r6, r6, #31
 8008cec:	fa02 f606 	lsl.w	r6, r2, r6
 8008cf0:	421e      	tst	r6, r3
 8008cf2:	d13a      	bne.n	8008d6a <__gethex+0x3fe>
 8008cf4:	f045 0520 	orr.w	r5, r5, #32
 8008cf8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008cfa:	601c      	str	r4, [r3, #0]
 8008cfc:	9b02      	ldr	r3, [sp, #8]
 8008cfe:	601f      	str	r7, [r3, #0]
 8008d00:	e6b0      	b.n	8008a64 <__gethex+0xf8>
 8008d02:	4299      	cmp	r1, r3
 8008d04:	f843 cc04 	str.w	ip, [r3, #-4]
 8008d08:	d8d9      	bhi.n	8008cbe <__gethex+0x352>
 8008d0a:	68a3      	ldr	r3, [r4, #8]
 8008d0c:	459b      	cmp	fp, r3
 8008d0e:	db17      	blt.n	8008d40 <__gethex+0x3d4>
 8008d10:	6861      	ldr	r1, [r4, #4]
 8008d12:	9801      	ldr	r0, [sp, #4]
 8008d14:	3101      	adds	r1, #1
 8008d16:	f000 f9c3 	bl	80090a0 <_Balloc>
 8008d1a:	4681      	mov	r9, r0
 8008d1c:	b918      	cbnz	r0, 8008d26 <__gethex+0x3ba>
 8008d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008d88 <__gethex+0x41c>)
 8008d20:	4602      	mov	r2, r0
 8008d22:	2184      	movs	r1, #132	@ 0x84
 8008d24:	e6c5      	b.n	8008ab2 <__gethex+0x146>
 8008d26:	6922      	ldr	r2, [r4, #16]
 8008d28:	3202      	adds	r2, #2
 8008d2a:	f104 010c 	add.w	r1, r4, #12
 8008d2e:	0092      	lsls	r2, r2, #2
 8008d30:	300c      	adds	r0, #12
 8008d32:	f7fe fee2 	bl	8007afa <memcpy>
 8008d36:	4621      	mov	r1, r4
 8008d38:	9801      	ldr	r0, [sp, #4]
 8008d3a:	f000 f9f1 	bl	8009120 <_Bfree>
 8008d3e:	464c      	mov	r4, r9
 8008d40:	6923      	ldr	r3, [r4, #16]
 8008d42:	1c5a      	adds	r2, r3, #1
 8008d44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008d48:	6122      	str	r2, [r4, #16]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	615a      	str	r2, [r3, #20]
 8008d4e:	e7be      	b.n	8008cce <__gethex+0x362>
 8008d50:	6922      	ldr	r2, [r4, #16]
 8008d52:	455a      	cmp	r2, fp
 8008d54:	dd0b      	ble.n	8008d6e <__gethex+0x402>
 8008d56:	2101      	movs	r1, #1
 8008d58:	4620      	mov	r0, r4
 8008d5a:	f7ff fd9f 	bl	800889c <rshift>
 8008d5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d62:	3701      	adds	r7, #1
 8008d64:	42bb      	cmp	r3, r7
 8008d66:	f6ff aee0 	blt.w	8008b2a <__gethex+0x1be>
 8008d6a:	2501      	movs	r5, #1
 8008d6c:	e7c2      	b.n	8008cf4 <__gethex+0x388>
 8008d6e:	f016 061f 	ands.w	r6, r6, #31
 8008d72:	d0fa      	beq.n	8008d6a <__gethex+0x3fe>
 8008d74:	4453      	add	r3, sl
 8008d76:	f1c6 0620 	rsb	r6, r6, #32
 8008d7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008d7e:	f000 fa81 	bl	8009284 <__hi0bits>
 8008d82:	42b0      	cmp	r0, r6
 8008d84:	dbe7      	blt.n	8008d56 <__gethex+0x3ea>
 8008d86:	e7f0      	b.n	8008d6a <__gethex+0x3fe>
 8008d88:	0800a79c 	.word	0x0800a79c

08008d8c <L_shift>:
 8008d8c:	f1c2 0208 	rsb	r2, r2, #8
 8008d90:	0092      	lsls	r2, r2, #2
 8008d92:	b570      	push	{r4, r5, r6, lr}
 8008d94:	f1c2 0620 	rsb	r6, r2, #32
 8008d98:	6843      	ldr	r3, [r0, #4]
 8008d9a:	6804      	ldr	r4, [r0, #0]
 8008d9c:	fa03 f506 	lsl.w	r5, r3, r6
 8008da0:	432c      	orrs	r4, r5
 8008da2:	40d3      	lsrs	r3, r2
 8008da4:	6004      	str	r4, [r0, #0]
 8008da6:	f840 3f04 	str.w	r3, [r0, #4]!
 8008daa:	4288      	cmp	r0, r1
 8008dac:	d3f4      	bcc.n	8008d98 <L_shift+0xc>
 8008dae:	bd70      	pop	{r4, r5, r6, pc}

08008db0 <__match>:
 8008db0:	b530      	push	{r4, r5, lr}
 8008db2:	6803      	ldr	r3, [r0, #0]
 8008db4:	3301      	adds	r3, #1
 8008db6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dba:	b914      	cbnz	r4, 8008dc2 <__match+0x12>
 8008dbc:	6003      	str	r3, [r0, #0]
 8008dbe:	2001      	movs	r0, #1
 8008dc0:	bd30      	pop	{r4, r5, pc}
 8008dc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008dc6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8008dca:	2d19      	cmp	r5, #25
 8008dcc:	bf98      	it	ls
 8008dce:	3220      	addls	r2, #32
 8008dd0:	42a2      	cmp	r2, r4
 8008dd2:	d0f0      	beq.n	8008db6 <__match+0x6>
 8008dd4:	2000      	movs	r0, #0
 8008dd6:	e7f3      	b.n	8008dc0 <__match+0x10>

08008dd8 <__hexnan>:
 8008dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ddc:	680b      	ldr	r3, [r1, #0]
 8008dde:	6801      	ldr	r1, [r0, #0]
 8008de0:	115e      	asrs	r6, r3, #5
 8008de2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008de6:	f013 031f 	ands.w	r3, r3, #31
 8008dea:	b087      	sub	sp, #28
 8008dec:	bf18      	it	ne
 8008dee:	3604      	addne	r6, #4
 8008df0:	2500      	movs	r5, #0
 8008df2:	1f37      	subs	r7, r6, #4
 8008df4:	4682      	mov	sl, r0
 8008df6:	4690      	mov	r8, r2
 8008df8:	9301      	str	r3, [sp, #4]
 8008dfa:	f846 5c04 	str.w	r5, [r6, #-4]
 8008dfe:	46b9      	mov	r9, r7
 8008e00:	463c      	mov	r4, r7
 8008e02:	9502      	str	r5, [sp, #8]
 8008e04:	46ab      	mov	fp, r5
 8008e06:	784a      	ldrb	r2, [r1, #1]
 8008e08:	1c4b      	adds	r3, r1, #1
 8008e0a:	9303      	str	r3, [sp, #12]
 8008e0c:	b342      	cbz	r2, 8008e60 <__hexnan+0x88>
 8008e0e:	4610      	mov	r0, r2
 8008e10:	9105      	str	r1, [sp, #20]
 8008e12:	9204      	str	r2, [sp, #16]
 8008e14:	f7ff fd94 	bl	8008940 <__hexdig_fun>
 8008e18:	2800      	cmp	r0, #0
 8008e1a:	d151      	bne.n	8008ec0 <__hexnan+0xe8>
 8008e1c:	9a04      	ldr	r2, [sp, #16]
 8008e1e:	9905      	ldr	r1, [sp, #20]
 8008e20:	2a20      	cmp	r2, #32
 8008e22:	d818      	bhi.n	8008e56 <__hexnan+0x7e>
 8008e24:	9b02      	ldr	r3, [sp, #8]
 8008e26:	459b      	cmp	fp, r3
 8008e28:	dd13      	ble.n	8008e52 <__hexnan+0x7a>
 8008e2a:	454c      	cmp	r4, r9
 8008e2c:	d206      	bcs.n	8008e3c <__hexnan+0x64>
 8008e2e:	2d07      	cmp	r5, #7
 8008e30:	dc04      	bgt.n	8008e3c <__hexnan+0x64>
 8008e32:	462a      	mov	r2, r5
 8008e34:	4649      	mov	r1, r9
 8008e36:	4620      	mov	r0, r4
 8008e38:	f7ff ffa8 	bl	8008d8c <L_shift>
 8008e3c:	4544      	cmp	r4, r8
 8008e3e:	d952      	bls.n	8008ee6 <__hexnan+0x10e>
 8008e40:	2300      	movs	r3, #0
 8008e42:	f1a4 0904 	sub.w	r9, r4, #4
 8008e46:	f844 3c04 	str.w	r3, [r4, #-4]
 8008e4a:	f8cd b008 	str.w	fp, [sp, #8]
 8008e4e:	464c      	mov	r4, r9
 8008e50:	461d      	mov	r5, r3
 8008e52:	9903      	ldr	r1, [sp, #12]
 8008e54:	e7d7      	b.n	8008e06 <__hexnan+0x2e>
 8008e56:	2a29      	cmp	r2, #41	@ 0x29
 8008e58:	d157      	bne.n	8008f0a <__hexnan+0x132>
 8008e5a:	3102      	adds	r1, #2
 8008e5c:	f8ca 1000 	str.w	r1, [sl]
 8008e60:	f1bb 0f00 	cmp.w	fp, #0
 8008e64:	d051      	beq.n	8008f0a <__hexnan+0x132>
 8008e66:	454c      	cmp	r4, r9
 8008e68:	d206      	bcs.n	8008e78 <__hexnan+0xa0>
 8008e6a:	2d07      	cmp	r5, #7
 8008e6c:	dc04      	bgt.n	8008e78 <__hexnan+0xa0>
 8008e6e:	462a      	mov	r2, r5
 8008e70:	4649      	mov	r1, r9
 8008e72:	4620      	mov	r0, r4
 8008e74:	f7ff ff8a 	bl	8008d8c <L_shift>
 8008e78:	4544      	cmp	r4, r8
 8008e7a:	d936      	bls.n	8008eea <__hexnan+0x112>
 8008e7c:	f1a8 0204 	sub.w	r2, r8, #4
 8008e80:	4623      	mov	r3, r4
 8008e82:	f853 1b04 	ldr.w	r1, [r3], #4
 8008e86:	f842 1f04 	str.w	r1, [r2, #4]!
 8008e8a:	429f      	cmp	r7, r3
 8008e8c:	d2f9      	bcs.n	8008e82 <__hexnan+0xaa>
 8008e8e:	1b3b      	subs	r3, r7, r4
 8008e90:	f023 0303 	bic.w	r3, r3, #3
 8008e94:	3304      	adds	r3, #4
 8008e96:	3401      	adds	r4, #1
 8008e98:	3e03      	subs	r6, #3
 8008e9a:	42b4      	cmp	r4, r6
 8008e9c:	bf88      	it	hi
 8008e9e:	2304      	movhi	r3, #4
 8008ea0:	4443      	add	r3, r8
 8008ea2:	2200      	movs	r2, #0
 8008ea4:	f843 2b04 	str.w	r2, [r3], #4
 8008ea8:	429f      	cmp	r7, r3
 8008eaa:	d2fb      	bcs.n	8008ea4 <__hexnan+0xcc>
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	b91b      	cbnz	r3, 8008eb8 <__hexnan+0xe0>
 8008eb0:	4547      	cmp	r7, r8
 8008eb2:	d128      	bne.n	8008f06 <__hexnan+0x12e>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	603b      	str	r3, [r7, #0]
 8008eb8:	2005      	movs	r0, #5
 8008eba:	b007      	add	sp, #28
 8008ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ec0:	3501      	adds	r5, #1
 8008ec2:	2d08      	cmp	r5, #8
 8008ec4:	f10b 0b01 	add.w	fp, fp, #1
 8008ec8:	dd06      	ble.n	8008ed8 <__hexnan+0x100>
 8008eca:	4544      	cmp	r4, r8
 8008ecc:	d9c1      	bls.n	8008e52 <__hexnan+0x7a>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	f844 3c04 	str.w	r3, [r4, #-4]
 8008ed4:	2501      	movs	r5, #1
 8008ed6:	3c04      	subs	r4, #4
 8008ed8:	6822      	ldr	r2, [r4, #0]
 8008eda:	f000 000f 	and.w	r0, r0, #15
 8008ede:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008ee2:	6020      	str	r0, [r4, #0]
 8008ee4:	e7b5      	b.n	8008e52 <__hexnan+0x7a>
 8008ee6:	2508      	movs	r5, #8
 8008ee8:	e7b3      	b.n	8008e52 <__hexnan+0x7a>
 8008eea:	9b01      	ldr	r3, [sp, #4]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d0dd      	beq.n	8008eac <__hexnan+0xd4>
 8008ef0:	f1c3 0320 	rsb	r3, r3, #32
 8008ef4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008ef8:	40da      	lsrs	r2, r3
 8008efa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008efe:	4013      	ands	r3, r2
 8008f00:	f846 3c04 	str.w	r3, [r6, #-4]
 8008f04:	e7d2      	b.n	8008eac <__hexnan+0xd4>
 8008f06:	3f04      	subs	r7, #4
 8008f08:	e7d0      	b.n	8008eac <__hexnan+0xd4>
 8008f0a:	2004      	movs	r0, #4
 8008f0c:	e7d5      	b.n	8008eba <__hexnan+0xe2>
	...

08008f10 <malloc>:
 8008f10:	4b02      	ldr	r3, [pc, #8]	@ (8008f1c <malloc+0xc>)
 8008f12:	4601      	mov	r1, r0
 8008f14:	6818      	ldr	r0, [r3, #0]
 8008f16:	f000 b825 	b.w	8008f64 <_malloc_r>
 8008f1a:	bf00      	nop
 8008f1c:	20000184 	.word	0x20000184

08008f20 <sbrk_aligned>:
 8008f20:	b570      	push	{r4, r5, r6, lr}
 8008f22:	4e0f      	ldr	r6, [pc, #60]	@ (8008f60 <sbrk_aligned+0x40>)
 8008f24:	460c      	mov	r4, r1
 8008f26:	6831      	ldr	r1, [r6, #0]
 8008f28:	4605      	mov	r5, r0
 8008f2a:	b911      	cbnz	r1, 8008f32 <sbrk_aligned+0x12>
 8008f2c:	f000 ffa6 	bl	8009e7c <_sbrk_r>
 8008f30:	6030      	str	r0, [r6, #0]
 8008f32:	4621      	mov	r1, r4
 8008f34:	4628      	mov	r0, r5
 8008f36:	f000 ffa1 	bl	8009e7c <_sbrk_r>
 8008f3a:	1c43      	adds	r3, r0, #1
 8008f3c:	d103      	bne.n	8008f46 <sbrk_aligned+0x26>
 8008f3e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008f42:	4620      	mov	r0, r4
 8008f44:	bd70      	pop	{r4, r5, r6, pc}
 8008f46:	1cc4      	adds	r4, r0, #3
 8008f48:	f024 0403 	bic.w	r4, r4, #3
 8008f4c:	42a0      	cmp	r0, r4
 8008f4e:	d0f8      	beq.n	8008f42 <sbrk_aligned+0x22>
 8008f50:	1a21      	subs	r1, r4, r0
 8008f52:	4628      	mov	r0, r5
 8008f54:	f000 ff92 	bl	8009e7c <_sbrk_r>
 8008f58:	3001      	adds	r0, #1
 8008f5a:	d1f2      	bne.n	8008f42 <sbrk_aligned+0x22>
 8008f5c:	e7ef      	b.n	8008f3e <sbrk_aligned+0x1e>
 8008f5e:	bf00      	nop
 8008f60:	20005088 	.word	0x20005088

08008f64 <_malloc_r>:
 8008f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f68:	1ccd      	adds	r5, r1, #3
 8008f6a:	f025 0503 	bic.w	r5, r5, #3
 8008f6e:	3508      	adds	r5, #8
 8008f70:	2d0c      	cmp	r5, #12
 8008f72:	bf38      	it	cc
 8008f74:	250c      	movcc	r5, #12
 8008f76:	2d00      	cmp	r5, #0
 8008f78:	4606      	mov	r6, r0
 8008f7a:	db01      	blt.n	8008f80 <_malloc_r+0x1c>
 8008f7c:	42a9      	cmp	r1, r5
 8008f7e:	d904      	bls.n	8008f8a <_malloc_r+0x26>
 8008f80:	230c      	movs	r3, #12
 8008f82:	6033      	str	r3, [r6, #0]
 8008f84:	2000      	movs	r0, #0
 8008f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009060 <_malloc_r+0xfc>
 8008f8e:	f000 f87b 	bl	8009088 <__malloc_lock>
 8008f92:	f8d8 3000 	ldr.w	r3, [r8]
 8008f96:	461c      	mov	r4, r3
 8008f98:	bb44      	cbnz	r4, 8008fec <_malloc_r+0x88>
 8008f9a:	4629      	mov	r1, r5
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	f7ff ffbf 	bl	8008f20 <sbrk_aligned>
 8008fa2:	1c43      	adds	r3, r0, #1
 8008fa4:	4604      	mov	r4, r0
 8008fa6:	d158      	bne.n	800905a <_malloc_r+0xf6>
 8008fa8:	f8d8 4000 	ldr.w	r4, [r8]
 8008fac:	4627      	mov	r7, r4
 8008fae:	2f00      	cmp	r7, #0
 8008fb0:	d143      	bne.n	800903a <_malloc_r+0xd6>
 8008fb2:	2c00      	cmp	r4, #0
 8008fb4:	d04b      	beq.n	800904e <_malloc_r+0xea>
 8008fb6:	6823      	ldr	r3, [r4, #0]
 8008fb8:	4639      	mov	r1, r7
 8008fba:	4630      	mov	r0, r6
 8008fbc:	eb04 0903 	add.w	r9, r4, r3
 8008fc0:	f000 ff5c 	bl	8009e7c <_sbrk_r>
 8008fc4:	4581      	cmp	r9, r0
 8008fc6:	d142      	bne.n	800904e <_malloc_r+0xea>
 8008fc8:	6821      	ldr	r1, [r4, #0]
 8008fca:	1a6d      	subs	r5, r5, r1
 8008fcc:	4629      	mov	r1, r5
 8008fce:	4630      	mov	r0, r6
 8008fd0:	f7ff ffa6 	bl	8008f20 <sbrk_aligned>
 8008fd4:	3001      	adds	r0, #1
 8008fd6:	d03a      	beq.n	800904e <_malloc_r+0xea>
 8008fd8:	6823      	ldr	r3, [r4, #0]
 8008fda:	442b      	add	r3, r5
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	f8d8 3000 	ldr.w	r3, [r8]
 8008fe2:	685a      	ldr	r2, [r3, #4]
 8008fe4:	bb62      	cbnz	r2, 8009040 <_malloc_r+0xdc>
 8008fe6:	f8c8 7000 	str.w	r7, [r8]
 8008fea:	e00f      	b.n	800900c <_malloc_r+0xa8>
 8008fec:	6822      	ldr	r2, [r4, #0]
 8008fee:	1b52      	subs	r2, r2, r5
 8008ff0:	d420      	bmi.n	8009034 <_malloc_r+0xd0>
 8008ff2:	2a0b      	cmp	r2, #11
 8008ff4:	d917      	bls.n	8009026 <_malloc_r+0xc2>
 8008ff6:	1961      	adds	r1, r4, r5
 8008ff8:	42a3      	cmp	r3, r4
 8008ffa:	6025      	str	r5, [r4, #0]
 8008ffc:	bf18      	it	ne
 8008ffe:	6059      	strne	r1, [r3, #4]
 8009000:	6863      	ldr	r3, [r4, #4]
 8009002:	bf08      	it	eq
 8009004:	f8c8 1000 	streq.w	r1, [r8]
 8009008:	5162      	str	r2, [r4, r5]
 800900a:	604b      	str	r3, [r1, #4]
 800900c:	4630      	mov	r0, r6
 800900e:	f000 f841 	bl	8009094 <__malloc_unlock>
 8009012:	f104 000b 	add.w	r0, r4, #11
 8009016:	1d23      	adds	r3, r4, #4
 8009018:	f020 0007 	bic.w	r0, r0, #7
 800901c:	1ac2      	subs	r2, r0, r3
 800901e:	bf1c      	itt	ne
 8009020:	1a1b      	subne	r3, r3, r0
 8009022:	50a3      	strne	r3, [r4, r2]
 8009024:	e7af      	b.n	8008f86 <_malloc_r+0x22>
 8009026:	6862      	ldr	r2, [r4, #4]
 8009028:	42a3      	cmp	r3, r4
 800902a:	bf0c      	ite	eq
 800902c:	f8c8 2000 	streq.w	r2, [r8]
 8009030:	605a      	strne	r2, [r3, #4]
 8009032:	e7eb      	b.n	800900c <_malloc_r+0xa8>
 8009034:	4623      	mov	r3, r4
 8009036:	6864      	ldr	r4, [r4, #4]
 8009038:	e7ae      	b.n	8008f98 <_malloc_r+0x34>
 800903a:	463c      	mov	r4, r7
 800903c:	687f      	ldr	r7, [r7, #4]
 800903e:	e7b6      	b.n	8008fae <_malloc_r+0x4a>
 8009040:	461a      	mov	r2, r3
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	42a3      	cmp	r3, r4
 8009046:	d1fb      	bne.n	8009040 <_malloc_r+0xdc>
 8009048:	2300      	movs	r3, #0
 800904a:	6053      	str	r3, [r2, #4]
 800904c:	e7de      	b.n	800900c <_malloc_r+0xa8>
 800904e:	230c      	movs	r3, #12
 8009050:	6033      	str	r3, [r6, #0]
 8009052:	4630      	mov	r0, r6
 8009054:	f000 f81e 	bl	8009094 <__malloc_unlock>
 8009058:	e794      	b.n	8008f84 <_malloc_r+0x20>
 800905a:	6005      	str	r5, [r0, #0]
 800905c:	e7d6      	b.n	800900c <_malloc_r+0xa8>
 800905e:	bf00      	nop
 8009060:	2000508c 	.word	0x2000508c

08009064 <__ascii_mbtowc>:
 8009064:	b082      	sub	sp, #8
 8009066:	b901      	cbnz	r1, 800906a <__ascii_mbtowc+0x6>
 8009068:	a901      	add	r1, sp, #4
 800906a:	b142      	cbz	r2, 800907e <__ascii_mbtowc+0x1a>
 800906c:	b14b      	cbz	r3, 8009082 <__ascii_mbtowc+0x1e>
 800906e:	7813      	ldrb	r3, [r2, #0]
 8009070:	600b      	str	r3, [r1, #0]
 8009072:	7812      	ldrb	r2, [r2, #0]
 8009074:	1e10      	subs	r0, r2, #0
 8009076:	bf18      	it	ne
 8009078:	2001      	movne	r0, #1
 800907a:	b002      	add	sp, #8
 800907c:	4770      	bx	lr
 800907e:	4610      	mov	r0, r2
 8009080:	e7fb      	b.n	800907a <__ascii_mbtowc+0x16>
 8009082:	f06f 0001 	mvn.w	r0, #1
 8009086:	e7f8      	b.n	800907a <__ascii_mbtowc+0x16>

08009088 <__malloc_lock>:
 8009088:	4801      	ldr	r0, [pc, #4]	@ (8009090 <__malloc_lock+0x8>)
 800908a:	f7fe bd34 	b.w	8007af6 <__retarget_lock_acquire_recursive>
 800908e:	bf00      	nop
 8009090:	20005084 	.word	0x20005084

08009094 <__malloc_unlock>:
 8009094:	4801      	ldr	r0, [pc, #4]	@ (800909c <__malloc_unlock+0x8>)
 8009096:	f7fe bd2f 	b.w	8007af8 <__retarget_lock_release_recursive>
 800909a:	bf00      	nop
 800909c:	20005084 	.word	0x20005084

080090a0 <_Balloc>:
 80090a0:	b570      	push	{r4, r5, r6, lr}
 80090a2:	69c6      	ldr	r6, [r0, #28]
 80090a4:	4604      	mov	r4, r0
 80090a6:	460d      	mov	r5, r1
 80090a8:	b976      	cbnz	r6, 80090c8 <_Balloc+0x28>
 80090aa:	2010      	movs	r0, #16
 80090ac:	f7ff ff30 	bl	8008f10 <malloc>
 80090b0:	4602      	mov	r2, r0
 80090b2:	61e0      	str	r0, [r4, #28]
 80090b4:	b920      	cbnz	r0, 80090c0 <_Balloc+0x20>
 80090b6:	4b18      	ldr	r3, [pc, #96]	@ (8009118 <_Balloc+0x78>)
 80090b8:	4818      	ldr	r0, [pc, #96]	@ (800911c <_Balloc+0x7c>)
 80090ba:	216b      	movs	r1, #107	@ 0x6b
 80090bc:	f7fe fd3a 	bl	8007b34 <__assert_func>
 80090c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090c4:	6006      	str	r6, [r0, #0]
 80090c6:	60c6      	str	r6, [r0, #12]
 80090c8:	69e6      	ldr	r6, [r4, #28]
 80090ca:	68f3      	ldr	r3, [r6, #12]
 80090cc:	b183      	cbz	r3, 80090f0 <_Balloc+0x50>
 80090ce:	69e3      	ldr	r3, [r4, #28]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80090d6:	b9b8      	cbnz	r0, 8009108 <_Balloc+0x68>
 80090d8:	2101      	movs	r1, #1
 80090da:	fa01 f605 	lsl.w	r6, r1, r5
 80090de:	1d72      	adds	r2, r6, #5
 80090e0:	0092      	lsls	r2, r2, #2
 80090e2:	4620      	mov	r0, r4
 80090e4:	f000 fee1 	bl	8009eaa <_calloc_r>
 80090e8:	b160      	cbz	r0, 8009104 <_Balloc+0x64>
 80090ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80090ee:	e00e      	b.n	800910e <_Balloc+0x6e>
 80090f0:	2221      	movs	r2, #33	@ 0x21
 80090f2:	2104      	movs	r1, #4
 80090f4:	4620      	mov	r0, r4
 80090f6:	f000 fed8 	bl	8009eaa <_calloc_r>
 80090fa:	69e3      	ldr	r3, [r4, #28]
 80090fc:	60f0      	str	r0, [r6, #12]
 80090fe:	68db      	ldr	r3, [r3, #12]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d1e4      	bne.n	80090ce <_Balloc+0x2e>
 8009104:	2000      	movs	r0, #0
 8009106:	bd70      	pop	{r4, r5, r6, pc}
 8009108:	6802      	ldr	r2, [r0, #0]
 800910a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800910e:	2300      	movs	r3, #0
 8009110:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009114:	e7f7      	b.n	8009106 <_Balloc+0x66>
 8009116:	bf00      	nop
 8009118:	0800a682 	.word	0x0800a682
 800911c:	0800a80d 	.word	0x0800a80d

08009120 <_Bfree>:
 8009120:	b570      	push	{r4, r5, r6, lr}
 8009122:	69c6      	ldr	r6, [r0, #28]
 8009124:	4605      	mov	r5, r0
 8009126:	460c      	mov	r4, r1
 8009128:	b976      	cbnz	r6, 8009148 <_Bfree+0x28>
 800912a:	2010      	movs	r0, #16
 800912c:	f7ff fef0 	bl	8008f10 <malloc>
 8009130:	4602      	mov	r2, r0
 8009132:	61e8      	str	r0, [r5, #28]
 8009134:	b920      	cbnz	r0, 8009140 <_Bfree+0x20>
 8009136:	4b09      	ldr	r3, [pc, #36]	@ (800915c <_Bfree+0x3c>)
 8009138:	4809      	ldr	r0, [pc, #36]	@ (8009160 <_Bfree+0x40>)
 800913a:	218f      	movs	r1, #143	@ 0x8f
 800913c:	f7fe fcfa 	bl	8007b34 <__assert_func>
 8009140:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009144:	6006      	str	r6, [r0, #0]
 8009146:	60c6      	str	r6, [r0, #12]
 8009148:	b13c      	cbz	r4, 800915a <_Bfree+0x3a>
 800914a:	69eb      	ldr	r3, [r5, #28]
 800914c:	6862      	ldr	r2, [r4, #4]
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009154:	6021      	str	r1, [r4, #0]
 8009156:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800915a:	bd70      	pop	{r4, r5, r6, pc}
 800915c:	0800a682 	.word	0x0800a682
 8009160:	0800a80d 	.word	0x0800a80d

08009164 <__multadd>:
 8009164:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009168:	690d      	ldr	r5, [r1, #16]
 800916a:	4607      	mov	r7, r0
 800916c:	460c      	mov	r4, r1
 800916e:	461e      	mov	r6, r3
 8009170:	f101 0c14 	add.w	ip, r1, #20
 8009174:	2000      	movs	r0, #0
 8009176:	f8dc 3000 	ldr.w	r3, [ip]
 800917a:	b299      	uxth	r1, r3
 800917c:	fb02 6101 	mla	r1, r2, r1, r6
 8009180:	0c1e      	lsrs	r6, r3, #16
 8009182:	0c0b      	lsrs	r3, r1, #16
 8009184:	fb02 3306 	mla	r3, r2, r6, r3
 8009188:	b289      	uxth	r1, r1
 800918a:	3001      	adds	r0, #1
 800918c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009190:	4285      	cmp	r5, r0
 8009192:	f84c 1b04 	str.w	r1, [ip], #4
 8009196:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800919a:	dcec      	bgt.n	8009176 <__multadd+0x12>
 800919c:	b30e      	cbz	r6, 80091e2 <__multadd+0x7e>
 800919e:	68a3      	ldr	r3, [r4, #8]
 80091a0:	42ab      	cmp	r3, r5
 80091a2:	dc19      	bgt.n	80091d8 <__multadd+0x74>
 80091a4:	6861      	ldr	r1, [r4, #4]
 80091a6:	4638      	mov	r0, r7
 80091a8:	3101      	adds	r1, #1
 80091aa:	f7ff ff79 	bl	80090a0 <_Balloc>
 80091ae:	4680      	mov	r8, r0
 80091b0:	b928      	cbnz	r0, 80091be <__multadd+0x5a>
 80091b2:	4602      	mov	r2, r0
 80091b4:	4b0c      	ldr	r3, [pc, #48]	@ (80091e8 <__multadd+0x84>)
 80091b6:	480d      	ldr	r0, [pc, #52]	@ (80091ec <__multadd+0x88>)
 80091b8:	21ba      	movs	r1, #186	@ 0xba
 80091ba:	f7fe fcbb 	bl	8007b34 <__assert_func>
 80091be:	6922      	ldr	r2, [r4, #16]
 80091c0:	3202      	adds	r2, #2
 80091c2:	f104 010c 	add.w	r1, r4, #12
 80091c6:	0092      	lsls	r2, r2, #2
 80091c8:	300c      	adds	r0, #12
 80091ca:	f7fe fc96 	bl	8007afa <memcpy>
 80091ce:	4621      	mov	r1, r4
 80091d0:	4638      	mov	r0, r7
 80091d2:	f7ff ffa5 	bl	8009120 <_Bfree>
 80091d6:	4644      	mov	r4, r8
 80091d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80091dc:	3501      	adds	r5, #1
 80091de:	615e      	str	r6, [r3, #20]
 80091e0:	6125      	str	r5, [r4, #16]
 80091e2:	4620      	mov	r0, r4
 80091e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091e8:	0800a79c 	.word	0x0800a79c
 80091ec:	0800a80d 	.word	0x0800a80d

080091f0 <__s2b>:
 80091f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f4:	460c      	mov	r4, r1
 80091f6:	4615      	mov	r5, r2
 80091f8:	461f      	mov	r7, r3
 80091fa:	2209      	movs	r2, #9
 80091fc:	3308      	adds	r3, #8
 80091fe:	4606      	mov	r6, r0
 8009200:	fb93 f3f2 	sdiv	r3, r3, r2
 8009204:	2100      	movs	r1, #0
 8009206:	2201      	movs	r2, #1
 8009208:	429a      	cmp	r2, r3
 800920a:	db09      	blt.n	8009220 <__s2b+0x30>
 800920c:	4630      	mov	r0, r6
 800920e:	f7ff ff47 	bl	80090a0 <_Balloc>
 8009212:	b940      	cbnz	r0, 8009226 <__s2b+0x36>
 8009214:	4602      	mov	r2, r0
 8009216:	4b19      	ldr	r3, [pc, #100]	@ (800927c <__s2b+0x8c>)
 8009218:	4819      	ldr	r0, [pc, #100]	@ (8009280 <__s2b+0x90>)
 800921a:	21d3      	movs	r1, #211	@ 0xd3
 800921c:	f7fe fc8a 	bl	8007b34 <__assert_func>
 8009220:	0052      	lsls	r2, r2, #1
 8009222:	3101      	adds	r1, #1
 8009224:	e7f0      	b.n	8009208 <__s2b+0x18>
 8009226:	9b08      	ldr	r3, [sp, #32]
 8009228:	6143      	str	r3, [r0, #20]
 800922a:	2d09      	cmp	r5, #9
 800922c:	f04f 0301 	mov.w	r3, #1
 8009230:	6103      	str	r3, [r0, #16]
 8009232:	dd16      	ble.n	8009262 <__s2b+0x72>
 8009234:	f104 0909 	add.w	r9, r4, #9
 8009238:	46c8      	mov	r8, r9
 800923a:	442c      	add	r4, r5
 800923c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009240:	4601      	mov	r1, r0
 8009242:	3b30      	subs	r3, #48	@ 0x30
 8009244:	220a      	movs	r2, #10
 8009246:	4630      	mov	r0, r6
 8009248:	f7ff ff8c 	bl	8009164 <__multadd>
 800924c:	45a0      	cmp	r8, r4
 800924e:	d1f5      	bne.n	800923c <__s2b+0x4c>
 8009250:	f1a5 0408 	sub.w	r4, r5, #8
 8009254:	444c      	add	r4, r9
 8009256:	1b2d      	subs	r5, r5, r4
 8009258:	1963      	adds	r3, r4, r5
 800925a:	42bb      	cmp	r3, r7
 800925c:	db04      	blt.n	8009268 <__s2b+0x78>
 800925e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009262:	340a      	adds	r4, #10
 8009264:	2509      	movs	r5, #9
 8009266:	e7f6      	b.n	8009256 <__s2b+0x66>
 8009268:	f814 3b01 	ldrb.w	r3, [r4], #1
 800926c:	4601      	mov	r1, r0
 800926e:	3b30      	subs	r3, #48	@ 0x30
 8009270:	220a      	movs	r2, #10
 8009272:	4630      	mov	r0, r6
 8009274:	f7ff ff76 	bl	8009164 <__multadd>
 8009278:	e7ee      	b.n	8009258 <__s2b+0x68>
 800927a:	bf00      	nop
 800927c:	0800a79c 	.word	0x0800a79c
 8009280:	0800a80d 	.word	0x0800a80d

08009284 <__hi0bits>:
 8009284:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009288:	4603      	mov	r3, r0
 800928a:	bf36      	itet	cc
 800928c:	0403      	lslcc	r3, r0, #16
 800928e:	2000      	movcs	r0, #0
 8009290:	2010      	movcc	r0, #16
 8009292:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009296:	bf3c      	itt	cc
 8009298:	021b      	lslcc	r3, r3, #8
 800929a:	3008      	addcc	r0, #8
 800929c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092a0:	bf3c      	itt	cc
 80092a2:	011b      	lslcc	r3, r3, #4
 80092a4:	3004      	addcc	r0, #4
 80092a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092aa:	bf3c      	itt	cc
 80092ac:	009b      	lslcc	r3, r3, #2
 80092ae:	3002      	addcc	r0, #2
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	db05      	blt.n	80092c0 <__hi0bits+0x3c>
 80092b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80092b8:	f100 0001 	add.w	r0, r0, #1
 80092bc:	bf08      	it	eq
 80092be:	2020      	moveq	r0, #32
 80092c0:	4770      	bx	lr

080092c2 <__lo0bits>:
 80092c2:	6803      	ldr	r3, [r0, #0]
 80092c4:	4602      	mov	r2, r0
 80092c6:	f013 0007 	ands.w	r0, r3, #7
 80092ca:	d00b      	beq.n	80092e4 <__lo0bits+0x22>
 80092cc:	07d9      	lsls	r1, r3, #31
 80092ce:	d421      	bmi.n	8009314 <__lo0bits+0x52>
 80092d0:	0798      	lsls	r0, r3, #30
 80092d2:	bf49      	itett	mi
 80092d4:	085b      	lsrmi	r3, r3, #1
 80092d6:	089b      	lsrpl	r3, r3, #2
 80092d8:	2001      	movmi	r0, #1
 80092da:	6013      	strmi	r3, [r2, #0]
 80092dc:	bf5c      	itt	pl
 80092de:	6013      	strpl	r3, [r2, #0]
 80092e0:	2002      	movpl	r0, #2
 80092e2:	4770      	bx	lr
 80092e4:	b299      	uxth	r1, r3
 80092e6:	b909      	cbnz	r1, 80092ec <__lo0bits+0x2a>
 80092e8:	0c1b      	lsrs	r3, r3, #16
 80092ea:	2010      	movs	r0, #16
 80092ec:	b2d9      	uxtb	r1, r3
 80092ee:	b909      	cbnz	r1, 80092f4 <__lo0bits+0x32>
 80092f0:	3008      	adds	r0, #8
 80092f2:	0a1b      	lsrs	r3, r3, #8
 80092f4:	0719      	lsls	r1, r3, #28
 80092f6:	bf04      	itt	eq
 80092f8:	091b      	lsreq	r3, r3, #4
 80092fa:	3004      	addeq	r0, #4
 80092fc:	0799      	lsls	r1, r3, #30
 80092fe:	bf04      	itt	eq
 8009300:	089b      	lsreq	r3, r3, #2
 8009302:	3002      	addeq	r0, #2
 8009304:	07d9      	lsls	r1, r3, #31
 8009306:	d403      	bmi.n	8009310 <__lo0bits+0x4e>
 8009308:	085b      	lsrs	r3, r3, #1
 800930a:	f100 0001 	add.w	r0, r0, #1
 800930e:	d003      	beq.n	8009318 <__lo0bits+0x56>
 8009310:	6013      	str	r3, [r2, #0]
 8009312:	4770      	bx	lr
 8009314:	2000      	movs	r0, #0
 8009316:	4770      	bx	lr
 8009318:	2020      	movs	r0, #32
 800931a:	4770      	bx	lr

0800931c <__i2b>:
 800931c:	b510      	push	{r4, lr}
 800931e:	460c      	mov	r4, r1
 8009320:	2101      	movs	r1, #1
 8009322:	f7ff febd 	bl	80090a0 <_Balloc>
 8009326:	4602      	mov	r2, r0
 8009328:	b928      	cbnz	r0, 8009336 <__i2b+0x1a>
 800932a:	4b05      	ldr	r3, [pc, #20]	@ (8009340 <__i2b+0x24>)
 800932c:	4805      	ldr	r0, [pc, #20]	@ (8009344 <__i2b+0x28>)
 800932e:	f240 1145 	movw	r1, #325	@ 0x145
 8009332:	f7fe fbff 	bl	8007b34 <__assert_func>
 8009336:	2301      	movs	r3, #1
 8009338:	6144      	str	r4, [r0, #20]
 800933a:	6103      	str	r3, [r0, #16]
 800933c:	bd10      	pop	{r4, pc}
 800933e:	bf00      	nop
 8009340:	0800a79c 	.word	0x0800a79c
 8009344:	0800a80d 	.word	0x0800a80d

08009348 <__multiply>:
 8009348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800934c:	4614      	mov	r4, r2
 800934e:	690a      	ldr	r2, [r1, #16]
 8009350:	6923      	ldr	r3, [r4, #16]
 8009352:	429a      	cmp	r2, r3
 8009354:	bfa8      	it	ge
 8009356:	4623      	movge	r3, r4
 8009358:	460f      	mov	r7, r1
 800935a:	bfa4      	itt	ge
 800935c:	460c      	movge	r4, r1
 800935e:	461f      	movge	r7, r3
 8009360:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009364:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009368:	68a3      	ldr	r3, [r4, #8]
 800936a:	6861      	ldr	r1, [r4, #4]
 800936c:	eb0a 0609 	add.w	r6, sl, r9
 8009370:	42b3      	cmp	r3, r6
 8009372:	b085      	sub	sp, #20
 8009374:	bfb8      	it	lt
 8009376:	3101      	addlt	r1, #1
 8009378:	f7ff fe92 	bl	80090a0 <_Balloc>
 800937c:	b930      	cbnz	r0, 800938c <__multiply+0x44>
 800937e:	4602      	mov	r2, r0
 8009380:	4b44      	ldr	r3, [pc, #272]	@ (8009494 <__multiply+0x14c>)
 8009382:	4845      	ldr	r0, [pc, #276]	@ (8009498 <__multiply+0x150>)
 8009384:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009388:	f7fe fbd4 	bl	8007b34 <__assert_func>
 800938c:	f100 0514 	add.w	r5, r0, #20
 8009390:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009394:	462b      	mov	r3, r5
 8009396:	2200      	movs	r2, #0
 8009398:	4543      	cmp	r3, r8
 800939a:	d321      	bcc.n	80093e0 <__multiply+0x98>
 800939c:	f107 0114 	add.w	r1, r7, #20
 80093a0:	f104 0214 	add.w	r2, r4, #20
 80093a4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80093a8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80093ac:	9302      	str	r3, [sp, #8]
 80093ae:	1b13      	subs	r3, r2, r4
 80093b0:	3b15      	subs	r3, #21
 80093b2:	f023 0303 	bic.w	r3, r3, #3
 80093b6:	3304      	adds	r3, #4
 80093b8:	f104 0715 	add.w	r7, r4, #21
 80093bc:	42ba      	cmp	r2, r7
 80093be:	bf38      	it	cc
 80093c0:	2304      	movcc	r3, #4
 80093c2:	9301      	str	r3, [sp, #4]
 80093c4:	9b02      	ldr	r3, [sp, #8]
 80093c6:	9103      	str	r1, [sp, #12]
 80093c8:	428b      	cmp	r3, r1
 80093ca:	d80c      	bhi.n	80093e6 <__multiply+0x9e>
 80093cc:	2e00      	cmp	r6, #0
 80093ce:	dd03      	ble.n	80093d8 <__multiply+0x90>
 80093d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d05b      	beq.n	8009490 <__multiply+0x148>
 80093d8:	6106      	str	r6, [r0, #16]
 80093da:	b005      	add	sp, #20
 80093dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093e0:	f843 2b04 	str.w	r2, [r3], #4
 80093e4:	e7d8      	b.n	8009398 <__multiply+0x50>
 80093e6:	f8b1 a000 	ldrh.w	sl, [r1]
 80093ea:	f1ba 0f00 	cmp.w	sl, #0
 80093ee:	d024      	beq.n	800943a <__multiply+0xf2>
 80093f0:	f104 0e14 	add.w	lr, r4, #20
 80093f4:	46a9      	mov	r9, r5
 80093f6:	f04f 0c00 	mov.w	ip, #0
 80093fa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80093fe:	f8d9 3000 	ldr.w	r3, [r9]
 8009402:	fa1f fb87 	uxth.w	fp, r7
 8009406:	b29b      	uxth	r3, r3
 8009408:	fb0a 330b 	mla	r3, sl, fp, r3
 800940c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009410:	f8d9 7000 	ldr.w	r7, [r9]
 8009414:	4463      	add	r3, ip
 8009416:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800941a:	fb0a c70b 	mla	r7, sl, fp, ip
 800941e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009422:	b29b      	uxth	r3, r3
 8009424:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009428:	4572      	cmp	r2, lr
 800942a:	f849 3b04 	str.w	r3, [r9], #4
 800942e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009432:	d8e2      	bhi.n	80093fa <__multiply+0xb2>
 8009434:	9b01      	ldr	r3, [sp, #4]
 8009436:	f845 c003 	str.w	ip, [r5, r3]
 800943a:	9b03      	ldr	r3, [sp, #12]
 800943c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009440:	3104      	adds	r1, #4
 8009442:	f1b9 0f00 	cmp.w	r9, #0
 8009446:	d021      	beq.n	800948c <__multiply+0x144>
 8009448:	682b      	ldr	r3, [r5, #0]
 800944a:	f104 0c14 	add.w	ip, r4, #20
 800944e:	46ae      	mov	lr, r5
 8009450:	f04f 0a00 	mov.w	sl, #0
 8009454:	f8bc b000 	ldrh.w	fp, [ip]
 8009458:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800945c:	fb09 770b 	mla	r7, r9, fp, r7
 8009460:	4457      	add	r7, sl
 8009462:	b29b      	uxth	r3, r3
 8009464:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009468:	f84e 3b04 	str.w	r3, [lr], #4
 800946c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009470:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009474:	f8be 3000 	ldrh.w	r3, [lr]
 8009478:	fb09 330a 	mla	r3, r9, sl, r3
 800947c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009480:	4562      	cmp	r2, ip
 8009482:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009486:	d8e5      	bhi.n	8009454 <__multiply+0x10c>
 8009488:	9f01      	ldr	r7, [sp, #4]
 800948a:	51eb      	str	r3, [r5, r7]
 800948c:	3504      	adds	r5, #4
 800948e:	e799      	b.n	80093c4 <__multiply+0x7c>
 8009490:	3e01      	subs	r6, #1
 8009492:	e79b      	b.n	80093cc <__multiply+0x84>
 8009494:	0800a79c 	.word	0x0800a79c
 8009498:	0800a80d 	.word	0x0800a80d

0800949c <__pow5mult>:
 800949c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094a0:	4615      	mov	r5, r2
 80094a2:	f012 0203 	ands.w	r2, r2, #3
 80094a6:	4607      	mov	r7, r0
 80094a8:	460e      	mov	r6, r1
 80094aa:	d007      	beq.n	80094bc <__pow5mult+0x20>
 80094ac:	4c25      	ldr	r4, [pc, #148]	@ (8009544 <__pow5mult+0xa8>)
 80094ae:	3a01      	subs	r2, #1
 80094b0:	2300      	movs	r3, #0
 80094b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094b6:	f7ff fe55 	bl	8009164 <__multadd>
 80094ba:	4606      	mov	r6, r0
 80094bc:	10ad      	asrs	r5, r5, #2
 80094be:	d03d      	beq.n	800953c <__pow5mult+0xa0>
 80094c0:	69fc      	ldr	r4, [r7, #28]
 80094c2:	b97c      	cbnz	r4, 80094e4 <__pow5mult+0x48>
 80094c4:	2010      	movs	r0, #16
 80094c6:	f7ff fd23 	bl	8008f10 <malloc>
 80094ca:	4602      	mov	r2, r0
 80094cc:	61f8      	str	r0, [r7, #28]
 80094ce:	b928      	cbnz	r0, 80094dc <__pow5mult+0x40>
 80094d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009548 <__pow5mult+0xac>)
 80094d2:	481e      	ldr	r0, [pc, #120]	@ (800954c <__pow5mult+0xb0>)
 80094d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80094d8:	f7fe fb2c 	bl	8007b34 <__assert_func>
 80094dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094e0:	6004      	str	r4, [r0, #0]
 80094e2:	60c4      	str	r4, [r0, #12]
 80094e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80094e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094ec:	b94c      	cbnz	r4, 8009502 <__pow5mult+0x66>
 80094ee:	f240 2171 	movw	r1, #625	@ 0x271
 80094f2:	4638      	mov	r0, r7
 80094f4:	f7ff ff12 	bl	800931c <__i2b>
 80094f8:	2300      	movs	r3, #0
 80094fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80094fe:	4604      	mov	r4, r0
 8009500:	6003      	str	r3, [r0, #0]
 8009502:	f04f 0900 	mov.w	r9, #0
 8009506:	07eb      	lsls	r3, r5, #31
 8009508:	d50a      	bpl.n	8009520 <__pow5mult+0x84>
 800950a:	4631      	mov	r1, r6
 800950c:	4622      	mov	r2, r4
 800950e:	4638      	mov	r0, r7
 8009510:	f7ff ff1a 	bl	8009348 <__multiply>
 8009514:	4631      	mov	r1, r6
 8009516:	4680      	mov	r8, r0
 8009518:	4638      	mov	r0, r7
 800951a:	f7ff fe01 	bl	8009120 <_Bfree>
 800951e:	4646      	mov	r6, r8
 8009520:	106d      	asrs	r5, r5, #1
 8009522:	d00b      	beq.n	800953c <__pow5mult+0xa0>
 8009524:	6820      	ldr	r0, [r4, #0]
 8009526:	b938      	cbnz	r0, 8009538 <__pow5mult+0x9c>
 8009528:	4622      	mov	r2, r4
 800952a:	4621      	mov	r1, r4
 800952c:	4638      	mov	r0, r7
 800952e:	f7ff ff0b 	bl	8009348 <__multiply>
 8009532:	6020      	str	r0, [r4, #0]
 8009534:	f8c0 9000 	str.w	r9, [r0]
 8009538:	4604      	mov	r4, r0
 800953a:	e7e4      	b.n	8009506 <__pow5mult+0x6a>
 800953c:	4630      	mov	r0, r6
 800953e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009542:	bf00      	nop
 8009544:	0800a868 	.word	0x0800a868
 8009548:	0800a682 	.word	0x0800a682
 800954c:	0800a80d 	.word	0x0800a80d

08009550 <__lshift>:
 8009550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009554:	460c      	mov	r4, r1
 8009556:	6849      	ldr	r1, [r1, #4]
 8009558:	6923      	ldr	r3, [r4, #16]
 800955a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800955e:	68a3      	ldr	r3, [r4, #8]
 8009560:	4607      	mov	r7, r0
 8009562:	4691      	mov	r9, r2
 8009564:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009568:	f108 0601 	add.w	r6, r8, #1
 800956c:	42b3      	cmp	r3, r6
 800956e:	db0b      	blt.n	8009588 <__lshift+0x38>
 8009570:	4638      	mov	r0, r7
 8009572:	f7ff fd95 	bl	80090a0 <_Balloc>
 8009576:	4605      	mov	r5, r0
 8009578:	b948      	cbnz	r0, 800958e <__lshift+0x3e>
 800957a:	4602      	mov	r2, r0
 800957c:	4b28      	ldr	r3, [pc, #160]	@ (8009620 <__lshift+0xd0>)
 800957e:	4829      	ldr	r0, [pc, #164]	@ (8009624 <__lshift+0xd4>)
 8009580:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009584:	f7fe fad6 	bl	8007b34 <__assert_func>
 8009588:	3101      	adds	r1, #1
 800958a:	005b      	lsls	r3, r3, #1
 800958c:	e7ee      	b.n	800956c <__lshift+0x1c>
 800958e:	2300      	movs	r3, #0
 8009590:	f100 0114 	add.w	r1, r0, #20
 8009594:	f100 0210 	add.w	r2, r0, #16
 8009598:	4618      	mov	r0, r3
 800959a:	4553      	cmp	r3, sl
 800959c:	db33      	blt.n	8009606 <__lshift+0xb6>
 800959e:	6920      	ldr	r0, [r4, #16]
 80095a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095a4:	f104 0314 	add.w	r3, r4, #20
 80095a8:	f019 091f 	ands.w	r9, r9, #31
 80095ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095b4:	d02b      	beq.n	800960e <__lshift+0xbe>
 80095b6:	f1c9 0e20 	rsb	lr, r9, #32
 80095ba:	468a      	mov	sl, r1
 80095bc:	2200      	movs	r2, #0
 80095be:	6818      	ldr	r0, [r3, #0]
 80095c0:	fa00 f009 	lsl.w	r0, r0, r9
 80095c4:	4310      	orrs	r0, r2
 80095c6:	f84a 0b04 	str.w	r0, [sl], #4
 80095ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ce:	459c      	cmp	ip, r3
 80095d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80095d4:	d8f3      	bhi.n	80095be <__lshift+0x6e>
 80095d6:	ebac 0304 	sub.w	r3, ip, r4
 80095da:	3b15      	subs	r3, #21
 80095dc:	f023 0303 	bic.w	r3, r3, #3
 80095e0:	3304      	adds	r3, #4
 80095e2:	f104 0015 	add.w	r0, r4, #21
 80095e6:	4584      	cmp	ip, r0
 80095e8:	bf38      	it	cc
 80095ea:	2304      	movcc	r3, #4
 80095ec:	50ca      	str	r2, [r1, r3]
 80095ee:	b10a      	cbz	r2, 80095f4 <__lshift+0xa4>
 80095f0:	f108 0602 	add.w	r6, r8, #2
 80095f4:	3e01      	subs	r6, #1
 80095f6:	4638      	mov	r0, r7
 80095f8:	612e      	str	r6, [r5, #16]
 80095fa:	4621      	mov	r1, r4
 80095fc:	f7ff fd90 	bl	8009120 <_Bfree>
 8009600:	4628      	mov	r0, r5
 8009602:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009606:	f842 0f04 	str.w	r0, [r2, #4]!
 800960a:	3301      	adds	r3, #1
 800960c:	e7c5      	b.n	800959a <__lshift+0x4a>
 800960e:	3904      	subs	r1, #4
 8009610:	f853 2b04 	ldr.w	r2, [r3], #4
 8009614:	f841 2f04 	str.w	r2, [r1, #4]!
 8009618:	459c      	cmp	ip, r3
 800961a:	d8f9      	bhi.n	8009610 <__lshift+0xc0>
 800961c:	e7ea      	b.n	80095f4 <__lshift+0xa4>
 800961e:	bf00      	nop
 8009620:	0800a79c 	.word	0x0800a79c
 8009624:	0800a80d 	.word	0x0800a80d

08009628 <__mcmp>:
 8009628:	690a      	ldr	r2, [r1, #16]
 800962a:	4603      	mov	r3, r0
 800962c:	6900      	ldr	r0, [r0, #16]
 800962e:	1a80      	subs	r0, r0, r2
 8009630:	b530      	push	{r4, r5, lr}
 8009632:	d10e      	bne.n	8009652 <__mcmp+0x2a>
 8009634:	3314      	adds	r3, #20
 8009636:	3114      	adds	r1, #20
 8009638:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800963c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009640:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009644:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009648:	4295      	cmp	r5, r2
 800964a:	d003      	beq.n	8009654 <__mcmp+0x2c>
 800964c:	d205      	bcs.n	800965a <__mcmp+0x32>
 800964e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009652:	bd30      	pop	{r4, r5, pc}
 8009654:	42a3      	cmp	r3, r4
 8009656:	d3f3      	bcc.n	8009640 <__mcmp+0x18>
 8009658:	e7fb      	b.n	8009652 <__mcmp+0x2a>
 800965a:	2001      	movs	r0, #1
 800965c:	e7f9      	b.n	8009652 <__mcmp+0x2a>
	...

08009660 <__mdiff>:
 8009660:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009664:	4689      	mov	r9, r1
 8009666:	4606      	mov	r6, r0
 8009668:	4611      	mov	r1, r2
 800966a:	4648      	mov	r0, r9
 800966c:	4614      	mov	r4, r2
 800966e:	f7ff ffdb 	bl	8009628 <__mcmp>
 8009672:	1e05      	subs	r5, r0, #0
 8009674:	d112      	bne.n	800969c <__mdiff+0x3c>
 8009676:	4629      	mov	r1, r5
 8009678:	4630      	mov	r0, r6
 800967a:	f7ff fd11 	bl	80090a0 <_Balloc>
 800967e:	4602      	mov	r2, r0
 8009680:	b928      	cbnz	r0, 800968e <__mdiff+0x2e>
 8009682:	4b3f      	ldr	r3, [pc, #252]	@ (8009780 <__mdiff+0x120>)
 8009684:	f240 2137 	movw	r1, #567	@ 0x237
 8009688:	483e      	ldr	r0, [pc, #248]	@ (8009784 <__mdiff+0x124>)
 800968a:	f7fe fa53 	bl	8007b34 <__assert_func>
 800968e:	2301      	movs	r3, #1
 8009690:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009694:	4610      	mov	r0, r2
 8009696:	b003      	add	sp, #12
 8009698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800969c:	bfbc      	itt	lt
 800969e:	464b      	movlt	r3, r9
 80096a0:	46a1      	movlt	r9, r4
 80096a2:	4630      	mov	r0, r6
 80096a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80096a8:	bfba      	itte	lt
 80096aa:	461c      	movlt	r4, r3
 80096ac:	2501      	movlt	r5, #1
 80096ae:	2500      	movge	r5, #0
 80096b0:	f7ff fcf6 	bl	80090a0 <_Balloc>
 80096b4:	4602      	mov	r2, r0
 80096b6:	b918      	cbnz	r0, 80096c0 <__mdiff+0x60>
 80096b8:	4b31      	ldr	r3, [pc, #196]	@ (8009780 <__mdiff+0x120>)
 80096ba:	f240 2145 	movw	r1, #581	@ 0x245
 80096be:	e7e3      	b.n	8009688 <__mdiff+0x28>
 80096c0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80096c4:	6926      	ldr	r6, [r4, #16]
 80096c6:	60c5      	str	r5, [r0, #12]
 80096c8:	f109 0310 	add.w	r3, r9, #16
 80096cc:	f109 0514 	add.w	r5, r9, #20
 80096d0:	f104 0e14 	add.w	lr, r4, #20
 80096d4:	f100 0b14 	add.w	fp, r0, #20
 80096d8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80096dc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80096e0:	9301      	str	r3, [sp, #4]
 80096e2:	46d9      	mov	r9, fp
 80096e4:	f04f 0c00 	mov.w	ip, #0
 80096e8:	9b01      	ldr	r3, [sp, #4]
 80096ea:	f85e 0b04 	ldr.w	r0, [lr], #4
 80096ee:	f853 af04 	ldr.w	sl, [r3, #4]!
 80096f2:	9301      	str	r3, [sp, #4]
 80096f4:	fa1f f38a 	uxth.w	r3, sl
 80096f8:	4619      	mov	r1, r3
 80096fa:	b283      	uxth	r3, r0
 80096fc:	1acb      	subs	r3, r1, r3
 80096fe:	0c00      	lsrs	r0, r0, #16
 8009700:	4463      	add	r3, ip
 8009702:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009706:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800970a:	b29b      	uxth	r3, r3
 800970c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009710:	4576      	cmp	r6, lr
 8009712:	f849 3b04 	str.w	r3, [r9], #4
 8009716:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800971a:	d8e5      	bhi.n	80096e8 <__mdiff+0x88>
 800971c:	1b33      	subs	r3, r6, r4
 800971e:	3b15      	subs	r3, #21
 8009720:	f023 0303 	bic.w	r3, r3, #3
 8009724:	3415      	adds	r4, #21
 8009726:	3304      	adds	r3, #4
 8009728:	42a6      	cmp	r6, r4
 800972a:	bf38      	it	cc
 800972c:	2304      	movcc	r3, #4
 800972e:	441d      	add	r5, r3
 8009730:	445b      	add	r3, fp
 8009732:	461e      	mov	r6, r3
 8009734:	462c      	mov	r4, r5
 8009736:	4544      	cmp	r4, r8
 8009738:	d30e      	bcc.n	8009758 <__mdiff+0xf8>
 800973a:	f108 0103 	add.w	r1, r8, #3
 800973e:	1b49      	subs	r1, r1, r5
 8009740:	f021 0103 	bic.w	r1, r1, #3
 8009744:	3d03      	subs	r5, #3
 8009746:	45a8      	cmp	r8, r5
 8009748:	bf38      	it	cc
 800974a:	2100      	movcc	r1, #0
 800974c:	440b      	add	r3, r1
 800974e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009752:	b191      	cbz	r1, 800977a <__mdiff+0x11a>
 8009754:	6117      	str	r7, [r2, #16]
 8009756:	e79d      	b.n	8009694 <__mdiff+0x34>
 8009758:	f854 1b04 	ldr.w	r1, [r4], #4
 800975c:	46e6      	mov	lr, ip
 800975e:	0c08      	lsrs	r0, r1, #16
 8009760:	fa1c fc81 	uxtah	ip, ip, r1
 8009764:	4471      	add	r1, lr
 8009766:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800976a:	b289      	uxth	r1, r1
 800976c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009770:	f846 1b04 	str.w	r1, [r6], #4
 8009774:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009778:	e7dd      	b.n	8009736 <__mdiff+0xd6>
 800977a:	3f01      	subs	r7, #1
 800977c:	e7e7      	b.n	800974e <__mdiff+0xee>
 800977e:	bf00      	nop
 8009780:	0800a79c 	.word	0x0800a79c
 8009784:	0800a80d 	.word	0x0800a80d

08009788 <__ulp>:
 8009788:	b082      	sub	sp, #8
 800978a:	ed8d 0b00 	vstr	d0, [sp]
 800978e:	9a01      	ldr	r2, [sp, #4]
 8009790:	4b0f      	ldr	r3, [pc, #60]	@ (80097d0 <__ulp+0x48>)
 8009792:	4013      	ands	r3, r2
 8009794:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009798:	2b00      	cmp	r3, #0
 800979a:	dc08      	bgt.n	80097ae <__ulp+0x26>
 800979c:	425b      	negs	r3, r3
 800979e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80097a2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80097a6:	da04      	bge.n	80097b2 <__ulp+0x2a>
 80097a8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80097ac:	4113      	asrs	r3, r2
 80097ae:	2200      	movs	r2, #0
 80097b0:	e008      	b.n	80097c4 <__ulp+0x3c>
 80097b2:	f1a2 0314 	sub.w	r3, r2, #20
 80097b6:	2b1e      	cmp	r3, #30
 80097b8:	bfda      	itte	le
 80097ba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80097be:	40da      	lsrle	r2, r3
 80097c0:	2201      	movgt	r2, #1
 80097c2:	2300      	movs	r3, #0
 80097c4:	4619      	mov	r1, r3
 80097c6:	4610      	mov	r0, r2
 80097c8:	ec41 0b10 	vmov	d0, r0, r1
 80097cc:	b002      	add	sp, #8
 80097ce:	4770      	bx	lr
 80097d0:	7ff00000 	.word	0x7ff00000

080097d4 <__b2d>:
 80097d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d8:	6906      	ldr	r6, [r0, #16]
 80097da:	f100 0814 	add.w	r8, r0, #20
 80097de:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80097e2:	1f37      	subs	r7, r6, #4
 80097e4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80097e8:	4610      	mov	r0, r2
 80097ea:	f7ff fd4b 	bl	8009284 <__hi0bits>
 80097ee:	f1c0 0320 	rsb	r3, r0, #32
 80097f2:	280a      	cmp	r0, #10
 80097f4:	600b      	str	r3, [r1, #0]
 80097f6:	491b      	ldr	r1, [pc, #108]	@ (8009864 <__b2d+0x90>)
 80097f8:	dc15      	bgt.n	8009826 <__b2d+0x52>
 80097fa:	f1c0 0c0b 	rsb	ip, r0, #11
 80097fe:	fa22 f30c 	lsr.w	r3, r2, ip
 8009802:	45b8      	cmp	r8, r7
 8009804:	ea43 0501 	orr.w	r5, r3, r1
 8009808:	bf34      	ite	cc
 800980a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800980e:	2300      	movcs	r3, #0
 8009810:	3015      	adds	r0, #21
 8009812:	fa02 f000 	lsl.w	r0, r2, r0
 8009816:	fa23 f30c 	lsr.w	r3, r3, ip
 800981a:	4303      	orrs	r3, r0
 800981c:	461c      	mov	r4, r3
 800981e:	ec45 4b10 	vmov	d0, r4, r5
 8009822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009826:	45b8      	cmp	r8, r7
 8009828:	bf3a      	itte	cc
 800982a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800982e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009832:	2300      	movcs	r3, #0
 8009834:	380b      	subs	r0, #11
 8009836:	d012      	beq.n	800985e <__b2d+0x8a>
 8009838:	f1c0 0120 	rsb	r1, r0, #32
 800983c:	fa23 f401 	lsr.w	r4, r3, r1
 8009840:	4082      	lsls	r2, r0
 8009842:	4322      	orrs	r2, r4
 8009844:	4547      	cmp	r7, r8
 8009846:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800984a:	bf8c      	ite	hi
 800984c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009850:	2200      	movls	r2, #0
 8009852:	4083      	lsls	r3, r0
 8009854:	40ca      	lsrs	r2, r1
 8009856:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800985a:	4313      	orrs	r3, r2
 800985c:	e7de      	b.n	800981c <__b2d+0x48>
 800985e:	ea42 0501 	orr.w	r5, r2, r1
 8009862:	e7db      	b.n	800981c <__b2d+0x48>
 8009864:	3ff00000 	.word	0x3ff00000

08009868 <__d2b>:
 8009868:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800986c:	460f      	mov	r7, r1
 800986e:	2101      	movs	r1, #1
 8009870:	ec59 8b10 	vmov	r8, r9, d0
 8009874:	4616      	mov	r6, r2
 8009876:	f7ff fc13 	bl	80090a0 <_Balloc>
 800987a:	4604      	mov	r4, r0
 800987c:	b930      	cbnz	r0, 800988c <__d2b+0x24>
 800987e:	4602      	mov	r2, r0
 8009880:	4b23      	ldr	r3, [pc, #140]	@ (8009910 <__d2b+0xa8>)
 8009882:	4824      	ldr	r0, [pc, #144]	@ (8009914 <__d2b+0xac>)
 8009884:	f240 310f 	movw	r1, #783	@ 0x30f
 8009888:	f7fe f954 	bl	8007b34 <__assert_func>
 800988c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009890:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009894:	b10d      	cbz	r5, 800989a <__d2b+0x32>
 8009896:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800989a:	9301      	str	r3, [sp, #4]
 800989c:	f1b8 0300 	subs.w	r3, r8, #0
 80098a0:	d023      	beq.n	80098ea <__d2b+0x82>
 80098a2:	4668      	mov	r0, sp
 80098a4:	9300      	str	r3, [sp, #0]
 80098a6:	f7ff fd0c 	bl	80092c2 <__lo0bits>
 80098aa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80098ae:	b1d0      	cbz	r0, 80098e6 <__d2b+0x7e>
 80098b0:	f1c0 0320 	rsb	r3, r0, #32
 80098b4:	fa02 f303 	lsl.w	r3, r2, r3
 80098b8:	430b      	orrs	r3, r1
 80098ba:	40c2      	lsrs	r2, r0
 80098bc:	6163      	str	r3, [r4, #20]
 80098be:	9201      	str	r2, [sp, #4]
 80098c0:	9b01      	ldr	r3, [sp, #4]
 80098c2:	61a3      	str	r3, [r4, #24]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	bf0c      	ite	eq
 80098c8:	2201      	moveq	r2, #1
 80098ca:	2202      	movne	r2, #2
 80098cc:	6122      	str	r2, [r4, #16]
 80098ce:	b1a5      	cbz	r5, 80098fa <__d2b+0x92>
 80098d0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80098d4:	4405      	add	r5, r0
 80098d6:	603d      	str	r5, [r7, #0]
 80098d8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80098dc:	6030      	str	r0, [r6, #0]
 80098de:	4620      	mov	r0, r4
 80098e0:	b003      	add	sp, #12
 80098e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098e6:	6161      	str	r1, [r4, #20]
 80098e8:	e7ea      	b.n	80098c0 <__d2b+0x58>
 80098ea:	a801      	add	r0, sp, #4
 80098ec:	f7ff fce9 	bl	80092c2 <__lo0bits>
 80098f0:	9b01      	ldr	r3, [sp, #4]
 80098f2:	6163      	str	r3, [r4, #20]
 80098f4:	3020      	adds	r0, #32
 80098f6:	2201      	movs	r2, #1
 80098f8:	e7e8      	b.n	80098cc <__d2b+0x64>
 80098fa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009902:	6038      	str	r0, [r7, #0]
 8009904:	6918      	ldr	r0, [r3, #16]
 8009906:	f7ff fcbd 	bl	8009284 <__hi0bits>
 800990a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800990e:	e7e5      	b.n	80098dc <__d2b+0x74>
 8009910:	0800a79c 	.word	0x0800a79c
 8009914:	0800a80d 	.word	0x0800a80d

08009918 <__ratio>:
 8009918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800991c:	b085      	sub	sp, #20
 800991e:	e9cd 1000 	strd	r1, r0, [sp]
 8009922:	a902      	add	r1, sp, #8
 8009924:	f7ff ff56 	bl	80097d4 <__b2d>
 8009928:	9800      	ldr	r0, [sp, #0]
 800992a:	a903      	add	r1, sp, #12
 800992c:	ec55 4b10 	vmov	r4, r5, d0
 8009930:	f7ff ff50 	bl	80097d4 <__b2d>
 8009934:	9b01      	ldr	r3, [sp, #4]
 8009936:	6919      	ldr	r1, [r3, #16]
 8009938:	9b00      	ldr	r3, [sp, #0]
 800993a:	691b      	ldr	r3, [r3, #16]
 800993c:	1ac9      	subs	r1, r1, r3
 800993e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8009942:	1a9b      	subs	r3, r3, r2
 8009944:	ec5b ab10 	vmov	sl, fp, d0
 8009948:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800994c:	2b00      	cmp	r3, #0
 800994e:	bfce      	itee	gt
 8009950:	462a      	movgt	r2, r5
 8009952:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009956:	465a      	movle	r2, fp
 8009958:	462f      	mov	r7, r5
 800995a:	46d9      	mov	r9, fp
 800995c:	bfcc      	ite	gt
 800995e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009962:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8009966:	464b      	mov	r3, r9
 8009968:	4652      	mov	r2, sl
 800996a:	4620      	mov	r0, r4
 800996c:	4639      	mov	r1, r7
 800996e:	f7f6 ff7d 	bl	800086c <__aeabi_ddiv>
 8009972:	ec41 0b10 	vmov	d0, r0, r1
 8009976:	b005      	add	sp, #20
 8009978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800997c <__copybits>:
 800997c:	3901      	subs	r1, #1
 800997e:	b570      	push	{r4, r5, r6, lr}
 8009980:	1149      	asrs	r1, r1, #5
 8009982:	6914      	ldr	r4, [r2, #16]
 8009984:	3101      	adds	r1, #1
 8009986:	f102 0314 	add.w	r3, r2, #20
 800998a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800998e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009992:	1f05      	subs	r5, r0, #4
 8009994:	42a3      	cmp	r3, r4
 8009996:	d30c      	bcc.n	80099b2 <__copybits+0x36>
 8009998:	1aa3      	subs	r3, r4, r2
 800999a:	3b11      	subs	r3, #17
 800999c:	f023 0303 	bic.w	r3, r3, #3
 80099a0:	3211      	adds	r2, #17
 80099a2:	42a2      	cmp	r2, r4
 80099a4:	bf88      	it	hi
 80099a6:	2300      	movhi	r3, #0
 80099a8:	4418      	add	r0, r3
 80099aa:	2300      	movs	r3, #0
 80099ac:	4288      	cmp	r0, r1
 80099ae:	d305      	bcc.n	80099bc <__copybits+0x40>
 80099b0:	bd70      	pop	{r4, r5, r6, pc}
 80099b2:	f853 6b04 	ldr.w	r6, [r3], #4
 80099b6:	f845 6f04 	str.w	r6, [r5, #4]!
 80099ba:	e7eb      	b.n	8009994 <__copybits+0x18>
 80099bc:	f840 3b04 	str.w	r3, [r0], #4
 80099c0:	e7f4      	b.n	80099ac <__copybits+0x30>

080099c2 <__any_on>:
 80099c2:	f100 0214 	add.w	r2, r0, #20
 80099c6:	6900      	ldr	r0, [r0, #16]
 80099c8:	114b      	asrs	r3, r1, #5
 80099ca:	4298      	cmp	r0, r3
 80099cc:	b510      	push	{r4, lr}
 80099ce:	db11      	blt.n	80099f4 <__any_on+0x32>
 80099d0:	dd0a      	ble.n	80099e8 <__any_on+0x26>
 80099d2:	f011 011f 	ands.w	r1, r1, #31
 80099d6:	d007      	beq.n	80099e8 <__any_on+0x26>
 80099d8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80099dc:	fa24 f001 	lsr.w	r0, r4, r1
 80099e0:	fa00 f101 	lsl.w	r1, r0, r1
 80099e4:	428c      	cmp	r4, r1
 80099e6:	d10b      	bne.n	8009a00 <__any_on+0x3e>
 80099e8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d803      	bhi.n	80099f8 <__any_on+0x36>
 80099f0:	2000      	movs	r0, #0
 80099f2:	bd10      	pop	{r4, pc}
 80099f4:	4603      	mov	r3, r0
 80099f6:	e7f7      	b.n	80099e8 <__any_on+0x26>
 80099f8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80099fc:	2900      	cmp	r1, #0
 80099fe:	d0f5      	beq.n	80099ec <__any_on+0x2a>
 8009a00:	2001      	movs	r0, #1
 8009a02:	e7f6      	b.n	80099f2 <__any_on+0x30>

08009a04 <__ascii_wctomb>:
 8009a04:	4603      	mov	r3, r0
 8009a06:	4608      	mov	r0, r1
 8009a08:	b141      	cbz	r1, 8009a1c <__ascii_wctomb+0x18>
 8009a0a:	2aff      	cmp	r2, #255	@ 0xff
 8009a0c:	d904      	bls.n	8009a18 <__ascii_wctomb+0x14>
 8009a0e:	228a      	movs	r2, #138	@ 0x8a
 8009a10:	601a      	str	r2, [r3, #0]
 8009a12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a16:	4770      	bx	lr
 8009a18:	700a      	strb	r2, [r1, #0]
 8009a1a:	2001      	movs	r0, #1
 8009a1c:	4770      	bx	lr

08009a1e <__ssputs_r>:
 8009a1e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a22:	688e      	ldr	r6, [r1, #8]
 8009a24:	461f      	mov	r7, r3
 8009a26:	42be      	cmp	r6, r7
 8009a28:	680b      	ldr	r3, [r1, #0]
 8009a2a:	4682      	mov	sl, r0
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	4690      	mov	r8, r2
 8009a30:	d82d      	bhi.n	8009a8e <__ssputs_r+0x70>
 8009a32:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009a36:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009a3a:	d026      	beq.n	8009a8a <__ssputs_r+0x6c>
 8009a3c:	6965      	ldr	r5, [r4, #20]
 8009a3e:	6909      	ldr	r1, [r1, #16]
 8009a40:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009a44:	eba3 0901 	sub.w	r9, r3, r1
 8009a48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009a4c:	1c7b      	adds	r3, r7, #1
 8009a4e:	444b      	add	r3, r9
 8009a50:	106d      	asrs	r5, r5, #1
 8009a52:	429d      	cmp	r5, r3
 8009a54:	bf38      	it	cc
 8009a56:	461d      	movcc	r5, r3
 8009a58:	0553      	lsls	r3, r2, #21
 8009a5a:	d527      	bpl.n	8009aac <__ssputs_r+0x8e>
 8009a5c:	4629      	mov	r1, r5
 8009a5e:	f7ff fa81 	bl	8008f64 <_malloc_r>
 8009a62:	4606      	mov	r6, r0
 8009a64:	b360      	cbz	r0, 8009ac0 <__ssputs_r+0xa2>
 8009a66:	6921      	ldr	r1, [r4, #16]
 8009a68:	464a      	mov	r2, r9
 8009a6a:	f7fe f846 	bl	8007afa <memcpy>
 8009a6e:	89a3      	ldrh	r3, [r4, #12]
 8009a70:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009a74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a78:	81a3      	strh	r3, [r4, #12]
 8009a7a:	6126      	str	r6, [r4, #16]
 8009a7c:	6165      	str	r5, [r4, #20]
 8009a7e:	444e      	add	r6, r9
 8009a80:	eba5 0509 	sub.w	r5, r5, r9
 8009a84:	6026      	str	r6, [r4, #0]
 8009a86:	60a5      	str	r5, [r4, #8]
 8009a88:	463e      	mov	r6, r7
 8009a8a:	42be      	cmp	r6, r7
 8009a8c:	d900      	bls.n	8009a90 <__ssputs_r+0x72>
 8009a8e:	463e      	mov	r6, r7
 8009a90:	6820      	ldr	r0, [r4, #0]
 8009a92:	4632      	mov	r2, r6
 8009a94:	4641      	mov	r1, r8
 8009a96:	f000 f9d7 	bl	8009e48 <memmove>
 8009a9a:	68a3      	ldr	r3, [r4, #8]
 8009a9c:	1b9b      	subs	r3, r3, r6
 8009a9e:	60a3      	str	r3, [r4, #8]
 8009aa0:	6823      	ldr	r3, [r4, #0]
 8009aa2:	4433      	add	r3, r6
 8009aa4:	6023      	str	r3, [r4, #0]
 8009aa6:	2000      	movs	r0, #0
 8009aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009aac:	462a      	mov	r2, r5
 8009aae:	f000 fa10 	bl	8009ed2 <_realloc_r>
 8009ab2:	4606      	mov	r6, r0
 8009ab4:	2800      	cmp	r0, #0
 8009ab6:	d1e0      	bne.n	8009a7a <__ssputs_r+0x5c>
 8009ab8:	6921      	ldr	r1, [r4, #16]
 8009aba:	4650      	mov	r0, sl
 8009abc:	f7fe fea4 	bl	8008808 <_free_r>
 8009ac0:	230c      	movs	r3, #12
 8009ac2:	f8ca 3000 	str.w	r3, [sl]
 8009ac6:	89a3      	ldrh	r3, [r4, #12]
 8009ac8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009acc:	81a3      	strh	r3, [r4, #12]
 8009ace:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ad2:	e7e9      	b.n	8009aa8 <__ssputs_r+0x8a>

08009ad4 <_svfiprintf_r>:
 8009ad4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ad8:	4698      	mov	r8, r3
 8009ada:	898b      	ldrh	r3, [r1, #12]
 8009adc:	061b      	lsls	r3, r3, #24
 8009ade:	b09d      	sub	sp, #116	@ 0x74
 8009ae0:	4607      	mov	r7, r0
 8009ae2:	460d      	mov	r5, r1
 8009ae4:	4614      	mov	r4, r2
 8009ae6:	d510      	bpl.n	8009b0a <_svfiprintf_r+0x36>
 8009ae8:	690b      	ldr	r3, [r1, #16]
 8009aea:	b973      	cbnz	r3, 8009b0a <_svfiprintf_r+0x36>
 8009aec:	2140      	movs	r1, #64	@ 0x40
 8009aee:	f7ff fa39 	bl	8008f64 <_malloc_r>
 8009af2:	6028      	str	r0, [r5, #0]
 8009af4:	6128      	str	r0, [r5, #16]
 8009af6:	b930      	cbnz	r0, 8009b06 <_svfiprintf_r+0x32>
 8009af8:	230c      	movs	r3, #12
 8009afa:	603b      	str	r3, [r7, #0]
 8009afc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b00:	b01d      	add	sp, #116	@ 0x74
 8009b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b06:	2340      	movs	r3, #64	@ 0x40
 8009b08:	616b      	str	r3, [r5, #20]
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b0e:	2320      	movs	r3, #32
 8009b10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8009b18:	2330      	movs	r3, #48	@ 0x30
 8009b1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009cb8 <_svfiprintf_r+0x1e4>
 8009b1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009b22:	f04f 0901 	mov.w	r9, #1
 8009b26:	4623      	mov	r3, r4
 8009b28:	469a      	mov	sl, r3
 8009b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b2e:	b10a      	cbz	r2, 8009b34 <_svfiprintf_r+0x60>
 8009b30:	2a25      	cmp	r2, #37	@ 0x25
 8009b32:	d1f9      	bne.n	8009b28 <_svfiprintf_r+0x54>
 8009b34:	ebba 0b04 	subs.w	fp, sl, r4
 8009b38:	d00b      	beq.n	8009b52 <_svfiprintf_r+0x7e>
 8009b3a:	465b      	mov	r3, fp
 8009b3c:	4622      	mov	r2, r4
 8009b3e:	4629      	mov	r1, r5
 8009b40:	4638      	mov	r0, r7
 8009b42:	f7ff ff6c 	bl	8009a1e <__ssputs_r>
 8009b46:	3001      	adds	r0, #1
 8009b48:	f000 80a7 	beq.w	8009c9a <_svfiprintf_r+0x1c6>
 8009b4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b4e:	445a      	add	r2, fp
 8009b50:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b52:	f89a 3000 	ldrb.w	r3, [sl]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	f000 809f 	beq.w	8009c9a <_svfiprintf_r+0x1c6>
 8009b5c:	2300      	movs	r3, #0
 8009b5e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b66:	f10a 0a01 	add.w	sl, sl, #1
 8009b6a:	9304      	str	r3, [sp, #16]
 8009b6c:	9307      	str	r3, [sp, #28]
 8009b6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b72:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b74:	4654      	mov	r4, sl
 8009b76:	2205      	movs	r2, #5
 8009b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b7c:	484e      	ldr	r0, [pc, #312]	@ (8009cb8 <_svfiprintf_r+0x1e4>)
 8009b7e:	f7f6 fb37 	bl	80001f0 <memchr>
 8009b82:	9a04      	ldr	r2, [sp, #16]
 8009b84:	b9d8      	cbnz	r0, 8009bbe <_svfiprintf_r+0xea>
 8009b86:	06d0      	lsls	r0, r2, #27
 8009b88:	bf44      	itt	mi
 8009b8a:	2320      	movmi	r3, #32
 8009b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b90:	0711      	lsls	r1, r2, #28
 8009b92:	bf44      	itt	mi
 8009b94:	232b      	movmi	r3, #43	@ 0x2b
 8009b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8009b9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ba0:	d015      	beq.n	8009bce <_svfiprintf_r+0xfa>
 8009ba2:	9a07      	ldr	r2, [sp, #28]
 8009ba4:	4654      	mov	r4, sl
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	f04f 0c0a 	mov.w	ip, #10
 8009bac:	4621      	mov	r1, r4
 8009bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009bb2:	3b30      	subs	r3, #48	@ 0x30
 8009bb4:	2b09      	cmp	r3, #9
 8009bb6:	d94b      	bls.n	8009c50 <_svfiprintf_r+0x17c>
 8009bb8:	b1b0      	cbz	r0, 8009be8 <_svfiprintf_r+0x114>
 8009bba:	9207      	str	r2, [sp, #28]
 8009bbc:	e014      	b.n	8009be8 <_svfiprintf_r+0x114>
 8009bbe:	eba0 0308 	sub.w	r3, r0, r8
 8009bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	9304      	str	r3, [sp, #16]
 8009bca:	46a2      	mov	sl, r4
 8009bcc:	e7d2      	b.n	8009b74 <_svfiprintf_r+0xa0>
 8009bce:	9b03      	ldr	r3, [sp, #12]
 8009bd0:	1d19      	adds	r1, r3, #4
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	9103      	str	r1, [sp, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	bfbb      	ittet	lt
 8009bda:	425b      	neglt	r3, r3
 8009bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8009be0:	9307      	strge	r3, [sp, #28]
 8009be2:	9307      	strlt	r3, [sp, #28]
 8009be4:	bfb8      	it	lt
 8009be6:	9204      	strlt	r2, [sp, #16]
 8009be8:	7823      	ldrb	r3, [r4, #0]
 8009bea:	2b2e      	cmp	r3, #46	@ 0x2e
 8009bec:	d10a      	bne.n	8009c04 <_svfiprintf_r+0x130>
 8009bee:	7863      	ldrb	r3, [r4, #1]
 8009bf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bf2:	d132      	bne.n	8009c5a <_svfiprintf_r+0x186>
 8009bf4:	9b03      	ldr	r3, [sp, #12]
 8009bf6:	1d1a      	adds	r2, r3, #4
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	9203      	str	r2, [sp, #12]
 8009bfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009c00:	3402      	adds	r4, #2
 8009c02:	9305      	str	r3, [sp, #20]
 8009c04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009cc8 <_svfiprintf_r+0x1f4>
 8009c08:	7821      	ldrb	r1, [r4, #0]
 8009c0a:	2203      	movs	r2, #3
 8009c0c:	4650      	mov	r0, sl
 8009c0e:	f7f6 faef 	bl	80001f0 <memchr>
 8009c12:	b138      	cbz	r0, 8009c24 <_svfiprintf_r+0x150>
 8009c14:	9b04      	ldr	r3, [sp, #16]
 8009c16:	eba0 000a 	sub.w	r0, r0, sl
 8009c1a:	2240      	movs	r2, #64	@ 0x40
 8009c1c:	4082      	lsls	r2, r0
 8009c1e:	4313      	orrs	r3, r2
 8009c20:	3401      	adds	r4, #1
 8009c22:	9304      	str	r3, [sp, #16]
 8009c24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c28:	4824      	ldr	r0, [pc, #144]	@ (8009cbc <_svfiprintf_r+0x1e8>)
 8009c2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009c2e:	2206      	movs	r2, #6
 8009c30:	f7f6 fade 	bl	80001f0 <memchr>
 8009c34:	2800      	cmp	r0, #0
 8009c36:	d036      	beq.n	8009ca6 <_svfiprintf_r+0x1d2>
 8009c38:	4b21      	ldr	r3, [pc, #132]	@ (8009cc0 <_svfiprintf_r+0x1ec>)
 8009c3a:	bb1b      	cbnz	r3, 8009c84 <_svfiprintf_r+0x1b0>
 8009c3c:	9b03      	ldr	r3, [sp, #12]
 8009c3e:	3307      	adds	r3, #7
 8009c40:	f023 0307 	bic.w	r3, r3, #7
 8009c44:	3308      	adds	r3, #8
 8009c46:	9303      	str	r3, [sp, #12]
 8009c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c4a:	4433      	add	r3, r6
 8009c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c4e:	e76a      	b.n	8009b26 <_svfiprintf_r+0x52>
 8009c50:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c54:	460c      	mov	r4, r1
 8009c56:	2001      	movs	r0, #1
 8009c58:	e7a8      	b.n	8009bac <_svfiprintf_r+0xd8>
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	3401      	adds	r4, #1
 8009c5e:	9305      	str	r3, [sp, #20]
 8009c60:	4619      	mov	r1, r3
 8009c62:	f04f 0c0a 	mov.w	ip, #10
 8009c66:	4620      	mov	r0, r4
 8009c68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c6c:	3a30      	subs	r2, #48	@ 0x30
 8009c6e:	2a09      	cmp	r2, #9
 8009c70:	d903      	bls.n	8009c7a <_svfiprintf_r+0x1a6>
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d0c6      	beq.n	8009c04 <_svfiprintf_r+0x130>
 8009c76:	9105      	str	r1, [sp, #20]
 8009c78:	e7c4      	b.n	8009c04 <_svfiprintf_r+0x130>
 8009c7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c7e:	4604      	mov	r4, r0
 8009c80:	2301      	movs	r3, #1
 8009c82:	e7f0      	b.n	8009c66 <_svfiprintf_r+0x192>
 8009c84:	ab03      	add	r3, sp, #12
 8009c86:	9300      	str	r3, [sp, #0]
 8009c88:	462a      	mov	r2, r5
 8009c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cc4 <_svfiprintf_r+0x1f0>)
 8009c8c:	a904      	add	r1, sp, #16
 8009c8e:	4638      	mov	r0, r7
 8009c90:	f7fc fefe 	bl	8006a90 <_printf_float>
 8009c94:	1c42      	adds	r2, r0, #1
 8009c96:	4606      	mov	r6, r0
 8009c98:	d1d6      	bne.n	8009c48 <_svfiprintf_r+0x174>
 8009c9a:	89ab      	ldrh	r3, [r5, #12]
 8009c9c:	065b      	lsls	r3, r3, #25
 8009c9e:	f53f af2d 	bmi.w	8009afc <_svfiprintf_r+0x28>
 8009ca2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ca4:	e72c      	b.n	8009b00 <_svfiprintf_r+0x2c>
 8009ca6:	ab03      	add	r3, sp, #12
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	462a      	mov	r2, r5
 8009cac:	4b05      	ldr	r3, [pc, #20]	@ (8009cc4 <_svfiprintf_r+0x1f0>)
 8009cae:	a904      	add	r1, sp, #16
 8009cb0:	4638      	mov	r0, r7
 8009cb2:	f7fd f985 	bl	8006fc0 <_printf_i>
 8009cb6:	e7ed      	b.n	8009c94 <_svfiprintf_r+0x1c0>
 8009cb8:	0800a968 	.word	0x0800a968
 8009cbc:	0800a972 	.word	0x0800a972
 8009cc0:	08006a91 	.word	0x08006a91
 8009cc4:	08009a1f 	.word	0x08009a1f
 8009cc8:	0800a96e 	.word	0x0800a96e

08009ccc <__sflush_r>:
 8009ccc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cd4:	0716      	lsls	r6, r2, #28
 8009cd6:	4605      	mov	r5, r0
 8009cd8:	460c      	mov	r4, r1
 8009cda:	d454      	bmi.n	8009d86 <__sflush_r+0xba>
 8009cdc:	684b      	ldr	r3, [r1, #4]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	dc02      	bgt.n	8009ce8 <__sflush_r+0x1c>
 8009ce2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	dd48      	ble.n	8009d7a <__sflush_r+0xae>
 8009ce8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009cea:	2e00      	cmp	r6, #0
 8009cec:	d045      	beq.n	8009d7a <__sflush_r+0xae>
 8009cee:	2300      	movs	r3, #0
 8009cf0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009cf4:	682f      	ldr	r7, [r5, #0]
 8009cf6:	6a21      	ldr	r1, [r4, #32]
 8009cf8:	602b      	str	r3, [r5, #0]
 8009cfa:	d030      	beq.n	8009d5e <__sflush_r+0x92>
 8009cfc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009cfe:	89a3      	ldrh	r3, [r4, #12]
 8009d00:	0759      	lsls	r1, r3, #29
 8009d02:	d505      	bpl.n	8009d10 <__sflush_r+0x44>
 8009d04:	6863      	ldr	r3, [r4, #4]
 8009d06:	1ad2      	subs	r2, r2, r3
 8009d08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009d0a:	b10b      	cbz	r3, 8009d10 <__sflush_r+0x44>
 8009d0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009d0e:	1ad2      	subs	r2, r2, r3
 8009d10:	2300      	movs	r3, #0
 8009d12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009d14:	6a21      	ldr	r1, [r4, #32]
 8009d16:	4628      	mov	r0, r5
 8009d18:	47b0      	blx	r6
 8009d1a:	1c43      	adds	r3, r0, #1
 8009d1c:	89a3      	ldrh	r3, [r4, #12]
 8009d1e:	d106      	bne.n	8009d2e <__sflush_r+0x62>
 8009d20:	6829      	ldr	r1, [r5, #0]
 8009d22:	291d      	cmp	r1, #29
 8009d24:	d82b      	bhi.n	8009d7e <__sflush_r+0xb2>
 8009d26:	4a2a      	ldr	r2, [pc, #168]	@ (8009dd0 <__sflush_r+0x104>)
 8009d28:	410a      	asrs	r2, r1
 8009d2a:	07d6      	lsls	r6, r2, #31
 8009d2c:	d427      	bmi.n	8009d7e <__sflush_r+0xb2>
 8009d2e:	2200      	movs	r2, #0
 8009d30:	6062      	str	r2, [r4, #4]
 8009d32:	04d9      	lsls	r1, r3, #19
 8009d34:	6922      	ldr	r2, [r4, #16]
 8009d36:	6022      	str	r2, [r4, #0]
 8009d38:	d504      	bpl.n	8009d44 <__sflush_r+0x78>
 8009d3a:	1c42      	adds	r2, r0, #1
 8009d3c:	d101      	bne.n	8009d42 <__sflush_r+0x76>
 8009d3e:	682b      	ldr	r3, [r5, #0]
 8009d40:	b903      	cbnz	r3, 8009d44 <__sflush_r+0x78>
 8009d42:	6560      	str	r0, [r4, #84]	@ 0x54
 8009d44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009d46:	602f      	str	r7, [r5, #0]
 8009d48:	b1b9      	cbz	r1, 8009d7a <__sflush_r+0xae>
 8009d4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009d4e:	4299      	cmp	r1, r3
 8009d50:	d002      	beq.n	8009d58 <__sflush_r+0x8c>
 8009d52:	4628      	mov	r0, r5
 8009d54:	f7fe fd58 	bl	8008808 <_free_r>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009d5c:	e00d      	b.n	8009d7a <__sflush_r+0xae>
 8009d5e:	2301      	movs	r3, #1
 8009d60:	4628      	mov	r0, r5
 8009d62:	47b0      	blx	r6
 8009d64:	4602      	mov	r2, r0
 8009d66:	1c50      	adds	r0, r2, #1
 8009d68:	d1c9      	bne.n	8009cfe <__sflush_r+0x32>
 8009d6a:	682b      	ldr	r3, [r5, #0]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d0c6      	beq.n	8009cfe <__sflush_r+0x32>
 8009d70:	2b1d      	cmp	r3, #29
 8009d72:	d001      	beq.n	8009d78 <__sflush_r+0xac>
 8009d74:	2b16      	cmp	r3, #22
 8009d76:	d11e      	bne.n	8009db6 <__sflush_r+0xea>
 8009d78:	602f      	str	r7, [r5, #0]
 8009d7a:	2000      	movs	r0, #0
 8009d7c:	e022      	b.n	8009dc4 <__sflush_r+0xf8>
 8009d7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d82:	b21b      	sxth	r3, r3
 8009d84:	e01b      	b.n	8009dbe <__sflush_r+0xf2>
 8009d86:	690f      	ldr	r7, [r1, #16]
 8009d88:	2f00      	cmp	r7, #0
 8009d8a:	d0f6      	beq.n	8009d7a <__sflush_r+0xae>
 8009d8c:	0793      	lsls	r3, r2, #30
 8009d8e:	680e      	ldr	r6, [r1, #0]
 8009d90:	bf08      	it	eq
 8009d92:	694b      	ldreq	r3, [r1, #20]
 8009d94:	600f      	str	r7, [r1, #0]
 8009d96:	bf18      	it	ne
 8009d98:	2300      	movne	r3, #0
 8009d9a:	eba6 0807 	sub.w	r8, r6, r7
 8009d9e:	608b      	str	r3, [r1, #8]
 8009da0:	f1b8 0f00 	cmp.w	r8, #0
 8009da4:	dde9      	ble.n	8009d7a <__sflush_r+0xae>
 8009da6:	6a21      	ldr	r1, [r4, #32]
 8009da8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009daa:	4643      	mov	r3, r8
 8009dac:	463a      	mov	r2, r7
 8009dae:	4628      	mov	r0, r5
 8009db0:	47b0      	blx	r6
 8009db2:	2800      	cmp	r0, #0
 8009db4:	dc08      	bgt.n	8009dc8 <__sflush_r+0xfc>
 8009db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009dba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009dbe:	81a3      	strh	r3, [r4, #12]
 8009dc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009dc8:	4407      	add	r7, r0
 8009dca:	eba8 0800 	sub.w	r8, r8, r0
 8009dce:	e7e7      	b.n	8009da0 <__sflush_r+0xd4>
 8009dd0:	dfbffffe 	.word	0xdfbffffe

08009dd4 <_fflush_r>:
 8009dd4:	b538      	push	{r3, r4, r5, lr}
 8009dd6:	690b      	ldr	r3, [r1, #16]
 8009dd8:	4605      	mov	r5, r0
 8009dda:	460c      	mov	r4, r1
 8009ddc:	b913      	cbnz	r3, 8009de4 <_fflush_r+0x10>
 8009dde:	2500      	movs	r5, #0
 8009de0:	4628      	mov	r0, r5
 8009de2:	bd38      	pop	{r3, r4, r5, pc}
 8009de4:	b118      	cbz	r0, 8009dee <_fflush_r+0x1a>
 8009de6:	6a03      	ldr	r3, [r0, #32]
 8009de8:	b90b      	cbnz	r3, 8009dee <_fflush_r+0x1a>
 8009dea:	f7fd fca9 	bl	8007740 <__sinit>
 8009dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d0f3      	beq.n	8009dde <_fflush_r+0xa>
 8009df6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009df8:	07d0      	lsls	r0, r2, #31
 8009dfa:	d404      	bmi.n	8009e06 <_fflush_r+0x32>
 8009dfc:	0599      	lsls	r1, r3, #22
 8009dfe:	d402      	bmi.n	8009e06 <_fflush_r+0x32>
 8009e00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e02:	f7fd fe78 	bl	8007af6 <__retarget_lock_acquire_recursive>
 8009e06:	4628      	mov	r0, r5
 8009e08:	4621      	mov	r1, r4
 8009e0a:	f7ff ff5f 	bl	8009ccc <__sflush_r>
 8009e0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009e10:	07da      	lsls	r2, r3, #31
 8009e12:	4605      	mov	r5, r0
 8009e14:	d4e4      	bmi.n	8009de0 <_fflush_r+0xc>
 8009e16:	89a3      	ldrh	r3, [r4, #12]
 8009e18:	059b      	lsls	r3, r3, #22
 8009e1a:	d4e1      	bmi.n	8009de0 <_fflush_r+0xc>
 8009e1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009e1e:	f7fd fe6b 	bl	8007af8 <__retarget_lock_release_recursive>
 8009e22:	e7dd      	b.n	8009de0 <_fflush_r+0xc>

08009e24 <fiprintf>:
 8009e24:	b40e      	push	{r1, r2, r3}
 8009e26:	b503      	push	{r0, r1, lr}
 8009e28:	4601      	mov	r1, r0
 8009e2a:	ab03      	add	r3, sp, #12
 8009e2c:	4805      	ldr	r0, [pc, #20]	@ (8009e44 <fiprintf+0x20>)
 8009e2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e32:	6800      	ldr	r0, [r0, #0]
 8009e34:	9301      	str	r3, [sp, #4]
 8009e36:	f000 f8a3 	bl	8009f80 <_vfiprintf_r>
 8009e3a:	b002      	add	sp, #8
 8009e3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009e40:	b003      	add	sp, #12
 8009e42:	4770      	bx	lr
 8009e44:	20000184 	.word	0x20000184

08009e48 <memmove>:
 8009e48:	4288      	cmp	r0, r1
 8009e4a:	b510      	push	{r4, lr}
 8009e4c:	eb01 0402 	add.w	r4, r1, r2
 8009e50:	d902      	bls.n	8009e58 <memmove+0x10>
 8009e52:	4284      	cmp	r4, r0
 8009e54:	4623      	mov	r3, r4
 8009e56:	d807      	bhi.n	8009e68 <memmove+0x20>
 8009e58:	1e43      	subs	r3, r0, #1
 8009e5a:	42a1      	cmp	r1, r4
 8009e5c:	d008      	beq.n	8009e70 <memmove+0x28>
 8009e5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009e62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009e66:	e7f8      	b.n	8009e5a <memmove+0x12>
 8009e68:	4402      	add	r2, r0
 8009e6a:	4601      	mov	r1, r0
 8009e6c:	428a      	cmp	r2, r1
 8009e6e:	d100      	bne.n	8009e72 <memmove+0x2a>
 8009e70:	bd10      	pop	{r4, pc}
 8009e72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009e76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009e7a:	e7f7      	b.n	8009e6c <memmove+0x24>

08009e7c <_sbrk_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4d06      	ldr	r5, [pc, #24]	@ (8009e98 <_sbrk_r+0x1c>)
 8009e80:	2300      	movs	r3, #0
 8009e82:	4604      	mov	r4, r0
 8009e84:	4608      	mov	r0, r1
 8009e86:	602b      	str	r3, [r5, #0]
 8009e88:	f7f8 f8da 	bl	8002040 <_sbrk>
 8009e8c:	1c43      	adds	r3, r0, #1
 8009e8e:	d102      	bne.n	8009e96 <_sbrk_r+0x1a>
 8009e90:	682b      	ldr	r3, [r5, #0]
 8009e92:	b103      	cbz	r3, 8009e96 <_sbrk_r+0x1a>
 8009e94:	6023      	str	r3, [r4, #0]
 8009e96:	bd38      	pop	{r3, r4, r5, pc}
 8009e98:	20005080 	.word	0x20005080

08009e9c <abort>:
 8009e9c:	b508      	push	{r3, lr}
 8009e9e:	2006      	movs	r0, #6
 8009ea0:	f000 fa42 	bl	800a328 <raise>
 8009ea4:	2001      	movs	r0, #1
 8009ea6:	f7f8 f853 	bl	8001f50 <_exit>

08009eaa <_calloc_r>:
 8009eaa:	b570      	push	{r4, r5, r6, lr}
 8009eac:	fba1 5402 	umull	r5, r4, r1, r2
 8009eb0:	b93c      	cbnz	r4, 8009ec2 <_calloc_r+0x18>
 8009eb2:	4629      	mov	r1, r5
 8009eb4:	f7ff f856 	bl	8008f64 <_malloc_r>
 8009eb8:	4606      	mov	r6, r0
 8009eba:	b928      	cbnz	r0, 8009ec8 <_calloc_r+0x1e>
 8009ebc:	2600      	movs	r6, #0
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	bd70      	pop	{r4, r5, r6, pc}
 8009ec2:	220c      	movs	r2, #12
 8009ec4:	6002      	str	r2, [r0, #0]
 8009ec6:	e7f9      	b.n	8009ebc <_calloc_r+0x12>
 8009ec8:	462a      	mov	r2, r5
 8009eca:	4621      	mov	r1, r4
 8009ecc:	f7fd fcd1 	bl	8007872 <memset>
 8009ed0:	e7f5      	b.n	8009ebe <_calloc_r+0x14>

08009ed2 <_realloc_r>:
 8009ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed6:	4680      	mov	r8, r0
 8009ed8:	4615      	mov	r5, r2
 8009eda:	460c      	mov	r4, r1
 8009edc:	b921      	cbnz	r1, 8009ee8 <_realloc_r+0x16>
 8009ede:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	f7ff b83e 	b.w	8008f64 <_malloc_r>
 8009ee8:	b92a      	cbnz	r2, 8009ef6 <_realloc_r+0x24>
 8009eea:	f7fe fc8d 	bl	8008808 <_free_r>
 8009eee:	2400      	movs	r4, #0
 8009ef0:	4620      	mov	r0, r4
 8009ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ef6:	f000 fa33 	bl	800a360 <_malloc_usable_size_r>
 8009efa:	4285      	cmp	r5, r0
 8009efc:	4606      	mov	r6, r0
 8009efe:	d802      	bhi.n	8009f06 <_realloc_r+0x34>
 8009f00:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009f04:	d8f4      	bhi.n	8009ef0 <_realloc_r+0x1e>
 8009f06:	4629      	mov	r1, r5
 8009f08:	4640      	mov	r0, r8
 8009f0a:	f7ff f82b 	bl	8008f64 <_malloc_r>
 8009f0e:	4607      	mov	r7, r0
 8009f10:	2800      	cmp	r0, #0
 8009f12:	d0ec      	beq.n	8009eee <_realloc_r+0x1c>
 8009f14:	42b5      	cmp	r5, r6
 8009f16:	462a      	mov	r2, r5
 8009f18:	4621      	mov	r1, r4
 8009f1a:	bf28      	it	cs
 8009f1c:	4632      	movcs	r2, r6
 8009f1e:	f7fd fdec 	bl	8007afa <memcpy>
 8009f22:	4621      	mov	r1, r4
 8009f24:	4640      	mov	r0, r8
 8009f26:	f7fe fc6f 	bl	8008808 <_free_r>
 8009f2a:	463c      	mov	r4, r7
 8009f2c:	e7e0      	b.n	8009ef0 <_realloc_r+0x1e>

08009f2e <__sfputc_r>:
 8009f2e:	6893      	ldr	r3, [r2, #8]
 8009f30:	3b01      	subs	r3, #1
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	b410      	push	{r4}
 8009f36:	6093      	str	r3, [r2, #8]
 8009f38:	da08      	bge.n	8009f4c <__sfputc_r+0x1e>
 8009f3a:	6994      	ldr	r4, [r2, #24]
 8009f3c:	42a3      	cmp	r3, r4
 8009f3e:	db01      	blt.n	8009f44 <__sfputc_r+0x16>
 8009f40:	290a      	cmp	r1, #10
 8009f42:	d103      	bne.n	8009f4c <__sfputc_r+0x1e>
 8009f44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f48:	f000 b932 	b.w	800a1b0 <__swbuf_r>
 8009f4c:	6813      	ldr	r3, [r2, #0]
 8009f4e:	1c58      	adds	r0, r3, #1
 8009f50:	6010      	str	r0, [r2, #0]
 8009f52:	7019      	strb	r1, [r3, #0]
 8009f54:	4608      	mov	r0, r1
 8009f56:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f5a:	4770      	bx	lr

08009f5c <__sfputs_r>:
 8009f5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f5e:	4606      	mov	r6, r0
 8009f60:	460f      	mov	r7, r1
 8009f62:	4614      	mov	r4, r2
 8009f64:	18d5      	adds	r5, r2, r3
 8009f66:	42ac      	cmp	r4, r5
 8009f68:	d101      	bne.n	8009f6e <__sfputs_r+0x12>
 8009f6a:	2000      	movs	r0, #0
 8009f6c:	e007      	b.n	8009f7e <__sfputs_r+0x22>
 8009f6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f72:	463a      	mov	r2, r7
 8009f74:	4630      	mov	r0, r6
 8009f76:	f7ff ffda 	bl	8009f2e <__sfputc_r>
 8009f7a:	1c43      	adds	r3, r0, #1
 8009f7c:	d1f3      	bne.n	8009f66 <__sfputs_r+0xa>
 8009f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009f80 <_vfiprintf_r>:
 8009f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f84:	460d      	mov	r5, r1
 8009f86:	b09d      	sub	sp, #116	@ 0x74
 8009f88:	4614      	mov	r4, r2
 8009f8a:	4698      	mov	r8, r3
 8009f8c:	4606      	mov	r6, r0
 8009f8e:	b118      	cbz	r0, 8009f98 <_vfiprintf_r+0x18>
 8009f90:	6a03      	ldr	r3, [r0, #32]
 8009f92:	b90b      	cbnz	r3, 8009f98 <_vfiprintf_r+0x18>
 8009f94:	f7fd fbd4 	bl	8007740 <__sinit>
 8009f98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009f9a:	07d9      	lsls	r1, r3, #31
 8009f9c:	d405      	bmi.n	8009faa <_vfiprintf_r+0x2a>
 8009f9e:	89ab      	ldrh	r3, [r5, #12]
 8009fa0:	059a      	lsls	r2, r3, #22
 8009fa2:	d402      	bmi.n	8009faa <_vfiprintf_r+0x2a>
 8009fa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fa6:	f7fd fda6 	bl	8007af6 <__retarget_lock_acquire_recursive>
 8009faa:	89ab      	ldrh	r3, [r5, #12]
 8009fac:	071b      	lsls	r3, r3, #28
 8009fae:	d501      	bpl.n	8009fb4 <_vfiprintf_r+0x34>
 8009fb0:	692b      	ldr	r3, [r5, #16]
 8009fb2:	b99b      	cbnz	r3, 8009fdc <_vfiprintf_r+0x5c>
 8009fb4:	4629      	mov	r1, r5
 8009fb6:	4630      	mov	r0, r6
 8009fb8:	f000 f938 	bl	800a22c <__swsetup_r>
 8009fbc:	b170      	cbz	r0, 8009fdc <_vfiprintf_r+0x5c>
 8009fbe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009fc0:	07dc      	lsls	r4, r3, #31
 8009fc2:	d504      	bpl.n	8009fce <_vfiprintf_r+0x4e>
 8009fc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009fc8:	b01d      	add	sp, #116	@ 0x74
 8009fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fce:	89ab      	ldrh	r3, [r5, #12]
 8009fd0:	0598      	lsls	r0, r3, #22
 8009fd2:	d4f7      	bmi.n	8009fc4 <_vfiprintf_r+0x44>
 8009fd4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009fd6:	f7fd fd8f 	bl	8007af8 <__retarget_lock_release_recursive>
 8009fda:	e7f3      	b.n	8009fc4 <_vfiprintf_r+0x44>
 8009fdc:	2300      	movs	r3, #0
 8009fde:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fe0:	2320      	movs	r3, #32
 8009fe2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009fe6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fea:	2330      	movs	r3, #48	@ 0x30
 8009fec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a19c <_vfiprintf_r+0x21c>
 8009ff0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009ff4:	f04f 0901 	mov.w	r9, #1
 8009ff8:	4623      	mov	r3, r4
 8009ffa:	469a      	mov	sl, r3
 8009ffc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a000:	b10a      	cbz	r2, 800a006 <_vfiprintf_r+0x86>
 800a002:	2a25      	cmp	r2, #37	@ 0x25
 800a004:	d1f9      	bne.n	8009ffa <_vfiprintf_r+0x7a>
 800a006:	ebba 0b04 	subs.w	fp, sl, r4
 800a00a:	d00b      	beq.n	800a024 <_vfiprintf_r+0xa4>
 800a00c:	465b      	mov	r3, fp
 800a00e:	4622      	mov	r2, r4
 800a010:	4629      	mov	r1, r5
 800a012:	4630      	mov	r0, r6
 800a014:	f7ff ffa2 	bl	8009f5c <__sfputs_r>
 800a018:	3001      	adds	r0, #1
 800a01a:	f000 80a7 	beq.w	800a16c <_vfiprintf_r+0x1ec>
 800a01e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a020:	445a      	add	r2, fp
 800a022:	9209      	str	r2, [sp, #36]	@ 0x24
 800a024:	f89a 3000 	ldrb.w	r3, [sl]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	f000 809f 	beq.w	800a16c <_vfiprintf_r+0x1ec>
 800a02e:	2300      	movs	r3, #0
 800a030:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a034:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a038:	f10a 0a01 	add.w	sl, sl, #1
 800a03c:	9304      	str	r3, [sp, #16]
 800a03e:	9307      	str	r3, [sp, #28]
 800a040:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a044:	931a      	str	r3, [sp, #104]	@ 0x68
 800a046:	4654      	mov	r4, sl
 800a048:	2205      	movs	r2, #5
 800a04a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a04e:	4853      	ldr	r0, [pc, #332]	@ (800a19c <_vfiprintf_r+0x21c>)
 800a050:	f7f6 f8ce 	bl	80001f0 <memchr>
 800a054:	9a04      	ldr	r2, [sp, #16]
 800a056:	b9d8      	cbnz	r0, 800a090 <_vfiprintf_r+0x110>
 800a058:	06d1      	lsls	r1, r2, #27
 800a05a:	bf44      	itt	mi
 800a05c:	2320      	movmi	r3, #32
 800a05e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a062:	0713      	lsls	r3, r2, #28
 800a064:	bf44      	itt	mi
 800a066:	232b      	movmi	r3, #43	@ 0x2b
 800a068:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a06c:	f89a 3000 	ldrb.w	r3, [sl]
 800a070:	2b2a      	cmp	r3, #42	@ 0x2a
 800a072:	d015      	beq.n	800a0a0 <_vfiprintf_r+0x120>
 800a074:	9a07      	ldr	r2, [sp, #28]
 800a076:	4654      	mov	r4, sl
 800a078:	2000      	movs	r0, #0
 800a07a:	f04f 0c0a 	mov.w	ip, #10
 800a07e:	4621      	mov	r1, r4
 800a080:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a084:	3b30      	subs	r3, #48	@ 0x30
 800a086:	2b09      	cmp	r3, #9
 800a088:	d94b      	bls.n	800a122 <_vfiprintf_r+0x1a2>
 800a08a:	b1b0      	cbz	r0, 800a0ba <_vfiprintf_r+0x13a>
 800a08c:	9207      	str	r2, [sp, #28]
 800a08e:	e014      	b.n	800a0ba <_vfiprintf_r+0x13a>
 800a090:	eba0 0308 	sub.w	r3, r0, r8
 800a094:	fa09 f303 	lsl.w	r3, r9, r3
 800a098:	4313      	orrs	r3, r2
 800a09a:	9304      	str	r3, [sp, #16]
 800a09c:	46a2      	mov	sl, r4
 800a09e:	e7d2      	b.n	800a046 <_vfiprintf_r+0xc6>
 800a0a0:	9b03      	ldr	r3, [sp, #12]
 800a0a2:	1d19      	adds	r1, r3, #4
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	9103      	str	r1, [sp, #12]
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	bfbb      	ittet	lt
 800a0ac:	425b      	neglt	r3, r3
 800a0ae:	f042 0202 	orrlt.w	r2, r2, #2
 800a0b2:	9307      	strge	r3, [sp, #28]
 800a0b4:	9307      	strlt	r3, [sp, #28]
 800a0b6:	bfb8      	it	lt
 800a0b8:	9204      	strlt	r2, [sp, #16]
 800a0ba:	7823      	ldrb	r3, [r4, #0]
 800a0bc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a0be:	d10a      	bne.n	800a0d6 <_vfiprintf_r+0x156>
 800a0c0:	7863      	ldrb	r3, [r4, #1]
 800a0c2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a0c4:	d132      	bne.n	800a12c <_vfiprintf_r+0x1ac>
 800a0c6:	9b03      	ldr	r3, [sp, #12]
 800a0c8:	1d1a      	adds	r2, r3, #4
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	9203      	str	r2, [sp, #12]
 800a0ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a0d2:	3402      	adds	r4, #2
 800a0d4:	9305      	str	r3, [sp, #20]
 800a0d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a1ac <_vfiprintf_r+0x22c>
 800a0da:	7821      	ldrb	r1, [r4, #0]
 800a0dc:	2203      	movs	r2, #3
 800a0de:	4650      	mov	r0, sl
 800a0e0:	f7f6 f886 	bl	80001f0 <memchr>
 800a0e4:	b138      	cbz	r0, 800a0f6 <_vfiprintf_r+0x176>
 800a0e6:	9b04      	ldr	r3, [sp, #16]
 800a0e8:	eba0 000a 	sub.w	r0, r0, sl
 800a0ec:	2240      	movs	r2, #64	@ 0x40
 800a0ee:	4082      	lsls	r2, r0
 800a0f0:	4313      	orrs	r3, r2
 800a0f2:	3401      	adds	r4, #1
 800a0f4:	9304      	str	r3, [sp, #16]
 800a0f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0fa:	4829      	ldr	r0, [pc, #164]	@ (800a1a0 <_vfiprintf_r+0x220>)
 800a0fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a100:	2206      	movs	r2, #6
 800a102:	f7f6 f875 	bl	80001f0 <memchr>
 800a106:	2800      	cmp	r0, #0
 800a108:	d03f      	beq.n	800a18a <_vfiprintf_r+0x20a>
 800a10a:	4b26      	ldr	r3, [pc, #152]	@ (800a1a4 <_vfiprintf_r+0x224>)
 800a10c:	bb1b      	cbnz	r3, 800a156 <_vfiprintf_r+0x1d6>
 800a10e:	9b03      	ldr	r3, [sp, #12]
 800a110:	3307      	adds	r3, #7
 800a112:	f023 0307 	bic.w	r3, r3, #7
 800a116:	3308      	adds	r3, #8
 800a118:	9303      	str	r3, [sp, #12]
 800a11a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a11c:	443b      	add	r3, r7
 800a11e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a120:	e76a      	b.n	8009ff8 <_vfiprintf_r+0x78>
 800a122:	fb0c 3202 	mla	r2, ip, r2, r3
 800a126:	460c      	mov	r4, r1
 800a128:	2001      	movs	r0, #1
 800a12a:	e7a8      	b.n	800a07e <_vfiprintf_r+0xfe>
 800a12c:	2300      	movs	r3, #0
 800a12e:	3401      	adds	r4, #1
 800a130:	9305      	str	r3, [sp, #20]
 800a132:	4619      	mov	r1, r3
 800a134:	f04f 0c0a 	mov.w	ip, #10
 800a138:	4620      	mov	r0, r4
 800a13a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a13e:	3a30      	subs	r2, #48	@ 0x30
 800a140:	2a09      	cmp	r2, #9
 800a142:	d903      	bls.n	800a14c <_vfiprintf_r+0x1cc>
 800a144:	2b00      	cmp	r3, #0
 800a146:	d0c6      	beq.n	800a0d6 <_vfiprintf_r+0x156>
 800a148:	9105      	str	r1, [sp, #20]
 800a14a:	e7c4      	b.n	800a0d6 <_vfiprintf_r+0x156>
 800a14c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a150:	4604      	mov	r4, r0
 800a152:	2301      	movs	r3, #1
 800a154:	e7f0      	b.n	800a138 <_vfiprintf_r+0x1b8>
 800a156:	ab03      	add	r3, sp, #12
 800a158:	9300      	str	r3, [sp, #0]
 800a15a:	462a      	mov	r2, r5
 800a15c:	4b12      	ldr	r3, [pc, #72]	@ (800a1a8 <_vfiprintf_r+0x228>)
 800a15e:	a904      	add	r1, sp, #16
 800a160:	4630      	mov	r0, r6
 800a162:	f7fc fc95 	bl	8006a90 <_printf_float>
 800a166:	4607      	mov	r7, r0
 800a168:	1c78      	adds	r0, r7, #1
 800a16a:	d1d6      	bne.n	800a11a <_vfiprintf_r+0x19a>
 800a16c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a16e:	07d9      	lsls	r1, r3, #31
 800a170:	d405      	bmi.n	800a17e <_vfiprintf_r+0x1fe>
 800a172:	89ab      	ldrh	r3, [r5, #12]
 800a174:	059a      	lsls	r2, r3, #22
 800a176:	d402      	bmi.n	800a17e <_vfiprintf_r+0x1fe>
 800a178:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a17a:	f7fd fcbd 	bl	8007af8 <__retarget_lock_release_recursive>
 800a17e:	89ab      	ldrh	r3, [r5, #12]
 800a180:	065b      	lsls	r3, r3, #25
 800a182:	f53f af1f 	bmi.w	8009fc4 <_vfiprintf_r+0x44>
 800a186:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a188:	e71e      	b.n	8009fc8 <_vfiprintf_r+0x48>
 800a18a:	ab03      	add	r3, sp, #12
 800a18c:	9300      	str	r3, [sp, #0]
 800a18e:	462a      	mov	r2, r5
 800a190:	4b05      	ldr	r3, [pc, #20]	@ (800a1a8 <_vfiprintf_r+0x228>)
 800a192:	a904      	add	r1, sp, #16
 800a194:	4630      	mov	r0, r6
 800a196:	f7fc ff13 	bl	8006fc0 <_printf_i>
 800a19a:	e7e4      	b.n	800a166 <_vfiprintf_r+0x1e6>
 800a19c:	0800a968 	.word	0x0800a968
 800a1a0:	0800a972 	.word	0x0800a972
 800a1a4:	08006a91 	.word	0x08006a91
 800a1a8:	08009f5d 	.word	0x08009f5d
 800a1ac:	0800a96e 	.word	0x0800a96e

0800a1b0 <__swbuf_r>:
 800a1b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b2:	460e      	mov	r6, r1
 800a1b4:	4614      	mov	r4, r2
 800a1b6:	4605      	mov	r5, r0
 800a1b8:	b118      	cbz	r0, 800a1c2 <__swbuf_r+0x12>
 800a1ba:	6a03      	ldr	r3, [r0, #32]
 800a1bc:	b90b      	cbnz	r3, 800a1c2 <__swbuf_r+0x12>
 800a1be:	f7fd fabf 	bl	8007740 <__sinit>
 800a1c2:	69a3      	ldr	r3, [r4, #24]
 800a1c4:	60a3      	str	r3, [r4, #8]
 800a1c6:	89a3      	ldrh	r3, [r4, #12]
 800a1c8:	071a      	lsls	r2, r3, #28
 800a1ca:	d501      	bpl.n	800a1d0 <__swbuf_r+0x20>
 800a1cc:	6923      	ldr	r3, [r4, #16]
 800a1ce:	b943      	cbnz	r3, 800a1e2 <__swbuf_r+0x32>
 800a1d0:	4621      	mov	r1, r4
 800a1d2:	4628      	mov	r0, r5
 800a1d4:	f000 f82a 	bl	800a22c <__swsetup_r>
 800a1d8:	b118      	cbz	r0, 800a1e2 <__swbuf_r+0x32>
 800a1da:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800a1de:	4638      	mov	r0, r7
 800a1e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1e2:	6823      	ldr	r3, [r4, #0]
 800a1e4:	6922      	ldr	r2, [r4, #16]
 800a1e6:	1a98      	subs	r0, r3, r2
 800a1e8:	6963      	ldr	r3, [r4, #20]
 800a1ea:	b2f6      	uxtb	r6, r6
 800a1ec:	4283      	cmp	r3, r0
 800a1ee:	4637      	mov	r7, r6
 800a1f0:	dc05      	bgt.n	800a1fe <__swbuf_r+0x4e>
 800a1f2:	4621      	mov	r1, r4
 800a1f4:	4628      	mov	r0, r5
 800a1f6:	f7ff fded 	bl	8009dd4 <_fflush_r>
 800a1fa:	2800      	cmp	r0, #0
 800a1fc:	d1ed      	bne.n	800a1da <__swbuf_r+0x2a>
 800a1fe:	68a3      	ldr	r3, [r4, #8]
 800a200:	3b01      	subs	r3, #1
 800a202:	60a3      	str	r3, [r4, #8]
 800a204:	6823      	ldr	r3, [r4, #0]
 800a206:	1c5a      	adds	r2, r3, #1
 800a208:	6022      	str	r2, [r4, #0]
 800a20a:	701e      	strb	r6, [r3, #0]
 800a20c:	6962      	ldr	r2, [r4, #20]
 800a20e:	1c43      	adds	r3, r0, #1
 800a210:	429a      	cmp	r2, r3
 800a212:	d004      	beq.n	800a21e <__swbuf_r+0x6e>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	07db      	lsls	r3, r3, #31
 800a218:	d5e1      	bpl.n	800a1de <__swbuf_r+0x2e>
 800a21a:	2e0a      	cmp	r6, #10
 800a21c:	d1df      	bne.n	800a1de <__swbuf_r+0x2e>
 800a21e:	4621      	mov	r1, r4
 800a220:	4628      	mov	r0, r5
 800a222:	f7ff fdd7 	bl	8009dd4 <_fflush_r>
 800a226:	2800      	cmp	r0, #0
 800a228:	d0d9      	beq.n	800a1de <__swbuf_r+0x2e>
 800a22a:	e7d6      	b.n	800a1da <__swbuf_r+0x2a>

0800a22c <__swsetup_r>:
 800a22c:	b538      	push	{r3, r4, r5, lr}
 800a22e:	4b29      	ldr	r3, [pc, #164]	@ (800a2d4 <__swsetup_r+0xa8>)
 800a230:	4605      	mov	r5, r0
 800a232:	6818      	ldr	r0, [r3, #0]
 800a234:	460c      	mov	r4, r1
 800a236:	b118      	cbz	r0, 800a240 <__swsetup_r+0x14>
 800a238:	6a03      	ldr	r3, [r0, #32]
 800a23a:	b90b      	cbnz	r3, 800a240 <__swsetup_r+0x14>
 800a23c:	f7fd fa80 	bl	8007740 <__sinit>
 800a240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a244:	0719      	lsls	r1, r3, #28
 800a246:	d422      	bmi.n	800a28e <__swsetup_r+0x62>
 800a248:	06da      	lsls	r2, r3, #27
 800a24a:	d407      	bmi.n	800a25c <__swsetup_r+0x30>
 800a24c:	2209      	movs	r2, #9
 800a24e:	602a      	str	r2, [r5, #0]
 800a250:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a254:	81a3      	strh	r3, [r4, #12]
 800a256:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a25a:	e033      	b.n	800a2c4 <__swsetup_r+0x98>
 800a25c:	0758      	lsls	r0, r3, #29
 800a25e:	d512      	bpl.n	800a286 <__swsetup_r+0x5a>
 800a260:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a262:	b141      	cbz	r1, 800a276 <__swsetup_r+0x4a>
 800a264:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a268:	4299      	cmp	r1, r3
 800a26a:	d002      	beq.n	800a272 <__swsetup_r+0x46>
 800a26c:	4628      	mov	r0, r5
 800a26e:	f7fe facb 	bl	8008808 <_free_r>
 800a272:	2300      	movs	r3, #0
 800a274:	6363      	str	r3, [r4, #52]	@ 0x34
 800a276:	89a3      	ldrh	r3, [r4, #12]
 800a278:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a27c:	81a3      	strh	r3, [r4, #12]
 800a27e:	2300      	movs	r3, #0
 800a280:	6063      	str	r3, [r4, #4]
 800a282:	6923      	ldr	r3, [r4, #16]
 800a284:	6023      	str	r3, [r4, #0]
 800a286:	89a3      	ldrh	r3, [r4, #12]
 800a288:	f043 0308 	orr.w	r3, r3, #8
 800a28c:	81a3      	strh	r3, [r4, #12]
 800a28e:	6923      	ldr	r3, [r4, #16]
 800a290:	b94b      	cbnz	r3, 800a2a6 <__swsetup_r+0x7a>
 800a292:	89a3      	ldrh	r3, [r4, #12]
 800a294:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a298:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a29c:	d003      	beq.n	800a2a6 <__swsetup_r+0x7a>
 800a29e:	4621      	mov	r1, r4
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	f000 f88b 	bl	800a3bc <__smakebuf_r>
 800a2a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2aa:	f013 0201 	ands.w	r2, r3, #1
 800a2ae:	d00a      	beq.n	800a2c6 <__swsetup_r+0x9a>
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	60a2      	str	r2, [r4, #8]
 800a2b4:	6962      	ldr	r2, [r4, #20]
 800a2b6:	4252      	negs	r2, r2
 800a2b8:	61a2      	str	r2, [r4, #24]
 800a2ba:	6922      	ldr	r2, [r4, #16]
 800a2bc:	b942      	cbnz	r2, 800a2d0 <__swsetup_r+0xa4>
 800a2be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a2c2:	d1c5      	bne.n	800a250 <__swsetup_r+0x24>
 800a2c4:	bd38      	pop	{r3, r4, r5, pc}
 800a2c6:	0799      	lsls	r1, r3, #30
 800a2c8:	bf58      	it	pl
 800a2ca:	6962      	ldrpl	r2, [r4, #20]
 800a2cc:	60a2      	str	r2, [r4, #8]
 800a2ce:	e7f4      	b.n	800a2ba <__swsetup_r+0x8e>
 800a2d0:	2000      	movs	r0, #0
 800a2d2:	e7f7      	b.n	800a2c4 <__swsetup_r+0x98>
 800a2d4:	20000184 	.word	0x20000184

0800a2d8 <_raise_r>:
 800a2d8:	291f      	cmp	r1, #31
 800a2da:	b538      	push	{r3, r4, r5, lr}
 800a2dc:	4605      	mov	r5, r0
 800a2de:	460c      	mov	r4, r1
 800a2e0:	d904      	bls.n	800a2ec <_raise_r+0x14>
 800a2e2:	2316      	movs	r3, #22
 800a2e4:	6003      	str	r3, [r0, #0]
 800a2e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a2ea:	bd38      	pop	{r3, r4, r5, pc}
 800a2ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a2ee:	b112      	cbz	r2, 800a2f6 <_raise_r+0x1e>
 800a2f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2f4:	b94b      	cbnz	r3, 800a30a <_raise_r+0x32>
 800a2f6:	4628      	mov	r0, r5
 800a2f8:	f000 f830 	bl	800a35c <_getpid_r>
 800a2fc:	4622      	mov	r2, r4
 800a2fe:	4601      	mov	r1, r0
 800a300:	4628      	mov	r0, r5
 800a302:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a306:	f000 b817 	b.w	800a338 <_kill_r>
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	d00a      	beq.n	800a324 <_raise_r+0x4c>
 800a30e:	1c59      	adds	r1, r3, #1
 800a310:	d103      	bne.n	800a31a <_raise_r+0x42>
 800a312:	2316      	movs	r3, #22
 800a314:	6003      	str	r3, [r0, #0]
 800a316:	2001      	movs	r0, #1
 800a318:	e7e7      	b.n	800a2ea <_raise_r+0x12>
 800a31a:	2100      	movs	r1, #0
 800a31c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a320:	4620      	mov	r0, r4
 800a322:	4798      	blx	r3
 800a324:	2000      	movs	r0, #0
 800a326:	e7e0      	b.n	800a2ea <_raise_r+0x12>

0800a328 <raise>:
 800a328:	4b02      	ldr	r3, [pc, #8]	@ (800a334 <raise+0xc>)
 800a32a:	4601      	mov	r1, r0
 800a32c:	6818      	ldr	r0, [r3, #0]
 800a32e:	f7ff bfd3 	b.w	800a2d8 <_raise_r>
 800a332:	bf00      	nop
 800a334:	20000184 	.word	0x20000184

0800a338 <_kill_r>:
 800a338:	b538      	push	{r3, r4, r5, lr}
 800a33a:	4d07      	ldr	r5, [pc, #28]	@ (800a358 <_kill_r+0x20>)
 800a33c:	2300      	movs	r3, #0
 800a33e:	4604      	mov	r4, r0
 800a340:	4608      	mov	r0, r1
 800a342:	4611      	mov	r1, r2
 800a344:	602b      	str	r3, [r5, #0]
 800a346:	f7f7 fdf3 	bl	8001f30 <_kill>
 800a34a:	1c43      	adds	r3, r0, #1
 800a34c:	d102      	bne.n	800a354 <_kill_r+0x1c>
 800a34e:	682b      	ldr	r3, [r5, #0]
 800a350:	b103      	cbz	r3, 800a354 <_kill_r+0x1c>
 800a352:	6023      	str	r3, [r4, #0]
 800a354:	bd38      	pop	{r3, r4, r5, pc}
 800a356:	bf00      	nop
 800a358:	20005080 	.word	0x20005080

0800a35c <_getpid_r>:
 800a35c:	f7f7 bde0 	b.w	8001f20 <_getpid>

0800a360 <_malloc_usable_size_r>:
 800a360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a364:	1f18      	subs	r0, r3, #4
 800a366:	2b00      	cmp	r3, #0
 800a368:	bfbc      	itt	lt
 800a36a:	580b      	ldrlt	r3, [r1, r0]
 800a36c:	18c0      	addlt	r0, r0, r3
 800a36e:	4770      	bx	lr

0800a370 <__swhatbuf_r>:
 800a370:	b570      	push	{r4, r5, r6, lr}
 800a372:	460c      	mov	r4, r1
 800a374:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a378:	2900      	cmp	r1, #0
 800a37a:	b096      	sub	sp, #88	@ 0x58
 800a37c:	4615      	mov	r5, r2
 800a37e:	461e      	mov	r6, r3
 800a380:	da0d      	bge.n	800a39e <__swhatbuf_r+0x2e>
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a388:	f04f 0100 	mov.w	r1, #0
 800a38c:	bf14      	ite	ne
 800a38e:	2340      	movne	r3, #64	@ 0x40
 800a390:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a394:	2000      	movs	r0, #0
 800a396:	6031      	str	r1, [r6, #0]
 800a398:	602b      	str	r3, [r5, #0]
 800a39a:	b016      	add	sp, #88	@ 0x58
 800a39c:	bd70      	pop	{r4, r5, r6, pc}
 800a39e:	466a      	mov	r2, sp
 800a3a0:	f000 f848 	bl	800a434 <_fstat_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	dbec      	blt.n	800a382 <__swhatbuf_r+0x12>
 800a3a8:	9901      	ldr	r1, [sp, #4]
 800a3aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a3ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a3b2:	4259      	negs	r1, r3
 800a3b4:	4159      	adcs	r1, r3
 800a3b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3ba:	e7eb      	b.n	800a394 <__swhatbuf_r+0x24>

0800a3bc <__smakebuf_r>:
 800a3bc:	898b      	ldrh	r3, [r1, #12]
 800a3be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c0:	079d      	lsls	r5, r3, #30
 800a3c2:	4606      	mov	r6, r0
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	d507      	bpl.n	800a3d8 <__smakebuf_r+0x1c>
 800a3c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a3cc:	6023      	str	r3, [r4, #0]
 800a3ce:	6123      	str	r3, [r4, #16]
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	6163      	str	r3, [r4, #20]
 800a3d4:	b003      	add	sp, #12
 800a3d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3d8:	ab01      	add	r3, sp, #4
 800a3da:	466a      	mov	r2, sp
 800a3dc:	f7ff ffc8 	bl	800a370 <__swhatbuf_r>
 800a3e0:	9f00      	ldr	r7, [sp, #0]
 800a3e2:	4605      	mov	r5, r0
 800a3e4:	4639      	mov	r1, r7
 800a3e6:	4630      	mov	r0, r6
 800a3e8:	f7fe fdbc 	bl	8008f64 <_malloc_r>
 800a3ec:	b948      	cbnz	r0, 800a402 <__smakebuf_r+0x46>
 800a3ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3f2:	059a      	lsls	r2, r3, #22
 800a3f4:	d4ee      	bmi.n	800a3d4 <__smakebuf_r+0x18>
 800a3f6:	f023 0303 	bic.w	r3, r3, #3
 800a3fa:	f043 0302 	orr.w	r3, r3, #2
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	e7e2      	b.n	800a3c8 <__smakebuf_r+0xc>
 800a402:	89a3      	ldrh	r3, [r4, #12]
 800a404:	6020      	str	r0, [r4, #0]
 800a406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a40a:	81a3      	strh	r3, [r4, #12]
 800a40c:	9b01      	ldr	r3, [sp, #4]
 800a40e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a412:	b15b      	cbz	r3, 800a42c <__smakebuf_r+0x70>
 800a414:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a418:	4630      	mov	r0, r6
 800a41a:	f000 f81d 	bl	800a458 <_isatty_r>
 800a41e:	b128      	cbz	r0, 800a42c <__smakebuf_r+0x70>
 800a420:	89a3      	ldrh	r3, [r4, #12]
 800a422:	f023 0303 	bic.w	r3, r3, #3
 800a426:	f043 0301 	orr.w	r3, r3, #1
 800a42a:	81a3      	strh	r3, [r4, #12]
 800a42c:	89a3      	ldrh	r3, [r4, #12]
 800a42e:	431d      	orrs	r5, r3
 800a430:	81a5      	strh	r5, [r4, #12]
 800a432:	e7cf      	b.n	800a3d4 <__smakebuf_r+0x18>

0800a434 <_fstat_r>:
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	4d07      	ldr	r5, [pc, #28]	@ (800a454 <_fstat_r+0x20>)
 800a438:	2300      	movs	r3, #0
 800a43a:	4604      	mov	r4, r0
 800a43c:	4608      	mov	r0, r1
 800a43e:	4611      	mov	r1, r2
 800a440:	602b      	str	r3, [r5, #0]
 800a442:	f7f7 fdd5 	bl	8001ff0 <_fstat>
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	d102      	bne.n	800a450 <_fstat_r+0x1c>
 800a44a:	682b      	ldr	r3, [r5, #0]
 800a44c:	b103      	cbz	r3, 800a450 <_fstat_r+0x1c>
 800a44e:	6023      	str	r3, [r4, #0]
 800a450:	bd38      	pop	{r3, r4, r5, pc}
 800a452:	bf00      	nop
 800a454:	20005080 	.word	0x20005080

0800a458 <_isatty_r>:
 800a458:	b538      	push	{r3, r4, r5, lr}
 800a45a:	4d06      	ldr	r5, [pc, #24]	@ (800a474 <_isatty_r+0x1c>)
 800a45c:	2300      	movs	r3, #0
 800a45e:	4604      	mov	r4, r0
 800a460:	4608      	mov	r0, r1
 800a462:	602b      	str	r3, [r5, #0]
 800a464:	f7f7 fdd4 	bl	8002010 <_isatty>
 800a468:	1c43      	adds	r3, r0, #1
 800a46a:	d102      	bne.n	800a472 <_isatty_r+0x1a>
 800a46c:	682b      	ldr	r3, [r5, #0]
 800a46e:	b103      	cbz	r3, 800a472 <_isatty_r+0x1a>
 800a470:	6023      	str	r3, [r4, #0]
 800a472:	bd38      	pop	{r3, r4, r5, pc}
 800a474:	20005080 	.word	0x20005080

0800a478 <_init>:
 800a478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47a:	bf00      	nop
 800a47c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a47e:	bc08      	pop	{r3}
 800a480:	469e      	mov	lr, r3
 800a482:	4770      	bx	lr

0800a484 <_fini>:
 800a484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a486:	bf00      	nop
 800a488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a48a:	bc08      	pop	{r3}
 800a48c:	469e      	mov	lr, r3
 800a48e:	4770      	bx	lr
