<!--
    This Markdown text is autogenerated. Do not Modify here!
-->
# Standard Cells in this Library:

| Block Name                | Description                                             |
|---------------------------|---------------------------------------------------------|
| [`DAC5bit01`](CELL_DETAILS.md#DAC5bit01) | 5-bit digital-to-analog converter (under 6.05um at the moment; thinking through expansion to 6bit and 7bit, and they would use this cell |
| [`DAC_bit6_01`](CELL_DETAILS.md#DAC-bit6-01) | 6-bit DAC, first variant                                |
| [`DoubleTGate01`](CELL_DETAILS.md#DoubleTGate01) | 2x1 array of transmission gates                         |
| [`FGHugeVaractorCapacitor01`](CELL_DETAILS.md#FGHugeVaractorCapacitor01) | one large varactor cap                                  |
| [`FGVaractorCapacitor02`](CELL_DETAILS.md#FGVaractorCapacitor02) | variant 2, varactor cap for floating-gate charge storage |
| [`TA2Cell_1FG_Strong`](CELL_DETAILS.md#TA2Cell-1FG-Strong) | Core transimpedance amp; strong FG inputs.              |
| [`Tgate4Double01`](CELL_DETAILS.md#Tgate4Double01) | 2x1 array of transmission gates (variant 4)             |
| [`Trans4small`](CELL_DETAILS.md#Trans4small) | small transconductance amp?                             |
| [`WTA4stage01`](CELL_DETAILS.md#WTA4stage01) | 4-input winner-take-all circuit. Connects directly to array of swc4x2cell. Can array vertically. Needs one current source. |
| [`capacitorArray01`](CELL_DETAILS.md#capacitorArray01) | 2x8 array of capacitors                                 |
| [`swc4x1BiasCell`](CELL_DETAILS.md#swc4x1BiasCell) | core switch cell 4x1 biasing unit                       |

# Primitive Cells in this Library:

| Block Name                | Description                                             |
|---------------------------|---------------------------------------------------------|
| [`CapModule01a`](CELL_DETAILS.md#CapModule01a) | primitive cap, variant 01a                              |
| [`TunVaractorCapcitor`](CELL_DETAILS.md#TunVaractorCapcitor) |                                                         |
| [`capacitorSize01`](CELL_DETAILS.md#capacitorSize01) |                                                         |
| [`capacitorSize03`](CELL_DETAILS.md#capacitorSize03) |                                                         |
| [`li2m2`](CELL_DETAILS.md#li2m2) |                                                         |
| [`mcap2m4`](CELL_DETAILS.md#mcap2m4) |                                                         |
| [`nFETLarge`](CELL_DETAILS.md#nFETLarge) |                                                         |
| [`pFETLargePart1`](CELL_DETAILS.md#pFETLargePart1) |                                                         |
| [`pFETdevice01`](CELL_DETAILS.md#pFETdevice01) |                                                         |
| [`pFETdevice01aa`](CELL_DETAILS.md#pFETdevice01aa) |                                                         |
| [`pFETdevice01e`](CELL_DETAILS.md#pFETdevice01e) |                                                         |
| [`pFETmirror`](CELL_DETAILS.md#pFETmirror) |                                                         |

# Test Cells in this Library:

| Block Name                | Description                                             |
|---------------------------|---------------------------------------------------------|
| [`all`](CELL_DETAILS.md#all) |                                                         |
