Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 0c9c3a36965041288ce87ec04c26eca9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot main_tb_func_impl xil_defaultlib.main_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_50MHz> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:13]
ERROR: [VRFC 10-718] formal port <reset> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:14]
ERROR: [VRFC 10-718] formal port <MCLK_ADC> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:16]
ERROR: [VRFC 10-718] formal port <SCLK_ADC> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:17]
ERROR: [VRFC 10-718] formal port <LR_W_SEL_ADC> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:18]
ERROR: [VRFC 10-718] formal port <MCLK_DAC> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:19]
ERROR: [VRFC 10-718] formal port <SCLK_DAC> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:20]
ERROR: [VRFC 10-718] formal port <LR_W_SEL_DAC> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:21]
ERROR: [VRFC 10-718] formal port <global_state> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:23]
ERROR: [VRFC 10-718] formal port <DATA_IN> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:24]
ERROR: [VRFC 10-718] formal port <DATA_OUT> does not exist in entity <master_controller>.  Please compare the definition of block <master_controller> to its component declaration and its instantion to detect the mismatch. [/home/joterom/workspace/OctaveSax/Vivado/octave_main/octave_main.srcs/sim_1/new/main_tb.vhd:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
