INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:36:05 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.939ns  (required time - arrival time)
  Source:                 fork0/generateBlocks[4].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer8/dataReg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.684ns (17.612%)  route 3.200ns (82.388%))
  Logic Levels:           10  (LUT2=1 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1570, unset)         0.508     0.508    fork0/generateBlocks[4].regblock/clk
    SLICE_X20Y88         FDSE                                         r  fork0/generateBlocks[4].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y88         FDSE (Prop_fdse_C_Q)         0.254     0.762 f  fork0/generateBlocks[4].regblock/transmitValue_reg/Q
                         net (fo=3, routed)           0.356     1.118    fork0/generateBlocks[4].regblock/transmitValue_3
    SLICE_X15Y88         LUT2 (Prop_lut2_I0_O)        0.043     1.161 f  fork0/generateBlocks[4].regblock/transmitValue_i_8/O
                         net (fo=2, routed)           0.289     1.450    buffer20/fifo/fork0_outs_4_valid
    SLICE_X11Y88         LUT6 (Prop_lut6_I0_O)        0.043     1.493 f  buffer20/fifo/outputValid_i_6/O
                         net (fo=1, routed)           0.382     1.875    buffer20/fifo/outputValid_i_6_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.043     1.918 r  buffer20/fifo/outputValid_i_5/O
                         net (fo=1, routed)           0.177     2.094    buffer30/outputValid_i_3_1
    SLICE_X8Y86          LUT6 (Prop_lut6_I3_O)        0.043     2.137 r  buffer30/outputValid_i_4/O
                         net (fo=1, routed)           0.231     2.368    fork15/control/generateBlocks[0].regblock/transmitValue_reg_2
    SLICE_X11Y87         LUT6 (Prop_lut6_I1_O)        0.043     2.411 f  fork15/control/generateBlocks[0].regblock/outputValid_i_3/O
                         net (fo=7, routed)           0.233     2.644    buffer37/fifo/cmpi5_result_ready
    SLICE_X10Y87         LUT6 (Prop_lut6_I1_O)        0.043     2.687 r  buffer37/fifo/transmitValue_i_2__30/O
                         net (fo=3, routed)           0.429     3.116    buffer11/control/transmitValue_reg_14
    SLICE_X12Y86         LUT6 (Prop_lut6_I0_O)        0.043     3.159 r  buffer11/control/fullReg_i_4__0/O
                         net (fo=10, routed)          0.192     3.351    buffer35/fifo/anyBlockStop
    SLICE_X15Y86         LUT6 (Prop_lut6_I4_O)        0.043     3.394 r  buffer35/fifo/transmitValue_i_5__1/O
                         net (fo=2, routed)           0.302     3.696    fork6/control/generateBlocks[14].regblock/transmitValue_reg_9
    SLICE_X15Y85         LUT6 (Prop_lut6_I3_O)        0.043     3.739 f  fork6/control/generateBlocks[14].regblock/fullReg_i_4__5/O
                         net (fo=24, routed)          0.308     4.047    control_merge0/tehb/control/cmpi0_result_ready
    SLICE_X18Y86         LUT6 (Prop_lut6_I2_O)        0.043     4.090 r  control_merge0/tehb/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.302     4.392    buffer8/E[0]
    SLICE_X19Y86         FDRE                                         r  buffer8/dataReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1570, unset)         0.483     3.683    buffer8/clk
    SLICE_X19Y86         FDRE                                         r  buffer8/dataReg_reg[13]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X19Y86         FDRE (Setup_fdre_C_CE)      -0.194     3.453    buffer8/dataReg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -4.392    
  -------------------------------------------------------------------
                         slack                                 -0.939    




