// Seed: 1298071413
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  always @(posedge id_6 or posedge 1'b0);
  wire id_24;
endmodule
module module_1 (
    output wand id_0,
    output tri id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wand id_6,
    output wand id_7,
    input supply0 id_8,
    output wor id_9,
    input tri id_10,
    input wor id_11,
    output uwire id_12,
    output uwire id_13,
    input wand id_14,
    input tri0 id_15,
    input wor id_16
    , id_20,
    input supply1 id_17,
    input wand id_18
    , id_21
);
  assign id_20 = 1;
  module_0(
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20,
      id_21,
      id_20,
      id_20,
      id_21,
      id_20,
      id_20,
      id_20,
      id_20,
      id_21,
      id_21,
      id_20,
      id_21,
      id_20,
      id_21,
      id_21
  );
  wire id_22;
endmodule
