<!DOCTYPE html>
<head>
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<link rel="stylesheet" href="/mystyles.css">
	<link rel="stylesheet" href="/splide.min.css">
	<link rel="stylesheet" href="/fontawesome/fontawesome.css">
	<link rel="stylesheet" href="/fontawesome/solid.css">
	<script src="/splide.js"></script>
	<title>Pipelined Mips CPU | Portfolio | Matthew Rogge</title>
</head>
<body>
	<nav class="navbar is-fixed-top">
		<div class="navbar-brand">
			<a role="button" class="navbar-burger">
				<!-- Three empty spans to draw the burger icon -->
				<span></span>
				<span></span>
				<span></span>
			</a>
		</div>
		<div class="navbar-menu">
			<div class="navbar-start">
				<div class="notification is-warning">
					Site is under construction! Some images and descriptions are missing. Last change: Jan 14 at 12:35 PM
				</div>
			</div>
			<div class="navbar-end">
				<a class="navbar-item is-tab " href="/#about">About Me</a>
				<a class="navbar-item is-tab is-active" href="/#projects">Projects</a>
				<a class="navbar-item is-tab " href="contact.html">Contact</a>
				<a class="navbar-item" href="resume.pdf">Resume&nbsp;<i class="fas fa-external-link-alt"></i></a></div>
		</div>
	</nav>
	<div class="section">
		<div class="card">
			<div class="card-content">
				<div class="media">
					<div class="media-content">
						<h1 class="title">Pipelined Mips CPU</h1>
						<h2 class="subtitle">A fully functional 32bit MIPS CPU core</h2>
						<div class="content"><div class="markdown"><p><strong>Pipelined Mips</strong> is a fully pipelined 32-bit MIPS CPU made as a
final project of a systems engineering class. The CPU is described
by verilog code using a reduced subset of verilog, making the project
harder. A team of three students and I designed and implemented the
CPU over two months. It is able to run simple MIPS assembly programs.</p>
<p>The project was a success and was submitted in October of 2017. I
continued working on it for another month after submission, to clean
up the project and fix known bugs. I also added support for more
opcodes, and added more tests. We simulated the CPU using <TODO>.</p></div></div>
					</div>
					<!-- TODO: A nice-looking vertical dividor -->
					<div class="media-right">			
						<h3>Language:</h3><span><a>Verilog</a><!-- TODO: Outgoing-link symbol --></span>
						<h3>Years:</h3><span>2012, 2020</span><!-- TODO: Make a config option for this -->
						<h3>Github Repo</h3><span><a href=https:&#x2F;&#x2F;github.com&#x2F;Phlosioneer&#x2F;pipelined-mips>https:&#x2F;&#x2F;github.com&#x2F;Phlosioneer&#x2F;pipelined-mips</a></span>
					</div>
				</div>
			</div>
		</div>
	</div>
	<div class="section">
		<div class="card">
			<div class="splide">
				<div class="splide__track">
					<ul class="splide__list">
					</ul>
				</div>
			</div>
		</div>
	</div>
	<script>
		new Splide('.splide').mount();
	</script>
</body>
