
---------- Begin Simulation Statistics ----------
final_tick                               18651237554871                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100745                       # Simulator instruction rate (inst/s)
host_mem_usage                               17137436                       # Number of bytes of host memory used
host_op_rate                                   185309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9925.92                       # Real time elapsed on the host
host_tick_rate                                7817174                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999982451                       # Number of instructions simulated
sim_ops                                    1839362323                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.077593                       # Number of seconds simulated
sim_ticks                                 77592663666                       # Number of ticks simulated
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          266                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests       832981                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2948                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      1665490                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2952                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         13                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          283                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       833061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         2517                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      1665633                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         2517                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu1.num_load_insts                          4                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          269                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests       832840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2644                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      1665170                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2646                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         13                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          274                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       833424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         2682                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      1666373                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         2682                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  22                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 51                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                25                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       21     84.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     84.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       4     16.00%    100.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       211213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         433753                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4039                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         66390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        318655589                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       224804851                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249991224                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            459833168                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.932077                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.932077                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads          1975578                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes         1431684                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 194869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5862141                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        60470241                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.796385                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           133025709                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          33044550                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       40227327                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    123918534                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       160352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     41202107                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    793536202                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     99981159                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     11231755                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    651588469                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         12951                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       172028                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5213899                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       184137                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        40645                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3219609                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2642532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        877935986                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            646659977                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.572698                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        502792324                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.775234                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             650360116                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       996350015                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      570988615                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.072873                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.072873                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      3357502      0.51%      0.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    511602187     77.19%     77.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2778005      0.42%     78.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      6876718      1.04%     79.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd        48699      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          354      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        45083      0.01%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt           28      0.00%     79.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       118334      0.02%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd       113683      0.02%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt       247906      0.04%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv         3052      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    102539880     15.47%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     33165896      5.00%     99.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      1025310      0.15%     99.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       897590      0.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     662820227                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses        2611043                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      5133004                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses      2426850                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      3909740                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           11699189                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.017651                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        9741612     83.27%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             3      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1427181     12.20%     95.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       436936      3.73%     99.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        56356      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        37101      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     668550871                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1568323957                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    644233127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1123368326                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         793499019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        662820227                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        37183                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    333702911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      3301219                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        31787                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined    479791466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    232816102                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.846969                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.613837                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     72504367     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22616911      9.71%     40.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     22240451      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     22150762      9.51%     59.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     23052592      9.90%     69.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     22293071      9.58%     79.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     21143339      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     15782501      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     11032108      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232816102                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.844588                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      7009707                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4701789                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    123918534                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     41202107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      259050295                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               233010971                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                   1046                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        318671112                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       224813477                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            459848022                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.932044                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.932044                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          1976119                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         1431855                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 195870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5861871                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        60473880                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.796465                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           133028282                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          33045531                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       40220696                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    123917981                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       160225                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     41202412                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    793548165                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     99982751                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     11231957                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    651606955                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         12811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       164645                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5213783                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       176497                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        40564                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3219743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2642128                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        877952856                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            646678777                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.572706                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        502808593                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.775315                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             650378662                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       996366498                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      571002765                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.072911                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.072911                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      3357337      0.51%      0.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    511618303     77.19%     77.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2778010      0.42%     78.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      6876817      1.04%     79.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd        48755      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt          374      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        45125      0.01%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc       118378      0.02%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd       113702      0.02%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt       247982      0.04%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv         3078      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    102541771     15.47%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     33166300      5.00%     99.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      1025304      0.15%     99.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       897652      0.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     662838912                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        2611460                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads      5133733                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      2427232                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes      3910174                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           11701352                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017653                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        9741734     83.25%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             3      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     83.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1428975     12.21%     95.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       437139      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead        56340      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite        37161      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     668571467                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1568362324                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    644251545                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1123377020                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         793510984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        662838912                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded        37181                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    333700143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      3301780                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        31785                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    479771300                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232815101                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.847062                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.613898                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     72504877     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22610793      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     22244416      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     22149802      9.51%     59.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     23052076      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     22289016      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     21146013      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     15784445      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     11033663      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232815101                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.844668                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      7008703                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      4698806                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    123917981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     41202412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      259060985                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               233010971                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    998                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        318653277                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       224806364                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249995915                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            459841097                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.932059                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.932059                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads          1976070                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes         1431818                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 195747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5861214                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        60469054                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.796428                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           133032601                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          33046641                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       40224348                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    123923441                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          107                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       159948                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     41202830                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    793549569                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     99985960                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     11231738                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    651598335                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         12923                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       165997                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5213626                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       178024                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        40619                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3219706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2641508                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        877946023                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            646668595                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.572707                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        502806234                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.775271                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             650369394                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       996369146                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      570997136                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.072893                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.072893                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      3357210      0.51%      0.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    511606097     77.19%     77.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2777937      0.42%     78.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      6876731      1.04%     79.15% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        48655      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt          388      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        45190      0.01%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt           24      0.00%     79.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       118357      0.02%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd       113737      0.02%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt       247948      0.04%     79.23% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv         3022      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    102544360     15.47%     94.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     33167397      5.00%     99.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead      1025374      0.15%     99.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite       897652      0.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     662830079                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses        2611504                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads      5133857                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses      2427071                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes      3912352                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           11699717                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.017651                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        9741975     83.27%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             3      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     83.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1426292     12.19%     95.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       437921      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead        56404      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        37122      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     668561082                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1568340751                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    644241524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1123384484                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         793512391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        662830079                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        37178                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    333708386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      3299515                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        31782                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined    479810667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    232815224                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.847022                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.613910                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     72507835     31.14%     31.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22610321      9.71%     40.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     22243739      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     22151788      9.51%     59.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     23045195      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     22291930      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     21147615      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     15783612      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     11033189      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    232815224                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.844630                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      6997216                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4716907                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    123923441                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     41202830                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      259056589                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               233010971                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                   1043                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        318665684                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       224815110                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249995260                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            459839936                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.932062                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.932062                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads          1975661                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes         1431706                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 193326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5862083                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        60472128                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.796533                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           133036488                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          33047637                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       40228862                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    123924917                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          109                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       160122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     41204973                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    793581965                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     99988851                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     11235113                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    651622810                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         12955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       163562                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5214180                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       175665                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        40662                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3219634                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2642449                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        877975570                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            646691441                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.572709                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        502824272                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.775369                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             650392798                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       996400072                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      571016511                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.072891                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.072891                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      3357355      0.51%      0.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    511628640     77.19%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2777870      0.42%     78.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      6876769      1.04%     79.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        48713      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt          358      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        45177      0.01%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt           28      0.00%     79.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc       118314      0.02%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd       113681      0.02%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt       247898      0.04%     79.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         3028      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    102548010     15.47%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     33169178      5.00%     99.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead      1025332      0.15%     99.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       897576      0.14%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     662857927                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses        2611135                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      5133182                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses      2426899                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes      3910902                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           11704650                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017658                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        9745830     83.26%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             3      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     83.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1427112     12.19%     95.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       438272      3.74%     99.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead        56406      0.48%     99.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        37027      0.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     668594087                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1568405856                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    644264542                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1123452002                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         793544785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        662857927                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        37180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    333741991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      3300893                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        31784                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    479834794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    232817645                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.847112                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.613977                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     72511771     31.15%     31.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22604881      9.71%     40.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     22243753      9.55%     50.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     22149368      9.51%     59.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     23046451      9.90%     69.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     22290023      9.57%     79.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     21150905      9.08%     88.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     15787857      6.78%     95.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     11032636      4.74%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    232817645                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.844750                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      6989201                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      4728530                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    123924917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     41204973                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      259067869                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               233010971                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                   1014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    110190754                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       110190756                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    110231928                       # number of overall hits
system.cpu0.dcache.overall_hits::total      110231930                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1787948                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1787950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1796328                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1796330                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  10427077152                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10427077152                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  10427077152                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10427077152                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    111978702                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    111978706                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    112028256                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    112028260                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.015967                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015967                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.016035                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016035                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  5831.868238                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5831.861714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  5804.662151                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5804.655688                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          730                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    91.250000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       809863                       # number of writebacks
system.cpu0.dcache.writebacks::total           809863                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       981850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       981850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       981850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       981850                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       806098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       806098                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       811875                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       811875                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   5308563123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5308563123                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   5337478179                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5337478179                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.007199                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007199                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.007247                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007247                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  6585.505885                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  6585.505885                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  6574.261036                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  6574.261036                       # average overall mshr miss latency
system.cpu0.dcache.replacements                809863                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     85233663                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85233665                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1625131                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1625133                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   9074326590                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9074326590                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     86858794                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     86858798                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.018710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018710                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  5583.750842                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5583.743970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       981213                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       981213                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       643918                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       643918                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   4013175474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4013175474                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.007413                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007413                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  6232.432505                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  6232.432505                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     24957091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      24957091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       162817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       162817                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1352750562                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1352750562                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     25119908                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25119908                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.006482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  8308.411050                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  8308.411050                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          637                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       162180                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       162180                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1295387649                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1295387649                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  7987.345228                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  7987.345228                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        41174                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        41174                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         8380                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         8380                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        49554                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        49554                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.169108                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.169108                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         5777                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         5777                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     28915056                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     28915056                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.116580                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.116580                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  5005.202700                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  5005.202700                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.697740                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          111043849                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           810375                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           137.027733                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.026114                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.671625                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999359                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999410                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        897036455                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       897036455                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           18                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     81602769                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        81602787                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           18                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     81602769                       # number of overall hits
system.cpu0.icache.overall_hits::total       81602787                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        23885                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23886                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        23885                       # number of overall misses
system.cpu0.icache.overall_misses::total        23886                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    269574822                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    269574822                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    269574822                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    269574822                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     81626654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     81626673                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     81626654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     81626673                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.052632                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.052632                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 11286.364748                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 11285.892238                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 11286.364748                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 11285.892238                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21617                       # number of writebacks
system.cpu0.icache.writebacks::total            21617                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1754                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1754                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1754                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        22131                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        22131                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        22131                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        22131                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    223837938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    223837938                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    223837938                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    223837938                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 10114.226108                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10114.226108                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 10114.226108                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10114.226108                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21617                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           18                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     81602769                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       81602787                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        23885                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23886                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    269574822                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    269574822                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     81626654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     81626673                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 11286.364748                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 11285.892238                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1754                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        22131                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        22131                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    223837938                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    223837938                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 10114.226108                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10114.226108                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          501.225118                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           81624919                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            22132                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3688.095021                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.225547                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.999572                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000441                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.978515                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.978955                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        653035516                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       653035516                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         671801                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       392363                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       495388                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         1503                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         1503                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        160706                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       160706                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       671801                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        65878                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2433619                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            2499497                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2799744                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    103695232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           106494976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                        56274                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                3601536                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples        890281                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.003620                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.060134                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0              887062     99.64%     99.64% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3215      0.36%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   4      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total          890281                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1108372851                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       22206145                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      810068438                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        20360                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       755943                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         776303                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        20360                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       755943                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        776303                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1768                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data        54430                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        56201                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1768                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data        54430                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        56201                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    132906294                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   1937108619                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   2070014913                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    132906294                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   1937108619                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   2070014913                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        22128                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       810373                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total       832504                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        22128                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       810373                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total       832504                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.079899                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.067167                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.067508                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.079899                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.067167                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.067508                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 75173.243213                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 35588.988040                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 36832.350189                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 75173.243213                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 35588.988040                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 36832.350189                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks        56271                       # number of writebacks
system.cpu0.l2cache.writebacks::total           56271                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1768                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data        54430                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        56198                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1768                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data        54430                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        56198                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    132317550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   1918983429                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   2051300979                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    132317550                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   1918983429                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   2051300979                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.079899                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.067167                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.067505                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.079899                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.067167                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.067505                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74840.243213                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 35255.988040                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 36501.316399                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74840.243213                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 35255.988040                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 36501.316399                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                56271                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       377200                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       377200                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       377200                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       377200                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       454021                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       454021                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       454021                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       454021                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         1501                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         1501                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.001331                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.001331                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       152876                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       152876                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data         7830                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         7830                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data    578263491                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    578263491                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       160706                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       160706                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.048723                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.048723                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 73852.297701                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 73852.297701                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data         7830                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         7830                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    575656101                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    575656101                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.048723                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.048723                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73519.297701                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 73519.297701                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        20360                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       603067                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       623427                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1768                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data        46600                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total        48371                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    132906294                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   1358845128                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   1491751422                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        22128                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       649667                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       671798                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.079899                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.071729                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.072002                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 75173.243213                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 29159.766695                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30839.788758                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1768                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        46600                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        48368                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    132317550                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   1343327328                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   1475644878                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.079899                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.071729                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071998                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 74840.243213                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 28826.766695                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30508.701580                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2436.167757                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           1665227                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           58799                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           28.320669                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   110.174708                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     1.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.014975                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   364.694444                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  1960.283629                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.026898                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000244                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000004                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.089037                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.478585                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.594768                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2528                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          762                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1479                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        26702447                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       26702447                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  77592653343                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30133.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30133.numOps                      0                       # Number of Ops committed
system.cpu0.thread30133.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    110196212                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       110196214                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    110237366                       # number of overall hits
system.cpu1.dcache.overall_hits::total      110237368                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      1787742                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1787744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      1796111                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1796113                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10439197353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10439197353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10439197353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10439197353                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    111983954                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    111983958                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    112033477                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    112033481                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.015964                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015964                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.016032                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016032                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5839.319853                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5839.313321                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5812.111475                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5812.105003                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1178                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   147.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       809671                       # number of writebacks
system.cpu1.dcache.writebacks::total           809671                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       981822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       981822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       981822                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       981822                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       805920                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       805920                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       811694                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       811694                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   5302062963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5302062963                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5330951379                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5330951379                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.007197                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.007245                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  6578.894882                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6578.894882                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  6567.686073                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6567.686073                       # average overall mshr miss latency
system.cpu1.dcache.replacements                809671                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     85238258                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       85238260                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      1624935                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1624937                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9086246658                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9086246658                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     86863193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     86863197                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.018707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018707                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5591.760075                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5591.753193                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       981190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       981190                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       643745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       643745                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4006441548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4006441548                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6223.646860                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6223.646860                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     24957954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      24957954                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       162807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       162807                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1352950695                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1352950695                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25120761                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.006481                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.006481                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  8310.150638                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  8310.150638                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          632                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       162175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       162175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1295621415                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1295621415                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  7989.032927                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  7989.032927                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data        41154                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        41154                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data         8369                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         8369                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        49523                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        49523                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.168992                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.168992                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         5774                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         5774                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     28888416                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     28888416                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.116592                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.116592                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  5003.189470                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  5003.189470                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.697481                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          111049101                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           810183                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           137.066689                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.026114                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.671367                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000051                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999358                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        897078031                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       897078031                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           18                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     81602539                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        81602557                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           18                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     81602539                       # number of overall hits
system.cpu1.icache.overall_hits::total       81602557                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        24143                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24144                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        24143                       # number of overall misses
system.cpu1.icache.overall_misses::total        24144                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    265061340                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    265061340                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    265061340                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    265061340                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           19                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     81626682                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     81626701                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           19                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     81626682                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     81626701                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.052632                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000296                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000296                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.052632                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000296                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000296                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 10978.807108                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 10978.352386                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 10978.807108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 10978.352386                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21876                       # number of writebacks
system.cpu1.icache.writebacks::total            21876                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1755                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1755                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1755                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1755                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        22388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22388                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        22388                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22388                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    221576868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    221576868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    221576868                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    221576868                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000274                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000274                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000274                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000274                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  9897.126496                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  9897.126496                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  9897.126496                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  9897.126496                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21876                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           18                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     81602539                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       81602557                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            1                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        24143                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24144                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    265061340                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    265061340                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     81626682                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     81626701                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 10978.807108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 10978.352386                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1755                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1755                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        22388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22388                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    221576868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    221576868                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  9897.126496                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9897.126496                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          501.193219                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           81624946                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22389                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3645.761133                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.225546                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   500.967673                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000441                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.978452                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.978893                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        653035997                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       653035997                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         671884                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       392289                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       494067                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         1514                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         1514                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        160688                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       160688                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       671884                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        66653                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2433065                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            2499718                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      2832896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    103670656                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           106503552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        54810                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                3507840                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        888895                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003151                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.056046                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              886094     99.68%     99.68% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                2801      0.32%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          888895                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      1108465092                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       22460564                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      809881289                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        20676                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       756778                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         777454                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        20676                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       756778                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        777454                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1711                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        53403                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        55117                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1711                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        53403                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        55117                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    129299571                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   1927778292                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   2057077863                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    129299571                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   1927778292                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   2057077863                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        22387                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       810181                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       832571                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        22387                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       810181                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       832571                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.076428                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.065915                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.066201                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.076428                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.065915                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.066201                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 75569.591467                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 36098.689062                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 37322.021572                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 75569.591467                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 36098.689062                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 37322.021572                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        54809                       # number of writebacks
system.cpu1.l2cache.writebacks::total           54809                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1711                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        53403                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        55114                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1711                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        53403                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        55114                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    128729808                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   1909995093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   2038724901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    128729808                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   1909995093                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   2038724901                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.076428                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.065915                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.066197                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.076428                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.065915                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.066197                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 75236.591467                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 35765.689062                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 36991.053108                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 75236.591467                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 35765.689062                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 36991.053108                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                54809                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       377167                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       377167                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       377167                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       377167                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       454099                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       454099                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       454099                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       454099                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         1510                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         1510                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         1514                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         1514                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.002642                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.002642                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 13736.250000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        71928                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.002642                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       152847                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       152847                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         7841                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         7841                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data    578773980                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    578773980                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       160688                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       160688                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.048796                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.048796                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 73813.796710                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 73813.796710                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         7841                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         7841                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    576162927                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    576162927                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.048796                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.048796                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 73480.796710                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 73480.796710                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        20676                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       603931                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       624607                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1711                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        45562                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        47276                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    129299571                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   1349004312                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1478303883                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        22387                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       649493                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       671883                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.076428                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.070150                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.070363                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 75569.591467                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 29608.101312                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 31269.648088                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1711                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        45562                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        47273                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    128729808                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   1333832166                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1462561974                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.076428                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.070150                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070359                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 75236.591467                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 29275.101312                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30938.632496                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2412.667896                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           1665350                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           57306                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           29.060657                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   109.881723                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     1.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.036907                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   341.687725                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1960.061541                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.026827                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000244                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000009                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.083420                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.478531                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.589030                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2497                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          754                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1452                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.609619                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        26702938                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       26702938                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  77592653343                       # Cumulative time (in ticks) in various power states
system.cpu1.thread30133.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread30133.numOps                      0                       # Number of Ops committed
system.cpu1.thread30133.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    110198191                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       110198193                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    110239393                       # number of overall hits
system.cpu2.dcache.overall_hits::total      110239395                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1787944                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1787946                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      1796315                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1796317                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  10419918318                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10419918318                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  10419918318                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10419918318                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    111986135                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    111986139                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    112035708                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    112035712                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.015966                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015966                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.016033                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016033                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  5827.877337                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5827.870818                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  5800.718871                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5800.712412                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          704                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       809678                       # number of writebacks
system.cpu2.dcache.writebacks::total           809678                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       982010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       982010                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       982010                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       982010                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data       805934                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       805934                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data       811714                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       811714                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   5304968055                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5304968055                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   5333810517                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5333810517                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.007197                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.007197                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.007245                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.007245                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  6582.385226                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  6582.385226                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  6571.046596                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  6571.046596                       # average overall mshr miss latency
system.cpu2.dcache.replacements                809678                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     85240671                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85240673                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1625092                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1625094                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data   9062094501                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   9062094501                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     86865763                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     86865767                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.018708                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018708                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  5576.357831                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5576.350969                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       981362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       981362                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       643730                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       643730                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   4004600391                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4004600391                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  6220.931743                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  6220.931743                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     24957520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24957520                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       162852                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       162852                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1357823817                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1357823817                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     25120372                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25120372                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.006483                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  8337.777964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  8337.777964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          648                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          648                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       162204                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       162204                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1300367664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1300367664                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006457                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  8016.865577                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8016.865577                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data        41202                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        41202                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data         8371                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         8371                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        49573                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        49573                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.168862                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.168862                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         5780                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         5780                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     28842462                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     28842462                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.116596                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.116596                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4990.045329                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4990.045329                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.696684                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          111051156                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           810190                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           137.068041                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.026140                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.670544                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000051                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999357                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999408                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        897095886                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       897095886                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     81595372                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        81595390                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     81595372                       # number of overall hits
system.cpu2.icache.overall_hits::total       81595390                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        23894                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         23895                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        23894                       # number of overall misses
system.cpu2.icache.overall_misses::total        23895                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    268826904                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    268826904                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    268826904                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    268826904                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     81619266                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     81619285                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     81619266                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     81619285                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.052632                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000293                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.052632                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000293                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 11250.812087                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11250.341243                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 11250.812087                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11250.341243                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        21629                       # number of writebacks
system.cpu2.icache.writebacks::total            21629                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1754                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1754                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1754                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1754                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        22140                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        22140                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        22140                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        22140                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    224076033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    224076033                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    224076033                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    224076033                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000271                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000271                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000271                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000271                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 10120.868699                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 10120.868699                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 10120.868699                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 10120.868699                       # average overall mshr miss latency
system.cpu2.icache.replacements                 21629                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     81595372                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       81595390                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            1                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        23894                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        23895                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    268826904                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    268826904                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     81619266                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     81619285                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 11250.812087                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11250.341243                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1754                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1754                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        22140                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        22140                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    224076033                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    224076033                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 10120.868699                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 10120.868699                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.191615                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           81617531                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22141                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3686.262183                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.225561                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   500.966054                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000441                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.978449                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.978890                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        652976421                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       652976421                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         671624                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       392415                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       494390                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         1532                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         1532                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        160707                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       160707                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       671624                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        65911                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2433122                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            2499033                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      2801280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    103671552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           106472832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                        55498                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                3551872                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples        889361                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.003281                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.057225                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0              886445     99.67%     99.67% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2914      0.33%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   2      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total          889361                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1108151073                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       22213476                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy      809892948                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        20391                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       756218                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         776609                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        20391                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       756218                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        776609                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1749                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data        53970                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        55722                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1749                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data        53970                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        55722                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    133000200                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data   1932486912                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   2065487112                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    133000200                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data   1932486912                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   2065487112                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        22140                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data       810188                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total       832331                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        22140                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data       810188                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total       832331                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.078997                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.066614                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.066947                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.078997                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.066614                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.066947                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 76043.567753                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 35806.687271                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 37067.713147                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 76043.567753                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 35806.687271                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 37067.713147                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks        55498                       # number of writebacks
system.cpu2.l2cache.writebacks::total           55498                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1749                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data        53970                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        55719                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1749                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data        53970                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        55719                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    132417783                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data   1914514902                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   2046932685                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    132417783                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data   1914514902                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   2046932685                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.078997                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.066614                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.066943                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.078997                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.066614                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.066943                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 75710.567753                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 35473.687271                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 36736.708932                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 75710.567753                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 35473.687271                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 36736.708932                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                55498                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       377150                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       377150                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       377150                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       377150                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       453888                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       453888                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       453888                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       453888                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         1529                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         1529                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         1532                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         1532                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.001958                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.001958                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        12210                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.001958                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.001958                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       152777                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       152777                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data         7930                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         7930                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data    583534215                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    583534215                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       160707                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       160707                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.049344                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.049344                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 73585.651324                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 73585.651324                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data         7930                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         7930                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    580893525                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    580893525                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.049344                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.049344                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 73252.651324                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 73252.651324                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        20391                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       603441                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       623832                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1749                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data        46040                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total        47792                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    133000200                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data   1348952697                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total   1481952897                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        22140                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       649481                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       671624                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.078997                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.070887                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.071159                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 76043.567753                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 29299.580734                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 31008.388370                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1749                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data        46040                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total        47789                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    132417783                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data   1333621377                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total   1466039160                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.078997                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.070887                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.071154                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 75710.567753                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 28966.580734                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30677.334952                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2433.915226                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           1664900                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           58026                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           28.692310                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   113.744701                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     1.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   366.747371                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  1950.423154                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.027770                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000244                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000488                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.089538                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.476178                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.594218                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2528                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          245                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          774                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1471                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.617188                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        26696442                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       26696442                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  77592653343                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30133.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30133.numOps                      0                       # Number of Ops committed
system.cpu2.thread30133.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            2                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    110199571                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       110199573                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            2                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    110240772                       # number of overall hits
system.cpu3.dcache.overall_hits::total      110240774                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1788731                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1788733                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1797092                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1797094                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  10439791425                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10439791425                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  10439791425                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10439791425                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    111988302                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    111988306                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    112037864                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    112037868                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.015972                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015972                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.016040                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016040                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5836.423378                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5836.416852                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5809.269322                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5809.262857                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1223                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   152.875000                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       809847                       # number of writebacks
system.cpu3.dcache.writebacks::total           809847                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       982653                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       982653                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       982653                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       982653                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       806078                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       806078                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       811856                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       811856                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   5305629726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5305629726                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   5334359634                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5334359634                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.007198                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.007198                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.007246                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007246                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6582.030183                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6582.030183                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6570.573641                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6570.573641                       # average overall mshr miss latency
system.cpu3.dcache.replacements                809847                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            2                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     85242098                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       85242100                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1625909                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1625911                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   9083562012                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9083562012                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     86868007                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     86868011                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.018717                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.018717                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5586.759168                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5586.752296                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       982010                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       982010                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       643899                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       643899                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   4006868121                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4006868121                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6222.820848                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6222.820848                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     24957473                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24957473                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       162822                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       162822                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1356229413                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1356229413                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     25120295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25120295                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.006482                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  8329.521889                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  8329.521889                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          643                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          643                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       162179                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       162179                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1298761605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1298761605                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  8008.198380                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  8008.198380                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data        41201                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total        41201                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data         8361                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         8361                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        49562                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        49562                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.168698                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.168698                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         5778                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         5778                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     28729908                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     28729908                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.116581                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.116581                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4972.292835                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4972.292835                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.696073                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          111052672                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           810359                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           137.041326                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18573644891871                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.026139                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.669934                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000051                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999355                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999406                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        897113303                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       897113303                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           18                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     81600598                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        81600616                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           18                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     81600598                       # number of overall hits
system.cpu3.icache.overall_hits::total       81600616                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        24350                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24351                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        24350                       # number of overall misses
system.cpu3.icache.overall_misses::total        24351                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    265984083                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    265984083                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    265984083                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    265984083                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           19                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     81624948                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     81624967                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           19                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     81624948                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     81624967                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.052632                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000298                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.052632                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000298                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 10923.370965                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 10922.922385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 10923.370965                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 10922.922385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        22075                       # number of writebacks
system.cpu3.icache.writebacks::total            22075                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         1762                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1762                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         1762                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1762                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        22588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        22588                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        22588                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        22588                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    222765345                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    222765345                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    222765345                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    222765345                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000277                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000277                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000277                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000277                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst  9862.110191                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  9862.110191                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst  9862.110191                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  9862.110191                       # average overall mshr miss latency
system.cpu3.icache.replacements                 22075                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           18                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     81600598                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       81600616                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            1                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        24350                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24351                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    265984083                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    265984083                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     81624948                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     81624967                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.052632                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 10923.370965                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 10922.922385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         1762                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1762                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        22588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        22588                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    222765345                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    222765345                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000277                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst  9862.110191                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  9862.110191                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          501.226316                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           81623205                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            22589                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3613.404976                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.225560                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   501.000756                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000441                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.978517                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978958                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        653022325                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       653022325                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         672243                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       392472                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       494825                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         1503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         1503                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        160705                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       160705                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       672243                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        67251                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2433571                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            2500822                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      2858368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    103693184                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           106551552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                        55377                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                3544128                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        889826                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.003323                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.057551                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              886869     99.67%     99.67% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                2957      0.33%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          889826                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1108961262                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       22663352                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      810053450                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.0                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        20827                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       756599                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         777426                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        20827                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       756599                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        777426                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst         1759                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data        53758                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        55520                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst         1759                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data        53758                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        55520                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    129773097                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data   1931901498                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   2061674595                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    129773097                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data   1931901498                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   2061674595                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        22586                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       810357                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       832946                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        22586                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       810357                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       832946                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.077880                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.066339                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.066655                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.077880                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.066339                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.066655                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 73776.632746                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 35937.004688                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 37133.908411                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 73776.632746                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 35937.004688                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 37133.908411                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks        55375                       # number of writebacks
system.cpu3.l2cache.writebacks::total           55375                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst         1759                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data        53758                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        55517                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst         1759                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data        53758                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        55517                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    129187350                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data   1914000084                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   2043187434                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    129187350                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data   1914000084                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   2043187434                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.077880                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.066339                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.066651                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.077880                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.066339                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.066651                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73443.632746                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 35604.004688                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 36802.915035                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73443.632746                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 35604.004688                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 36802.915035                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                55375                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       377280                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       377280                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       377280                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       377280                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       454371                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       454371                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       454371                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       454371                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         1501                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         1501                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         1503                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.001331                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.001331                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total  9157.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       152803                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       152803                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         7902                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         7902                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    582314436                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    582314436                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       160705                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       160705                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.049171                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.049171                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 73692.031891                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 73692.031891                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         7902                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         7902                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    579683070                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    579683070                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.049171                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.049171                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 73359.031891                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 73359.031891                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        20827                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       603796                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       624623                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst         1759                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data        45856                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total        47618                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    129773097                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data   1349587062                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total   1479360159                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        22586                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       649652                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       672241                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.077880                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.070585                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.070835                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 73776.632746                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 29430.980940                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 31067.246818                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1759                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data        45856                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total        47615                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    129187350                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data   1334317014                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total   1463504364                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.077880                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.070585                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.070830                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 73443.632746                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 29097.980940                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 30736.204221                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2415.908381                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           1666099                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           57872                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           28.789380                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18573644891538                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   110.866543                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   340.724417                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1961.317421                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.027067                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000244                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083185                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.478837                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.589821                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2497                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          246                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          763                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1448                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.609619                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        26715488                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       26715488                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18573644901528                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  77592653343                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              191057                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         62106                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        150440                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              2656                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                12                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               12                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              31502                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             31502                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         191057                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       165730                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       162541                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       164308                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       163745                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                  656324                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      7009600                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      6874624                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      6949120                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      6926080                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 27759424                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                              4020                       # Total snoops (count)
system.l3bus.snoopTraffic                       87296                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             226591                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   226591    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               226591                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            214759359                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            37444802                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            36720536                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy            37124129                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            36987271                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          585                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data        40013                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          528                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data        39008                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          566                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data        39562                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst          576                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        39351                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              160189                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          585                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data        40013                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          528                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data        39008                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          566                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data        39562                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst          576                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        39351                       # number of overall hits
system.l3cache.overall_hits::total             160189                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        14417                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        14395                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data        14408                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data        14406                       # number of demand (read+write) misses
system.l3cache.demand_misses::total             62370                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        14417                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        14395                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data        14408                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1183                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data        14406                       # number of overall misses
system.l3cache.overall_misses::total            62370                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    117029187                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   1141367157                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    114478074                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   1150542972                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    117473742                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data   1145021832                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    114061824                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data   1148336847                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   5048311635                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    117029187                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   1141367157                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    114478074                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   1150542972                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    117473742                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data   1145021832                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    114061824                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data   1148336847                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   5048311635                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1768                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data        54430                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1711                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        53403                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1749                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data        53970                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst         1759                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data        53757                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          222559                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1768                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data        54430                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1711                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        53403                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1749                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data        53970                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst         1759                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data        53757                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         222559                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.669118                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.264872                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.691409                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.269554                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.676387                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.266963                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.672541                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.267984                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.280240                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.669118                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.264872                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.691409                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.269554                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.676387                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.266963                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.672541                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.267984                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.280240                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 98925.770921                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 79168.145731                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 96769.293322                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 79926.569781                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 99301.557058                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 79471.254303                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 96417.433643                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 79712.400875                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80941.344156                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 98925.770921                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 79168.145731                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 96769.293322                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 79926.569781                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 99301.557058                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 79471.254303                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 96417.433643                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 79712.400875                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80941.344156                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks           1364                       # number of writebacks
system.l3cache.writebacks::total                 1364                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        14417                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        14395                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data        14408                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1183                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data        14406                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total        62358                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        14417                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        14395                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data        14408                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1183                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data        14406                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total        62358                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    109150407                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   1045349937                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    106599294                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   1054672272                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    109594962                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data   1049064552                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    106183044                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data   1052392887                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   4633007355                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    109150407                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   1045349937                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    106599294                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   1054672272                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    109594962                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data   1049064552                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    106183044                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data   1052392887                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   4633007355                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.669118                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.264872                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.691409                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.269554                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.676387                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.266963                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.672541                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.267984                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.280186                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.669118                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.264872                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.691409                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.269554                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.676387                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.266963                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.672541                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.267984                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.280186                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 92265.770921                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 72508.145731                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90109.293322                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 73266.569781                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92641.557058                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 72811.254303                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 89757.433643                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 73052.400875                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 74296.920283                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 92265.770921                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 72508.145731                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90109.293322                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 73266.569781                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92641.557058                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 72811.254303                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 89757.433643                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 73052.400875                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 74296.920283                       # average overall mshr miss latency
system.l3cache.replacements                      4020                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        60742                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        60742                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        60742                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        60742                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       150440                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       150440                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       150440                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       150440                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              12                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           12                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          457                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          466                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data          554                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          526                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             2003                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data         7373                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         7376                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         7375                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          29499                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    537852609                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    538179948                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    541323801                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    540607851                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2157964209                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data         7830                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         7841                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data         7930                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         7901                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        31502                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.941635                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.940569                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.930139                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.933426                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.936417                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 72948.950088                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 72973.552271                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 73389.886253                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 73302.759458                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 73153.808909                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         7373                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         7376                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         7375                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        29499                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    488748429                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    489062448                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    492199641                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    491490351                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   1961500869                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.941635                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.940569                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.930139                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.933426                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.936417                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 66288.950088                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 66313.552271                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 66729.886253                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 66642.759458                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66493.808909                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          585                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        39556                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          528                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data        38542                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          566                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        39008                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst          576                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        38825                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       158186                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data         7044                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data         7020                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data         7032                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         7031                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        32871                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    117029187                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data    603514548                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    114478074                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data    612363024                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    117473742                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data    603698031                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    114061824                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    607728996                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   2890347426                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1768                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data        46600                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1711                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        45562                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1749                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data        46040                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst         1759                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data        45856                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       191057                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.669118                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.151159                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.691409                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.154076                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.676387                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.152737                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.672541                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.153328                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.172048                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 98925.770921                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 85677.817717                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 96769.293322                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 87231.200000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 99301.557058                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 85850.118174                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 96417.433643                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 86435.641587                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 87930.012047                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data         7044                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data         7020                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data         7032                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1183                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         7031                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        32859                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    109150407                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    556601508                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    106599294                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data    565609824                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    109594962                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data    556864911                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    106183044                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    560902536                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   2671506486                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.669118                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.151159                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.691409                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.154076                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.676387                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.152737                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.672541                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.153328                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.171985                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 92265.770921                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 79017.817717                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90109.293322                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 80571.200000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92641.557058                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 79190.118174                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 89757.433643                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 79775.641587                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 81302.123802                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            35263.657052                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 371383                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               211176                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.758642                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18573902603235                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 35263.657052                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.538081                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.538081                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        46955                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          826                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         5065                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        40921                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.716476                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              7151224                       # Number of tag accesses
system.l3cache.tags.data_accesses             7151224                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     14407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     14384.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples     14396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1183.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples     14393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014801996870                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           73                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           73                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              142944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1239                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       62358                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1364                       # Number of write requests accepted
system.mem_ctrls.readBursts                     62358                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1364                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     46                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      43.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 62358                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1364                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     461                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           73                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     852.931507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4714.027620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           68     93.15%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      1.37%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            2      2.74%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      1.37%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::39936-40959            1      1.37%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            73                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           73                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.890411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.871710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                9     12.33%     12.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55     75.34%     87.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8     10.96%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            73                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3990912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                87296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   77578568442                       # Total gap between requests
system.mem_ctrls.avgGap                    1217453.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data       922048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data       920576                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data       921344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        75712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       921152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        83584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 975762.352042773389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 11883185.296602059156                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 975762.352042773389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 11864214.430924136192                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 975762.352042773389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 11874112.273886529729                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 975762.352042773389                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11871637.813145931810                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1077215.242407322163                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        14417                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        14395                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data        14408                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1183                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data        14406                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1364                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     64812591                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data    504859701                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     62258547                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data    514924251                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     65268729                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data    508880403                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     61848007                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    512298374                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3183412499399                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     54786.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     35018.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     52627.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     35771.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     55172.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     35319.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     52280.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     35561.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 2333880131.52                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses            15100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               2538                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                    198                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data       922688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data       921280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data       922112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        75712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       921984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3991680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        75712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       303104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        87296                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        87296                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        14417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        14395                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data        14408                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1183                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data        14406                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          62370                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1364                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1364                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         1650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       975762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data     11891433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       975762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     11873287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       975762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data     11884010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       975762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11882360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51444039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       975762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       975762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       975762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       975762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3906349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1125055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1125055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1125055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         1650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       975762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data     11891433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       975762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     11873287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       975762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data     11884010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       975762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11882360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        52569094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                62312                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1306                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2087                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2364                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         2578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         2603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         1760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         1418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         1474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         1378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         1322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         1461                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         1578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         1680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         1605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           26                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           51                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           52                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1205189099                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             207623584                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2295150603                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                19341.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36833.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               48063                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                422                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.13                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           32.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        15133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   269.051213                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   162.414933                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   328.919390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3503     23.15%     23.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8222     54.33%     77.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          499      3.30%     80.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          252      1.67%     82.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          167      1.10%     83.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          132      0.87%     84.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          116      0.77%     85.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          117      0.77%     85.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2125     14.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        15133                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3987968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              83584                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.396199                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.077215                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.27                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    47196074.015999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    62746575.326399                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   262104012.441591                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4908595.776000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 27663220459.933155                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 12474527712.194527                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 41067580634.297897                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  81582284063.974350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1051.417495                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  62591541327                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6988650223                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8012461793                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1364                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2656                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29499                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29499                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          32871                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       128760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       128760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 128760                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      4078976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      4078976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4078976                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             62370                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   62370    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               62370                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy            23920722                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          115169920                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       98953569                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     69390420                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5474062                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     45132999                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       44353655                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.273228                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       13008222                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1144                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       113887                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       100161                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13726                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          437                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    332009420                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      5147965                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    187586073                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.451318                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.759646                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     50711268     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     55453430     29.56%     56.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     15973076      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     19030658     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8543674      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      4213019      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3313449      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2558865      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     27788634     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    187586073                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249991224                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     459833168                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           94320188                       # Number of memory references committed
system.switch_cpus0.commit.loads             69204629                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44715820                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating           1967904                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          456277863                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6687186                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2969188      0.65%      0.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    352561062     76.67%     77.32% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult      2723465      0.59%     77.91% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       107718      0.02%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd       103564      0.02%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt       224680      0.05%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     68376296     14.87%     94.36% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     24490677      5.33%     99.68% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead       828333      0.18%     99.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       624882      0.14%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    459833168                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     27788634                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        22325332                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     83416014                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         95525998                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     26334848                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5213899                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     40265449                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred       342956                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     881254436                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts      1951421                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           99982601                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           33048924                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               131189                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 5770                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4982880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             535792393                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           98953569                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     57462038                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            222289616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11080498                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          290                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         3067                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         81626654                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        11619                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    232816102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     4.176401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.379753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        68090810     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        12384459      5.32%     34.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         9604644      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        14994227      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        10950810      4.70%     49.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        16051053      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11988803      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        10244700      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        78506596     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    232816102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.424673                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.299430                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           81626997                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  437                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           13031573                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       54713896                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses        64449                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        40645                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16086534                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        40070                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  77592663666                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5213899                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        33580295                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       43458922                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        109678171                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     40884799                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     849435603                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       384904                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      30889233                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       2315883                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3444715                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus0.rename.renamedOperands   1066835456                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2186160982                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1365125498                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups          2569027                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    585162683                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       481672584                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         95761477                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               951228330                       # The number of ROB reads
system.switch_cpus0.rob.writes             1629314604                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249991224                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          459833168                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       98957133                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     69395465                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5474327                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     45135705                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       44355540                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.271513                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       13007123                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1104                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       113877                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        99879                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        13998                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          444                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    332006312                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      5147866                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    187585102                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.451410                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.759633                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     50702818     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     55456943     29.56%     56.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     15975918      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     19032238     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8542766      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      4213274      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3312786      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2558493      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     27789866     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    187585102                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     459848022                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           94323510                       # Number of memory references committed
system.switch_cpus1.commit.loads             69207099                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44717219                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating           1967972                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          456292687                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6687416                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2969199      0.65%      0.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    352572518     76.67%     77.32% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      2723514      0.59%     77.91% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc       107722      0.02%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd       103568      0.02%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt       224688      0.05%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     68378736     14.87%     94.36% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     24491507      5.33%     99.68% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       828363      0.18%     99.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       624904      0.14%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    459848022                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     27789866                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        22326017                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     83413147                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         95524475                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     26337668                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5213783                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     40268023                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       343427                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     881269648                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts      1953725                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           99984186                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           33049904                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               131117                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 5769                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4983968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             535799763                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           98957133                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     57462542                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            222287693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11081080                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          336                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2564                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         81626682                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        11718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    232815101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.176476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.379746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        68089323     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        12382329      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         9604707      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        14995681      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        10950705      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        16050742      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11986342      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        10248764      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        78506508     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    232815101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.424689                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.299462                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           81627073                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  485                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           13028834                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       54710882                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        64645                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        40564                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16086001                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        40070                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  77592663666                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5213783                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        33582246                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       43453833                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        109678390                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     40886833                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     849449229                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       382357                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      30892314                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       2307023                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3452864                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands   1066852482                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2186187841                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1365131435                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2569007                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    585181309                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       481671168                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         95767120                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               951237873                       # The number of ROB reads
system.switch_cpus1.rob.writes             1629337721                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          459848022                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       98950932                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     69390385                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5473850                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     45127151                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       44347192                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.271641                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       13007109                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect         1145                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       113408                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       100320                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13088                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          434                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    332014556                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      5147738                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    187584602                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.451380                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.759659                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     50706793     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     55455354     29.56%     56.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     15973482      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     19031853     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8541964      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      4213725      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3312742      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2559225      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     27789464     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    187584602                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249995915                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     459841097                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           94321918                       # Number of memory references committed
system.switch_cpus2.commit.loads             69205896                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44716568                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating           1967932                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          456285776                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6687313                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2969194      0.65%      0.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    352567220     76.67%     77.32% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult      2723492      0.59%     77.91% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       107720      0.02%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd       103566      0.02%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt       224684      0.05%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     68377551     14.87%     94.36% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     24491132      5.33%     99.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead       828345      0.18%     99.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite       624890      0.14%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    459841097                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     27789464                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        22326276                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     83413163                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         95526978                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     26335170                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5213626                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     40260700                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred       343007                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     881270625                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts      1951209                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           99987388                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           33051014                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               131223                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 5759                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4985917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             535806670                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           98950932                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     57454621                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            222285083                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11080148                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          379                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         3771                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         81619266                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        11642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    232815224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     4.176461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.379783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        68091334     29.25%     29.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        12382946      5.32%     34.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         9603890      4.13%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        14994201      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        10951326      4.70%     49.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        16049148      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11987882      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        10243941      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        78510556     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    232815224                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.424662                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.299491                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           81619705                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  532                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           13029404                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       54717528                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses        64625                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        40619                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16086806                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        40022                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  77592663666                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5213626                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        33580793                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       43453598                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        109680050                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     40887141                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     849447722                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       380607                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      30889929                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2306188                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3457252                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus2.rename.renamedOperands   1066842205                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2186199514                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1365156805                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups          2571162                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    585172660                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       481669405                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         95759625                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               951239094                       # The number of ROB reads
system.switch_cpus2.rob.writes             1629341212                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249995915                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          459841097                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       98955268                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     69391038                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5474179                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     45132335                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       44351601                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.270123                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       13007827                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect         1127                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       114404                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        99727                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        14677                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          442                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    332048346                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         5396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      5148208                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    187582486                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.451401                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.759650                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     50704261     27.03%     27.03% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     55455463     29.56%     56.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     15973731      8.52%     65.11% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     19032147     10.15%     75.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8542203      4.55%     79.81% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      4214029      2.25%     82.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3312302      1.77%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2558999      1.36%     85.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     27789351     14.81%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    187582486                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249995260                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     459839936                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           94321666                       # Number of memory references committed
system.switch_cpus3.commit.loads             69205721                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44716447                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating           1967926                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          456284620                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6687295                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2969193      0.65%      0.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    352566318     76.67%     77.32% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult      2723490      0.59%     77.91% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      6755289      1.47%     79.38% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        32287      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        34388      0.01%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt           24      0.00%     79.39% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc       107719      0.02%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.42% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd       103565      0.02%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt       224682      0.05%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv         1315      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     68377378     14.87%     94.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     24491055      5.33%     99.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       828343      0.18%     99.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       624890      0.14%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    459839936                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     27789351                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        22328668                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     83404314                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         95536734                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     26333738                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5214180                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     40264792                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       342861                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     881314359                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts      1951261                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           99990285                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           33052008                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               131225                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 5768                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4988976                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             535821557                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           98955268                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     57459155                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            222284048                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11080970                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          373                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         3763                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         81624948                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes        11850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    232817645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.176573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.379766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        68086585     29.24%     29.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        12386414      5.32%     34.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         9603417      4.12%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        14993407      6.44%     45.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        10951330      4.70%     49.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        16049543      6.89%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11988294      5.15%     61.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        10245659      4.40%     66.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        78512996     33.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    232817645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.424681                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.299555                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           81625377                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  523                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18651237554871                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           13030010                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       54719192                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        64594                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        40662                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16089028                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        40068                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  77592663666                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5214180                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        33583305                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       43443874                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            5                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        109687860                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     40888410                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     849491099                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       379296                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      30887489                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2310131                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3458708                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.fullRegistersEvents            9                       # Number of times there has been no free registers
system.switch_cpus3.rename.renamedOperands   1066897635                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2186300893                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1365224176                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups          2570221                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    585171287                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       481726282                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         95747991                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               951269720                       # The number of ROB reads
system.switch_cpus3.rob.writes             1629410976                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249995260                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          459839936                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
