

================================================================
== Vitis HLS Report for 'mul_body'
================================================================
* Date:           Tue Feb  8 11:01:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383   |mul_body_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391   |mul_body_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403  |mul_body_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       90|       90|        18|          -|          -|     5|        no|
        |- VITIS_LOOP_187_1  |        6|        6|         2|          -|          -|     3|        no|
        |- VITIS_LOOP_21_1   |        3|        3|         1|          -|          -|     3|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 21 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 3 
21 --> 22 23 
22 --> 21 
23 --> 24 23 
24 --> 25 32 
25 --> 26 
26 --> 27 29 
27 --> 28 
28 --> 29 32 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 33 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset"   --->   Operation 34 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc = alloca i64 1"   --->   Operation 35 'alloca' 'agg_result_num2_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc = alloca i64 1"   --->   Operation 36 'alloca' 'agg_result_num12_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc = alloca i64 1"   --->   Operation 37 'alloca' 'agg_result_num_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc = alloca i64 1"   --->   Operation 38 'alloca' 'agg_result_num2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc = alloca i64 1"   --->   Operation 39 'alloca' 'agg_result_num12_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc = alloca i64 1"   --->   Operation 40 'alloca' 'agg_result_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 41 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i4 %b_1_offset_read" [../src/ban.cpp:193]   --->   Operation 42 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_114 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0" [../src/ban.cpp:193]   --->   Operation 43 'bitconcatenate' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%sub_ln193 = sub i6 %tmp_114, i6 %zext_ln193" [../src/ban.cpp:193]   --->   Operation 44 'sub' 'sub_ln193' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i6 %sub_ln193" [../src/ban.cpp:193]   --->   Operation 45 'zext' 'zext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%b_1_addr_12 = getelementptr i32 %b_1, i64 0, i64 %zext_ln193_1" [../src/ban.cpp:193]   --->   Operation 46 'getelementptr' 'b_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%empty = add i6 %sub_ln193, i6 1" [../src/ban.cpp:193]   --->   Operation 47 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty" [../src/ban.cpp:193]   --->   Operation 48 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %p_cast" [../src/ban.cpp:193]   --->   Operation 49 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%empty_57 = add i6 %sub_ln193, i6 2" [../src/ban.cpp:193]   --->   Operation 50 'add' 'empty_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast6 = zext i6 %empty_57" [../src/ban.cpp:193]   --->   Operation 51 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%b_1_addr_13 = getelementptr i32 %b_1, i64 0, i64 %p_cast6" [../src/ban.cpp:193]   --->   Operation 52 'getelementptr' 'b_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 53 'alloca' 'aux' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr" [../src/ban.cpp:193]   --->   Operation 54 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%b_1_load_20 = load i6 %b_1_addr_12" [../src/ban.cpp:173]   --->   Operation 55 'load' 'b_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%b_1_load_10 = load i6 %b_1_addr_13" [../src/ban.cpp:173]   --->   Operation 56 'load' 'b_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 0, i3 %i" [../src/ban.cpp:169]   --->   Operation 57 'store' 'store_ln169' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%b_p_read21 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read"   --->   Operation 58 'read' 'b_p_read21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset"   --->   Operation 59 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%this_p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read"   --->   Operation 60 'read' 'this_p_read_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 61 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_read117 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 62 'read' 'p_read117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_read16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 63 'read' 'p_read16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i4 %this_1_offset_read" [../src/ban.cpp:173]   --->   Operation 64 'zext' 'zext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_115 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:173]   --->   Operation 65 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%sub_ln173 = sub i6 %tmp_115, i6 %zext_ln173_1" [../src/ban.cpp:173]   --->   Operation 66 'sub' 'sub_ln173' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr" [../src/ban.cpp:193]   --->   Operation 67 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 68 [1/2] (1.23ns)   --->   "%b_1_load_20 = load i6 %b_1_addr_12" [../src/ban.cpp:173]   --->   Operation 68 'load' 'b_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%b_1_load_10 = load i6 %b_1_addr_13" [../src/ban.cpp:173]   --->   Operation 69 'load' 'b_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln169 = br void" [../src/ban.cpp:169]   --->   Operation 70 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.69>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%i_26 = load i3 %i" [../src/ban.cpp:172]   --->   Operation 71 'load' 'i_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_26" [../src/ban.cpp:169]   --->   Operation 72 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i3 %i_26" [../src/ban.cpp:173]   --->   Operation 73 'zext' 'zext_ln173_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln173 = add i6 %sub_ln173, i6 %zext_ln173_3" [../src/ban.cpp:173]   --->   Operation 74 'add' 'add_ln173' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln173_4 = zext i6 %add_ln173" [../src/ban.cpp:173]   --->   Operation 75 'zext' 'zext_ln173_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%b_1_addr_14 = getelementptr i32 %b_1, i64 0, i64 %zext_ln173_4" [../src/ban.cpp:173]   --->   Operation 76 'getelementptr' 'b_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_26, i3 5" [../src/ban.cpp:169]   --->   Operation 77 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 78 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_26, i3 1" [../src/ban.cpp:169]   --->   Operation 79 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split11_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader" [../src/ban.cpp:169]   --->   Operation 80 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_26, i3 3" [../src/ban.cpp:172]   --->   Operation 81 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%b_1_load_17 = load i6 %b_1_addr_14" [../src/ban.cpp:173]   --->   Operation 82 'load' 'b_1_load_17' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 83 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_26, i3 7" [../src/ban.cpp:172]   --->   Operation 83 'add' 'add_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.58ns)   --->   "%icmp_ln172_12 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 84 'icmp' 'icmp_ln172_12' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i3 %add_ln172" [../src/ban.cpp:173]   --->   Operation 85 'sext' 'sext_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln173_2 = add i6 %sub_ln173, i6 %sext_ln173" [../src/ban.cpp:173]   --->   Operation 86 'add' 'add_ln173_2' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %add_ln173_2" [../src/ban.cpp:173]   --->   Operation 87 'zext' 'zext_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%b_1_addr_15 = getelementptr i32 %b_1, i64 0, i64 %zext_ln173" [../src/ban.cpp:173]   --->   Operation 88 'getelementptr' 'b_1_addr_15' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (1.23ns)   --->   "%b_1_load_18 = load i6 %b_1_addr_15" [../src/ban.cpp:173]   --->   Operation 89 'load' 'b_1_load_18' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 90 [1/1] (0.67ns)   --->   "%add_ln172_7 = add i3 %i_26, i3 6" [../src/ban.cpp:172]   --->   Operation 90 'add' 'add_ln172_7' <Predicate = (!icmp_ln169)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.58ns)   --->   "%icmp_ln172_13 = icmp_ult  i3 %add_ln172_7, i3 3" [../src/ban.cpp:172]   --->   Operation 91 'icmp' 'icmp_ln172_13' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln173_1 = sext i3 %add_ln172_7" [../src/ban.cpp:173]   --->   Operation 92 'sext' 'sext_ln173_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.78ns)   --->   "%add_ln173_3 = add i6 %sub_ln173, i6 %sext_ln173_1" [../src/ban.cpp:173]   --->   Operation 93 'add' 'add_ln173_3' <Predicate = (!icmp_ln169)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln173_5 = zext i6 %add_ln173_3" [../src/ban.cpp:173]   --->   Operation 94 'zext' 'zext_ln173_5' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%b_1_addr_16 = getelementptr i32 %b_1, i64 0, i64 %zext_ln173_5" [../src/ban.cpp:173]   --->   Operation 95 'getelementptr' 'b_1_addr_16' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (1.23ns)   --->   "%b_1_load_19 = load i6 %b_1_addr_16" [../src/ban.cpp:173]   --->   Operation 96 'load' 'b_1_load_19' <Predicate = (!icmp_ln169)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 97 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%i_20 = alloca i32 1"   --->   Operation 98 'alloca' 'i_20' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%num_res_2 = alloca i32 1"   --->   Operation 99 'alloca' 'num_res_2' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%num_res_2_7 = alloca i32 1"   --->   Operation 100 'alloca' 'num_res_2_7' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%num_res_2_03 = alloca i32 1"   --->   Operation 101 'alloca' 'num_res_2_03' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 0, i2 %i_20" [../src/ban.cpp:187]   --->   Operation 102 'store' 'store_ln187' <Predicate = (icmp_ln169)> <Delay = 0.42>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln187 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i" [../src/ban.cpp:187]   --->   Operation 103 'br' 'br_ln187' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 104 [1/2] (1.23ns)   --->   "%b_1_load_17 = load i6 %b_1_addr_14" [../src/ban.cpp:173]   --->   Operation 104 'load' 'b_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 105 [1/2] (1.23ns)   --->   "%b_1_load_18 = load i6 %b_1_addr_15" [../src/ban.cpp:173]   --->   Operation 105 'load' 'b_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 106 [1/2] (1.23ns)   --->   "%b_1_load_19 = load i6 %b_1_addr_16" [../src/ban.cpp:173]   --->   Operation 106 'load' 'b_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 107 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %b_1_load_17, i32 %b_1_load_20" [../src/ban.cpp:173]   --->   Operation 107 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [3/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %b_1_load_18, i32 %b_1_load" [../src/ban.cpp:173]   --->   Operation 108 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_12)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [3/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %b_1_load_19, i32 %b_1_load_10" [../src/ban.cpp:173]   --->   Operation 109 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 110 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %b_1_load_17, i32 %b_1_load_20" [../src/ban.cpp:173]   --->   Operation 110 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %b_1_load_18, i32 %b_1_load" [../src/ban.cpp:173]   --->   Operation 111 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_12)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %b_1_load_19, i32 %b_1_load_10" [../src/ban.cpp:173]   --->   Operation 112 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 113 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %b_1_load_17, i32 %b_1_load_20" [../src/ban.cpp:173]   --->   Operation 113 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %b_1_load_18, i32 %b_1_load" [../src/ban.cpp:173]   --->   Operation 114 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_12)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %b_1_load_19, i32 %b_1_load_10" [../src/ban.cpp:173]   --->   Operation 115 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_13)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 116 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 116 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 117 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 117 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 118 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 118 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.88>
ST_11 : Operation 119 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 119 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.44ns)   --->   "%tmp_118 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 120 'select' 'tmp_118' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 121 [4/4] (6.43ns)   --->   "%tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 121 'fadd' 'tmp2_14' <Predicate = (icmp_ln172_12)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 122 [3/4] (6.43ns)   --->   "%tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 122 'fadd' 'tmp2_14' <Predicate = (icmp_ln172_12)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 123 [2/4] (6.43ns)   --->   "%tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 123 'fadd' 'tmp2_14' <Predicate = (icmp_ln172_12)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.88>
ST_15 : Operation 124 [1/4] (6.43ns)   --->   "%tmp2_14 = fadd i32 %tmp_118, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 124 'fadd' 'tmp2_14' <Predicate = (icmp_ln172_12)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 125 [1/1] (0.44ns)   --->   "%tmp_122 = select i1 %icmp_ln172_12, i32 %tmp2_14, i32 %tmp_118" [../src/ban.cpp:172]   --->   Operation 125 'select' 'tmp_122' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 126 [4/4] (6.43ns)   --->   "%tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 126 'fadd' 'tmp2_15' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 127 [3/4] (6.43ns)   --->   "%tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 127 'fadd' 'tmp2_15' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 128 [2/4] (6.43ns)   --->   "%tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 128 'fadd' 'tmp2_15' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.88>
ST_19 : Operation 129 [1/4] (6.43ns)   --->   "%tmp2_15 = fadd i32 %tmp_122, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 129 'fadd' 'tmp2_15' <Predicate = (icmp_ln172_13)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 130 [1/1] (0.44ns)   --->   "%tmp_124 = select i1 %icmp_ln172_13, i32 %tmp2_15, i32 %tmp_122" [../src/ban.cpp:172]   --->   Operation 130 'select' 'tmp_124' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../src/ban.cpp:169]   --->   Operation 131 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %zext_ln169" [../src/ban.cpp:177]   --->   Operation 132 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_124, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 133 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 1.01>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%i_27 = load i2 %i_20" [../src/ban.cpp:187]   --->   Operation 135 'load' 'i_27' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %i_27" [../src/ban.cpp:187]   --->   Operation 136 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.44ns)   --->   "%icmp_ln187 = icmp_eq  i2 %i_27, i2 3" [../src/ban.cpp:187]   --->   Operation 137 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 138 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.54ns)   --->   "%add_ln187 = add i2 %i_27, i2 1" [../src/ban.cpp:187]   --->   Operation 139 'add' 'add_ln187' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %.split9, void %_ZN3Ban4_mulEPKfS1_Pf.exit" [../src/ban.cpp:187]   --->   Operation 140 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%aux_addr_3 = getelementptr i32 %aux, i64 0, i64 %zext_ln187" [../src/ban.cpp:188]   --->   Operation 141 'getelementptr' 'aux_addr_3' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 142 [2/2] (0.67ns)   --->   "%num_res_0 = load i3 %aux_addr_3" [../src/ban.cpp:188]   --->   Operation 142 'load' 'num_res_0' <Predicate = (!icmp_ln187)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%i_21 = alloca i32 1"   --->   Operation 143 'alloca' 'i_21' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%agg_result_num2_0 = alloca i32 1"   --->   Operation 144 'alloca' 'agg_result_num2_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%agg_result_num12_0 = alloca i32 1"   --->   Operation 145 'alloca' 'agg_result_num12_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%agg_result_num_0 = alloca i32 1"   --->   Operation 146 'alloca' 'agg_result_num_0' <Predicate = (icmp_ln187)> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (1.01ns)   --->   "%p = add i32 %b_p_read21, i32 %this_p_read_6" [../src/ban.cpp:195]   --->   Operation 147 'add' 'p' <Predicate = (icmp_ln187)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %p_read16, i32 %agg_result_num_0" [../src/ban.cpp:21]   --->   Operation 148 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_21 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %p_read117, i32 %agg_result_num12_0" [../src/ban.cpp:21]   --->   Operation 149 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_21 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %p_read_18, i32 %agg_result_num2_0" [../src/ban.cpp:21]   --->   Operation 150 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_21 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 0, i2 %i_21" [../src/ban.cpp:21]   --->   Operation 151 'store' 'store_ln21' <Predicate = (icmp_ln187)> <Delay = 0.42>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [../src/ban.cpp:21]   --->   Operation 152 'br' 'br_ln21' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.67>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln187 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../src/ban.cpp:187]   --->   Operation 153 'specloopname' 'specloopname_ln187' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/2] (0.67ns)   --->   "%num_res_0 = load i3 %aux_addr_3" [../src/ban.cpp:188]   --->   Operation 154 'load' 'num_res_0' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_22 : Operation 155 [1/1] (0.58ns)   --->   "%switch_ln188 = switch i2 %i_27, void %branch2, i2 0, void %.split9..split96_crit_edge, i2 1, void %branch1" [../src/ban.cpp:188]   --->   Operation 155 'switch' 'switch_ln188' <Predicate = true> <Delay = 0.58>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %num_res_0, i32 %num_res_2_7" [../src/ban.cpp:188]   --->   Operation 156 'store' 'store_ln188' <Predicate = (i_27 == 1)> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split96" [../src/ban.cpp:188]   --->   Operation 157 'br' 'br_ln188' <Predicate = (i_27 == 1)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %num_res_0, i32 %num_res_2" [../src/ban.cpp:188]   --->   Operation 158 'store' 'store_ln188' <Predicate = (i_27 == 0)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split96" [../src/ban.cpp:188]   --->   Operation 159 'br' 'br_ln188' <Predicate = (i_27 == 0)> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln188 = store i32 %num_res_0, i32 %num_res_2_03" [../src/ban.cpp:188]   --->   Operation 160 'store' 'store_ln188' <Predicate = (i_27 != 0 & i_27 != 1)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln188 = br void %.split96" [../src/ban.cpp:188]   --->   Operation 161 'br' 'br_ln188' <Predicate = (i_27 != 0 & i_27 != 1)> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.42ns)   --->   "%store_ln187 = store i2 %add_ln187, i2 %i_20" [../src/ban.cpp:187]   --->   Operation 162 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i"   --->   Operation 163 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 23 <SV = 4> <Delay = 2.78>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "%i_28 = load i2 %i_21" [../src/ban.cpp:21]   --->   Operation 164 'load' 'i_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%agg_result_num2_0_load = load i32 %agg_result_num2_0"   --->   Operation 165 'load' 'agg_result_num2_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%agg_result_num12_0_load = load i32 %agg_result_num12_0"   --->   Operation 166 'load' 'agg_result_num12_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%agg_result_num_0_load = load i32 %agg_result_num_0"   --->   Operation 167 'load' 'agg_result_num_0_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i_28, i2 3" [../src/ban.cpp:21]   --->   Operation 168 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 169 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i_28, i2 1" [../src/ban.cpp:21]   --->   Operation 170 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split7, void %_ZN3BanC2EiPKfb.21.exit" [../src/ban.cpp:21]   --->   Operation 171 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%num_res_2_load = load i32 %num_res_2" [../src/ban.cpp:22]   --->   Operation 172 'load' 'num_res_2_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%num_res_2_7_load = load i32 %num_res_2_7" [../src/ban.cpp:22]   --->   Operation 173 'load' 'num_res_2_7_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%num_res_2_03_load = load i32 %num_res_2_03" [../src/ban.cpp:22]   --->   Operation 174 'load' 'num_res_2_03_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../src/ban.cpp:21]   --->   Operation 175 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.47ns)   --->   "%tmp_117 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_res_2_load, i32 %num_res_2_7_load, i32 %num_res_2_03_load, i2 %i_28" [../src/ban.cpp:22]   --->   Operation 176 'mux' 'tmp_117' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 177 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i_28, void %branch8, i2 0, void %.split7..split732_crit_edge, i2 1, void %branch7" [../src/ban.cpp:22]   --->   Operation 177 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_23 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %tmp_117, i32 %agg_result_num12_0" [../src/ban.cpp:22]   --->   Operation 178 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_28 == 1)> <Delay = 0.42>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split732" [../src/ban.cpp:22]   --->   Operation 179 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_28 == 1)> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %tmp_117, i32 %agg_result_num_0" [../src/ban.cpp:22]   --->   Operation 180 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_28 == 0)> <Delay = 0.42>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split732" [../src/ban.cpp:22]   --->   Operation 181 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_28 == 0)> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %tmp_117, i32 %agg_result_num2_0" [../src/ban.cpp:22]   --->   Operation 182 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i_28 != 0 & i_28 != 1)> <Delay = 0.42>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split732" [../src/ban.cpp:22]   --->   Operation 183 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i_28 != 0 & i_28 != 1)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i_21" [../src/ban.cpp:21]   --->   Operation 184 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 185 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_23 : Operation 186 [2/2] (2.78ns)   --->   "%tmp_116 = fcmp_oeq  i32 %agg_result_num_0_load, i32 0" [../src/ban.cpp:77]   --->   Operation 186 'fcmp' 'tmp_116' <Predicate = (icmp_ln21)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 5> <Delay = 3.54>
ST_24 : Operation 187 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0_load" [../src/ban.cpp:77]   --->   Operation 187 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 188 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 189 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 190 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:77]   --->   Operation 190 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (1.05ns)   --->   "%icmp_ln77_7 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 191 'icmp' 'icmp_ln77_7' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_7, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 192 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 193 [1/2] (2.78ns)   --->   "%tmp_116 = fcmp_oeq  i32 %agg_result_num_0_load, i32 0" [../src/ban.cpp:77]   --->   Operation 193 'fcmp' 'tmp_116' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_116" [../src/ban.cpp:77]   --->   Operation 194 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 195 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_24 : Operation 196 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i32 %idx_tmp_loc"   --->   Operation 196 'call' 'call_ln0' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 6> <Delay = 0.44>
ST_25 : Operation 197 [1/2] (0.44ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i32 %idx_tmp_loc"   --->   Operation 197 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 7> <Delay = 1.41>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 198 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 199 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %idx_tmp_loc_load"   --->   Operation 199 'trunc' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 200 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 200 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 201 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 201 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_26 : Operation 202 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_61, i2 3" [../src/ban.cpp:92]   --->   Operation 202 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [2/2] (0.42ns)   --->   "%call_ln92 = call void @mul_body_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i2 %empty_61, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 203 'call' 'call_ln92' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 8> <Delay = 0.44>
ST_27 : Operation 204 [1/2] (0.44ns)   --->   "%call_ln92 = call void @mul_body_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_load, i32 %agg_result_num12_0_load, i32 %agg_result_num2_0_load, i2 %empty_61, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 204 'call' 'call_ln92' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 9> <Delay = 2.01>
ST_28 : Operation 205 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc_load = load i32 %agg_result_num_2_loc"   --->   Operation 205 'load' 'agg_result_num_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc_load = load i32 %agg_result_num12_2_loc"   --->   Operation 206 'load' 'agg_result_num12_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc_load = load i32 %agg_result_num2_2_loc"   --->   Operation 207 'load' 'agg_result_num2_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_61" [../src/ban.cpp:92]   --->   Operation 208 'sub' 'sub_ln92' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 209 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 209 'add' 'base' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 210 'xor' 'xor_ln100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 211 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 212 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %sext_ln100, i32 %p" [../src/ban.cpp:100]   --->   Operation 212 'add' 'tmp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 213 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 214 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 214 'br' 'br_ln104' <Predicate = true> <Delay = 0.47>

State 29 <SV = 10> <Delay = 1.18>
ST_29 : Operation 215 [1/1] (0.00ns)   --->   "%agg_result_num_4 = phi i32 %agg_result_num_0_load, void %.preheader.preheader, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 215 'phi' 'agg_result_num_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 216 [1/1] (0.00ns)   --->   "%agg_result_num12_4 = phi i32 %agg_result_num12_0_load, void %.preheader.preheader, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 216 'phi' 'agg_result_num12_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 217 [1/1] (0.00ns)   --->   "%agg_result_num2_4 = phi i32 %agg_result_num2_0_load, void %.preheader.preheader, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 217 'phi' 'agg_result_num2_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 218 [1/1] (0.00ns)   --->   "%base_0_lcssa_i3336 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 218 'phi' 'base_0_lcssa_i3336' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i3336" [../src/ban.cpp:104]   --->   Operation 219 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 220 [1/1] (0.44ns)   --->   "%icmp_ln104_7 = icmp_ne  i2 %base_0_lcssa_i3336, i2 3" [../src/ban.cpp:104]   --->   Operation 220 'icmp' 'icmp_ln104_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 221 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 221 'add' 'add_ln104' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 222 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_7, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 222 'select' 'select_ln104' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 223 [2/2] (0.42ns)   --->   "%call_ln97 = call void @mul_body_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 223 'call' 'call_ln97' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 11> <Delay = 1.13>
ST_30 : Operation 224 [1/2] (1.13ns)   --->   "%call_ln97 = call void @mul_body_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i3336, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 224 'call' 'call_ln97' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 12> <Delay = 0.47>
ST_31 : Operation 225 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp, void %.lr.ph7.i"   --->   Operation 225 'phi' 'agg_result_p_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 226 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc_load = load i32 %agg_result_num_5_loc"   --->   Operation 226 'load' 'agg_result_num_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 227 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc_load = load i32 %agg_result_num12_5_loc"   --->   Operation 227 'load' 'agg_result_num12_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 228 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc_load = load i32 %agg_result_num2_5_loc"   --->   Operation 228 'load' 'agg_result_num2_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 229 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 229 'br' 'br_ln0' <Predicate = true> <Delay = 0.47>

State 32 <SV = 13> <Delay = 0.00>
ST_32 : Operation 230 [1/1] (0.00ns)   --->   "%agg_result_num_7 = phi i32 %agg_result_num_5_loc_load, void %.lr.ph.i, i32 %agg_result_num_0_load, void %_ZN3BanC2EiPKfb.21.exit, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 230 'phi' 'agg_result_num_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 231 [1/1] (0.00ns)   --->   "%agg_result_num12_7 = phi i32 %agg_result_num12_5_loc_load, void %.lr.ph.i, i32 %agg_result_num12_0_load, void %_ZN3BanC2EiPKfb.21.exit, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 231 'phi' 'agg_result_num12_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 232 [1/1] (0.00ns)   --->   "%agg_result_num2_7 = phi i32 %agg_result_num2_5_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_load, void %_ZN3BanC2EiPKfb.21.exit, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 232 'phi' 'agg_result_num2_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 233 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %p, void %_ZN3BanC2EiPKfb.21.exit, i32 %tmp, void %.lr.ph7.i"   --->   Operation 233 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 234 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban.cpp:200]   --->   Operation 234 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 235 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_7" [../src/ban.cpp:200]   --->   Operation 235 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 236 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num12_7" [../src/ban.cpp:200]   --->   Operation 236 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 237 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_7" [../src/ban.cpp:200]   --->   Operation 237 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln200 = ret i128 %mrv_3" [../src/ban.cpp:200]   --->   Operation 238 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ this_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                           (alloca           ) [ 011111111111111111111000000000000]
b_1_offset_read             (read             ) [ 000000000000000000000000000000000]
agg_result_num2_5_loc       (alloca           ) [ 001111111111111111111111111111110]
agg_result_num12_5_loc      (alloca           ) [ 001111111111111111111111111111110]
agg_result_num_5_loc        (alloca           ) [ 001111111111111111111111111111110]
agg_result_num2_2_loc       (alloca           ) [ 001111111111111111111111111110000]
agg_result_num12_2_loc      (alloca           ) [ 001111111111111111111111111110000]
agg_result_num_2_loc        (alloca           ) [ 001111111111111111111111111110000]
idx_tmp_loc                 (alloca           ) [ 001111111111111111111111111000000]
zext_ln193                  (zext             ) [ 000000000000000000000000000000000]
tmp_114                     (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln193                   (sub              ) [ 000000000000000000000000000000000]
zext_ln193_1                (zext             ) [ 000000000000000000000000000000000]
b_1_addr_12                 (getelementptr    ) [ 001000000000000000000000000000000]
empty                       (add              ) [ 000000000000000000000000000000000]
p_cast                      (zext             ) [ 000000000000000000000000000000000]
b_1_addr                    (getelementptr    ) [ 001000000000000000000000000000000]
empty_57                    (add              ) [ 000000000000000000000000000000000]
p_cast6                     (zext             ) [ 000000000000000000000000000000000]
b_1_addr_13                 (getelementptr    ) [ 001000000000000000000000000000000]
aux                         (alloca           ) [ 001111111111111111111110000000000]
store_ln169                 (store            ) [ 000000000000000000000000000000000]
b_p_read21                  (read             ) [ 000111111111111111111110000000000]
this_1_offset_read          (read             ) [ 000000000000000000000000000000000]
this_p_read_6               (read             ) [ 000111111111111111111110000000000]
p_read_18                   (read             ) [ 000111111111111111111110000000000]
p_read117                   (read             ) [ 000111111111111111111110000000000]
p_read16                    (read             ) [ 000111111111111111111110000000000]
zext_ln173_1                (zext             ) [ 000000000000000000000000000000000]
tmp_115                     (bitconcatenate   ) [ 000000000000000000000000000000000]
sub_ln173                   (sub              ) [ 000111111111111111111000000000000]
b_1_load                    (load             ) [ 000111111111111111111000000000000]
b_1_load_20                 (load             ) [ 000111111111111111111000000000000]
b_1_load_10                 (load             ) [ 000111111111111111111000000000000]
br_ln169                    (br               ) [ 000000000000000000000000000000000]
i_26                        (load             ) [ 000000000000000000000000000000000]
zext_ln169                  (zext             ) [ 000011111111111111111000000000000]
zext_ln173_3                (zext             ) [ 000000000000000000000000000000000]
add_ln173                   (add              ) [ 000000000000000000000000000000000]
zext_ln173_4                (zext             ) [ 000000000000000000000000000000000]
b_1_addr_14                 (getelementptr    ) [ 000010000000000000000000000000000]
icmp_ln169                  (icmp             ) [ 000111111111111111111000000000000]
empty_58                    (speclooptripcount) [ 000000000000000000000000000000000]
add_ln169                   (add              ) [ 000000000000000000000000000000000]
br_ln169                    (br               ) [ 000000000000000000000000000000000]
icmp_ln172                  (icmp             ) [ 000011111111000000000000000000000]
add_ln172                   (add              ) [ 000000000000000000000000000000000]
icmp_ln172_12               (icmp             ) [ 000011111111111100000000000000000]
sext_ln173                  (sext             ) [ 000000000000000000000000000000000]
add_ln173_2                 (add              ) [ 000000000000000000000000000000000]
zext_ln173                  (zext             ) [ 000000000000000000000000000000000]
b_1_addr_15                 (getelementptr    ) [ 000010000000000000000000000000000]
add_ln172_7                 (add              ) [ 000000000000000000000000000000000]
icmp_ln172_13               (icmp             ) [ 000011111111111111110000000000000]
sext_ln173_1                (sext             ) [ 000000000000000000000000000000000]
add_ln173_3                 (add              ) [ 000000000000000000000000000000000]
zext_ln173_5                (zext             ) [ 000000000000000000000000000000000]
b_1_addr_16                 (getelementptr    ) [ 000010000000000000000000000000000]
store_ln169                 (store            ) [ 000000000000000000000000000000000]
i_20                        (alloca           ) [ 000111111111111111111110000000000]
num_res_2                   (alloca           ) [ 000000000000000000000111000000000]
num_res_2_7                 (alloca           ) [ 000000000000000000000111000000000]
num_res_2_03                (alloca           ) [ 000000000000000000000111000000000]
store_ln187                 (store            ) [ 000000000000000000000000000000000]
br_ln187                    (br               ) [ 000000000000000000000000000000000]
b_1_load_17                 (load             ) [ 000001110000000000000000000000000]
b_1_load_18                 (load             ) [ 000001110000000000000000000000000]
b_1_load_19                 (load             ) [ 000001110000000000000000000000000]
mul_i_i                     (fmul             ) [ 000000001111000000000000000000000]
mul_1_i_i                   (fmul             ) [ 000000001111111100000000000000000]
mul_2_i_i                   (fmul             ) [ 000000001111111111110000000000000]
tmp2                        (fadd             ) [ 000000000000000000000000000000000]
tmp_118                     (select           ) [ 000000000000111100000000000000000]
tmp2_14                     (fadd             ) [ 000000000000000000000000000000000]
tmp_122                     (select           ) [ 000000000000000011110000000000000]
tmp2_15                     (fadd             ) [ 000000000000000000000000000000000]
tmp_124                     (select           ) [ 000000000000000000001000000000000]
specloopname_ln169          (specloopname     ) [ 000000000000000000000000000000000]
aux_addr                    (getelementptr    ) [ 000000000000000000000000000000000]
store_ln177                 (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000]
i_27                        (load             ) [ 000000000000000000000010000000000]
zext_ln187                  (zext             ) [ 000000000000000000000000000000000]
icmp_ln187                  (icmp             ) [ 000000000000000000000110000000000]
empty_59                    (speclooptripcount) [ 000000000000000000000000000000000]
add_ln187                   (add              ) [ 000000000000000000000010000000000]
br_ln187                    (br               ) [ 000000000000000000000000000000000]
aux_addr_3                  (getelementptr    ) [ 000000000000000000000010000000000]
i_21                        (alloca           ) [ 000000000000000000000111000000000]
agg_result_num2_0           (alloca           ) [ 000000000000000000000111000000000]
agg_result_num12_0          (alloca           ) [ 000000000000000000000111000000000]
agg_result_num_0            (alloca           ) [ 000000000000000000000111000000000]
p                           (add              ) [ 000000000000000000000001111111111]
store_ln21                  (store            ) [ 000000000000000000000000000000000]
store_ln21                  (store            ) [ 000000000000000000000000000000000]
store_ln21                  (store            ) [ 000000000000000000000000000000000]
store_ln21                  (store            ) [ 000000000000000000000000000000000]
br_ln21                     (br               ) [ 000000000000000000000000000000000]
specloopname_ln187          (specloopname     ) [ 000000000000000000000000000000000]
num_res_0                   (load             ) [ 000000000000000000000000000000000]
switch_ln188                (switch           ) [ 000000000000000000000000000000000]
store_ln188                 (store            ) [ 000000000000000000000000000000000]
br_ln188                    (br               ) [ 000000000000000000000000000000000]
store_ln188                 (store            ) [ 000000000000000000000000000000000]
br_ln188                    (br               ) [ 000000000000000000000000000000000]
store_ln188                 (store            ) [ 000000000000000000000000000000000]
br_ln188                    (br               ) [ 000000000000000000000000000000000]
store_ln187                 (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000]
i_28                        (load             ) [ 000000000000000000000001000000000]
agg_result_num2_0_load      (load             ) [ 000000000000000000000000111111111]
agg_result_num12_0_load     (load             ) [ 000000000000000000000000111111111]
agg_result_num_0_load       (load             ) [ 000000000000000000000000111111111]
icmp_ln21                   (icmp             ) [ 000000000000000000000001000000000]
empty_60                    (speclooptripcount) [ 000000000000000000000000000000000]
add_ln21                    (add              ) [ 000000000000000000000000000000000]
br_ln21                     (br               ) [ 000000000000000000000000000000000]
num_res_2_load              (load             ) [ 000000000000000000000000000000000]
num_res_2_7_load            (load             ) [ 000000000000000000000000000000000]
num_res_2_03_load           (load             ) [ 000000000000000000000000000000000]
specloopname_ln21           (specloopname     ) [ 000000000000000000000000000000000]
tmp_117                     (mux              ) [ 000000000000000000000000000000000]
switch_ln22                 (switch           ) [ 000000000000000000000000000000000]
store_ln22                  (store            ) [ 000000000000000000000000000000000]
br_ln22                     (br               ) [ 000000000000000000000000000000000]
store_ln22                  (store            ) [ 000000000000000000000000000000000]
br_ln22                     (br               ) [ 000000000000000000000000000000000]
store_ln22                  (store            ) [ 000000000000000000000000000000000]
br_ln22                     (br               ) [ 000000000000000000000000000000000]
store_ln21                  (store            ) [ 000000000000000000000000000000000]
br_ln0                      (br               ) [ 000000000000000000000000000000000]
bitcast_ln77                (bitcast          ) [ 000000000000000000000000000000000]
tmp_s                       (partselect       ) [ 000000000000000000000000000000000]
trunc_ln77                  (trunc            ) [ 000000000000000000000000000000000]
icmp_ln77                   (icmp             ) [ 000000000000000000000000000000000]
icmp_ln77_7                 (icmp             ) [ 000000000000000000000000000000000]
or_ln77                     (or               ) [ 000000000000000000000000000000000]
tmp_116                     (fcmp             ) [ 000000000000000000000000000000000]
and_ln77                    (and              ) [ 000000000000000000000000100000000]
br_ln77                     (br               ) [ 000000000000000000000000111111111]
call_ln0                    (call             ) [ 000000000000000000000000000000000]
idx_tmp_loc_load            (load             ) [ 000000000000000000000000000000000]
empty_61                    (trunc            ) [ 000000000000000000000000000110000]
icmp_ln92                   (icmp             ) [ 000000000000000000000000001000000]
br_ln92                     (br               ) [ 000000000000000000000000001111110]
xor_ln92                    (xor              ) [ 000000000000000000000000000100000]
call_ln92                   (call             ) [ 000000000000000000000000000000000]
agg_result_num_2_loc_load   (load             ) [ 000000000000000000000000101011111]
agg_result_num12_2_loc_load (load             ) [ 000000000000000000000000101011111]
agg_result_num2_2_loc_load  (load             ) [ 000000000000000000000000101011111]
sub_ln92                    (sub              ) [ 000000000000000000000000000000000]
base                        (add              ) [ 000000000000000000000000001011000]
xor_ln100                   (xor              ) [ 000000000000000000000000000000000]
sext_ln100                  (sext             ) [ 000000000000000000000000000000000]
tmp                         (add              ) [ 000000000000000000000000101011111]
icmp_ln104                  (icmp             ) [ 000000000000000000000000000010000]
br_ln104                    (br               ) [ 000000000000000000000000101011111]
agg_result_num_4            (phi              ) [ 000000000000000000000000000001100]
agg_result_num12_4          (phi              ) [ 000000000000000000000000000001100]
agg_result_num2_4           (phi              ) [ 000000000000000000000000000001100]
base_0_lcssa_i3336          (phi              ) [ 000000000000000000000000000001100]
zext_ln104                  (zext             ) [ 000000000000000000000000000000000]
icmp_ln104_7                (icmp             ) [ 000000000000000000000000000000000]
add_ln104                   (add              ) [ 000000000000000000000000000000000]
select_ln104                (select           ) [ 000000000000000000000000000000100]
call_ln97                   (call             ) [ 000000000000000000000000000000000]
agg_result_p_0              (phi              ) [ 000000000000000000000000100111111]
agg_result_num_5_loc_load   (load             ) [ 000000000000000000000000100010011]
agg_result_num12_5_loc_load (load             ) [ 000000000000000000000000100010011]
agg_result_num2_5_loc_load  (load             ) [ 000000000000000000000000100010011]
br_ln0                      (br               ) [ 000000000000000000000000100010011]
agg_result_num_7            (phi              ) [ 000000000000000000000000000000001]
agg_result_num12_7          (phi              ) [ 000000000000000000000000000000001]
agg_result_num2_7           (phi              ) [ 000000000000000000000000000000001]
this_p_write_assign         (phi              ) [ 000000000000000000000000000000001]
mrv                         (insertvalue      ) [ 000000000000000000000000000000000]
mrv_1                       (insertvalue      ) [ 000000000000000000000000000000000]
mrv_2                       (insertvalue      ) [ 000000000000000000000000000000000]
mrv_3                       (insertvalue      ) [ 000000000000000000000000000000000]
ret_ln200                   (ret              ) [ 000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="this_p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="this_1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_p_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_1_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="agg_result_num2_5_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_5_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="agg_result_num12_5_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_5_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="agg_result_num_5_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_5_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="agg_result_num2_2_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_2_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="agg_result_num12_2_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_2_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="agg_result_num_2_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_2_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="idx_tmp_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="aux_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_20_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_20/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="num_res_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="num_res_2_7_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_7/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="num_res_2_03_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_03/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_21_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_21/21 "/>
</bind>
</comp>

<comp id="150" class="1004" name="agg_result_num2_0_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_0/21 "/>
</bind>
</comp>

<comp id="154" class="1004" name="agg_result_num12_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_0/21 "/>
</bind>
</comp>

<comp id="158" class="1004" name="agg_result_num_0_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_0/21 "/>
</bind>
</comp>

<comp id="162" class="1004" name="b_1_offset_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_offset_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="b_p_read21_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read21/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="this_1_offset_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_offset_read/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="this_p_read_6_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read_6/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read_18_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_read117_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read117/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_read16_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read16/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="b_1_addr_12_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_12/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="b_1_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="b_1_addr_13_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_13/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="32" slack="0"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="235" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="1"/>
<pin id="233" dir="1" index="7" bw="32" slack="1"/>
<pin id="237" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load/1 b_1_load_20/1 b_1_load_10/1 b_1_load_17/3 b_1_load_18/3 b_1_load_19/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="b_1_addr_14_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_14/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="b_1_addr_15_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="6" slack="0"/>
<pin id="253" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_15/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="b_1_addr_16_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="6" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_16/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="aux_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="3" slack="17"/>
<pin id="269" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/20 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="1"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln177/20 num_res_0/21 "/>
</bind>
</comp>

<comp id="277" class="1004" name="aux_addr_3_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="2" slack="0"/>
<pin id="281" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr_3/21 "/>
</bind>
</comp>

<comp id="284" class="1005" name="agg_result_num_4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_4 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="agg_result_num_4_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="6"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_4/29 "/>
</bind>
</comp>

<comp id="294" class="1005" name="agg_result_num12_4_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num12_4 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="agg_result_num12_4_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="6"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num12_4/29 "/>
</bind>
</comp>

<comp id="304" class="1005" name="agg_result_num2_4_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_4 (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="agg_result_num2_4_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="6"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_4/29 "/>
</bind>
</comp>

<comp id="314" class="1005" name="base_0_lcssa_i3336_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="1"/>
<pin id="316" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i3336 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="base_0_lcssa_i3336_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="3"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="2" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i3336/29 "/>
</bind>
</comp>

<comp id="326" class="1005" name="agg_result_p_0_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="agg_result_p_0_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="5"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="3"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/31 "/>
</bind>
</comp>

<comp id="338" class="1005" name="agg_result_num_7_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_7 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="agg_result_num_7_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="32" slack="9"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_7/32 "/>
</bind>
</comp>

<comp id="349" class="1005" name="agg_result_num12_7_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="351" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num12_7 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="agg_result_num12_7_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="32" slack="9"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num12_7/32 "/>
</bind>
</comp>

<comp id="360" class="1005" name="agg_result_num2_7_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="362" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_7 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="agg_result_num2_7_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="32" slack="9"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_7/32 "/>
</bind>
</comp>

<comp id="371" class="1005" name="this_p_write_assign_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="this_p_write_assign_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="10"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="4" bw="32" slack="4"/>
<pin id="380" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/32 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="1"/>
<pin id="386" dir="0" index="2" bw="32" slack="1"/>
<pin id="387" dir="0" index="3" bw="32" slack="1"/>
<pin id="388" dir="0" index="4" bw="32" slack="5"/>
<pin id="389" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/24 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="3"/>
<pin id="394" dir="0" index="2" bw="32" slack="3"/>
<pin id="395" dir="0" index="3" bw="32" slack="3"/>
<pin id="396" dir="0" index="4" bw="2" slack="0"/>
<pin id="397" dir="0" index="5" bw="2" slack="0"/>
<pin id="398" dir="0" index="6" bw="32" slack="7"/>
<pin id="399" dir="0" index="7" bw="32" slack="7"/>
<pin id="400" dir="0" index="8" bw="32" slack="7"/>
<pin id="401" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/26 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="0" index="3" bw="32" slack="0"/>
<pin id="408" dir="0" index="4" bw="2" slack="0"/>
<pin id="409" dir="0" index="5" bw="3" slack="0"/>
<pin id="410" dir="0" index="6" bw="32" slack="10"/>
<pin id="411" dir="0" index="7" bw="32" slack="10"/>
<pin id="412" dir="0" index="8" bw="32" slack="10"/>
<pin id="413" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/29 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/8 tmp2_14/12 tmp2_15/16 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="0" index="1" bw="32" slack="3"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="3"/>
<pin id="431" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i_i/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="0" index="1" bw="32" slack="3"/>
<pin id="435" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i_i/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_116/23 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln193_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_114_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_114/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sub_ln193_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln193/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln193_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="6" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193_1/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="empty_57_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="3" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_57/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_cast6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln169_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="3" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln173_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_115_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="6" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln173_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="4" slack="0"/>
<pin id="506" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln173/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_26_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="2"/>
<pin id="511" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_26/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln169_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln173_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_3/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln173_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="1"/>
<pin id="522" dir="0" index="1" bw="3" slack="0"/>
<pin id="523" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln173_4_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="6" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_4/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="icmp_ln169_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/3 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln169_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln172_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="0"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="add_ln172_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln172_12_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="3" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_12/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="sext_ln173_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln173_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="6" slack="1"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_2/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln173_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln172_7_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="3" slack="0"/>
<pin id="576" dir="0" index="1" bw="2" slack="0"/>
<pin id="577" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_7/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln172_13_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="3" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_13/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="sext_ln173_1_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173_1/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln173_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="6" slack="1"/>
<pin id="592" dir="0" index="1" bw="3" slack="0"/>
<pin id="593" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_3/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln173_5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_5/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln169_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="0"/>
<pin id="602" dir="0" index="1" bw="3" slack="2"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln187_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="2" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_118_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="8"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="32" slack="0"/>
<pin id="614" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_118/11 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_122_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="12"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="32" slack="4"/>
<pin id="621" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_122/15 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_124_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="16"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="32" slack="4"/>
<pin id="627" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_124/19 "/>
</bind>
</comp>

<comp id="629" class="1004" name="i_27_load_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="1"/>
<pin id="631" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_27/21 "/>
</bind>
</comp>

<comp id="632" class="1004" name="zext_ln187_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/21 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln187_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/21 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln187_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln187/21 "/>
</bind>
</comp>

<comp id="649" class="1004" name="p_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="2"/>
<pin id="651" dir="0" index="1" bw="32" slack="2"/>
<pin id="652" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/21 "/>
</bind>
</comp>

<comp id="653" class="1004" name="store_ln21_store_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="2"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/21 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln21_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="2"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/21 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln21_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="2"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/21 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln21_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/21 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln188_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="2"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/22 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln188_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="0" index="1" bw="32" slack="2"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/22 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln188_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="2"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/22 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln187_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="1"/>
<pin id="687" dir="0" index="1" bw="2" slack="2"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/22 "/>
</bind>
</comp>

<comp id="689" class="1004" name="i_28_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="2" slack="1"/>
<pin id="691" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_28/23 "/>
</bind>
</comp>

<comp id="692" class="1004" name="agg_result_num2_0_load_load_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_0_load/23 "/>
</bind>
</comp>

<comp id="695" class="1004" name="agg_result_num12_0_load_load_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_0_load/23 "/>
</bind>
</comp>

<comp id="698" class="1004" name="agg_result_num_0_load_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_0_load/23 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln21_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/23 "/>
</bind>
</comp>

<comp id="708" class="1004" name="add_ln21_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/23 "/>
</bind>
</comp>

<comp id="714" class="1004" name="num_res_2_load_load_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="2"/>
<pin id="716" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_load/23 "/>
</bind>
</comp>

<comp id="717" class="1004" name="num_res_2_7_load_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="2"/>
<pin id="719" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_7_load/23 "/>
</bind>
</comp>

<comp id="720" class="1004" name="num_res_2_03_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="2"/>
<pin id="722" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_03_load/23 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_117_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="0"/>
<pin id="725" dir="0" index="1" bw="32" slack="0"/>
<pin id="726" dir="0" index="2" bw="32" slack="0"/>
<pin id="727" dir="0" index="3" bw="32" slack="0"/>
<pin id="728" dir="0" index="4" bw="2" slack="0"/>
<pin id="729" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_117/23 "/>
</bind>
</comp>

<comp id="735" class="1004" name="store_ln22_store_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="1"/>
<pin id="738" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/23 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln22_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="1"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/23 "/>
</bind>
</comp>

<comp id="745" class="1004" name="store_ln22_store_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="0" index="1" bw="32" slack="1"/>
<pin id="748" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/23 "/>
</bind>
</comp>

<comp id="750" class="1004" name="store_ln21_store_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="0"/>
<pin id="752" dir="0" index="1" bw="2" slack="1"/>
<pin id="753" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/23 "/>
</bind>
</comp>

<comp id="755" class="1004" name="bitcast_ln77_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/24 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_s_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="0" index="2" bw="6" slack="0"/>
<pin id="762" dir="0" index="3" bw="6" slack="0"/>
<pin id="763" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/24 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln77_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="0"/>
<pin id="770" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/24 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln77_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/24 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln77_7_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="23" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_7/24 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln77_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/24 "/>
</bind>
</comp>

<comp id="790" class="1004" name="and_ln77_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/24 "/>
</bind>
</comp>

<comp id="796" class="1004" name="idx_tmp_loc_load_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="7"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/26 "/>
</bind>
</comp>

<comp id="799" class="1004" name="empty_61_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_61/26 "/>
</bind>
</comp>

<comp id="804" class="1004" name="icmp_ln92_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="3" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/26 "/>
</bind>
</comp>

<comp id="810" class="1004" name="xor_ln92_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/26 "/>
</bind>
</comp>

<comp id="817" class="1004" name="agg_result_num_2_loc_load_load_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="9"/>
<pin id="819" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_2_loc_load/28 "/>
</bind>
</comp>

<comp id="820" class="1004" name="agg_result_num12_2_loc_load_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="9"/>
<pin id="822" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_2_loc_load/28 "/>
</bind>
</comp>

<comp id="823" class="1004" name="agg_result_num2_2_loc_load_load_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="9"/>
<pin id="825" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_2_loc_load/28 "/>
</bind>
</comp>

<comp id="826" class="1004" name="sub_ln92_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="0"/>
<pin id="828" dir="0" index="1" bw="2" slack="2"/>
<pin id="829" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/28 "/>
</bind>
</comp>

<comp id="831" class="1004" name="base_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/28 "/>
</bind>
</comp>

<comp id="837" class="1004" name="xor_ln100_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="2" slack="0"/>
<pin id="839" dir="0" index="1" bw="2" slack="0"/>
<pin id="840" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/28 "/>
</bind>
</comp>

<comp id="843" class="1004" name="sext_ln100_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="2" slack="0"/>
<pin id="845" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/28 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="2" slack="0"/>
<pin id="849" dir="0" index="1" bw="32" slack="6"/>
<pin id="850" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/28 "/>
</bind>
</comp>

<comp id="852" class="1004" name="icmp_ln104_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="0" index="1" bw="1" slack="0"/>
<pin id="855" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/28 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln104_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="2" slack="0"/>
<pin id="860" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/29 "/>
</bind>
</comp>

<comp id="862" class="1004" name="icmp_ln104_7_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_7/29 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln104_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="2" slack="0"/>
<pin id="870" dir="0" index="1" bw="1" slack="0"/>
<pin id="871" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/29 "/>
</bind>
</comp>

<comp id="874" class="1004" name="select_ln104_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="3" slack="0"/>
<pin id="877" dir="0" index="2" bw="3" slack="0"/>
<pin id="878" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/29 "/>
</bind>
</comp>

<comp id="883" class="1004" name="agg_result_num_5_loc_load_load_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="12"/>
<pin id="885" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_5_loc_load/31 "/>
</bind>
</comp>

<comp id="886" class="1004" name="agg_result_num12_5_loc_load_load_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="12"/>
<pin id="888" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_5_loc_load/31 "/>
</bind>
</comp>

<comp id="889" class="1004" name="agg_result_num2_5_loc_load_load_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="12"/>
<pin id="891" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_5_loc_load/31 "/>
</bind>
</comp>

<comp id="892" class="1004" name="mrv_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="128" slack="0"/>
<pin id="894" dir="0" index="1" bw="32" slack="0"/>
<pin id="895" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/32 "/>
</bind>
</comp>

<comp id="898" class="1004" name="mrv_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="128" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/32 "/>
</bind>
</comp>

<comp id="904" class="1004" name="mrv_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="128" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/32 "/>
</bind>
</comp>

<comp id="910" class="1004" name="mrv_3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="128" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/32 "/>
</bind>
</comp>

<comp id="916" class="1005" name="i_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="0"/>
<pin id="918" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="923" class="1005" name="agg_result_num2_5_loc_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="10"/>
<pin id="925" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num2_5_loc "/>
</bind>
</comp>

<comp id="929" class="1005" name="agg_result_num12_5_loc_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="10"/>
<pin id="931" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num12_5_loc "/>
</bind>
</comp>

<comp id="935" class="1005" name="agg_result_num_5_loc_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="10"/>
<pin id="937" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="agg_result_num_5_loc "/>
</bind>
</comp>

<comp id="941" class="1005" name="agg_result_num2_2_loc_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="7"/>
<pin id="943" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="agg_result_num2_2_loc "/>
</bind>
</comp>

<comp id="947" class="1005" name="agg_result_num12_2_loc_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="7"/>
<pin id="949" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="agg_result_num12_2_loc "/>
</bind>
</comp>

<comp id="953" class="1005" name="agg_result_num_2_loc_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="7"/>
<pin id="955" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="agg_result_num_2_loc "/>
</bind>
</comp>

<comp id="959" class="1005" name="idx_tmp_loc_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="5"/>
<pin id="961" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="965" class="1005" name="b_1_addr_12_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="6" slack="1"/>
<pin id="967" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_12 "/>
</bind>
</comp>

<comp id="970" class="1005" name="b_1_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="6" slack="1"/>
<pin id="972" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="b_1_addr_13_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="6" slack="1"/>
<pin id="977" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_13 "/>
</bind>
</comp>

<comp id="980" class="1005" name="b_p_read21_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="2"/>
<pin id="982" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_p_read21 "/>
</bind>
</comp>

<comp id="985" class="1005" name="this_p_read_6_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="2"/>
<pin id="987" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="this_p_read_6 "/>
</bind>
</comp>

<comp id="990" class="1005" name="p_read_18_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="2"/>
<pin id="992" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_18 "/>
</bind>
</comp>

<comp id="995" class="1005" name="p_read117_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="2"/>
<pin id="997" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read117 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="p_read16_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="2"/>
<pin id="1002" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read16 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="sub_ln173_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="6" slack="1"/>
<pin id="1007" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln173 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="b_1_load_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="3"/>
<pin id="1014" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_1_load "/>
</bind>
</comp>

<comp id="1017" class="1005" name="b_1_load_20_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="3"/>
<pin id="1019" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_1_load_20 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="b_1_load_10_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="3"/>
<pin id="1024" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_1_load_10 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="zext_ln169_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="64" slack="17"/>
<pin id="1029" dir="1" index="1" bw="64" slack="17"/>
</pin_list>
<bind>
<opset="zext_ln169 "/>
</bind>
</comp>

<comp id="1032" class="1005" name="b_1_addr_14_reg_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="6" slack="1"/>
<pin id="1034" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_14 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="icmp_ln172_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="2"/>
<pin id="1042" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="icmp_ln172_12_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="2"/>
<pin id="1047" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="icmp_ln172_12 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="b_1_addr_15_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="6" slack="1"/>
<pin id="1052" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_15 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="icmp_ln172_13_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="2"/>
<pin id="1057" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln172_13 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="b_1_addr_16_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="6" slack="1"/>
<pin id="1062" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr_16 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="i_20_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="2" slack="0"/>
<pin id="1067" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="num_res_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="2"/>
<pin id="1074" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="num_res_2_7_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="2"/>
<pin id="1080" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2_7 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="num_res_2_03_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="2"/>
<pin id="1086" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2_03 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="b_1_load_17_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_17 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="b_1_load_18_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_18 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="b_1_load_19_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_19 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="mul_i_i_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="1110" class="1005" name="mul_1_i_i_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="5"/>
<pin id="1112" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1_i_i "/>
</bind>
</comp>

<comp id="1115" class="1005" name="mul_2_i_i_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="9"/>
<pin id="1117" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_2_i_i "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_118_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="1"/>
<pin id="1122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_118 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_122_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="32" slack="1"/>
<pin id="1128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="tmp_124_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="i_27_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="2" slack="1"/>
<pin id="1139" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_27 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="add_ln187_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="2" slack="1"/>
<pin id="1146" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln187 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="aux_addr_3_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="3" slack="1"/>
<pin id="1151" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="aux_addr_3 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="i_21_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="2" slack="0"/>
<pin id="1156" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="agg_result_num2_0_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="0"/>
<pin id="1163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num2_0 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="agg_result_num12_0_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="0"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num12_0 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="agg_result_num_0_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="32" slack="0"/>
<pin id="1177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="agg_result_num_0 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="p_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="32" slack="6"/>
<pin id="1184" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="1191" class="1005" name="agg_result_num2_0_load_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="32" slack="1"/>
<pin id="1193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_num2_0_load "/>
</bind>
</comp>

<comp id="1199" class="1005" name="agg_result_num12_0_load_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="1"/>
<pin id="1201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_num12_0_load "/>
</bind>
</comp>

<comp id="1207" class="1005" name="agg_result_num_0_load_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="1"/>
<pin id="1209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_num_0_load "/>
</bind>
</comp>

<comp id="1223" class="1005" name="empty_61_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="2" slack="1"/>
<pin id="1225" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_61 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="xor_ln92_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="2" slack="1"/>
<pin id="1234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="base_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="2" slack="1"/>
<pin id="1248" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="base "/>
</bind>
</comp>

<comp id="1251" class="1005" name="tmp_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="3"/>
<pin id="1253" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1260" class="1005" name="select_ln104_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="3" slack="1"/>
<pin id="1262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="238"><net_src comp="211" pin="3"/><net_sink comp="225" pin=5"/></net>

<net id="239"><net_src comp="204" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="26" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="225" pin=5"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="225" pin=2"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="293"><net_src comp="287" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="303"><net_src comp="297" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="313"><net_src comp="307" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="90" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="330" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="382"><net_src comp="326" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="390"><net_src comp="80" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="414"><net_src comp="88" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="415"><net_src comp="287" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="416"><net_src comp="297" pin="4"/><net_sink comp="403" pin=2"/></net>

<net id="417"><net_src comp="307" pin="4"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="318" pin="4"/><net_sink comp="403" pin=4"/></net>

<net id="423"><net_src comp="52" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="162" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="22" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="162" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="441" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="468"><net_src comp="453" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="479"><net_src comp="453" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="490"><net_src comp="32" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="174" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="22" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="174" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="24" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="491" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="528"><net_src comp="520" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="534"><net_src comp="509" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="38" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="509" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="44" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="509" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="46" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="509" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="48" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="46" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="563"><net_src comp="548" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="578"><net_src comp="509" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="50" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="46" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="574" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="594"><net_src comp="586" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="604"><net_src comp="536" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="24" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="419" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="616"><net_src comp="52" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="622"><net_src comp="419" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="419" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="629" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="641"><net_src comp="629" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="58" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="629" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="62" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="669"><net_src comp="24" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="271" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="271" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="271" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="701"><net_src comp="698" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="706"><net_src comp="689" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="58" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="689" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="62" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="730"><net_src comp="68" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="731"><net_src comp="714" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="732"><net_src comp="717" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="733"><net_src comp="720" pin="1"/><net_sink comp="723" pin=3"/></net>

<net id="734"><net_src comp="689" pin="1"/><net_sink comp="723" pin=4"/></net>

<net id="739"><net_src comp="723" pin="5"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="723" pin="5"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="723" pin="5"/><net_sink comp="745" pin=0"/></net>

<net id="754"><net_src comp="708" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="764"><net_src comp="70" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="755" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="72" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="74" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="771"><net_src comp="755" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="758" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="76" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="768" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="78" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="772" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="784" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="436" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="808"><net_src comp="796" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="82" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="799" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="58" pin="0"/><net_sink comp="810" pin=1"/></net>

<net id="816"><net_src comp="810" pin="2"/><net_sink comp="391" pin=5"/></net>

<net id="830"><net_src comp="86" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="62" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="826" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="86" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="837" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="856"><net_src comp="831" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="58" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="318" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="318" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="58" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="858" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="44" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="879"><net_src comp="862" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="46" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="868" pin="2"/><net_sink comp="874" pin=2"/></net>

<net id="882"><net_src comp="874" pin="3"/><net_sink comp="403" pin=5"/></net>

<net id="896"><net_src comp="92" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="374" pin="6"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="341" pin="6"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="352" pin="6"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="363" pin="6"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="94" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="926"><net_src comp="98" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="403" pin=8"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="932"><net_src comp="102" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="403" pin=7"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="938"><net_src comp="106" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="403" pin=6"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="944"><net_src comp="110" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="391" pin=8"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="950"><net_src comp="114" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="391" pin=7"/></net>

<net id="952"><net_src comp="947" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="956"><net_src comp="118" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="391" pin=6"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="962"><net_src comp="122" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="383" pin=4"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="968"><net_src comp="204" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="973"><net_src comp="211" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="978"><net_src comp="218" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="983"><net_src comp="168" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="988"><net_src comp="180" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="993"><net_src comp="186" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="998"><net_src comp="192" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="1003"><net_src comp="198" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1008"><net_src comp="503" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1011"><net_src comp="1005" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1015"><net_src comp="225" pin="11"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1020"><net_src comp="225" pin="7"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="1025"><net_src comp="225" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="1030"><net_src comp="512" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1035"><net_src comp="241" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="225" pin=5"/></net>

<net id="1043"><net_src comp="542" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="1048"><net_src comp="554" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="1053"><net_src comp="249" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="1058"><net_src comp="580" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="1063"><net_src comp="257" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1068"><net_src comp="130" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1071"><net_src comp="1065" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1075"><net_src comp="134" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1081"><net_src comp="138" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="1087"><net_src comp="142" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1093"><net_src comp="225" pin="11"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="1098"><net_src comp="225" pin="7"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="1103"><net_src comp="225" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1108"><net_src comp="424" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1113"><net_src comp="428" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1118"><net_src comp="432" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1123"><net_src comp="610" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="617" pin=2"/></net>

<net id="1129"><net_src comp="617" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1131"><net_src comp="1126" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="1135"><net_src comp="623" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1140"><net_src comp="629" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1147"><net_src comp="643" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="1152"><net_src comp="277" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1157"><net_src comp="146" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1160"><net_src comp="1154" pin="1"/><net_sink comp="750" pin=1"/></net>

<net id="1164"><net_src comp="150" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1167"><net_src comp="1161" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1171"><net_src comp="154" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1174"><net_src comp="1168" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1178"><net_src comp="158" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1181"><net_src comp="1175" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1185"><net_src comp="649" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="1194"><net_src comp="692" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="383" pin=3"/></net>

<net id="1196"><net_src comp="1191" pin="1"/><net_sink comp="391" pin=3"/></net>

<net id="1197"><net_src comp="1191" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1202"><net_src comp="695" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="1205"><net_src comp="1199" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="1206"><net_src comp="1199" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="1210"><net_src comp="698" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1213"><net_src comp="1207" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="1214"><net_src comp="1207" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="1215"><net_src comp="1207" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1216"><net_src comp="1207" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1226"><net_src comp="799" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="1228"><net_src comp="1223" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1235"><net_src comp="810" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="391" pin=5"/></net>

<net id="1249"><net_src comp="831" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1254"><net_src comp="847" pin="2"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1256"><net_src comp="1251" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="1263"><net_src comp="874" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="403" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mul_body : p_read | {2 }
	Port: mul_body : p_read1 | {2 }
	Port: mul_body : p_read2 | {2 }
	Port: mul_body : this_p_read | {2 }
	Port: mul_body : b_1 | {1 2 3 4 }
	Port: mul_body : this_1_offset | {2 }
	Port: mul_body : b_p_read | {2 }
	Port: mul_body : b_1_offset | {1 }
  - Chain level:
	State 1
		sub_ln193 : 1
		zext_ln193_1 : 2
		b_1_addr_12 : 3
		empty : 2
		p_cast : 3
		b_1_addr : 4
		empty_57 : 2
		p_cast6 : 3
		b_1_addr_13 : 4
		b_1_load : 5
		b_1_load_20 : 4
		b_1_load_10 : 5
		store_ln169 : 1
	State 2
		sub_ln173 : 1
	State 3
		zext_ln169 : 1
		zext_ln173_3 : 1
		add_ln173 : 2
		zext_ln173_4 : 3
		b_1_addr_14 : 4
		icmp_ln169 : 1
		add_ln169 : 1
		br_ln169 : 2
		icmp_ln172 : 1
		b_1_load_17 : 5
		add_ln172 : 1
		icmp_ln172_12 : 2
		sext_ln173 : 2
		add_ln173_2 : 3
		zext_ln173 : 4
		b_1_addr_15 : 5
		b_1_load_18 : 6
		add_ln172_7 : 1
		icmp_ln172_13 : 2
		sext_ln173_1 : 2
		add_ln173_3 : 3
		zext_ln173_5 : 4
		b_1_addr_16 : 5
		b_1_load_19 : 6
		store_ln169 : 2
		store_ln187 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		tmp_118 : 1
	State 12
	State 13
	State 14
	State 15
		tmp_122 : 1
	State 16
	State 17
	State 18
	State 19
		tmp_124 : 1
	State 20
		store_ln177 : 1
	State 21
		zext_ln187 : 1
		icmp_ln187 : 1
		add_ln187 : 1
		br_ln187 : 2
		aux_addr_3 : 2
		num_res_0 : 3
		store_ln21 : 1
		store_ln21 : 1
		store_ln21 : 1
		store_ln21 : 1
	State 22
		store_ln188 : 1
		store_ln188 : 1
		store_ln188 : 1
	State 23
		icmp_ln21 : 1
		add_ln21 : 1
		br_ln21 : 2
		tmp_117 : 1
		switch_ln22 : 1
		store_ln22 : 2
		store_ln22 : 2
		store_ln22 : 2
		store_ln21 : 2
		tmp_116 : 1
	State 24
		tmp_s : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_7 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
	State 25
	State 26
		empty_61 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln92 : 2
	State 27
	State 28
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp : 2
		icmp_ln104 : 2
		br_ln104 : 3
	State 29
		zext_ln104 : 1
		icmp_ln104_7 : 1
		add_ln104 : 2
		select_ln104 : 3
		call_ln97 : 4
	State 30
	State 31
	State 32
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln200 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |  grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_383 |    0    |  0.427  |   199   |   131   |
|   call   |  grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391 |    0    |    0    |   135   |    41   |
|          | grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403 |    0    |    0    |   224   |   100   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_424                  |    3    |    0    |   128   |   135   |
|   fmul   |                   grp_fu_428                  |    3    |    0    |   128   |   135   |
|          |                   grp_fu_432                  |    3    |    0    |   128   |   135   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fadd   |                   grp_fu_419                  |    2    |    0    |   227   |   214   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                  empty_fu_464                 |    0    |    0    |    0    |    13   |
|          |                empty_57_fu_475                |    0    |    0    |    0    |    13   |
|          |                add_ln173_fu_520               |    0    |    0    |    0    |    13   |
|          |                add_ln169_fu_536               |    0    |    0    |    0    |    10   |
|          |                add_ln172_fu_548               |    0    |    0    |    0    |    10   |
|          |               add_ln173_2_fu_564              |    0    |    0    |    0    |    13   |
|    add   |               add_ln172_7_fu_574              |    0    |    0    |    0    |    10   |
|          |               add_ln173_3_fu_590              |    0    |    0    |    0    |    13   |
|          |                add_ln187_fu_643               |    0    |    0    |    0    |    9    |
|          |                    p_fu_649                   |    0    |    0    |    0    |    39   |
|          |                add_ln21_fu_708                |    0    |    0    |    0    |    9    |
|          |                  base_fu_831                  |    0    |    0    |    0    |    9    |
|          |                   tmp_fu_847                  |    0    |    0    |    0    |    39   |
|          |                add_ln104_fu_868               |    0    |    0    |    0    |    9    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln169_fu_530               |    0    |    0    |    0    |    8    |
|          |               icmp_ln172_fu_542               |    0    |    0    |    0    |    8    |
|          |              icmp_ln172_12_fu_554             |    0    |    0    |    0    |    8    |
|          |              icmp_ln172_13_fu_580             |    0    |    0    |    0    |    8    |
|          |               icmp_ln187_fu_637               |    0    |    0    |    0    |    8    |
|   icmp   |                icmp_ln21_fu_702               |    0    |    0    |    0    |    8    |
|          |                icmp_ln77_fu_772               |    0    |    0    |    0    |    11   |
|          |               icmp_ln77_7_fu_778              |    0    |    0    |    0    |    16   |
|          |                icmp_ln92_fu_804               |    0    |    0    |    0    |    20   |
|          |               icmp_ln104_fu_852               |    0    |    0    |    0    |    8    |
|          |              icmp_ln104_7_fu_862              |    0    |    0    |    0    |    8    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_118_fu_610                |    0    |    0    |    0    |    32   |
|  select  |                 tmp_122_fu_617                |    0    |    0    |    0    |    32   |
|          |                 tmp_124_fu_623                |    0    |    0    |    0    |    32   |
|          |              select_ln104_fu_874              |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                sub_ln193_fu_453               |    0    |    0    |    0    |    13   |
|    sub   |                sub_ln173_fu_503               |    0    |    0    |    0    |    13   |
|          |                sub_ln92_fu_826                |    0    |    0    |    0    |    9    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    mux   |                 tmp_117_fu_723                |    0    |    0    |    0    |    14   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    xor   |                xor_ln92_fu_810                |    0    |    0    |    0    |    2    |
|          |                xor_ln100_fu_837               |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln77_fu_784                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln77_fu_790                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |          b_1_offset_read_read_fu_162          |    0    |    0    |    0    |    0    |
|          |             b_p_read21_read_fu_168            |    0    |    0    |    0    |    0    |
|          |         this_1_offset_read_read_fu_174        |    0    |    0    |    0    |    0    |
|   read   |           this_p_read_6_read_fu_180           |    0    |    0    |    0    |    0    |
|          |             p_read_18_read_fu_186             |    0    |    0    |    0    |    0    |
|          |             p_read117_read_fu_192             |    0    |    0    |    0    |    0    |
|          |              p_read16_read_fu_198             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                   grp_fu_436                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln193_fu_441               |    0    |    0    |    0    |    0    |
|          |              zext_ln193_1_fu_459              |    0    |    0    |    0    |    0    |
|          |                 p_cast_fu_470                 |    0    |    0    |    0    |    0    |
|          |                 p_cast6_fu_481                |    0    |    0    |    0    |    0    |
|          |              zext_ln173_1_fu_491              |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln169_fu_512               |    0    |    0    |    0    |    0    |
|          |              zext_ln173_3_fu_516              |    0    |    0    |    0    |    0    |
|          |              zext_ln173_4_fu_525              |    0    |    0    |    0    |    0    |
|          |               zext_ln173_fu_569               |    0    |    0    |    0    |    0    |
|          |              zext_ln173_5_fu_595              |    0    |    0    |    0    |    0    |
|          |               zext_ln187_fu_632               |    0    |    0    |    0    |    0    |
|          |               zext_ln104_fu_858               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                 tmp_114_fu_445                |    0    |    0    |    0    |    0    |
|          |                 tmp_115_fu_495                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               sext_ln173_fu_560               |    0    |    0    |    0    |    0    |
|   sext   |              sext_ln173_1_fu_586              |    0    |    0    |    0    |    0    |
|          |               sext_ln100_fu_843               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|partselect|                  tmp_s_fu_758                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln77_fu_768               |    0    |    0    |    0    |    0    |
|          |                empty_61_fu_799                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   mrv_fu_892                  |    0    |    0    |    0    |    0    |
|insertvalue|                  mrv_1_fu_898                 |    0    |    0    |    0    |    0    |
|          |                  mrv_2_fu_904                 |    0    |    0    |    0    |    0    |
|          |                  mrv_3_fu_910                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    11   |  0.427  |   1169  |   1367  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|       add_ln187_reg_1144       |    2   |
|agg_result_num12_0_load_reg_1199|   32   |
|   agg_result_num12_0_reg_1168  |   32   |
| agg_result_num12_2_loc_reg_947 |   32   |
|   agg_result_num12_4_reg_294   |   32   |
| agg_result_num12_5_loc_reg_929 |   32   |
|   agg_result_num12_7_reg_349   |   32   |
| agg_result_num2_0_load_reg_1191|   32   |
|   agg_result_num2_0_reg_1161   |   32   |
|  agg_result_num2_2_loc_reg_941 |   32   |
|    agg_result_num2_4_reg_304   |   32   |
|  agg_result_num2_5_loc_reg_923 |   32   |
|    agg_result_num2_7_reg_360   |   32   |
| agg_result_num_0_load_reg_1207 |   32   |
|    agg_result_num_0_reg_1175   |   32   |
|  agg_result_num_2_loc_reg_953  |   32   |
|    agg_result_num_4_reg_284    |   32   |
|  agg_result_num_5_loc_reg_935  |   32   |
|    agg_result_num_7_reg_338    |   32   |
|     agg_result_p_0_reg_326     |   32   |
|       aux_addr_3_reg_1149      |    3   |
|       b_1_addr_12_reg_965      |    6   |
|       b_1_addr_13_reg_975      |    6   |
|      b_1_addr_14_reg_1032      |    6   |
|      b_1_addr_15_reg_1050      |    6   |
|      b_1_addr_16_reg_1060      |    6   |
|        b_1_addr_reg_970        |    6   |
|      b_1_load_10_reg_1022      |   32   |
|      b_1_load_17_reg_1090      |   32   |
|      b_1_load_18_reg_1095      |   32   |
|      b_1_load_19_reg_1100      |   32   |
|      b_1_load_20_reg_1017      |   32   |
|        b_1_load_reg_1012       |   32   |
|       b_p_read21_reg_980       |   32   |
|   base_0_lcssa_i3336_reg_314   |    2   |
|          base_reg_1246         |    2   |
|        empty_61_reg_1223       |    2   |
|          i_20_reg_1065         |    2   |
|          i_21_reg_1154         |    2   |
|          i_27_reg_1137         |    2   |
|            i_reg_916           |    3   |
|     icmp_ln172_12_reg_1045     |    1   |
|     icmp_ln172_13_reg_1055     |    1   |
|       icmp_ln172_reg_1040      |    1   |
|       idx_tmp_loc_reg_959      |   32   |
|       mul_1_i_i_reg_1110       |   32   |
|       mul_2_i_i_reg_1115       |   32   |
|        mul_i_i_reg_1105        |   32   |
|      num_res_2_03_reg_1084     |   32   |
|      num_res_2_7_reg_1078      |   32   |
|       num_res_2_reg_1072       |   32   |
|        p_read117_reg_995       |   32   |
|        p_read16_reg_1000       |   32   |
|        p_read_18_reg_990       |   32   |
|           p_reg_1182           |   32   |
|      select_ln104_reg_1260     |    3   |
|       sub_ln173_reg_1005       |    6   |
|      this_p_read_6_reg_985     |   32   |
|   this_p_write_assign_reg_371  |   32   |
|        tmp_118_reg_1120        |   32   |
|        tmp_122_reg_1126        |   32   |
|        tmp_124_reg_1132        |   32   |
|          tmp_reg_1251          |   32   |
|        xor_ln92_reg_1232       |    2   |
|       zext_ln169_reg_1027      |   64   |
+--------------------------------+--------+
|              Total             |  1510  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_225               |  p0  |   4  |   6  |   24   ||    20   |
|               grp_access_fu_225               |  p2  |   4  |   0  |    0   ||    20   |
|               grp_access_fu_225               |  p5  |   4  |  32  |   128  ||    20   |
|               grp_access_fu_271               |  p0  |   3  |   3  |    9   ||    14   |
|           base_0_lcssa_i3336_reg_314          |  p0  |   2  |   2  |    4   ||    9    |
|             agg_result_p_0_reg_326            |  p0  |   2  |  32  |   64   ||    9    |
|  grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_391 |  p5  |   2  |   2  |    4   ||    9    |
| grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_403 |  p5  |   2  |   3  |    6   ||    9    |
|                   grp_fu_419                  |  p0  |   3  |  32  |   96   ||    14   |
|                   grp_fu_419                  |  p1  |   3  |  32  |   96   ||    14   |
|                   grp_fu_436                  |  p0  |   2  |  32  |   64   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   499  ||  5.565  ||   156   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   11   |    0   |  1169  |  1367  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   156  |    -   |
|  Register |    -   |    -   |    -   |  1510  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   11   |    5   |  2743  |  1526  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
