library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity contaResposta is 
	port (clock, reset, estimulo, resposta: in std_logic;
			resposta: out std_logic_vector(15 downto 0));
end contaResposta;