# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../ip_repo/spi_to_ip_1_0/hdl/spi_module.v" \
"../../../../spi_to_axi.srcs/sim_2/new/spi_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
