
robot-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a620  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  0800a820  0800a820  0000b820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8fc  0800a8fc  0000c090  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8fc  0800a8fc  0000b8fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a904  0800a904  0000c090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a904  0800a904  0000b904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a908  0800a908  0000b908  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800a90c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004550  20000090  0800a99c  0000c090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200045e0  0800a99c  0000c5e0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024211  00000000  00000000  0000c0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fdd  00000000  00000000  000302cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c28  00000000  00000000  000352b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015c1  00000000  00000000  00036ed8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002de6e  00000000  00000000  00038499  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000268df  00000000  00000000  00066307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00109909  00000000  00000000  0008cbe6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001964ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000075f8  00000000  00000000  00196534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0019db2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000090 	.word	0x20000090
 800021c:	00000000 	.word	0x00000000
 8000220:	0800a808 	.word	0x0800a808

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000094 	.word	0x20000094
 800023c:	0800a808 	.word	0x0800a808

08000240 <__aeabi_uldivmod>:
 8000240:	b953      	cbnz	r3, 8000258 <__aeabi_uldivmod+0x18>
 8000242:	b94a      	cbnz	r2, 8000258 <__aeabi_uldivmod+0x18>
 8000244:	2900      	cmp	r1, #0
 8000246:	bf08      	it	eq
 8000248:	2800      	cmpeq	r0, #0
 800024a:	bf1c      	itt	ne
 800024c:	f04f 31ff 	movne.w	r1, #4294967295
 8000250:	f04f 30ff 	movne.w	r0, #4294967295
 8000254:	f000 b988 	b.w	8000568 <__aeabi_idiv0>
 8000258:	f1ad 0c08 	sub.w	ip, sp, #8
 800025c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000260:	f000 f806 	bl	8000270 <__udivmoddi4>
 8000264:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800026c:	b004      	add	sp, #16
 800026e:	4770      	bx	lr

08000270 <__udivmoddi4>:
 8000270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000274:	9d08      	ldr	r5, [sp, #32]
 8000276:	468e      	mov	lr, r1
 8000278:	4604      	mov	r4, r0
 800027a:	4688      	mov	r8, r1
 800027c:	2b00      	cmp	r3, #0
 800027e:	d14a      	bne.n	8000316 <__udivmoddi4+0xa6>
 8000280:	428a      	cmp	r2, r1
 8000282:	4617      	mov	r7, r2
 8000284:	d962      	bls.n	800034c <__udivmoddi4+0xdc>
 8000286:	fab2 f682 	clz	r6, r2
 800028a:	b14e      	cbz	r6, 80002a0 <__udivmoddi4+0x30>
 800028c:	f1c6 0320 	rsb	r3, r6, #32
 8000290:	fa01 f806 	lsl.w	r8, r1, r6
 8000294:	fa20 f303 	lsr.w	r3, r0, r3
 8000298:	40b7      	lsls	r7, r6
 800029a:	ea43 0808 	orr.w	r8, r3, r8
 800029e:	40b4      	lsls	r4, r6
 80002a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002a4:	fa1f fc87 	uxth.w	ip, r7
 80002a8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ac:	0c23      	lsrs	r3, r4, #16
 80002ae:	fb0e 8811 	mls	r8, lr, r1, r8
 80002b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002b6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ba:	429a      	cmp	r2, r3
 80002bc:	d909      	bls.n	80002d2 <__udivmoddi4+0x62>
 80002be:	18fb      	adds	r3, r7, r3
 80002c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002c4:	f080 80ea 	bcs.w	800049c <__udivmoddi4+0x22c>
 80002c8:	429a      	cmp	r2, r3
 80002ca:	f240 80e7 	bls.w	800049c <__udivmoddi4+0x22c>
 80002ce:	3902      	subs	r1, #2
 80002d0:	443b      	add	r3, r7
 80002d2:	1a9a      	subs	r2, r3, r2
 80002d4:	b2a3      	uxth	r3, r4
 80002d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002da:	fb0e 2210 	mls	r2, lr, r0, r2
 80002de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002e2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002e6:	459c      	cmp	ip, r3
 80002e8:	d909      	bls.n	80002fe <__udivmoddi4+0x8e>
 80002ea:	18fb      	adds	r3, r7, r3
 80002ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80002f0:	f080 80d6 	bcs.w	80004a0 <__udivmoddi4+0x230>
 80002f4:	459c      	cmp	ip, r3
 80002f6:	f240 80d3 	bls.w	80004a0 <__udivmoddi4+0x230>
 80002fa:	443b      	add	r3, r7
 80002fc:	3802      	subs	r0, #2
 80002fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000302:	eba3 030c 	sub.w	r3, r3, ip
 8000306:	2100      	movs	r1, #0
 8000308:	b11d      	cbz	r5, 8000312 <__udivmoddi4+0xa2>
 800030a:	40f3      	lsrs	r3, r6
 800030c:	2200      	movs	r2, #0
 800030e:	e9c5 3200 	strd	r3, r2, [r5]
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	428b      	cmp	r3, r1
 8000318:	d905      	bls.n	8000326 <__udivmoddi4+0xb6>
 800031a:	b10d      	cbz	r5, 8000320 <__udivmoddi4+0xb0>
 800031c:	e9c5 0100 	strd	r0, r1, [r5]
 8000320:	2100      	movs	r1, #0
 8000322:	4608      	mov	r0, r1
 8000324:	e7f5      	b.n	8000312 <__udivmoddi4+0xa2>
 8000326:	fab3 f183 	clz	r1, r3
 800032a:	2900      	cmp	r1, #0
 800032c:	d146      	bne.n	80003bc <__udivmoddi4+0x14c>
 800032e:	4573      	cmp	r3, lr
 8000330:	d302      	bcc.n	8000338 <__udivmoddi4+0xc8>
 8000332:	4282      	cmp	r2, r0
 8000334:	f200 8105 	bhi.w	8000542 <__udivmoddi4+0x2d2>
 8000338:	1a84      	subs	r4, r0, r2
 800033a:	eb6e 0203 	sbc.w	r2, lr, r3
 800033e:	2001      	movs	r0, #1
 8000340:	4690      	mov	r8, r2
 8000342:	2d00      	cmp	r5, #0
 8000344:	d0e5      	beq.n	8000312 <__udivmoddi4+0xa2>
 8000346:	e9c5 4800 	strd	r4, r8, [r5]
 800034a:	e7e2      	b.n	8000312 <__udivmoddi4+0xa2>
 800034c:	2a00      	cmp	r2, #0
 800034e:	f000 8090 	beq.w	8000472 <__udivmoddi4+0x202>
 8000352:	fab2 f682 	clz	r6, r2
 8000356:	2e00      	cmp	r6, #0
 8000358:	f040 80a4 	bne.w	80004a4 <__udivmoddi4+0x234>
 800035c:	1a8a      	subs	r2, r1, r2
 800035e:	0c03      	lsrs	r3, r0, #16
 8000360:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000364:	b280      	uxth	r0, r0
 8000366:	b2bc      	uxth	r4, r7
 8000368:	2101      	movs	r1, #1
 800036a:	fbb2 fcfe 	udiv	ip, r2, lr
 800036e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000372:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000376:	fb04 f20c 	mul.w	r2, r4, ip
 800037a:	429a      	cmp	r2, r3
 800037c:	d907      	bls.n	800038e <__udivmoddi4+0x11e>
 800037e:	18fb      	adds	r3, r7, r3
 8000380:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x11c>
 8000386:	429a      	cmp	r2, r3
 8000388:	f200 80e0 	bhi.w	800054c <__udivmoddi4+0x2dc>
 800038c:	46c4      	mov	ip, r8
 800038e:	1a9b      	subs	r3, r3, r2
 8000390:	fbb3 f2fe 	udiv	r2, r3, lr
 8000394:	fb0e 3312 	mls	r3, lr, r2, r3
 8000398:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800039c:	fb02 f404 	mul.w	r4, r2, r4
 80003a0:	429c      	cmp	r4, r3
 80003a2:	d907      	bls.n	80003b4 <__udivmoddi4+0x144>
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003aa:	d202      	bcs.n	80003b2 <__udivmoddi4+0x142>
 80003ac:	429c      	cmp	r4, r3
 80003ae:	f200 80ca 	bhi.w	8000546 <__udivmoddi4+0x2d6>
 80003b2:	4602      	mov	r2, r0
 80003b4:	1b1b      	subs	r3, r3, r4
 80003b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ba:	e7a5      	b.n	8000308 <__udivmoddi4+0x98>
 80003bc:	f1c1 0620 	rsb	r6, r1, #32
 80003c0:	408b      	lsls	r3, r1
 80003c2:	fa22 f706 	lsr.w	r7, r2, r6
 80003c6:	431f      	orrs	r7, r3
 80003c8:	fa0e f401 	lsl.w	r4, lr, r1
 80003cc:	fa20 f306 	lsr.w	r3, r0, r6
 80003d0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003d8:	4323      	orrs	r3, r4
 80003da:	fa00 f801 	lsl.w	r8, r0, r1
 80003de:	fa1f fc87 	uxth.w	ip, r7
 80003e2:	fbbe f0f9 	udiv	r0, lr, r9
 80003e6:	0c1c      	lsrs	r4, r3, #16
 80003e8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003f0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003f4:	45a6      	cmp	lr, r4
 80003f6:	fa02 f201 	lsl.w	r2, r2, r1
 80003fa:	d909      	bls.n	8000410 <__udivmoddi4+0x1a0>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f100 3aff 	add.w	sl, r0, #4294967295
 8000402:	f080 809c 	bcs.w	800053e <__udivmoddi4+0x2ce>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f240 8099 	bls.w	800053e <__udivmoddi4+0x2ce>
 800040c:	3802      	subs	r0, #2
 800040e:	443c      	add	r4, r7
 8000410:	eba4 040e 	sub.w	r4, r4, lr
 8000414:	fa1f fe83 	uxth.w	lr, r3
 8000418:	fbb4 f3f9 	udiv	r3, r4, r9
 800041c:	fb09 4413 	mls	r4, r9, r3, r4
 8000420:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000424:	fb03 fc0c 	mul.w	ip, r3, ip
 8000428:	45a4      	cmp	ip, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x1ce>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000432:	f080 8082 	bcs.w	800053a <__udivmoddi4+0x2ca>
 8000436:	45a4      	cmp	ip, r4
 8000438:	d97f      	bls.n	800053a <__udivmoddi4+0x2ca>
 800043a:	3b02      	subs	r3, #2
 800043c:	443c      	add	r4, r7
 800043e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000442:	eba4 040c 	sub.w	r4, r4, ip
 8000446:	fba0 ec02 	umull	lr, ip, r0, r2
 800044a:	4564      	cmp	r4, ip
 800044c:	4673      	mov	r3, lr
 800044e:	46e1      	mov	r9, ip
 8000450:	d362      	bcc.n	8000518 <__udivmoddi4+0x2a8>
 8000452:	d05f      	beq.n	8000514 <__udivmoddi4+0x2a4>
 8000454:	b15d      	cbz	r5, 800046e <__udivmoddi4+0x1fe>
 8000456:	ebb8 0203 	subs.w	r2, r8, r3
 800045a:	eb64 0409 	sbc.w	r4, r4, r9
 800045e:	fa04 f606 	lsl.w	r6, r4, r6
 8000462:	fa22 f301 	lsr.w	r3, r2, r1
 8000466:	431e      	orrs	r6, r3
 8000468:	40cc      	lsrs	r4, r1
 800046a:	e9c5 6400 	strd	r6, r4, [r5]
 800046e:	2100      	movs	r1, #0
 8000470:	e74f      	b.n	8000312 <__udivmoddi4+0xa2>
 8000472:	fbb1 fcf2 	udiv	ip, r1, r2
 8000476:	0c01      	lsrs	r1, r0, #16
 8000478:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800047c:	b280      	uxth	r0, r0
 800047e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000482:	463b      	mov	r3, r7
 8000484:	4638      	mov	r0, r7
 8000486:	463c      	mov	r4, r7
 8000488:	46b8      	mov	r8, r7
 800048a:	46be      	mov	lr, r7
 800048c:	2620      	movs	r6, #32
 800048e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000492:	eba2 0208 	sub.w	r2, r2, r8
 8000496:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800049a:	e766      	b.n	800036a <__udivmoddi4+0xfa>
 800049c:	4601      	mov	r1, r0
 800049e:	e718      	b.n	80002d2 <__udivmoddi4+0x62>
 80004a0:	4610      	mov	r0, r2
 80004a2:	e72c      	b.n	80002fe <__udivmoddi4+0x8e>
 80004a4:	f1c6 0220 	rsb	r2, r6, #32
 80004a8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ac:	40b7      	lsls	r7, r6
 80004ae:	40b1      	lsls	r1, r6
 80004b0:	fa20 f202 	lsr.w	r2, r0, r2
 80004b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b8:	430a      	orrs	r2, r1
 80004ba:	fbb3 f8fe 	udiv	r8, r3, lr
 80004be:	b2bc      	uxth	r4, r7
 80004c0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004c4:	0c11      	lsrs	r1, r2, #16
 80004c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ca:	fb08 f904 	mul.w	r9, r8, r4
 80004ce:	40b0      	lsls	r0, r6
 80004d0:	4589      	cmp	r9, r1
 80004d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004d6:	b280      	uxth	r0, r0
 80004d8:	d93e      	bls.n	8000558 <__udivmoddi4+0x2e8>
 80004da:	1879      	adds	r1, r7, r1
 80004dc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004e0:	d201      	bcs.n	80004e6 <__udivmoddi4+0x276>
 80004e2:	4589      	cmp	r9, r1
 80004e4:	d81f      	bhi.n	8000526 <__udivmoddi4+0x2b6>
 80004e6:	eba1 0109 	sub.w	r1, r1, r9
 80004ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004f6:	b292      	uxth	r2, r2
 80004f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004fc:	4542      	cmp	r2, r8
 80004fe:	d229      	bcs.n	8000554 <__udivmoddi4+0x2e4>
 8000500:	18ba      	adds	r2, r7, r2
 8000502:	f109 31ff 	add.w	r1, r9, #4294967295
 8000506:	d2c4      	bcs.n	8000492 <__udivmoddi4+0x222>
 8000508:	4542      	cmp	r2, r8
 800050a:	d2c2      	bcs.n	8000492 <__udivmoddi4+0x222>
 800050c:	f1a9 0102 	sub.w	r1, r9, #2
 8000510:	443a      	add	r2, r7
 8000512:	e7be      	b.n	8000492 <__udivmoddi4+0x222>
 8000514:	45f0      	cmp	r8, lr
 8000516:	d29d      	bcs.n	8000454 <__udivmoddi4+0x1e4>
 8000518:	ebbe 0302 	subs.w	r3, lr, r2
 800051c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000520:	3801      	subs	r0, #1
 8000522:	46e1      	mov	r9, ip
 8000524:	e796      	b.n	8000454 <__udivmoddi4+0x1e4>
 8000526:	eba7 0909 	sub.w	r9, r7, r9
 800052a:	4449      	add	r1, r9
 800052c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000530:	fbb1 f9fe 	udiv	r9, r1, lr
 8000534:	fb09 f804 	mul.w	r8, r9, r4
 8000538:	e7db      	b.n	80004f2 <__udivmoddi4+0x282>
 800053a:	4673      	mov	r3, lr
 800053c:	e77f      	b.n	800043e <__udivmoddi4+0x1ce>
 800053e:	4650      	mov	r0, sl
 8000540:	e766      	b.n	8000410 <__udivmoddi4+0x1a0>
 8000542:	4608      	mov	r0, r1
 8000544:	e6fd      	b.n	8000342 <__udivmoddi4+0xd2>
 8000546:	443b      	add	r3, r7
 8000548:	3a02      	subs	r2, #2
 800054a:	e733      	b.n	80003b4 <__udivmoddi4+0x144>
 800054c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000550:	443b      	add	r3, r7
 8000552:	e71c      	b.n	800038e <__udivmoddi4+0x11e>
 8000554:	4649      	mov	r1, r9
 8000556:	e79c      	b.n	8000492 <__udivmoddi4+0x222>
 8000558:	eba1 0109 	sub.w	r1, r1, r9
 800055c:	46c4      	mov	ip, r8
 800055e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000562:	fb09 f804 	mul.w	r8, r9, r4
 8000566:	e7c4      	b.n	80004f2 <__udivmoddi4+0x282>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <BallDetectorFunction>:
#include "ball_detector_task.h"
#include "system_globals.h"
#include "vl6180x.h"
#include <string.h>

void BallDetectorFunction(void const * argument) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
    VL6180X_Init(&range_sensor, &hi2c3, VL6180X_DEFAULT_I2C_ADDR);
 8000574:	2229      	movs	r2, #41	@ 0x29
 8000576:	4928      	ldr	r1, [pc, #160]	@ (8000618 <BallDetectorFunction+0xac>)
 8000578:	4828      	ldr	r0, [pc, #160]	@ (800061c <BallDetectorFunction+0xb0>)
 800057a:	f009 ffb2 	bl	800a4e2 <VL6180X_Init>
    ball_range = VL6180X_ReadRange(&range_sensor);
 800057e:	4827      	ldr	r0, [pc, #156]	@ (800061c <BallDetectorFunction+0xb0>)
 8000580:	f00a f8b1 	bl	800a6e6 <VL6180X_ReadRange>
 8000584:	4603      	mov	r3, r0
 8000586:	461a      	mov	r2, r3
 8000588:	4b25      	ldr	r3, [pc, #148]	@ (8000620 <BallDetectorFunction+0xb4>)
 800058a:	801a      	strh	r2, [r3, #0]
    memset(ball_meas_set, ball_range, 10);
 800058c:	4b24      	ldr	r3, [pc, #144]	@ (8000620 <BallDetectorFunction+0xb4>)
 800058e:	881b      	ldrh	r3, [r3, #0]
 8000590:	220a      	movs	r2, #10
 8000592:	4619      	mov	r1, r3
 8000594:	4823      	ldr	r0, [pc, #140]	@ (8000624 <BallDetectorFunction+0xb8>)
 8000596:	f00a f8d3 	bl	800a740 <memset>
    for (;;) {
        ball_meas_set[0] = VL6180X_ReadRange(&range_sensor);
 800059a:	4820      	ldr	r0, [pc, #128]	@ (800061c <BallDetectorFunction+0xb0>)
 800059c:	f00a f8a3 	bl	800a6e6 <VL6180X_ReadRange>
 80005a0:	4603      	mov	r3, r0
 80005a2:	461a      	mov	r2, r3
 80005a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000624 <BallDetectorFunction+0xb8>)
 80005a6:	701a      	strb	r2, [r3, #0]
        ball_accum = ball_meas_set[0];
 80005a8:	4b1e      	ldr	r3, [pc, #120]	@ (8000624 <BallDetectorFunction+0xb8>)
 80005aa:	781b      	ldrb	r3, [r3, #0]
 80005ac:	461a      	mov	r2, r3
 80005ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <BallDetectorFunction+0xbc>)
 80005b0:	801a      	strh	r2, [r3, #0]
        for (uint8_t i = 9; i > 0; i--) {
 80005b2:	2309      	movs	r3, #9
 80005b4:	73fb      	strb	r3, [r7, #15]
 80005b6:	e013      	b.n	80005e0 <BallDetectorFunction+0x74>
            ball_accum += ball_meas_set[i];
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	4a1a      	ldr	r2, [pc, #104]	@ (8000624 <BallDetectorFunction+0xb8>)
 80005bc:	5cd3      	ldrb	r3, [r2, r3]
 80005be:	461a      	mov	r2, r3
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <BallDetectorFunction+0xbc>)
 80005c2:	881b      	ldrh	r3, [r3, #0]
 80005c4:	4413      	add	r3, r2
 80005c6:	b29a      	uxth	r2, r3
 80005c8:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <BallDetectorFunction+0xbc>)
 80005ca:	801a      	strh	r2, [r3, #0]
            ball_meas_set[i] = ball_meas_set[i - 1];
 80005cc:	7bfb      	ldrb	r3, [r7, #15]
 80005ce:	1e5a      	subs	r2, r3, #1
 80005d0:	7bfb      	ldrb	r3, [r7, #15]
 80005d2:	4914      	ldr	r1, [pc, #80]	@ (8000624 <BallDetectorFunction+0xb8>)
 80005d4:	5c89      	ldrb	r1, [r1, r2]
 80005d6:	4a13      	ldr	r2, [pc, #76]	@ (8000624 <BallDetectorFunction+0xb8>)
 80005d8:	54d1      	strb	r1, [r2, r3]
        for (uint8_t i = 9; i > 0; i--) {
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	3b01      	subs	r3, #1
 80005de:	73fb      	strb	r3, [r7, #15]
 80005e0:	7bfb      	ldrb	r3, [r7, #15]
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d1e8      	bne.n	80005b8 <BallDetectorFunction+0x4c>
        }
        ball_range = ball_accum / 10;
 80005e6:	4b10      	ldr	r3, [pc, #64]	@ (8000628 <BallDetectorFunction+0xbc>)
 80005e8:	881b      	ldrh	r3, [r3, #0]
 80005ea:	4a10      	ldr	r2, [pc, #64]	@ (800062c <BallDetectorFunction+0xc0>)
 80005ec:	fba2 2303 	umull	r2, r3, r2, r3
 80005f0:	08db      	lsrs	r3, r3, #3
 80005f2:	b29a      	uxth	r2, r3
 80005f4:	4b0a      	ldr	r3, [pc, #40]	@ (8000620 <BallDetectorFunction+0xb4>)
 80005f6:	801a      	strh	r2, [r3, #0]
        if (ball_range < VL6180X_THRESHOLD) {
 80005f8:	4b09      	ldr	r3, [pc, #36]	@ (8000620 <BallDetectorFunction+0xb4>)
 80005fa:	881b      	ldrh	r3, [r3, #0]
 80005fc:	2b40      	cmp	r3, #64	@ 0x40
 80005fe:	d803      	bhi.n	8000608 <BallDetectorFunction+0x9c>
            ball_posession = 0x01;
 8000600:	4b0b      	ldr	r3, [pc, #44]	@ (8000630 <BallDetectorFunction+0xc4>)
 8000602:	2201      	movs	r2, #1
 8000604:	701a      	strb	r2, [r3, #0]
 8000606:	e002      	b.n	800060e <BallDetectorFunction+0xa2>
        } else {
            ball_posession = 0x00;
 8000608:	4b09      	ldr	r3, [pc, #36]	@ (8000630 <BallDetectorFunction+0xc4>)
 800060a:	2200      	movs	r2, #0
 800060c:	701a      	strb	r2, [r3, #0]
        }
        osDelay(1);
 800060e:	2001      	movs	r0, #1
 8000610:	f006 f9eb 	bl	80069ea <osDelay>
        ball_meas_set[0] = VL6180X_ReadRange(&range_sensor);
 8000614:	e7c1      	b.n	800059a <BallDetectorFunction+0x2e>
 8000616:	bf00      	nop
 8000618:	20000488 	.word	0x20000488
 800061c:	200003ac 	.word	0x200003ac
 8000620:	200003be 	.word	0x200003be
 8000624:	200003c4 	.word	0x200003c4
 8000628:	200003c0 	.word	0x200003c0
 800062c:	cccccccd 	.word	0xcccccccd
 8000630:	200003bc 	.word	0x200003bc

08000634 <DriveFunction>:
#ifndef KICKER_START
#define KICKER_START 2
#endif

void DriveFunction(void const * argument)
{
 8000634:	b5b0      	push	{r4, r5, r7, lr}
 8000636:	b098      	sub	sp, #96	@ 0x60
 8000638:	af06      	add	r7, sp, #24
 800063a:	6078      	str	r0, [r7, #4]
    // Init PID sampler
    uint32_t timeToWait = osKernelSysTick();
 800063c:	f006 f99e 	bl	800697c <osKernelSysTick>
 8000640:	4603      	mov	r3, r0
 8000642:	643b      	str	r3, [r7, #64]	@ 0x40
    // Init robot_id
    robot_id = Board_GetID();
 8000644:	f009 f8e2 	bl	800980c <Board_GetID>
 8000648:	4603      	mov	r3, r0
 800064a:	b29a      	uxth	r2, r3
 800064c:	4bbd      	ldr	r3, [pc, #756]	@ (8000944 <DriveFunction+0x310>)
 800064e:	801a      	strh	r2, [r3, #0]

    // Init wheels motors DAC: 2.0[V] ref
    MAX581x_Handler_t driveDAC;
    MAX581x_Init(&driveDAC, &hi2c1, MAX581x_REF_20);
 8000650:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000654:	2202      	movs	r2, #2
 8000656:	49bc      	ldr	r1, [pc, #752]	@ (8000948 <DriveFunction+0x314>)
 8000658:	4618      	mov	r0, r3
 800065a:	f008 ff67 	bl	800952c <MAX581x_Init>
    MAX581x_Code(&driveDAC, MAX581x_OUTPUT_A, 0.0);
 800065e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000662:	2200      	movs	r2, #0
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f008 ffaf 	bl	80095ca <MAX581x_Code>
    MAX581x_Code(&driveDAC, MAX581x_OUTPUT_B, 0.0);
 800066c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000670:	2200      	movs	r2, #0
 8000672:	2101      	movs	r1, #1
 8000674:	4618      	mov	r0, r3
 8000676:	f008 ffa8 	bl	80095ca <MAX581x_Code>
    MAX581x_Code(&driveDAC, MAX581x_OUTPUT_C, 0.0);
 800067a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800067e:	2200      	movs	r2, #0
 8000680:	2102      	movs	r1, #2
 8000682:	4618      	mov	r0, r3
 8000684:	f008 ffa1 	bl	80095ca <MAX581x_Code>
    MAX581x_Code(&driveDAC, MAX581x_OUTPUT_D, 0.0);
 8000688:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800068c:	2200      	movs	r2, #0
 800068e:	2103      	movs	r1, #3
 8000690:	4618      	mov	r0, r3
 8000692:	f008 ff9a 	bl	80095ca <MAX581x_Code>

    // Init dribbler motor DAC: 2.0[V] ref
    MAX581x_Handler_t dribblerDAC;
    MAX581x_Init(&dribblerDAC, &hi2c2, MAX581x_REF_20);
 8000696:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800069a:	2202      	movs	r2, #2
 800069c:	49ab      	ldr	r1, [pc, #684]	@ (800094c <DriveFunction+0x318>)
 800069e:	4618      	mov	r0, r3
 80006a0:	f008 ff44 	bl	800952c <MAX581x_Init>
    MAX581x_Code(&dribblerDAC, MAX581x_OUTPUT_A, 0.0);
 80006a4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006a8:	2200      	movs	r2, #0
 80006aa:	2100      	movs	r1, #0
 80006ac:	4618      	mov	r0, r3
 80006ae:	f008 ff8c 	bl	80095ca <MAX581x_Code>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_8, GPIO_PIN_SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006b8:	48a5      	ldr	r0, [pc, #660]	@ (8000950 <DriveFunction+0x31c>)
 80006ba:	f002 fd3d 	bl	8003138 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_7, GPIO_PIN_RESET);
 80006be:	2200      	movs	r2, #0
 80006c0:	2180      	movs	r1, #128	@ 0x80
 80006c2:	48a3      	ldr	r0, [pc, #652]	@ (8000950 <DriveFunction+0x31c>)
 80006c4:	f002 fd38 	bl	8003138 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_6, GPIO_PIN_SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	2140      	movs	r1, #64	@ 0x40
 80006cc:	48a0      	ldr	r0, [pc, #640]	@ (8000950 <DriveFunction+0x31c>)
 80006ce:	f002 fd33 	bl	8003138 <HAL_GPIO_WritePin>

    // Config motors GPIO and TIM
    // Motor 1
    motor[0].enablePin.GPIOx = GPIOA;
 80006d2:	4ba0      	ldr	r3, [pc, #640]	@ (8000954 <DriveFunction+0x320>)
 80006d4:	4aa0      	ldr	r2, [pc, #640]	@ (8000958 <DriveFunction+0x324>)
 80006d6:	655a      	str	r2, [r3, #84]	@ 0x54
    motor[0].enablePin.GPIO_Pin = GPIO_PIN_10;
 80006d8:	4b9e      	ldr	r3, [pc, #632]	@ (8000954 <DriveFunction+0x320>)
 80006da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006de:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    motor[0].dirPin.GPIOx = GPIOA;
 80006e2:	4b9c      	ldr	r3, [pc, #624]	@ (8000954 <DriveFunction+0x320>)
 80006e4:	4a9c      	ldr	r2, [pc, #624]	@ (8000958 <DriveFunction+0x324>)
 80006e6:	65da      	str	r2, [r3, #92]	@ 0x5c
    motor[0].dirPin.GPIO_Pin = GPIO_PIN_9;
 80006e8:	4b9a      	ldr	r3, [pc, #616]	@ (8000954 <DriveFunction+0x320>)
 80006ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80006ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    motor[0].brakePin.GPIOx = GPIOA;
 80006f2:	4b98      	ldr	r3, [pc, #608]	@ (8000954 <DriveFunction+0x320>)
 80006f4:	4a98      	ldr	r2, [pc, #608]	@ (8000958 <DriveFunction+0x324>)
 80006f6:	665a      	str	r2, [r3, #100]	@ 0x64
    motor[0].brakePin.GPIO_Pin = GPIO_PIN_8;
 80006f8:	4b96      	ldr	r3, [pc, #600]	@ (8000954 <DriveFunction+0x320>)
 80006fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    motor[0].encoder.count = &TIM3->CNT;
 8000702:	4b94      	ldr	r3, [pc, #592]	@ (8000954 <DriveFunction+0x320>)
 8000704:	4a95      	ldr	r2, [pc, #596]	@ (800095c <DriveFunction+0x328>)
 8000706:	641a      	str	r2, [r3, #64]	@ 0x40
    motor[0].encoder.oldPos = TIM3->CNT / ENCODER_CPR;
 8000708:	4b95      	ldr	r3, [pc, #596]	@ (8000960 <DriveFunction+0x32c>)
 800070a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800070c:	ee07 3a90 	vmov	s15, r3
 8000710:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000714:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8000718:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800071c:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 8000964 <DriveFunction+0x330>
 8000720:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000724:	4b8b      	ldr	r3, [pc, #556]	@ (8000954 <DriveFunction+0x320>)
 8000726:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    motor[0].encoder.enable = ENCODER_STATUS_ENABLE;
 800072a:	4b8a      	ldr	r3, [pc, #552]	@ (8000954 <DriveFunction+0x320>)
 800072c:	2201      	movs	r2, #1
 800072e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    motor[0].encoder.minSpeed = WHEEL_MAX_SPEED_RAD * 0.01f;
 8000732:	4b88      	ldr	r3, [pc, #544]	@ (8000954 <DriveFunction+0x320>)
 8000734:	4a8c      	ldr	r2, [pc, #560]	@ (8000968 <DriveFunction+0x334>)
 8000736:	64da      	str	r2, [r3, #76]	@ 0x4c
    TIM3->CR1 = TIM_CR1_CEN;
 8000738:	4b89      	ldr	r3, [pc, #548]	@ (8000960 <DriveFunction+0x32c>)
 800073a:	2201      	movs	r2, #1
 800073c:	601a      	str	r2, [r3, #0]

    // Motor 2
    motor[1].enablePin.GPIOx = GPIOC;
 800073e:	4b85      	ldr	r3, [pc, #532]	@ (8000954 <DriveFunction+0x320>)
 8000740:	4a8a      	ldr	r2, [pc, #552]	@ (800096c <DriveFunction+0x338>)
 8000742:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    motor[1].enablePin.GPIO_Pin = GPIO_PIN_11;
 8000746:	4b83      	ldr	r3, [pc, #524]	@ (8000954 <DriveFunction+0x320>)
 8000748:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800074c:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    motor[1].dirPin.GPIOx = GPIOC;
 8000750:	4b80      	ldr	r3, [pc, #512]	@ (8000954 <DriveFunction+0x320>)
 8000752:	4a86      	ldr	r2, [pc, #536]	@ (800096c <DriveFunction+0x338>)
 8000754:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
    motor[1].dirPin.GPIO_Pin = GPIO_PIN_12;
 8000758:	4b7e      	ldr	r3, [pc, #504]	@ (8000954 <DriveFunction+0x320>)
 800075a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800075e:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
    motor[1].brakePin.GPIOx = GPIOD;
 8000762:	4b7c      	ldr	r3, [pc, #496]	@ (8000954 <DriveFunction+0x320>)
 8000764:	4a82      	ldr	r2, [pc, #520]	@ (8000970 <DriveFunction+0x33c>)
 8000766:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    motor[1].brakePin.GPIO_Pin = GPIO_PIN_0;
 800076a:	4b7a      	ldr	r3, [pc, #488]	@ (8000954 <DriveFunction+0x320>)
 800076c:	2201      	movs	r2, #1
 800076e:	f8a3 20e4 	strh.w	r2, [r3, #228]	@ 0xe4
    motor[1].encoder.count = &TIM8->CNT;
 8000772:	4b78      	ldr	r3, [pc, #480]	@ (8000954 <DriveFunction+0x320>)
 8000774:	4a7f      	ldr	r2, [pc, #508]	@ (8000974 <DriveFunction+0x340>)
 8000776:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
    motor[1].encoder.oldPos = TIM8->CNT / ENCODER_CPR;
 800077a:	4b7f      	ldr	r3, [pc, #508]	@ (8000978 <DriveFunction+0x344>)
 800077c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077e:	ee07 3a90 	vmov	s15, r3
 8000782:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000786:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800078a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800078e:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 8000964 <DriveFunction+0x330>
 8000792:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000796:	4b6f      	ldr	r3, [pc, #444]	@ (8000954 <DriveFunction+0x320>)
 8000798:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0
    motor[1].encoder.enable = ENCODER_STATUS_ENABLE;
 800079c:	4b6d      	ldr	r3, [pc, #436]	@ (8000954 <DriveFunction+0x320>)
 800079e:	2201      	movs	r2, #1
 80007a0:	f883 20cc 	strb.w	r2, [r3, #204]	@ 0xcc
    motor[1].encoder.minSpeed = WHEEL_MAX_SPEED_RAD * 0.01f;
 80007a4:	4b6b      	ldr	r3, [pc, #428]	@ (8000954 <DriveFunction+0x320>)
 80007a6:	4a70      	ldr	r2, [pc, #448]	@ (8000968 <DriveFunction+0x334>)
 80007a8:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
    TIM8->CR1 = TIM_CR1_CEN;
 80007ac:	4b72      	ldr	r3, [pc, #456]	@ (8000978 <DriveFunction+0x344>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	601a      	str	r2, [r3, #0]

    // Motor 3
    motor[2].enablePin.GPIOx = GPIOK;
 80007b2:	4b68      	ldr	r3, [pc, #416]	@ (8000954 <DriveFunction+0x320>)
 80007b4:	4a71      	ldr	r2, [pc, #452]	@ (800097c <DriveFunction+0x348>)
 80007b6:	f8c3 214c 	str.w	r2, [r3, #332]	@ 0x14c
    motor[2].enablePin.GPIO_Pin = GPIO_PIN_7;
 80007ba:	4b66      	ldr	r3, [pc, #408]	@ (8000954 <DriveFunction+0x320>)
 80007bc:	2280      	movs	r2, #128	@ 0x80
 80007be:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
    motor[2].dirPin.GPIOx = GPIOG;
 80007c2:	4b64      	ldr	r3, [pc, #400]	@ (8000954 <DriveFunction+0x320>)
 80007c4:	4a6e      	ldr	r2, [pc, #440]	@ (8000980 <DriveFunction+0x34c>)
 80007c6:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
    motor[2].dirPin.GPIO_Pin = GPIO_PIN_15;
 80007ca:	4b62      	ldr	r3, [pc, #392]	@ (8000954 <DriveFunction+0x320>)
 80007cc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007d0:	f8a3 2158 	strh.w	r2, [r3, #344]	@ 0x158
    motor[2].brakePin.GPIOx = GPIOK;
 80007d4:	4b5f      	ldr	r3, [pc, #380]	@ (8000954 <DriveFunction+0x320>)
 80007d6:	4a69      	ldr	r2, [pc, #420]	@ (800097c <DriveFunction+0x348>)
 80007d8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    motor[2].brakePin.GPIO_Pin = GPIO_PIN_6;
 80007dc:	4b5d      	ldr	r3, [pc, #372]	@ (8000954 <DriveFunction+0x320>)
 80007de:	2240      	movs	r2, #64	@ 0x40
 80007e0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160
    motor[2].encoder.count = &TIM2->CNT;
 80007e4:	4b5b      	ldr	r3, [pc, #364]	@ (8000954 <DriveFunction+0x320>)
 80007e6:	4a67      	ldr	r2, [pc, #412]	@ (8000984 <DriveFunction+0x350>)
 80007e8:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138
    motor[2].encoder.oldPos = TIM2->CNT / ENCODER_CPR;
 80007ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80007f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80007f2:	ee07 3a90 	vmov	s15, r3
 80007f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80007fa:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80007fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000802:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8000964 <DriveFunction+0x330>
 8000806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800080a:	4b52      	ldr	r3, [pc, #328]	@ (8000954 <DriveFunction+0x320>)
 800080c:	edc3 7a4f 	vstr	s15, [r3, #316]	@ 0x13c
    motor[2].encoder.enable = ENCODER_STATUS_ENABLE;
 8000810:	4b50      	ldr	r3, [pc, #320]	@ (8000954 <DriveFunction+0x320>)
 8000812:	2201      	movs	r2, #1
 8000814:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
    motor[2].encoder.minSpeed = WHEEL_MAX_SPEED_RAD * 0.01f;
 8000818:	4b4e      	ldr	r3, [pc, #312]	@ (8000954 <DriveFunction+0x320>)
 800081a:	4a53      	ldr	r2, [pc, #332]	@ (8000968 <DriveFunction+0x334>)
 800081c:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
    TIM2->CR1 = TIM_CR1_CEN;
 8000820:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000824:	2201      	movs	r2, #1
 8000826:	601a      	str	r2, [r3, #0]

    // Motor 4
    motor[3].enablePin.GPIOx = GPIOF;
 8000828:	4b4a      	ldr	r3, [pc, #296]	@ (8000954 <DriveFunction+0x320>)
 800082a:	4a57      	ldr	r2, [pc, #348]	@ (8000988 <DriveFunction+0x354>)
 800082c:	f8c3 21c8 	str.w	r2, [r3, #456]	@ 0x1c8
    motor[3].enablePin.GPIO_Pin = GPIO_PIN_5;
 8000830:	4b48      	ldr	r3, [pc, #288]	@ (8000954 <DriveFunction+0x320>)
 8000832:	2220      	movs	r2, #32
 8000834:	f8a3 21cc 	strh.w	r2, [r3, #460]	@ 0x1cc
    motor[3].dirPin.GPIOx = GPIOF;
 8000838:	4b46      	ldr	r3, [pc, #280]	@ (8000954 <DriveFunction+0x320>)
 800083a:	4a53      	ldr	r2, [pc, #332]	@ (8000988 <DriveFunction+0x354>)
 800083c:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
    motor[3].dirPin.GPIO_Pin = GPIO_PIN_3;
 8000840:	4b44      	ldr	r3, [pc, #272]	@ (8000954 <DriveFunction+0x320>)
 8000842:	2208      	movs	r2, #8
 8000844:	f8a3 21d4 	strh.w	r2, [r3, #468]	@ 0x1d4
    motor[3].brakePin.GPIOx = GPIOF;
 8000848:	4b42      	ldr	r3, [pc, #264]	@ (8000954 <DriveFunction+0x320>)
 800084a:	4a4f      	ldr	r2, [pc, #316]	@ (8000988 <DriveFunction+0x354>)
 800084c:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
    motor[3].brakePin.GPIO_Pin = GPIO_PIN_4;
 8000850:	4b40      	ldr	r3, [pc, #256]	@ (8000954 <DriveFunction+0x320>)
 8000852:	2210      	movs	r2, #16
 8000854:	f8a3 21dc 	strh.w	r2, [r3, #476]	@ 0x1dc
    motor[3].encoder.count = &TIM5->CNT;
 8000858:	4b3e      	ldr	r3, [pc, #248]	@ (8000954 <DriveFunction+0x320>)
 800085a:	4a4c      	ldr	r2, [pc, #304]	@ (800098c <DriveFunction+0x358>)
 800085c:	f8c3 21b4 	str.w	r2, [r3, #436]	@ 0x1b4
    motor[3].encoder.oldPos = TIM5->CNT / ENCODER_CPR;
 8000860:	4b4b      	ldr	r3, [pc, #300]	@ (8000990 <DriveFunction+0x35c>)
 8000862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000864:	ee07 3a90 	vmov	s15, r3
 8000868:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800086c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8000870:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000874:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8000964 <DriveFunction+0x330>
 8000878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800087c:	4b35      	ldr	r3, [pc, #212]	@ (8000954 <DriveFunction+0x320>)
 800087e:	edc3 7a6e 	vstr	s15, [r3, #440]	@ 0x1b8
    motor[3].encoder.enable = ENCODER_STATUS_ENABLE;
 8000882:	4b34      	ldr	r3, [pc, #208]	@ (8000954 <DriveFunction+0x320>)
 8000884:	2201      	movs	r2, #1
 8000886:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    motor[3].encoder.minSpeed = WHEEL_MAX_SPEED_RAD * 0.01f;
 800088a:	4b32      	ldr	r3, [pc, #200]	@ (8000954 <DriveFunction+0x320>)
 800088c:	4a36      	ldr	r2, [pc, #216]	@ (8000968 <DriveFunction+0x334>)
 800088e:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    TIM5->CR1 = TIM_CR1_CEN;
 8000892:	4b3f      	ldr	r3, [pc, #252]	@ (8000990 <DriveFunction+0x35c>)
 8000894:	2201      	movs	r2, #1
 8000896:	601a      	str	r2, [r3, #0]

    // Config PID
    PID_Params_t pidParams;
    pidParams.Kp = 12.0f;
 8000898:	4b3e      	ldr	r3, [pc, #248]	@ (8000994 <DriveFunction+0x360>)
 800089a:	60fb      	str	r3, [r7, #12]
    pidParams.Ki = 4.5f;
 800089c:	4b3e      	ldr	r3, [pc, #248]	@ (8000998 <DriveFunction+0x364>)
 800089e:	613b      	str	r3, [r7, #16]
    pidParams.Kd = 0.0f;
 80008a0:	f04f 0300 	mov.w	r3, #0
 80008a4:	617b      	str	r3, [r7, #20]
    pidParams.outputMax = (float)(4095.0f);
 80008a6:	4b3d      	ldr	r3, [pc, #244]	@ (800099c <DriveFunction+0x368>)
 80008a8:	61bb      	str	r3, [r7, #24]
    pidParams.outputMin = (float)(-4095.0f);
 80008aa:	4b3d      	ldr	r3, [pc, #244]	@ (80009a0 <DriveFunction+0x36c>)
 80008ac:	61fb      	str	r3, [r7, #28]
    pidParams.integralMax = pidParams.outputMax / 5.0f;
 80008ae:	ed97 7a06 	vldr	s14, [r7, #24]
 80008b2:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80008b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008ba:	edc7 7a08 	vstr	s15, [r7, #32]
    pidParams.sampleTime = PID_SAMPLE_TIME / 1000.0f;
 80008be:	4b39      	ldr	r3, [pc, #228]	@ (80009a4 <DriveFunction+0x370>)
 80008c0:	627b      	str	r3, [r7, #36]	@ 0x24

    // Enable motors and disable brake
    for (uint8_t i = 0; i < 4; i++)
 80008c2:	2300      	movs	r3, #0
 80008c4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80008c8:	e034      	b.n	8000934 <DriveFunction+0x300>
    {
        Motor_Init(&motor[i], i, MOTOR_STATUS_ENABLE);
 80008ca:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80008ce:	4613      	mov	r3, r2
 80008d0:	015b      	lsls	r3, r3, #5
 80008d2:	1a9b      	subs	r3, r3, r2
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	4a1f      	ldr	r2, [pc, #124]	@ (8000954 <DriveFunction+0x320>)
 80008d8:	4413      	add	r3, r2
 80008da:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 80008de:	2201      	movs	r2, #1
 80008e0:	4618      	mov	r0, r3
 80008e2:	f009 f839 	bl	8009958 <Motor_Init>
        Motor_SetBrake(&motor[i], MOTOR_BRAKE_DISABLE);
 80008e6:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80008ea:	4613      	mov	r3, r2
 80008ec:	015b      	lsls	r3, r3, #5
 80008ee:	1a9b      	subs	r3, r3, r2
 80008f0:	009b      	lsls	r3, r3, #2
 80008f2:	4a18      	ldr	r2, [pc, #96]	@ (8000954 <DriveFunction+0x320>)
 80008f4:	4413      	add	r3, r2
 80008f6:	2100      	movs	r1, #0
 80008f8:	4618      	mov	r0, r3
 80008fa:	f009 f8c1 	bl	8009a80 <Motor_SetBrake>
        PID_Init(&motor[i].pid, pidParams, PID_STATUS_ENABLE);
 80008fe:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8000902:	4613      	mov	r3, r2
 8000904:	015b      	lsls	r3, r3, #5
 8000906:	1a9b      	subs	r3, r3, r2
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	4a12      	ldr	r2, [pc, #72]	@ (8000954 <DriveFunction+0x320>)
 800090c:	189d      	adds	r5, r3, r2
 800090e:	2301      	movs	r3, #1
 8000910:	9304      	str	r3, [sp, #16]
 8000912:	466c      	mov	r4, sp
 8000914:	f107 0318 	add.w	r3, r7, #24
 8000918:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800091a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000924:	4628      	mov	r0, r5
 8000926:	f008 fe8f 	bl	8009648 <PID_Init>
    for (uint8_t i = 0; i < 4; i++)
 800092a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800092e:	3301      	adds	r3, #1
 8000930:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000934:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000938:	2b03      	cmp	r3, #3
 800093a:	d9c6      	bls.n	80008ca <DriveFunction+0x296>
    }

    // Infinite loop
    for(;;)
    {
        for (uint8_t i = 0; i < 4; i++)
 800093c:	2300      	movs	r3, #0
 800093e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8000942:	e059      	b.n	80009f8 <DriveFunction+0x3c4>
 8000944:	200000f8 	.word	0x200000f8
 8000948:	200003e0 	.word	0x200003e0
 800094c:	20000434 	.word	0x20000434
 8000950:	40022400 	.word	0x40022400
 8000954:	200001a0 	.word	0x200001a0
 8000958:	40020000 	.word	0x40020000
 800095c:	40000424 	.word	0x40000424
 8000960:	40000400 	.word	0x40000400
 8000964:	45000000 	.word	0x45000000
 8000968:	3f714639 	.word	0x3f714639
 800096c:	40020800 	.word	0x40020800
 8000970:	40020c00 	.word	0x40020c00
 8000974:	40010424 	.word	0x40010424
 8000978:	40010400 	.word	0x40010400
 800097c:	40022800 	.word	0x40022800
 8000980:	40021800 	.word	0x40021800
 8000984:	40000024 	.word	0x40000024
 8000988:	40021400 	.word	0x40021400
 800098c:	40000c24 	.word	0x40000c24
 8000990:	40000c00 	.word	0x40000c00
 8000994:	41400000 	.word	0x41400000
 8000998:	40900000 	.word	0x40900000
 800099c:	457ff000 	.word	0x457ff000
 80009a0:	c57ff000 	.word	0xc57ff000
 80009a4:	3a83126f 	.word	0x3a83126f
        {
            // Execute open loop (Motor_OLDrive) or closed loop (Motor_CLDrive) routine
            Motor_CLDrive(&motor[i], &driveDAC, speed[i]);
 80009a8:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80009ac:	4613      	mov	r3, r2
 80009ae:	015b      	lsls	r3, r3, #5
 80009b0:	1a9b      	subs	r3, r3, r2
 80009b2:	009b      	lsls	r3, r3, #2
 80009b4:	4a28      	ldr	r2, [pc, #160]	@ (8000a58 <DriveFunction+0x424>)
 80009b6:	441a      	add	r2, r3
 80009b8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80009bc:	4927      	ldr	r1, [pc, #156]	@ (8000a5c <DriveFunction+0x428>)
 80009be:	009b      	lsls	r3, r3, #2
 80009c0:	440b      	add	r3, r1
 80009c2:	edd3 7a00 	vldr	s15, [r3]
 80009c6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009ca:	eeb0 0a67 	vmov.f32	s0, s15
 80009ce:	4619      	mov	r1, r3
 80009d0:	4610      	mov	r0, r2
 80009d2:	f008 ffe3 	bl	800999c <Motor_CLDrive>
            // TODO: make dribbler files, variable speeds
            MAX581x_Code(&dribblerDAC, MAX581x_OUTPUT_A, Dribbler_SpeedSet[dribbler_sel]);
 80009d6:	4b22      	ldr	r3, [pc, #136]	@ (8000a60 <DriveFunction+0x42c>)
 80009d8:	781b      	ldrb	r3, [r3, #0]
 80009da:	461a      	mov	r2, r3
 80009dc:	4b21      	ldr	r3, [pc, #132]	@ (8000a64 <DriveFunction+0x430>)
 80009de:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80009e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f008 fdee 	bl	80095ca <MAX581x_Code>
        for (uint8_t i = 0; i < 4; i++)
 80009ee:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80009f2:	3301      	adds	r3, #1
 80009f4:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80009f8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80009fc:	2b03      	cmp	r3, #3
 80009fe:	d9d3      	bls.n	80009a8 <DriveFunction+0x374>
        }

        if(kick_sel && kick_flag == KICKER_CHARGED) {
 8000a00:	4b19      	ldr	r3, [pc, #100]	@ (8000a68 <DriveFunction+0x434>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d019      	beq.n	8000a3c <DriveFunction+0x408>
 8000a08:	4b18      	ldr	r3, [pc, #96]	@ (8000a6c <DriveFunction+0x438>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d115      	bne.n	8000a3c <DriveFunction+0x408>
            osMutexWait(kickFlagHandle, osWaitForever);
 8000a10:	4b17      	ldr	r3, [pc, #92]	@ (8000a70 <DriveFunction+0x43c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	f04f 31ff 	mov.w	r1, #4294967295
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f006 f807 	bl	8006a2c <osMutexWait>
            kick_flag = KICKER_START;
 8000a1e:	4b13      	ldr	r3, [pc, #76]	@ (8000a6c <DriveFunction+0x438>)
 8000a20:	2202      	movs	r2, #2
 8000a22:	701a      	strb	r2, [r3, #0]
            osMutexRelease(kickFlagHandle);
 8000a24:	4b12      	ldr	r3, [pc, #72]	@ (8000a70 <DriveFunction+0x43c>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f006 f84d 	bl	8006ac8 <osMutexRelease>
            osMessagePut(kickQueueHandle, 0, 0);
 8000a2e:	4b11      	ldr	r3, [pc, #68]	@ (8000a74 <DriveFunction+0x440>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2200      	movs	r2, #0
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f006 f88e 	bl	8006b58 <osMessagePut>
        }

        osMessagePut(nrf24CheckHandle, 0, 0);
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a78 <DriveFunction+0x444>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2200      	movs	r2, #0
 8000a42:	2100      	movs	r1, #0
 8000a44:	4618      	mov	r0, r3
 8000a46:	f006 f887 	bl	8006b58 <osMessagePut>
        osDelayUntil(&timeToWait, (uint32_t)PID_SAMPLE_TIME);
 8000a4a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a4e:	2101      	movs	r1, #1
 8000a50:	4618      	mov	r0, r3
 8000a52:	f006 f935 	bl	8006cc0 <osDelayUntil>
        for (uint8_t i = 0; i < 4; i++)
 8000a56:	e771      	b.n	800093c <DriveFunction+0x308>
 8000a58:	200001a0 	.word	0x200001a0
 8000a5c:	20000160 	.word	0x20000160
 8000a60:	2000039c 	.word	0x2000039c
 8000a64:	0800a8c0 	.word	0x0800a8c0
 8000a68:	2000039d 	.word	0x2000039d
 8000a6c:	2000039e 	.word	0x2000039e
 8000a70:	200003a8 	.word	0x200003a8
 8000a74:	200003a4 	.word	0x200003a4
 8000a78:	20000158 	.word	0x20000158

08000a7c <setSpeed>:
    }
}

void setSpeed(uint8_t *buffer, float *velocity, uint8_t *turn)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b090      	sub	sp, #64	@ 0x40
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]

	/* Last velocities */
	float prv_Vx = v_vel[0], prv_Vy = v_vel[1];
 8000a88:	4bac      	ldr	r3, [pc, #688]	@ (8000d3c <setSpeed+0x2c0>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	633b      	str	r3, [r7, #48]	@ 0x30
 8000a8e:	4bab      	ldr	r3, [pc, #684]	@ (8000d3c <setSpeed+0x2c0>)
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
	
	/* Velocities vector: vx, vy and vr respectively */
	v_vel[0] = (buffer[1] & 0x80) ? -(float)((uint16_t)(buffer[4] & 0xC0) << 1 | (uint16_t)(buffer[1] & 0x7F))/100.0f  : (float)((uint16_t)(buffer[4] & 0xC0) << 1 | (uint16_t)(buffer[1] & 0x7F))/100.0f ;
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	3301      	adds	r3, #1
 8000a98:	781b      	ldrb	r3, [r3, #0]
 8000a9a:	b25b      	sxtb	r3, r3
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	da16      	bge.n	8000ace <setSpeed+0x52>
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	3304      	adds	r3, #4
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	005b      	lsls	r3, r3, #1
 8000aa8:	f403 72c0 	and.w	r2, r3, #384	@ 0x180
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	ee07 3a90 	vmov	s15, r3
 8000abc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ac0:	eeb1 7a67 	vneg.f32	s14, s15
 8000ac4:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8000d40 <setSpeed+0x2c4>
 8000ac8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000acc:	e013      	b.n	8000af6 <setSpeed+0x7a>
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	3304      	adds	r3, #4
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	f403 72c0 	and.w	r2, r3, #384	@ 0x180
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	3301      	adds	r3, #1
 8000ade:	781b      	ldrb	r3, [r3, #0]
 8000ae0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	ee07 3a90 	vmov	s15, r3
 8000aea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000aee:	eddf 6a94 	vldr	s13, [pc, #592]	@ 8000d40 <setSpeed+0x2c4>
 8000af2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000af6:	4b91      	ldr	r3, [pc, #580]	@ (8000d3c <setSpeed+0x2c0>)
 8000af8:	edc3 7a00 	vstr	s15, [r3]
	v_vel[1] = (buffer[2] & 0x80) ? -(float)((uint16_t)(buffer[4] & 0x30) << 3 | (uint16_t)(buffer[2] & 0x7F))/100.0f : (float)((uint16_t)(buffer[4] & 0x30) << 3 | (uint16_t)(buffer[2] & 0x7F))/100.0f ;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	3302      	adds	r3, #2
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	b25b      	sxtb	r3, r3
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	da16      	bge.n	8000b36 <setSpeed+0xba>
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	3304      	adds	r3, #4
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	00db      	lsls	r3, r3, #3
 8000b10:	f403 72c0 	and.w	r2, r3, #384	@ 0x180
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	3302      	adds	r3, #2
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	ee07 3a90 	vmov	s15, r3
 8000b24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b28:	eeb1 7a67 	vneg.f32	s14, s15
 8000b2c:	eddf 6a84 	vldr	s13, [pc, #528]	@ 8000d40 <setSpeed+0x2c4>
 8000b30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b34:	e013      	b.n	8000b5e <setSpeed+0xe2>
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	3304      	adds	r3, #4
 8000b3a:	781b      	ldrb	r3, [r3, #0]
 8000b3c:	00db      	lsls	r3, r3, #3
 8000b3e:	f403 72c0 	and.w	r2, r3, #384	@ 0x180
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	3302      	adds	r3, #2
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	ee07 3a90 	vmov	s15, r3
 8000b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b56:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 8000d40 <setSpeed+0x2c4>
 8000b5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b5e:	4b77      	ldr	r3, [pc, #476]	@ (8000d3c <setSpeed+0x2c0>)
 8000b60:	edc3 7a01 	vstr	s15, [r3, #4]
	v_vel[2] = (buffer[3] & 0x80) ? -(float)((uint16_t)(buffer[4] & 0x0F) << 7 | (uint16_t)(buffer[3] & 0x7F))/100.0f : (float)((uint16_t)(buffer[4] & 0x0F) << 7 | (uint16_t)(buffer[3] & 0x7F))/100.0f ;
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	3303      	adds	r3, #3
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	b25b      	sxtb	r3, r3
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	da16      	bge.n	8000b9e <setSpeed+0x122>
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	3304      	adds	r3, #4
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	01db      	lsls	r3, r3, #7
 8000b78:	f403 62f0 	and.w	r2, r3, #1920	@ 0x780
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	3303      	adds	r3, #3
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b86:	4313      	orrs	r3, r2
 8000b88:	ee07 3a90 	vmov	s15, r3
 8000b8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b90:	eeb1 7a67 	vneg.f32	s14, s15
 8000b94:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8000d40 <setSpeed+0x2c4>
 8000b98:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b9c:	e013      	b.n	8000bc6 <setSpeed+0x14a>
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	781b      	ldrb	r3, [r3, #0]
 8000ba4:	01db      	lsls	r3, r3, #7
 8000ba6:	f403 62f0 	and.w	r2, r3, #1920	@ 0x780
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	3303      	adds	r3, #3
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	ee07 3a90 	vmov	s15, r3
 8000bba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bbe:	eddf 6a60 	vldr	s13, [pc, #384]	@ 8000d40 <setSpeed+0x2c4>
 8000bc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bc6:	4b5d      	ldr	r3, [pc, #372]	@ (8000d3c <setSpeed+0x2c0>)
 8000bc8:	edc3 7a02 	vstr	s15, [r3, #8]


	/* Limit linear velocity magnitude */
	float vel_mag = sqrt(v_vel[0]*v_vel[0] + v_vel[1]*v_vel[1]);
 8000bcc:	4b5b      	ldr	r3, [pc, #364]	@ (8000d3c <setSpeed+0x2c0>)
 8000bce:	ed93 7a00 	vldr	s14, [r3]
 8000bd2:	4b5a      	ldr	r3, [pc, #360]	@ (8000d3c <setSpeed+0x2c0>)
 8000bd4:	edd3 7a00 	vldr	s15, [r3]
 8000bd8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bdc:	4b57      	ldr	r3, [pc, #348]	@ (8000d3c <setSpeed+0x2c0>)
 8000bde:	edd3 6a01 	vldr	s13, [r3, #4]
 8000be2:	4b56      	ldr	r3, [pc, #344]	@ (8000d3c <setSpeed+0x2c0>)
 8000be4:	edd3 7a01 	vldr	s15, [r3, #4]
 8000be8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bec:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bf0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bf4:	eeb0 0b47 	vmov.f64	d0, d7
 8000bf8:	f009 fde2 	bl	800a7c0 <sqrt>
 8000bfc:	eeb0 7b40 	vmov.f64	d7, d0
 8000c00:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000c04:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	if (vel_mag > ROBOT_MAX_LINEAR_VEL)
 8000c08:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000c0c:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 8000c10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c18:	dd1b      	ble.n	8000c52 <setSpeed+0x1d6>
	{
	    float scale = ROBOT_MAX_LINEAR_VEL / vel_mag;
 8000c1a:	eef0 6a04 	vmov.f32	s13, #4	@ 0x40200000  2.5
 8000c1e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000c22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000c26:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	    v_vel[0] *= scale;
 8000c2a:	4b44      	ldr	r3, [pc, #272]	@ (8000d3c <setSpeed+0x2c0>)
 8000c2c:	ed93 7a00 	vldr	s14, [r3]
 8000c30:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c38:	4b40      	ldr	r3, [pc, #256]	@ (8000d3c <setSpeed+0x2c0>)
 8000c3a:	edc3 7a00 	vstr	s15, [r3]
	    v_vel[1] *= scale;
 8000c3e:	4b3f      	ldr	r3, [pc, #252]	@ (8000d3c <setSpeed+0x2c0>)
 8000c40:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c44:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000c48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000c4c:	4b3b      	ldr	r3, [pc, #236]	@ (8000d3c <setSpeed+0x2c0>)
 8000c4e:	edc3 7a01 	vstr	s15, [r3, #4]
	}

	/* Check if acceleration is not too high */
	float Ax = v_vel[0] - prv_Vx, Ay = v_vel[1] - prv_Vy;
 8000c52:	4b3a      	ldr	r3, [pc, #232]	@ (8000d3c <setSpeed+0x2c0>)
 8000c54:	ed93 7a00 	vldr	s14, [r3]
 8000c58:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c60:	edc7 7a08 	vstr	s15, [r7, #32]
 8000c64:	4b35      	ldr	r3, [pc, #212]	@ (8000d3c <setSpeed+0x2c0>)
 8000c66:	ed93 7a01 	vldr	s14, [r3, #4]
 8000c6a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c72:	edc7 7a07 	vstr	s15, [r7, #28]
	float acc_sum = Ax * Ax + Ay * Ay;
 8000c76:	edd7 7a08 	vldr	s15, [r7, #32]
 8000c7a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000c7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c82:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000c86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c8a:	edc7 7a06 	vstr	s15, [r7, #24]
	acc_sum = sqrt(acc_sum);
 8000c8e:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000c96:	eeb0 0b47 	vmov.f64	d0, d7
 8000c9a:	f009 fd91 	bl	800a7c0 <sqrt>
 8000c9e:	eeb0 7b40 	vmov.f64	d7, d0
 8000ca2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ca6:	edc7 7a06 	vstr	s15, [r7, #24]
	
	float norm_Ax = Ax / acc_sum, norm_Ay = Ay / acc_sum;
 8000caa:	edd7 6a08 	vldr	s13, [r7, #32]
 8000cae:	ed97 7a06 	vldr	s14, [r7, #24]
 8000cb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cb6:	edc7 7a05 	vstr	s15, [r7, #20]
 8000cba:	edd7 6a07 	vldr	s13, [r7, #28]
 8000cbe:	ed97 7a06 	vldr	s14, [r7, #24]
 8000cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000cc6:	edc7 7a04 	vstr	s15, [r7, #16]
	
	if(acc_sum > ROBOT_MAX_LINEAR_ACC)
 8000cca:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cce:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8000cd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000cda:	dd24      	ble.n	8000d26 <setSpeed+0x2aa>
	{
		acc_sum = ROBOT_MAX_LINEAR_ACC;
 8000cdc:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8000ce0:	61bb      	str	r3, [r7, #24]
		Ax = norm_Ax * acc_sum;
 8000ce2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000ce6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cee:	edc7 7a08 	vstr	s15, [r7, #32]
		Ay = norm_Ay * acc_sum;
 8000cf2:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cf6:	edd7 7a06 	vldr	s15, [r7, #24]
 8000cfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000cfe:	edc7 7a07 	vstr	s15, [r7, #28]
		
		v_vel[0] = prv_Vx + Ax;
 8000d02:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000d06:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d3c <setSpeed+0x2c0>)
 8000d10:	edc3 7a00 	vstr	s15, [r3]
		v_vel[1] = prv_Vy + Ay;
 8000d14:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000d18:	edd7 7a07 	vldr	s15, [r7, #28]
 8000d1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <setSpeed+0x2c0>)
 8000d22:	edc3 7a01 	vstr	s15, [r3, #4]
	}
	

	for (uint8_t i = 0; i < 4; i++)
 8000d26:	2300      	movs	r3, #0
 8000d28:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000d2c:	e04f      	b.n	8000dce <setSpeed+0x352>
	{
		/* Temporal speed variable. Calculate each wheel speed respect to robot kinematic model */
		float t_vel = 0;
 8000d2e:	f04f 0300 	mov.w	r3, #0
 8000d32:	63bb      	str	r3, [r7, #56]	@ 0x38
		for (uint8_t j = 0; j < 3; j++)
 8000d34:	2300      	movs	r3, #0
 8000d36:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000d3a:	e024      	b.n	8000d86 <setSpeed+0x30a>
 8000d3c:	20000390 	.word	0x20000390
 8000d40:	42c80000 	.word	0x42c80000
		{
			t_vel += kinematic[i][j] * v_vel[j];
 8000d44:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8000d48:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 8000d4c:	4824      	ldr	r0, [pc, #144]	@ (8000de0 <setSpeed+0x364>)
 8000d4e:	4613      	mov	r3, r2
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	4413      	add	r3, r2
 8000d54:	440b      	add	r3, r1
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	4403      	add	r3, r0
 8000d5a:	ed93 7a00 	vldr	s14, [r3]
 8000d5e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d62:	4a20      	ldr	r2, [pc, #128]	@ (8000de4 <setSpeed+0x368>)
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	4413      	add	r3, r2
 8000d68:	edd3 7a00 	vldr	s15, [r3]
 8000d6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000d70:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8000d74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d78:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		for (uint8_t j = 0; j < 3; j++)
 8000d7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d80:	3301      	adds	r3, #1
 8000d82:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000d86:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d9da      	bls.n	8000d44 <setSpeed+0x2c8>
		}
		/* Check velocity direction */
		turn[i] = (t_vel > 0) ? WHEEL_P_ROTATION : WHEEL_N_ROTATION;
 8000d8e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000d92:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d9a:	bfcc      	ite	gt
 8000d9c:	2301      	movgt	r3, #1
 8000d9e:	2300      	movle	r3, #0
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	f083 0301 	eor.w	r3, r3, #1
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	4619      	mov	r1, r3
 8000daa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	4413      	add	r3, r2
 8000db2:	b2ca      	uxtb	r2, r1
 8000db4:	701a      	strb	r2, [r3, #0]

		/* Fill speed array. Speed in [m/s] */
		velocity[i] = t_vel;
 8000db6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	68ba      	ldr	r2, [r7, #8]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000dc2:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++)
 8000dc4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000dc8:	3301      	adds	r3, #1
 8000dca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8000dce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8000dd2:	2b03      	cmp	r3, #3
 8000dd4:	d9ab      	bls.n	8000d2e <setSpeed+0x2b2>
	}
}
 8000dd6:	bf00      	nop
 8000dd8:	bf00      	nop
 8000dda:	3740      	adds	r7, #64	@ 0x40
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000170 	.word	0x20000170
 8000de4:	20000390 	.word	0x20000390

08000de8 <KickFunction>:
#include "kick_task.h"
#include "cmsis_os.h"
#include "stm32f7xx_hal.h"

void KickFunction(void const * argument)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b086      	sub	sp, #24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        // --- Cargar el capacitor del kicker ---
        HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_4, GPIO_PIN_SET);
 8000df0:	2201      	movs	r2, #1
 8000df2:	2110      	movs	r1, #16
 8000df4:	4824      	ldr	r0, [pc, #144]	@ (8000e88 <KickFunction+0xa0>)
 8000df6:	f002 f99f 	bl	8003138 <HAL_GPIO_WritePin>
        osDelay(4000);
 8000dfa:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000dfe:	f005 fdf4 	bl	80069ea <osDelay>
        HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_4, GPIO_PIN_RESET);
 8000e02:	2200      	movs	r2, #0
 8000e04:	2110      	movs	r1, #16
 8000e06:	4820      	ldr	r0, [pc, #128]	@ (8000e88 <KickFunction+0xa0>)
 8000e08:	f002 f996 	bl	8003138 <HAL_GPIO_WritePin>

        // --- Marcar kicker como cargado ---
        osMutexWait(kickFlagHandle, osWaitForever);
 8000e0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e8c <KickFunction+0xa4>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	f04f 31ff 	mov.w	r1, #4294967295
 8000e14:	4618      	mov	r0, r3
 8000e16:	f005 fe09 	bl	8006a2c <osMutexWait>
        kick_flag = KICKER_CHARGED;
 8000e1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e90 <KickFunction+0xa8>)
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	701a      	strb	r2, [r3, #0]
        osMutexRelease(kickFlagHandle);
 8000e20:	4b1a      	ldr	r3, [pc, #104]	@ (8000e8c <KickFunction+0xa4>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4618      	mov	r0, r3
 8000e26:	f005 fe4f 	bl	8006ac8 <osMutexRelease>

        // --- Esperar evento de disparo ---
        osEvent kicker_side = osMessageGet(kickQueueHandle, osWaitForever);
 8000e2a:	4b1a      	ldr	r3, [pc, #104]	@ (8000e94 <KickFunction+0xac>)
 8000e2c:	6819      	ldr	r1, [r3, #0]
 8000e2e:	f107 030c 	add.w	r3, r7, #12
 8000e32:	f04f 32ff 	mov.w	r2, #4294967295
 8000e36:	4618      	mov	r0, r3
 8000e38:	f005 fece 	bl	8006bd8 <osMessageGet>

        // --- Activar el kicker (disparo) ---
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_11, GPIO_PIN_SET);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e42:	4815      	ldr	r0, [pc, #84]	@ (8000e98 <KickFunction+0xb0>)
 8000e44:	f002 f978 	bl	8003138 <HAL_GPIO_WritePin>
        osDelay(10);
 8000e48:	200a      	movs	r0, #10
 8000e4a:	f005 fdce 	bl	80069ea <osDelay>
        HAL_GPIO_WritePin(GPIOF, GPIO_PIN_11, GPIO_PIN_RESET);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e54:	4810      	ldr	r0, [pc, #64]	@ (8000e98 <KickFunction+0xb0>)
 8000e56:	f002 f96f 	bl	8003138 <HAL_GPIO_WritePin>

        // --- Marcar kicker como descargado ---
        osMutexWait(kickFlagHandle, osWaitForever);
 8000e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <KickFunction+0xa4>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f04f 31ff 	mov.w	r1, #4294967295
 8000e62:	4618      	mov	r0, r3
 8000e64:	f005 fde2 	bl	8006a2c <osMutexWait>
        kick_flag = KICKER_DISCHARGED;
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <KickFunction+0xa8>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	701a      	strb	r2, [r3, #0]
        osMutexRelease(kickFlagHandle);
 8000e6e:	4b07      	ldr	r3, [pc, #28]	@ (8000e8c <KickFunction+0xa4>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f005 fe28 	bl	8006ac8 <osMutexRelease>

        // --- Contador de disparos ---
        kick_count++;
 8000e78:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <KickFunction+0xb4>)
 8000e7a:	881b      	ldrh	r3, [r3, #0]
 8000e7c:	3301      	adds	r3, #1
 8000e7e:	b29a      	uxth	r2, r3
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <KickFunction+0xb4>)
 8000e82:	801a      	strh	r2, [r3, #0]
    {
 8000e84:	bf00      	nop
 8000e86:	e7b3      	b.n	8000df0 <KickFunction+0x8>
 8000e88:	40022400 	.word	0x40022400
 8000e8c:	200003a8 	.word	0x200003a8
 8000e90:	2000039e 	.word	0x2000039e
 8000e94:	200003a4 	.word	0x200003a4
 8000e98:	40021400 	.word	0x40021400
 8000e9c:	200003a0 	.word	0x200003a0

08000ea0 <getDribbler_speed>:
    }
}

uint8_t getDribbler_speed(uint8_t *buffer)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	b085      	sub	sp, #20
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
	/* Extract info from data packet */
	uint8_t dribbler_vel = (buffer[0] & 0x1C) >> 2;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	109b      	asrs	r3, r3, #2
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	f003 0307 	and.w	r3, r3, #7
 8000eb4:	73fb      	strb	r3, [r7, #15]

	return dribbler_vel;
 8000eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr

08000ec4 <getKickerStatus>:

uint8_t getKickerStatus(uint8_t *buffer)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b085      	sub	sp, #20
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	/* Extract info from data packet */
	uint8_t kick_stat = buffer[0] & 0x02 ? 0x01 : 0x00;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	781b      	ldrb	r3, [r3, #0]
 8000ed0:	105b      	asrs	r3, r3, #1
 8000ed2:	b2db      	uxtb	r3, r3
 8000ed4:	f003 0301 	and.w	r3, r3, #1
 8000ed8:	73fb      	strb	r3, [r7, #15]

	return kick_stat;
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	4618      	mov	r0, r3
 8000ede:	3714      	adds	r7, #20
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <main>:
void DriveFunction(void const * argument);
void RadioFunction(void const * argument);
void KickFunction(void const * argument);

int main(void)
{
 8000ee8:	b5b0      	push	{r4, r5, r7, lr}
 8000eea:	b09a      	sub	sp, #104	@ 0x68
 8000eec:	af00      	add	r7, sp, #0
    HAL_Init();
 8000eee:	f001 fb42 	bl	8002576 <HAL_Init>
    SystemClock_Config();
 8000ef2:	f000 fe4b 	bl	8001b8c <SystemClock_Config>
    MX_GPIO_Init();
 8000ef6:	f001 f947 	bl	8002188 <MX_GPIO_Init>
    MX_SPI1_Init();
 8000efa:	f000 ff75 	bl	8001de8 <MX_SPI1_Init>
    MX_I2C1_Init();
 8000efe:	f000 feb3 	bl	8001c68 <MX_I2C1_Init>
    MX_I2C2_Init();
 8000f02:	f000 fef1 	bl	8001ce8 <MX_I2C2_Init>
    MX_TIM2_Init();
 8000f06:	f000 ffe5 	bl	8001ed4 <MX_TIM2_Init>
    MX_TIM3_Init();
 8000f0a:	f001 f837 	bl	8001f7c <MX_TIM3_Init>
    MX_TIM5_Init();
 8000f0e:	f001 f88b 	bl	8002028 <MX_TIM5_Init>
    MX_TIM8_Init();
 8000f12:	f001 f8df 	bl	80020d4 <MX_TIM8_Init>
    MX_I2C3_Init();
 8000f16:	f000 ff27 	bl	8001d68 <MX_I2C3_Init>
    MX_UART5_Init();
 8000f1a:	f000 ffa7 	bl	8001e6c <MX_UART5_Init>

    // AGREGAR: Inicializacin explcita de motores
    Motor_Init(&motor[0], 0, MOTOR_STATUS_DISABLE);  //  DISABLE al inicio
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	4863      	ldr	r0, [pc, #396]	@ (80010b0 <main+0x1c8>)
 8000f24:	f008 fd18 	bl	8009958 <Motor_Init>
    Motor_Init(&motor[1], 1, MOTOR_STATUS_DISABLE);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	4861      	ldr	r0, [pc, #388]	@ (80010b4 <main+0x1cc>)
 8000f2e:	f008 fd13 	bl	8009958 <Motor_Init>
    Motor_Init(&motor[2], 2, MOTOR_STATUS_DISABLE);
 8000f32:	2200      	movs	r2, #0
 8000f34:	2102      	movs	r1, #2
 8000f36:	4860      	ldr	r0, [pc, #384]	@ (80010b8 <main+0x1d0>)
 8000f38:	f008 fd0e 	bl	8009958 <Motor_Init>
    Motor_Init(&motor[3], 3, MOTOR_STATUS_DISABLE);
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	2103      	movs	r1, #3
 8000f40:	485e      	ldr	r0, [pc, #376]	@ (80010bc <main+0x1d4>)
 8000f42:	f008 fd09 	bl	8009958 <Motor_Init>

    kinematic[0][0] = -1/sin(WHEEL_ANGlE_1); kinematic[0][1] = 1/cos(WHEEL_ANGlE_1); kinematic[0][2] = ROBOT_RADIO;
 8000f46:	4b5e      	ldr	r3, [pc, #376]	@ (80010c0 <main+0x1d8>)
 8000f48:	4a5e      	ldr	r2, [pc, #376]	@ (80010c4 <main+0x1dc>)
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	4b5c      	ldr	r3, [pc, #368]	@ (80010c0 <main+0x1d8>)
 8000f4e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	4b5a      	ldr	r3, [pc, #360]	@ (80010c0 <main+0x1d8>)
 8000f56:	4a5c      	ldr	r2, [pc, #368]	@ (80010c8 <main+0x1e0>)
 8000f58:	609a      	str	r2, [r3, #8]
    kinematic[1][0] = -1/sin(WHEEL_ANGlE_2); kinematic[1][1] = 1/cos(WHEEL_ANGlE_2); kinematic[1][2] = ROBOT_RADIO;
 8000f5a:	4b59      	ldr	r3, [pc, #356]	@ (80010c0 <main+0x1d8>)
 8000f5c:	4a5b      	ldr	r2, [pc, #364]	@ (80010cc <main+0x1e4>)
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	4b57      	ldr	r3, [pc, #348]	@ (80010c0 <main+0x1d8>)
 8000f62:	4a5b      	ldr	r2, [pc, #364]	@ (80010d0 <main+0x1e8>)
 8000f64:	611a      	str	r2, [r3, #16]
 8000f66:	4b56      	ldr	r3, [pc, #344]	@ (80010c0 <main+0x1d8>)
 8000f68:	4a57      	ldr	r2, [pc, #348]	@ (80010c8 <main+0x1e0>)
 8000f6a:	615a      	str	r2, [r3, #20]
    kinematic[2][0] = -1/sin(WHEEL_ANGlE_3); kinematic[2][1] = 1/cos(WHEEL_ANGlE_3); kinematic[2][2] = ROBOT_RADIO;
 8000f6c:	4b54      	ldr	r3, [pc, #336]	@ (80010c0 <main+0x1d8>)
 8000f6e:	4a59      	ldr	r2, [pc, #356]	@ (80010d4 <main+0x1ec>)
 8000f70:	619a      	str	r2, [r3, #24]
 8000f72:	4b53      	ldr	r3, [pc, #332]	@ (80010c0 <main+0x1d8>)
 8000f74:	4a56      	ldr	r2, [pc, #344]	@ (80010d0 <main+0x1e8>)
 8000f76:	61da      	str	r2, [r3, #28]
 8000f78:	4b51      	ldr	r3, [pc, #324]	@ (80010c0 <main+0x1d8>)
 8000f7a:	4a53      	ldr	r2, [pc, #332]	@ (80010c8 <main+0x1e0>)
 8000f7c:	621a      	str	r2, [r3, #32]
    kinematic[3][0] = -1/sin(WHEEL_ANGlE_4); kinematic[3][1] = 1/cos(WHEEL_ANGlE_4); kinematic[3][2] = ROBOT_RADIO;
 8000f7e:	4b50      	ldr	r3, [pc, #320]	@ (80010c0 <main+0x1d8>)
 8000f80:	4a55      	ldr	r2, [pc, #340]	@ (80010d8 <main+0x1f0>)
 8000f82:	625a      	str	r2, [r3, #36]	@ 0x24
 8000f84:	4b4e      	ldr	r3, [pc, #312]	@ (80010c0 <main+0x1d8>)
 8000f86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8000f8c:	4b4c      	ldr	r3, [pc, #304]	@ (80010c0 <main+0x1d8>)
 8000f8e:	4a4e      	ldr	r2, [pc, #312]	@ (80010c8 <main+0x1e0>)
 8000f90:	62da      	str	r2, [r3, #44]	@ 0x2c

    // Parpadeo de LEDs para indicar inicio
    for (uint8_t i = 0; i < 5; i++) {
 8000f92:	2300      	movs	r3, #0
 8000f94:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8000f98:	e016      	b.n	8000fc8 <main+0xe0>
        Board_LedToggle(BOARD_LED_GPIO, BOARD_LED_PIN_1);
 8000f9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f9e:	484f      	ldr	r0, [pc, #316]	@ (80010dc <main+0x1f4>)
 8000fa0:	f008 fc24 	bl	80097ec <Board_LedToggle>
        Board_LedToggle(BOARD_LED_GPIO, BOARD_LED_PIN_2);
 8000fa4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fa8:	484c      	ldr	r0, [pc, #304]	@ (80010dc <main+0x1f4>)
 8000faa:	f008 fc1f 	bl	80097ec <Board_LedToggle>
        Board_LedToggle(BOARD_LED_GPIO, BOARD_LED_PIN_3);
 8000fae:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000fb2:	484a      	ldr	r0, [pc, #296]	@ (80010dc <main+0x1f4>)
 8000fb4:	f008 fc1a 	bl	80097ec <Board_LedToggle>
        HAL_Delay(100);
 8000fb8:	2064      	movs	r0, #100	@ 0x64
 8000fba:	f001 fb09 	bl	80025d0 <HAL_Delay>
    for (uint8_t i = 0; i < 5; i++) {
 8000fbe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8000fc8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d9e4      	bls.n	8000f9a <main+0xb2>
    }

    // Mutex para el sistema de kick
    osMutexDef(kickFlag);
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	663b      	str	r3, [r7, #96]	@ 0x60
    kickFlagHandle = osMutexCreate(osMutex(kickFlag));
 8000fd4:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f005 fd1a 	bl	8006a12 <osMutexCreate>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	4a3f      	ldr	r2, [pc, #252]	@ (80010e0 <main+0x1f8>)
 8000fe2:	6013      	str	r3, [r2, #0]

    // Colas de mensajes
    osMessageQDef(kickQueue, 1, uint16_t);
 8000fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80010e4 <main+0x1fc>)
 8000fe6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000fea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fee:	e883 0003 	stmia.w	r3, {r0, r1}
    kickQueueHandle = osMessageCreate(osMessageQ(kickQueue), NULL);
 8000ff2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f005 fd9b 	bl	8006b34 <osMessageCreate>
 8000ffe:	4603      	mov	r3, r0
 8001000:	4a39      	ldr	r2, [pc, #228]	@ (80010e8 <main+0x200>)
 8001002:	6013      	str	r3, [r2, #0]
    osMessageQDef(nrf24Check, 16, uint16_t);
 8001004:	4a39      	ldr	r2, [pc, #228]	@ (80010ec <main+0x204>)
 8001006:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800100a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800100e:	e883 0003 	stmia.w	r3, {r0, r1}
    nrf24CheckHandle = osMessageCreate(osMessageQ(nrf24Check), NULL);
 8001012:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001016:	2100      	movs	r1, #0
 8001018:	4618      	mov	r0, r3
 800101a:	f005 fd8b 	bl	8006b34 <osMessageCreate>
 800101e:	4603      	mov	r3, r0
 8001020:	4a33      	ldr	r2, [pc, #204]	@ (80010f0 <main+0x208>)
 8001022:	6013      	str	r3, [r2, #0]

    // Tareas principales del sistema
    osThreadDef(driveTask, DriveFunction, osPriorityAboveNormal, 0, 128);
 8001024:	4b33      	ldr	r3, [pc, #204]	@ (80010f4 <main+0x20c>)
 8001026:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800102a:	461d      	mov	r5, r3
 800102c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800102e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001030:	682b      	ldr	r3, [r5, #0]
 8001032:	6023      	str	r3, [r4, #0]
    driveTaskHandle = osThreadCreate(osThread(driveTask), NULL);
 8001034:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f005 fcae 	bl	800699c <osThreadCreate>
 8001040:	4603      	mov	r3, r0
 8001042:	4a2d      	ldr	r2, [pc, #180]	@ (80010f8 <main+0x210>)
 8001044:	6013      	str	r3, [r2, #0]
    osThreadDef(radioTask, RadioFunction, osPriorityNormal, 0, 128);
 8001046:	4b2d      	ldr	r3, [pc, #180]	@ (80010fc <main+0x214>)
 8001048:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800104c:	461d      	mov	r5, r3
 800104e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001050:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001052:	682b      	ldr	r3, [r5, #0]
 8001054:	6023      	str	r3, [r4, #0]
    radioTaskHandle = osThreadCreate(osThread(radioTask), NULL);
 8001056:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800105a:	2100      	movs	r1, #0
 800105c:	4618      	mov	r0, r3
 800105e:	f005 fc9d 	bl	800699c <osThreadCreate>
 8001062:	4603      	mov	r3, r0
 8001064:	4a26      	ldr	r2, [pc, #152]	@ (8001100 <main+0x218>)
 8001066:	6013      	str	r3, [r2, #0]
    osThreadDef(kickTask, KickFunction, osPriorityLow, 0, 128);
 8001068:	4b26      	ldr	r3, [pc, #152]	@ (8001104 <main+0x21c>)
 800106a:	f107 0414 	add.w	r4, r7, #20
 800106e:	461d      	mov	r5, r3
 8001070:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001072:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001074:	682b      	ldr	r3, [r5, #0]
 8001076:	6023      	str	r3, [r4, #0]
    kickTaskHandle = osThreadCreate(osThread(kickTask), NULL);
 8001078:	f107 0314 	add.w	r3, r7, #20
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f005 fc8c 	bl	800699c <osThreadCreate>
 8001084:	4603      	mov	r3, r0
 8001086:	4a20      	ldr	r2, [pc, #128]	@ (8001108 <main+0x220>)
 8001088:	6013      	str	r3, [r2, #0]
    osThreadDef(ballDetectorTask, BallDetectorFunction, osPriorityLow, 0, 128);
 800108a:	4b20      	ldr	r3, [pc, #128]	@ (800110c <main+0x224>)
 800108c:	463c      	mov	r4, r7
 800108e:	461d      	mov	r5, r3
 8001090:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001092:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001094:	682b      	ldr	r3, [r5, #0]
 8001096:	6023      	str	r3, [r4, #0]
    ballDetectorTaskHandle = osThreadCreate(osThread(ballDetectorTask), NULL);
 8001098:	463b      	mov	r3, r7
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f005 fc7d 	bl	800699c <osThreadCreate>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001110 <main+0x228>)
 80010a6:	6013      	str	r3, [r2, #0]

    osKernelStart(); // Inicia el scheduler RTOS
 80010a8:	f005 fc61 	bl	800696e <osKernelStart>

    // Bucle infinito de seguridad (no debera llegar aqu)
    while (1) {}
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <main+0x1c4>
 80010b0:	200001a0 	.word	0x200001a0
 80010b4:	2000021c 	.word	0x2000021c
 80010b8:	20000298 	.word	0x20000298
 80010bc:	20000314 	.word	0x20000314
 80010c0:	20000170 	.word	0x20000170
 80010c4:	bf93cd3a 	.word	0xbf93cd3a
 80010c8:	3da83e42 	.word	0x3da83e42
 80010cc:	bfa71796 	.word	0xbfa71796
 80010d0:	bfc721f5 	.word	0xbfc721f5
 80010d4:	3fa71796 	.word	0x3fa71796
 80010d8:	3f93cd3a 	.word	0x3f93cd3a
 80010dc:	40022000 	.word	0x40022000
 80010e0:	200003a8 	.word	0x200003a8
 80010e4:	0800a820 	.word	0x0800a820
 80010e8:	200003a4 	.word	0x200003a4
 80010ec:	0800a828 	.word	0x0800a828
 80010f0:	20000158 	.word	0x20000158
 80010f4:	0800a83c 	.word	0x0800a83c
 80010f8:	200003d4 	.word	0x200003d4
 80010fc:	0800a85c 	.word	0x0800a85c
 8001100:	200003d8 	.word	0x200003d8
 8001104:	0800a87c 	.word	0x0800a87c
 8001108:	200003dc 	.word	0x200003dc
 800110c:	0800a8a4 	.word	0x0800a8a4
 8001110:	200003d0 	.word	0x200003d0

08001114 <HAL_TIM_PeriodElapsedCallback>:
}

// Callback de periodo de timer (para HAL)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a04      	ldr	r2, [pc, #16]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d101      	bne.n	800112a <HAL_TIM_PeriodElapsedCallback+0x16>
        HAL_IncTick();
 8001126:	f001 fa33 	bl	8002590 <HAL_IncTick>
    }
}
 800112a:	bf00      	nop
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40010000 	.word	0x40010000

08001138 <Error_Handler>:

// Handler de error simple
void Error_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
    // Implementar manejo de error si es necesario
}
 800113c:	bf00      	nop
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <RadioFunction>:
#ifndef M_PI
#define M_PI 3.14159265358979323846
#endif

int fokk = 0;
void RadioFunction(void const * argument) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af02      	add	r7, sp, #8
 800114e:	6178      	str	r0, [r7, #20]
    // --- Inicializacin del mdulo nRF24 ---
    nRF24_HW_Init(&nrf_device, &hspi1, GPIOG, GPIO_PIN_10, GPIOG, GPIO_PIN_9);
 8001150:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001154:	9301      	str	r3, [sp, #4]
 8001156:	4b67      	ldr	r3, [pc, #412]	@ (80012f4 <RadioFunction+0x1ac>)
 8001158:	9300      	str	r3, [sp, #0]
 800115a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800115e:	4a65      	ldr	r2, [pc, #404]	@ (80012f4 <RadioFunction+0x1ac>)
 8001160:	4965      	ldr	r1, [pc, #404]	@ (80012f8 <RadioFunction+0x1b0>)
 8001162:	4866      	ldr	r0, [pc, #408]	@ (80012fc <RadioFunction+0x1b4>)
 8001164:	f008 fd1f 	bl	8009ba6 <nRF24_HW_Init>
    nRF24_Init(&nrf_device);
 8001168:	4864      	ldr	r0, [pc, #400]	@ (80012fc <RadioFunction+0x1b4>)
 800116a:	f008 fe08 	bl	8009d7e <nRF24_Init>
    nRF24_SetAddr(&nrf_device, nRF24_PIPE0, rx_node_addr);
 800116e:	4a64      	ldr	r2, [pc, #400]	@ (8001300 <RadioFunction+0x1b8>)
 8001170:	2100      	movs	r1, #0
 8001172:	4862      	ldr	r0, [pc, #392]	@ (80012fc <RadioFunction+0x1b4>)
 8001174:	f008 febe 	bl	8009ef4 <nRF24_SetAddr>
    nRF24_SetRFChannel(&nrf_device, nRF24L01_SYSMIC_CHANNEL);
 8001178:	216b      	movs	r1, #107	@ 0x6b
 800117a:	4860      	ldr	r0, [pc, #384]	@ (80012fc <RadioFunction+0x1b4>)
 800117c:	f008 feaa 	bl	8009ed4 <nRF24_SetRFChannel>
    nRF24_SetRXPipe(&nrf_device, nRF24_PIPE0, nRF24_AA_OFF, 30);
 8001180:	231e      	movs	r3, #30
 8001182:	2200      	movs	r2, #0
 8001184:	2100      	movs	r1, #0
 8001186:	485d      	ldr	r0, [pc, #372]	@ (80012fc <RadioFunction+0x1b4>)
 8001188:	f009 f804 	bl	800a194 <nRF24_SetRXPipe>
    nRF24_SetPowerMode(&nrf_device, nRF24_PWR_UP);
 800118c:	2102      	movs	r1, #2
 800118e:	485b      	ldr	r0, [pc, #364]	@ (80012fc <RadioFunction+0x1b4>)
 8001190:	f008 fe5a 	bl	8009e48 <nRF24_SetPowerMode>
    nRF24_SetOperationalMode(&nrf_device, nRF24_MODE_RX);
 8001194:	2101      	movs	r1, #1
 8001196:	4859      	ldr	r0, [pc, #356]	@ (80012fc <RadioFunction+0x1b4>)
 8001198:	f008 fe78 	bl	8009e8c <nRF24_SetOperationalMode>
    nRF24_RX_ON(&nrf_device);
 800119c:	2101      	movs	r1, #1
 800119e:	4857      	ldr	r0, [pc, #348]	@ (80012fc <RadioFunction+0x1b4>)
 80011a0:	f008 fcdd 	bl	8009b5e <nRF24_CE_State>
    memset(nrf_device.rx_data, 0, 32);
 80011a4:	2220      	movs	r2, #32
 80011a6:	2100      	movs	r1, #0
 80011a8:	4856      	ldr	r0, [pc, #344]	@ (8001304 <RadioFunction+0x1bc>)
 80011aa:	f009 fac9 	bl	800a740 <memset>
    nRF24_DisableAA(&nrf_device, nRF24_PIPETX);
 80011ae:	2106      	movs	r1, #6
 80011b0:	4852      	ldr	r0, [pc, #328]	@ (80012fc <RadioFunction+0x1b4>)
 80011b2:	f009 f84b 	bl	800a24c <nRF24_DisableAA>
    tx_node_addr[4] = Board_GetID();
 80011b6:	f008 fb29 	bl	800980c <Board_GetID>
 80011ba:	4603      	mov	r3, r0
 80011bc:	b2da      	uxtb	r2, r3
 80011be:	4b52      	ldr	r3, [pc, #328]	@ (8001308 <RadioFunction+0x1c0>)
 80011c0:	711a      	strb	r2, [r3, #4]
    nRF24_SetAddr(&nrf_device, nRF24_PIPETX, tx_node_addr);
 80011c2:	4a51      	ldr	r2, [pc, #324]	@ (8001308 <RadioFunction+0x1c0>)
 80011c4:	2106      	movs	r1, #6
 80011c6:	484d      	ldr	r0, [pc, #308]	@ (80012fc <RadioFunction+0x1b4>)
 80011c8:	f008 fe94 	bl	8009ef4 <nRF24_SetAddr>
    nrf_config = nRF24_GetConfig(&nrf_device);
 80011cc:	484b      	ldr	r0, [pc, #300]	@ (80012fc <RadioFunction+0x1b4>)
 80011ce:	f009 f875 	bl	800a2bc <nRF24_GetConfig>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b4d      	ldr	r3, [pc, #308]	@ (800130c <RadioFunction+0x1c4>)
 80011d8:	701a      	strb	r2, [r3, #0]

    // --- Bucle principal de la tarea ---
    for (;;) {
        // Espera evento de la cola (sin timeout)
        osMessageGet(nrf24CheckHandle, osWaitForever);
 80011da:	4b4d      	ldr	r3, [pc, #308]	@ (8001310 <RadioFunction+0x1c8>)
 80011dc:	6819      	ldr	r1, [r3, #0]
 80011de:	463b      	mov	r3, r7
 80011e0:	f04f 32ff 	mov.w	r2, #4294967295
 80011e4:	4618      	mov	r0, r3
 80011e6:	f005 fcf7 	bl	8006bd8 <osMessageGet>

        // Actualiza estado del nRF24
        nrf_status = nRF24_GetStatus(&nrf_device);
 80011ea:	4844      	ldr	r0, [pc, #272]	@ (80012fc <RadioFunction+0x1b4>)
 80011ec:	f009 f859 	bl	800a2a2 <nRF24_GetStatus>
 80011f0:	4603      	mov	r3, r0
 80011f2:	461a      	mov	r2, r3
 80011f4:	4b47      	ldr	r3, [pc, #284]	@ (8001314 <RadioFunction+0x1cc>)
 80011f6:	701a      	strb	r2, [r3, #0]
        nrf_config = nRF24_GetConfig(&nrf_device);
 80011f8:	4840      	ldr	r0, [pc, #256]	@ (80012fc <RadioFunction+0x1b4>)
 80011fa:	f009 f85f 	bl	800a2bc <nRF24_GetConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	461a      	mov	r2, r3
 8001202:	4b42      	ldr	r3, [pc, #264]	@ (800130c <RadioFunction+0x1c4>)
 8001204:	701a      	strb	r2, [r3, #0]
        //updateBuffer(txBuffer);
        //txBuffer[28] = fokk++;
        //HAL_UART_Transmit(&huart5, txBuffer,32,HAL_MAX_DELAY);
        //osDelay(10);
        // Si hay datos recibidos
        if (nrf_status & nRF24_FLAG_RX_DR) {
 8001206:	4b43      	ldr	r3, [pc, #268]	@ (8001314 <RadioFunction+0x1cc>)
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800120e:	2b00      	cmp	r3, #0
 8001210:	d0e3      	beq.n	80011da <RadioFunction+0x92>
            // --- Procesamiento de datos recibidos ---



            nRF24_ReadPayload(&nrf_device, nrf_device.rx_data, &rx_len);
 8001212:	4a41      	ldr	r2, [pc, #260]	@ (8001318 <RadioFunction+0x1d0>)
 8001214:	493b      	ldr	r1, [pc, #236]	@ (8001304 <RadioFunction+0x1bc>)
 8001216:	4839      	ldr	r0, [pc, #228]	@ (80012fc <RadioFunction+0x1b4>)
 8001218:	f009 f8d0 	bl	800a3bc <nRF24_ReadPayload>
            nRF24_FlushRX(&nrf_device);
 800121c:	4837      	ldr	r0, [pc, #220]	@ (80012fc <RadioFunction+0x1b4>)
 800121e:	f009 f867 	bl	800a2f0 <nRF24_FlushRX>
            nRF24_ClearIRQFlagsRx(&nrf_device);
 8001222:	4836      	ldr	r0, [pc, #216]	@ (80012fc <RadioFunction+0x1b4>)
 8001224:	f009 f8a1 	bl	800a36a <nRF24_ClearIRQFlagsRx>

            setSpeed(nrf_device.rx_data + 5 * robot_id, speed, direction);
 8001228:	4b3c      	ldr	r3, [pc, #240]	@ (800131c <RadioFunction+0x1d4>)
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4613      	mov	r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	461a      	mov	r2, r3
 8001236:	4b33      	ldr	r3, [pc, #204]	@ (8001304 <RadioFunction+0x1bc>)
 8001238:	4413      	add	r3, r2
 800123a:	4a39      	ldr	r2, [pc, #228]	@ (8001320 <RadioFunction+0x1d8>)
 800123c:	4939      	ldr	r1, [pc, #228]	@ (8001324 <RadioFunction+0x1dc>)
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fc1c 	bl	8000a7c <setSpeed>
            dribbler_sel = getDribbler_speed(nrf_device.rx_data + 5 * robot_id);
 8001244:	4b35      	ldr	r3, [pc, #212]	@ (800131c <RadioFunction+0x1d4>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	461a      	mov	r2, r3
 800124a:	4613      	mov	r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	4413      	add	r3, r2
 8001250:	461a      	mov	r2, r3
 8001252:	4b2c      	ldr	r3, [pc, #176]	@ (8001304 <RadioFunction+0x1bc>)
 8001254:	4413      	add	r3, r2
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fe22 	bl	8000ea0 <getDribbler_speed>
 800125c:	4603      	mov	r3, r0
 800125e:	461a      	mov	r2, r3
 8001260:	4b31      	ldr	r3, [pc, #196]	@ (8001328 <RadioFunction+0x1e0>)
 8001262:	701a      	strb	r2, [r3, #0]
            kick_sel = getKickerStatus(nrf_device.rx_data + 5 * robot_id);
 8001264:	4b2d      	ldr	r3, [pc, #180]	@ (800131c <RadioFunction+0x1d4>)
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	4613      	mov	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	4413      	add	r3, r2
 8001270:	461a      	mov	r2, r3
 8001272:	4b24      	ldr	r3, [pc, #144]	@ (8001304 <RadioFunction+0x1bc>)
 8001274:	4413      	add	r3, r2
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff fe24 	bl	8000ec4 <getKickerStatus>
 800127c:	4603      	mov	r3, r0
 800127e:	461a      	mov	r2, r3
 8001280:	4b2a      	ldr	r3, [pc, #168]	@ (800132c <RadioFunction+0x1e4>)
 8001282:	701a      	strb	r2, [r3, #0]
            updateBuffer(txBuffer);
 8001284:	482a      	ldr	r0, [pc, #168]	@ (8001330 <RadioFunction+0x1e8>)
 8001286:	f000 f855 	bl	8001334 <updateBuffer>

            // --- Cambio a modo TX y envo de datos ---
            nRF24_RX_OFF(&nrf_device);
 800128a:	2100      	movs	r1, #0
 800128c:	481b      	ldr	r0, [pc, #108]	@ (80012fc <RadioFunction+0x1b4>)
 800128e:	f008 fc66 	bl	8009b5e <nRF24_CE_State>
            nRF24_SetOperationalMode(&nrf_device, nRF24_MODE_TX);
 8001292:	2100      	movs	r1, #0
 8001294:	4819      	ldr	r0, [pc, #100]	@ (80012fc <RadioFunction+0x1b4>)
 8001296:	f008 fdf9 	bl	8009e8c <nRF24_SetOperationalMode>
            while (nrf_config & nRF24_CONFIG_PRIM_RX) {
 800129a:	e006      	b.n	80012aa <RadioFunction+0x162>
                nrf_config = nRF24_GetConfig(&nrf_device);
 800129c:	4817      	ldr	r0, [pc, #92]	@ (80012fc <RadioFunction+0x1b4>)
 800129e:	f009 f80d 	bl	800a2bc <nRF24_GetConfig>
 80012a2:	4603      	mov	r3, r0
 80012a4:	461a      	mov	r2, r3
 80012a6:	4b19      	ldr	r3, [pc, #100]	@ (800130c <RadioFunction+0x1c4>)
 80012a8:	701a      	strb	r2, [r3, #0]
            while (nrf_config & nRF24_CONFIG_PRIM_RX) {
 80012aa:	4b18      	ldr	r3, [pc, #96]	@ (800130c <RadioFunction+0x1c4>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1f2      	bne.n	800129c <RadioFunction+0x154>
            }
            nRF24_TxPacket(&nrf_device, txBuffer, 32);
 80012b6:	2220      	movs	r2, #32
 80012b8:	491d      	ldr	r1, [pc, #116]	@ (8001330 <RadioFunction+0x1e8>)
 80012ba:	4810      	ldr	r0, [pc, #64]	@ (80012fc <RadioFunction+0x1b4>)
 80012bc:	f000 f880 	bl	80013c0 <nRF24_TxPacket>

            // --- Regreso a modo RX ---
            nRF24_SetOperationalMode(&nrf_device, nRF24_MODE_RX);
 80012c0:	2101      	movs	r1, #1
 80012c2:	480e      	ldr	r0, [pc, #56]	@ (80012fc <RadioFunction+0x1b4>)
 80012c4:	f008 fde2 	bl	8009e8c <nRF24_SetOperationalMode>
            while (!(nrf_config & nRF24_CONFIG_PRIM_RX)) {
 80012c8:	e006      	b.n	80012d8 <RadioFunction+0x190>
                nrf_config = nRF24_GetConfig(&nrf_device);
 80012ca:	480c      	ldr	r0, [pc, #48]	@ (80012fc <RadioFunction+0x1b4>)
 80012cc:	f008 fff6 	bl	800a2bc <nRF24_GetConfig>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461a      	mov	r2, r3
 80012d4:	4b0d      	ldr	r3, [pc, #52]	@ (800130c <RadioFunction+0x1c4>)
 80012d6:	701a      	strb	r2, [r3, #0]
            while (!(nrf_config & nRF24_CONFIG_PRIM_RX)) {
 80012d8:	4b0c      	ldr	r3, [pc, #48]	@ (800130c <RadioFunction+0x1c4>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	f003 0301 	and.w	r3, r3, #1
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d0f2      	beq.n	80012ca <RadioFunction+0x182>
            }
            nRF24_RX_ON(&nrf_device);
 80012e4:	2101      	movs	r1, #1
 80012e6:	4805      	ldr	r0, [pc, #20]	@ (80012fc <RadioFunction+0x1b4>)
 80012e8:	f008 fc39 	bl	8009b5e <nRF24_CE_State>
            nRF24_ClearIRQFlags(&nrf_device);
 80012ec:	4803      	ldr	r0, [pc, #12]	@ (80012fc <RadioFunction+0x1b4>)
 80012ee:	f009 f80c 	bl	800a30a <nRF24_ClearIRQFlags>
        osMessageGet(nrf24CheckHandle, osWaitForever);
 80012f2:	e772      	b.n	80011da <RadioFunction+0x92>
 80012f4:	40021800 	.word	0x40021800
 80012f8:	200004dc 	.word	0x200004dc
 80012fc:	20000100 	.word	0x20000100
 8001300:	20000028 	.word	0x20000028
 8001304:	20000136 	.word	0x20000136
 8001308:	20000020 	.word	0x20000020
 800130c:	200000fc 	.word	0x200000fc
 8001310:	20000158 	.word	0x20000158
 8001314:	200000fb 	.word	0x200000fb
 8001318:	200000fa 	.word	0x200000fa
 800131c:	200000f8 	.word	0x200000f8
 8001320:	2000015c 	.word	0x2000015c
 8001324:	20000160 	.word	0x20000160
 8001328:	2000039c 	.word	0x2000039c
 800132c:	2000039d 	.word	0x2000039d
 8001330:	20000000 	.word	0x20000000

08001334 <updateBuffer>:
        }
    }
}


void updateBuffer(uint8_t *buffer) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]

    // Fill buffer with zeros if necessary
    memset(&buffer[0], 0, 32);
 800133c:	2220      	movs	r2, #32
 800133e:	2100      	movs	r1, #0
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f009 f9fd 	bl	800a740 <memset>

    float m0 = motor[0].measSpeed;
 8001346:	4b1b      	ldr	r3, [pc, #108]	@ (80013b4 <updateBuffer+0x80>)
 8001348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800134a:	61bb      	str	r3, [r7, #24]
    float m1 = motor[1].measSpeed;
 800134c:	4b19      	ldr	r3, [pc, #100]	@ (80013b4 <updateBuffer+0x80>)
 800134e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001352:	617b      	str	r3, [r7, #20]
    float m2 = motor[2].measSpeed;
 8001354:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <updateBuffer+0x80>)
 8001356:	f8d3 316c 	ldr.w	r3, [r3, #364]	@ 0x16c
 800135a:	613b      	str	r3, [r7, #16]
    float m3 = motor[3].measSpeed;
 800135c:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <updateBuffer+0x80>)
 800135e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	@ 0x1e8
 8001362:	60fb      	str	r3, [r7, #12]

    // Set first byte: bits 0-2 = robot_id (3 bits), bit 3 = ball_possession (1 bit), bits 4-7 = 0
    uint8_t id_bits = (robot_id << 3); // 3 bits for robot_id
 8001364:	4b14      	ldr	r3, [pc, #80]	@ (80013b8 <updateBuffer+0x84>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	b2db      	uxtb	r3, r3
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	77fb      	strb	r3, [r7, #31]
    uint8_t ball_bit = (ball_posession == 0x01 ? 1 : 0); // 1 bit for ball_posession at bit 3
 800136e:	4b13      	ldr	r3, [pc, #76]	@ (80013bc <updateBuffer+0x88>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	2b01      	cmp	r3, #1
 8001374:	bf0c      	ite	eq
 8001376:	2301      	moveq	r3, #1
 8001378:	2300      	movne	r3, #0
 800137a:	b2db      	uxtb	r3, r3
 800137c:	77bb      	strb	r3, [r7, #30]
    buffer[0] = id_bits | ball_bit;
 800137e:	7ffa      	ldrb	r2, [r7, #31]
 8001380:	7fbb      	ldrb	r3, [r7, #30]
 8001382:	4313      	orrs	r3, r2
 8001384:	b2da      	uxtb	r2, r3
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	701a      	strb	r2, [r3, #0]

    memcpy(&buffer[1+4*0], &m0, sizeof(float));
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	3301      	adds	r3, #1
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	601a      	str	r2, [r3, #0]
    memcpy(&buffer[1+4*1], &m1, sizeof(float));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	3305      	adds	r3, #5
 8001396:	697a      	ldr	r2, [r7, #20]
 8001398:	601a      	str	r2, [r3, #0]
    memcpy(&buffer[1+4*2], &m2, sizeof(float));
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	3309      	adds	r3, #9
 800139e:	693a      	ldr	r2, [r7, #16]
 80013a0:	601a      	str	r2, [r3, #0]
    memcpy(&buffer[1+4*3], &m3, sizeof(float));
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	330d      	adds	r3, #13
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	601a      	str	r2, [r3, #0]

}
 80013aa:	bf00      	nop
 80013ac:	3720      	adds	r7, #32
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	200001a0 	.word	0x200001a0
 80013b8:	200000f8 	.word	0x200000f8
 80013bc:	200003bc 	.word	0x200003bc

080013c0 <nRF24_TxPacket>:


void nRF24_TxPacket(nRF24_Handler_t *device, uint8_t* Buf, uint32_t Len)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b086      	sub	sp, #24
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12, GPIO_PIN_SET);
 80013cc:	2201      	movs	r2, #1
 80013ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013d2:	4822      	ldr	r0, [pc, #136]	@ (800145c <nRF24_TxPacket+0x9c>)
 80013d4:	f001 feb0 	bl	8003138 <HAL_GPIO_WritePin>

    for (uint32_t i = 0; i < Len; i++) {
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	e00c      	b.n	80013f8 <nRF24_TxPacket+0x38>
        device->tx_data[i] = *Buf++;
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	1c5a      	adds	r2, r3, #1
 80013e2:	60ba      	str	r2, [r7, #8]
 80013e4:	7819      	ldrb	r1, [r3, #0]
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	4413      	add	r3, r2
 80013ec:	3316      	adds	r3, #22
 80013ee:	460a      	mov	r2, r1
 80013f0:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < Len; i++) {
 80013f2:	697b      	ldr	r3, [r7, #20]
 80013f4:	3301      	adds	r3, #1
 80013f6:	617b      	str	r3, [r7, #20]
 80013f8:	697a      	ldr	r2, [r7, #20]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	429a      	cmp	r2, r3
 80013fe:	d3ee      	bcc.n	80013de <nRF24_TxPacket+0x1e>
    }

    nRF24_WritePayload(device, device->tx_data, Len);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	3316      	adds	r3, #22
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	b2d2      	uxtb	r2, r2
 8001408:	4619      	mov	r1, r3
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f008 ffc5 	bl	800a39a <nRF24_WritePayload>
    nRF24_CE_State(device, GPIO_PIN_SET);
 8001410:	2101      	movs	r1, #1
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f008 fba3 	bl	8009b5e <nRF24_CE_State>

    while (!(nrf_status & (nRF24_FLAG_TX_DS))) {
 8001418:	e006      	b.n	8001428 <nRF24_TxPacket+0x68>
        nrf_status = nRF24_GetStatus(device);
 800141a:	68f8      	ldr	r0, [r7, #12]
 800141c:	f008 ff41 	bl	800a2a2 <nRF24_GetStatus>
 8001420:	4603      	mov	r3, r0
 8001422:	461a      	mov	r2, r3
 8001424:	4b0e      	ldr	r3, [pc, #56]	@ (8001460 <nRF24_TxPacket+0xa0>)
 8001426:	701a      	strb	r2, [r3, #0]
    while (!(nrf_status & (nRF24_FLAG_TX_DS))) {
 8001428:	4b0d      	ldr	r3, [pc, #52]	@ (8001460 <nRF24_TxPacket+0xa0>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	f003 0320 	and.w	r3, r3, #32
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0f2      	beq.n	800141a <nRF24_TxPacket+0x5a>
    }

    nRF24_ClearIRQFlagsTx(device);
 8001434:	68f8      	ldr	r0, [r7, #12]
 8001436:	f008 ff80 	bl	800a33a <nRF24_ClearIRQFlagsTx>
    nRF24_FlushTX(device);
 800143a:	68f8      	ldr	r0, [r7, #12]
 800143c:	f008 ff4b 	bl	800a2d6 <nRF24_FlushTX>

    nRF24_CE_State(device, GPIO_PIN_RESET);
 8001440:	2100      	movs	r1, #0
 8001442:	68f8      	ldr	r0, [r7, #12]
 8001444:	f008 fb8b 	bl	8009b5e <nRF24_CE_State>

    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12, GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800144e:	4803      	ldr	r0, [pc, #12]	@ (800145c <nRF24_TxPacket+0x9c>)
 8001450:	f001 fe72 	bl	8003138 <HAL_GPIO_WritePin>
}
 8001454:	bf00      	nop
 8001456:	3718      	adds	r7, #24
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	40022000 	.word	0x40022000
 8001460:	200000fb 	.word	0x200000fb

08001464 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800146a:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <HAL_MspInit+0x4c>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800146e:	4a10      	ldr	r2, [pc, #64]	@ (80014b0 <HAL_MspInit+0x4c>)
 8001470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001474:	6413      	str	r3, [r2, #64]	@ 0x40
 8001476:	4b0e      	ldr	r3, [pc, #56]	@ (80014b0 <HAL_MspInit+0x4c>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001482:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <HAL_MspInit+0x4c>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001486:	4a0a      	ldr	r2, [pc, #40]	@ (80014b0 <HAL_MspInit+0x4c>)
 8001488:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800148c:	6453      	str	r3, [r2, #68]	@ 0x44
 800148e:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <HAL_MspInit+0x4c>)
 8001490:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001492:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	210f      	movs	r1, #15
 800149e:	f06f 0001 	mvn.w	r0, #1
 80014a2:	f001 f971 	bl	8002788 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40023800 	.word	0x40023800

080014b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b0b2      	sub	sp, #200	@ 0xc8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014bc:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
 80014c4:	605a      	str	r2, [r3, #4]
 80014c6:	609a      	str	r2, [r3, #8]
 80014c8:	60da      	str	r2, [r3, #12]
 80014ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d0:	2290      	movs	r2, #144	@ 0x90
 80014d2:	2100      	movs	r1, #0
 80014d4:	4618      	mov	r0, r3
 80014d6:	f009 f933 	bl	800a740 <memset>
  if(hi2c->Instance==I2C1)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a65      	ldr	r2, [pc, #404]	@ (8001674 <HAL_I2C_MspInit+0x1c0>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d13d      	bne.n	8001560 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014e4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80014e8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014ea:	2300      	movs	r3, #0
 80014ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014f4:	4618      	mov	r0, r3
 80014f6:	f003 f927 	bl	8004748 <HAL_RCCEx_PeriphCLKConfig>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001500:	f7ff fe1a 	bl	8001138 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001504:	4b5c      	ldr	r3, [pc, #368]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001508:	4a5b      	ldr	r2, [pc, #364]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 800150a:	f043 0302 	orr.w	r3, r3, #2
 800150e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001510:	4b59      	ldr	r3, [pc, #356]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	623b      	str	r3, [r7, #32]
 800151a:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800151c:	23c0      	movs	r3, #192	@ 0xc0
 800151e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001522:	2312      	movs	r3, #18
 8001524:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001528:	2301      	movs	r3, #1
 800152a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152e:	2303      	movs	r3, #3
 8001530:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001534:	2304      	movs	r3, #4
 8001536:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800153a:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800153e:	4619      	mov	r1, r3
 8001540:	484e      	ldr	r0, [pc, #312]	@ (800167c <HAL_I2C_MspInit+0x1c8>)
 8001542:	f001 fc35 	bl	8002db0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001546:	4b4c      	ldr	r3, [pc, #304]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	4a4b      	ldr	r2, [pc, #300]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 800154c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001550:	6413      	str	r3, [r2, #64]	@ 0x40
 8001552:	4b49      	ldr	r3, [pc, #292]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001556:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800155a:	61fb      	str	r3, [r7, #28]
 800155c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 800155e:	e085      	b.n	800166c <HAL_I2C_MspInit+0x1b8>
  else if(hi2c->Instance==I2C2)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a46      	ldr	r2, [pc, #280]	@ (8001680 <HAL_I2C_MspInit+0x1cc>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d13d      	bne.n	80015e6 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800156a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001570:	2300      	movs	r3, #0
 8001572:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800157a:	4618      	mov	r0, r3
 800157c:	f003 f8e4 	bl	8004748 <HAL_RCCEx_PeriphCLKConfig>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8001586:	f7ff fdd7 	bl	8001138 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800158a:	4b3b      	ldr	r3, [pc, #236]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	4a3a      	ldr	r2, [pc, #232]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001590:	f043 0320 	orr.w	r3, r3, #32
 8001594:	6313      	str	r3, [r2, #48]	@ 0x30
 8001596:	4b38      	ldr	r3, [pc, #224]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	f003 0320 	and.w	r3, r3, #32
 800159e:	61bb      	str	r3, [r7, #24]
 80015a0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80015a2:	2303      	movs	r3, #3
 80015a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015a8:	2312      	movs	r3, #18
 80015aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015ae:	2301      	movs	r3, #1
 80015b0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b4:	2303      	movs	r3, #3
 80015b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80015ba:	2304      	movs	r3, #4
 80015bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015c0:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80015c4:	4619      	mov	r1, r3
 80015c6:	482f      	ldr	r0, [pc, #188]	@ (8001684 <HAL_I2C_MspInit+0x1d0>)
 80015c8:	f001 fbf2 	bl	8002db0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d0:	4a29      	ldr	r2, [pc, #164]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 80015d2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80015d8:	4b27      	ldr	r3, [pc, #156]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 80015da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015e0:	617b      	str	r3, [r7, #20]
 80015e2:	697b      	ldr	r3, [r7, #20]
}
 80015e4:	e042      	b.n	800166c <HAL_I2C_MspInit+0x1b8>
  else if(hi2c->Instance==I2C3)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a27      	ldr	r2, [pc, #156]	@ (8001688 <HAL_I2C_MspInit+0x1d4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d13d      	bne.n	800166c <HAL_I2C_MspInit+0x1b8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80015f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015f4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001600:	4618      	mov	r0, r3
 8001602:	f003 f8a1 	bl	8004748 <HAL_RCCEx_PeriphCLKConfig>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <HAL_I2C_MspInit+0x15c>
      Error_Handler();
 800160c:	f7ff fd94 	bl	8001138 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001610:	4b19      	ldr	r3, [pc, #100]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001614:	4a18      	ldr	r2, [pc, #96]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001616:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800161a:	6313      	str	r3, [r2, #48]	@ 0x30
 800161c:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 800161e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001620:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001624:	613b      	str	r3, [r7, #16]
 8001626:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001628:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800162c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001630:	2312      	movs	r3, #18
 8001632:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800163c:	2303      	movs	r3, #3
 800163e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001642:	2304      	movs	r3, #4
 8001644:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001648:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 800164c:	4619      	mov	r1, r3
 800164e:	480f      	ldr	r0, [pc, #60]	@ (800168c <HAL_I2C_MspInit+0x1d8>)
 8001650:	f001 fbae 	bl	8002db0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001658:	4a07      	ldr	r2, [pc, #28]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 800165a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800165e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001660:	4b05      	ldr	r3, [pc, #20]	@ (8001678 <HAL_I2C_MspInit+0x1c4>)
 8001662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001664:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	68fb      	ldr	r3, [r7, #12]
}
 800166c:	bf00      	nop
 800166e:	37c8      	adds	r7, #200	@ 0xc8
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40005400 	.word	0x40005400
 8001678:	40023800 	.word	0x40023800
 800167c:	40020400 	.word	0x40020400
 8001680:	40005800 	.word	0x40005800
 8001684:	40021400 	.word	0x40021400
 8001688:	40005c00 	.word	0x40005c00
 800168c:	40021c00 	.word	0x40021c00

08001690 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b08a      	sub	sp, #40	@ 0x28
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001698:	f107 0314 	add.w	r3, r7, #20
 800169c:	2200      	movs	r2, #0
 800169e:	601a      	str	r2, [r3, #0]
 80016a0:	605a      	str	r2, [r3, #4]
 80016a2:	609a      	str	r2, [r3, #8]
 80016a4:	60da      	str	r2, [r3, #12]
 80016a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4a17      	ldr	r2, [pc, #92]	@ (800170c <HAL_SPI_MspInit+0x7c>)
 80016ae:	4293      	cmp	r3, r2
 80016b0:	d127      	bne.n	8001702 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016b2:	4b17      	ldr	r3, [pc, #92]	@ (8001710 <HAL_SPI_MspInit+0x80>)
 80016b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016b6:	4a16      	ldr	r2, [pc, #88]	@ (8001710 <HAL_SPI_MspInit+0x80>)
 80016b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80016be:	4b14      	ldr	r3, [pc, #80]	@ (8001710 <HAL_SPI_MspInit+0x80>)
 80016c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ca:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <HAL_SPI_MspInit+0x80>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a10      	ldr	r2, [pc, #64]	@ (8001710 <HAL_SPI_MspInit+0x80>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <HAL_SPI_MspInit+0x80>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80016e2:	23e0      	movs	r3, #224	@ 0xe0
 80016e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e6:	2302      	movs	r3, #2
 80016e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016f2:	2305      	movs	r3, #5
 80016f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f6:	f107 0314 	add.w	r3, r7, #20
 80016fa:	4619      	mov	r1, r3
 80016fc:	4805      	ldr	r0, [pc, #20]	@ (8001714 <HAL_SPI_MspInit+0x84>)
 80016fe:	f001 fb57 	bl	8002db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001702:	bf00      	nop
 8001704:	3728      	adds	r7, #40	@ 0x28
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40013000 	.word	0x40013000
 8001710:	40023800 	.word	0x40023800
 8001714:	40020000 	.word	0x40020000

08001718 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b090      	sub	sp, #64	@ 0x40
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001738:	d128      	bne.n	800178c <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800173a:	4b5b      	ldr	r3, [pc, #364]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173e:	4a5a      	ldr	r2, [pc, #360]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6413      	str	r3, [r2, #64]	@ 0x40
 8001746:	4b58      	ldr	r3, [pc, #352]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001750:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001752:	4b55      	ldr	r3, [pc, #340]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	4a54      	ldr	r2, [pc, #336]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001758:	f043 0301 	orr.w	r3, r3, #1
 800175c:	6313      	str	r3, [r2, #48]	@ 0x30
 800175e:	4b52      	ldr	r3, [pc, #328]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	627b      	str	r3, [r7, #36]	@ 0x24
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM2 GPIO Configuration
    PA0/WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800176a:	2303      	movs	r3, #3
 800176c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800176e:	2302      	movs	r3, #2
 8001770:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001772:	2300      	movs	r3, #0
 8001774:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001776:	2300      	movs	r3, #0
 8001778:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800177a:	2301      	movs	r3, #1
 800177c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001782:	4619      	mov	r1, r3
 8001784:	4849      	ldr	r0, [pc, #292]	@ (80018ac <HAL_TIM_Encoder_MspInit+0x194>)
 8001786:	f001 fb13 	bl	8002db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800178a:	e089      	b.n	80018a0 <HAL_TIM_Encoder_MspInit+0x188>
  else if(htim_encoder->Instance==TIM3)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a47      	ldr	r2, [pc, #284]	@ (80018b0 <HAL_TIM_Encoder_MspInit+0x198>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d128      	bne.n	80017e8 <HAL_TIM_Encoder_MspInit+0xd0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001796:	4b44      	ldr	r3, [pc, #272]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	4a43      	ldr	r2, [pc, #268]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 800179c:	f043 0302 	orr.w	r3, r3, #2
 80017a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a2:	4b41      	ldr	r3, [pc, #260]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 80017a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a6:	f003 0302 	and.w	r3, r3, #2
 80017aa:	623b      	str	r3, [r7, #32]
 80017ac:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ae:	4b3e      	ldr	r3, [pc, #248]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	4a3d      	ldr	r2, [pc, #244]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 80017b4:	f043 0304 	orr.w	r3, r3, #4
 80017b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ba:	4b3b      	ldr	r3, [pc, #236]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017be:	f003 0304 	and.w	r3, r3, #4
 80017c2:	61fb      	str	r3, [r7, #28]
 80017c4:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017c6:	23c0      	movs	r3, #192	@ 0xc0
 80017c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ca:	2302      	movs	r3, #2
 80017cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ce:	2300      	movs	r3, #0
 80017d0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d2:	2300      	movs	r3, #0
 80017d4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017d6:	2302      	movs	r3, #2
 80017d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80017de:	4619      	mov	r1, r3
 80017e0:	4834      	ldr	r0, [pc, #208]	@ (80018b4 <HAL_TIM_Encoder_MspInit+0x19c>)
 80017e2:	f001 fae5 	bl	8002db0 <HAL_GPIO_Init>
}
 80017e6:	e05b      	b.n	80018a0 <HAL_TIM_Encoder_MspInit+0x188>
  else if(htim_encoder->Instance==TIM5)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	4a32      	ldr	r2, [pc, #200]	@ (80018b8 <HAL_TIM_Encoder_MspInit+0x1a0>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d129      	bne.n	8001846 <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80017f2:	4b2d      	ldr	r3, [pc, #180]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 80017f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f6:	4a2c      	ldr	r2, [pc, #176]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 80017f8:	f043 0308 	orr.w	r3, r3, #8
 80017fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80017fe:	4b2a      	ldr	r3, [pc, #168]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001802:	f003 0308 	and.w	r3, r3, #8
 8001806:	61bb      	str	r3, [r7, #24]
 8001808:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 800180a:	4b27      	ldr	r3, [pc, #156]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180e:	4a26      	ldr	r2, [pc, #152]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001810:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001814:	6313      	str	r3, [r2, #48]	@ 0x30
 8001816:	4b24      	ldr	r3, [pc, #144]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800181e:	617b      	str	r3, [r7, #20]
 8001820:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001822:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001826:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001828:	2302      	movs	r3, #2
 800182a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182c:	2300      	movs	r3, #0
 800182e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001830:	2300      	movs	r3, #0
 8001832:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001834:	2302      	movs	r3, #2
 8001836:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001838:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800183c:	4619      	mov	r1, r3
 800183e:	481f      	ldr	r0, [pc, #124]	@ (80018bc <HAL_TIM_Encoder_MspInit+0x1a4>)
 8001840:	f001 fab6 	bl	8002db0 <HAL_GPIO_Init>
}
 8001844:	e02c      	b.n	80018a0 <HAL_TIM_Encoder_MspInit+0x188>
  else if(htim_encoder->Instance==TIM8)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a1d      	ldr	r2, [pc, #116]	@ (80018c0 <HAL_TIM_Encoder_MspInit+0x1a8>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d127      	bne.n	80018a0 <HAL_TIM_Encoder_MspInit+0x188>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001850:	4b15      	ldr	r3, [pc, #84]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001854:	4a14      	ldr	r2, [pc, #80]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001856:	f043 0302 	orr.w	r3, r3, #2
 800185a:	6453      	str	r3, [r2, #68]	@ 0x44
 800185c:	4b12      	ldr	r3, [pc, #72]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 800185e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	613b      	str	r3, [r7, #16]
 8001866:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001868:	4b0f      	ldr	r3, [pc, #60]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 800186a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186c:	4a0e      	ldr	r2, [pc, #56]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 800186e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001872:	6313      	str	r3, [r2, #48]	@ 0x30
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <HAL_TIM_Encoder_MspInit+0x190>)
 8001876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001880:	2360      	movs	r3, #96	@ 0x60
 8001882:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001884:	2302      	movs	r3, #2
 8001886:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001890:	2303      	movs	r3, #3
 8001892:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001894:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001898:	4619      	mov	r1, r3
 800189a:	480a      	ldr	r0, [pc, #40]	@ (80018c4 <HAL_TIM_Encoder_MspInit+0x1ac>)
 800189c:	f001 fa88 	bl	8002db0 <HAL_GPIO_Init>
}
 80018a0:	bf00      	nop
 80018a2:	3740      	adds	r7, #64	@ 0x40
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40023800 	.word	0x40023800
 80018ac:	40020000 	.word	0x40020000
 80018b0:	40000400 	.word	0x40000400
 80018b4:	40020800 	.word	0x40020800
 80018b8:	40000c00 	.word	0x40000c00
 80018bc:	40021c00 	.word	0x40021c00
 80018c0:	40010400 	.word	0x40010400
 80018c4:	40022000 	.word	0x40022000

080018c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b0ae      	sub	sp, #184	@ 0xb8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2290      	movs	r2, #144	@ 0x90
 80018e6:	2100      	movs	r1, #0
 80018e8:	4618      	mov	r0, r3
 80018ea:	f008 ff29 	bl	800a740 <memset>
  if(huart->Instance==UART5)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a4e      	ldr	r2, [pc, #312]	@ (8001a2c <HAL_UART_MspInit+0x164>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	f040 8095 	bne.w	8001a24 <HAL_UART_MspInit+0x15c>

  /* USER CODE END UART5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80018fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80018fe:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8001900:	2300      	movs	r3, #0
 8001902:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001904:	f107 0314 	add.w	r3, r7, #20
 8001908:	4618      	mov	r0, r3
 800190a:	f002 ff1d 	bl	8004748 <HAL_RCCEx_PeriphCLKConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001914:	f7ff fc10 	bl	8001138 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001918:	4b45      	ldr	r3, [pc, #276]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 800191a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191c:	4a44      	ldr	r2, [pc, #272]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 800191e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001922:	6413      	str	r3, [r2, #64]	@ 0x40
 8001924:	4b42      	ldr	r3, [pc, #264]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 8001926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001928:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001930:	4b3f      	ldr	r3, [pc, #252]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 8001932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001934:	4a3e      	ldr	r2, [pc, #248]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 8001936:	f043 0302 	orr.w	r3, r3, #2
 800193a:	6313      	str	r3, [r2, #48]	@ 0x30
 800193c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 800193e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001940:	f003 0302 	and.w	r3, r3, #2
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001948:	4b39      	ldr	r3, [pc, #228]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 800194a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194c:	4a38      	ldr	r2, [pc, #224]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 800194e:	f043 0308 	orr.w	r3, r3, #8
 8001952:	6313      	str	r3, [r2, #48]	@ 0x30
 8001954:	4b36      	ldr	r3, [pc, #216]	@ (8001a30 <HAL_UART_MspInit+0x168>)
 8001956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001958:	f003 0308 	and.w	r3, r3, #8
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PB13     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001960:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001964:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001968:	2302      	movs	r3, #2
 800196a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001974:	2303      	movs	r3, #3
 8001976:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800197a:	2308      	movs	r3, #8
 800197c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001980:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001984:	4619      	mov	r1, r3
 8001986:	482b      	ldr	r0, [pc, #172]	@ (8001a34 <HAL_UART_MspInit+0x16c>)
 8001988:	f001 fa12 	bl	8002db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800198c:	2304      	movs	r3, #4
 800198e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001992:	2302      	movs	r3, #2
 8001994:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199e:	2303      	movs	r3, #3
 80019a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80019a4:	2308      	movs	r3, #8
 80019a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019aa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019ae:	4619      	mov	r1, r3
 80019b0:	4821      	ldr	r0, [pc, #132]	@ (8001a38 <HAL_UART_MspInit+0x170>)
 80019b2:	f001 f9fd 	bl	8002db0 <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_TX Init */
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80019b6:	4b21      	ldr	r3, [pc, #132]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019b8:	4a21      	ldr	r2, [pc, #132]	@ (8001a40 <HAL_UART_MspInit+0x178>)
 80019ba:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80019bc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80019c2:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019c4:	4b1d      	ldr	r3, [pc, #116]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019c6:	2240      	movs	r2, #64	@ 0x40
 80019c8:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ca:	4b1c      	ldr	r3, [pc, #112]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019d0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019d6:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019d8:	4b18      	ldr	r3, [pc, #96]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019da:	2200      	movs	r2, #0
 80019dc:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019de:	4b17      	ldr	r3, [pc, #92]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 80019e4:	4b15      	ldr	r3, [pc, #84]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80019ea:	4b14      	ldr	r3, [pc, #80]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019ec:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019f0:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019f2:	4b12      	ldr	r3, [pc, #72]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 80019f8:	4810      	ldr	r0, [pc, #64]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 80019fa:	f000 feef 	bl	80027dc <HAL_DMA_Init>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_UART_MspInit+0x140>
    {
      Error_Handler();
 8001a04:	f7ff fb98 	bl	8001138 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 8001a0c:	671a      	str	r2, [r3, #112]	@ 0x70
 8001a0e:	4a0b      	ldr	r2, [pc, #44]	@ (8001a3c <HAL_UART_MspInit+0x174>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Configurar NVIC para DMA (opcional pero recomendado) */
       HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001a14:	2200      	movs	r2, #0
 8001a16:	2105      	movs	r1, #5
 8001a18:	202f      	movs	r0, #47	@ 0x2f
 8001a1a:	f000 feb5 	bl	8002788 <HAL_NVIC_SetPriority>
       HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001a1e:	202f      	movs	r0, #47	@ 0x2f
 8001a20:	f000 fece 	bl	80027c0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8001a24:	bf00      	nop
 8001a26:	37b8      	adds	r7, #184	@ 0xb8
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40005000 	.word	0x40005000
 8001a30:	40023800 	.word	0x40023800
 8001a34:	40020400 	.word	0x40020400
 8001a38:	40020c00 	.word	0x40020c00
 8001a3c:	200006f8 	.word	0x200006f8
 8001a40:	400260b8 	.word	0x400260b8

08001a44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	@ 0x30
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001a50:	2300      	movs	r3, #0
 8001a52:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a54:	4b2f      	ldr	r3, [pc, #188]	@ (8001b14 <HAL_InitTick+0xd0>)
 8001a56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a58:	4a2e      	ldr	r2, [pc, #184]	@ (8001b14 <HAL_InitTick+0xd0>)
 8001a5a:	f043 0301 	orr.w	r3, r3, #1
 8001a5e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a60:	4b2c      	ldr	r3, [pc, #176]	@ (8001b14 <HAL_InitTick+0xd0>)
 8001a62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a64:	f003 0301 	and.w	r3, r3, #1
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a6c:	f107 020c 	add.w	r2, r7, #12
 8001a70:	f107 0310 	add.w	r3, r7, #16
 8001a74:	4611      	mov	r1, r2
 8001a76:	4618      	mov	r0, r3
 8001a78:	f002 fe34 	bl	80046e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001a7c:	f002 fe1e 	bl	80046bc <HAL_RCC_GetPCLK2Freq>
 8001a80:	4603      	mov	r3, r0
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a88:	4a23      	ldr	r2, [pc, #140]	@ (8001b18 <HAL_InitTick+0xd4>)
 8001a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8e:	0c9b      	lsrs	r3, r3, #18
 8001a90:	3b01      	subs	r3, #1
 8001a92:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a94:	4b21      	ldr	r3, [pc, #132]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001a96:	4a22      	ldr	r2, [pc, #136]	@ (8001b20 <HAL_InitTick+0xdc>)
 8001a98:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001a9a:	4b20      	ldr	r3, [pc, #128]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001a9c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001aa0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001aa2:	4a1e      	ldr	r2, [pc, #120]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001aa8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aae:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ab4:	4b19      	ldr	r3, [pc, #100]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001aba:	4818      	ldr	r0, [pc, #96]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001abc:	f003 feb2 	bl	8005824 <HAL_TIM_Base_Init>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001ac6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d11b      	bne.n	8001b06 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001ace:	4813      	ldr	r0, [pc, #76]	@ (8001b1c <HAL_InitTick+0xd8>)
 8001ad0:	f003 ff0a 	bl	80058e8 <HAL_TIM_Base_Start_IT>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001ada:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d111      	bne.n	8001b06 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ae2:	2019      	movs	r0, #25
 8001ae4:	f000 fe6c 	bl	80027c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b0f      	cmp	r3, #15
 8001aec:	d808      	bhi.n	8001b00 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001aee:	2200      	movs	r2, #0
 8001af0:	6879      	ldr	r1, [r7, #4]
 8001af2:	2019      	movs	r0, #25
 8001af4:	f000 fe48 	bl	8002788 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001af8:	4a0a      	ldr	r2, [pc, #40]	@ (8001b24 <HAL_InitTick+0xe0>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	e002      	b.n	8001b06 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001b00:	2301      	movs	r3, #1
 8001b02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001b06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3730      	adds	r7, #48	@ 0x30
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40023800 	.word	0x40023800
 8001b18:	431bde83 	.word	0x431bde83
 8001b1c:	200000ac 	.word	0x200000ac
 8001b20:	40010000 	.word	0x40010000
 8001b24:	20000034 	.word	0x20000034

08001b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b36:	b480      	push	{r7}
 8001b38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b3a:	bf00      	nop
 8001b3c:	e7fd      	b.n	8001b3a <HardFault_Handler+0x4>

08001b3e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b3e:	b480      	push	{r7}
 8001b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b42:	bf00      	nop
 8001b44:	e7fd      	b.n	8001b42 <MemManage_Handler+0x4>

08001b46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b46:	b480      	push	{r7}
 8001b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b4a:	bf00      	nop
 8001b4c:	e7fd      	b.n	8001b4a <BusFault_Handler+0x4>

08001b4e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b52:	bf00      	nop
 8001b54:	e7fd      	b.n	8001b52 <UsageFault_Handler+0x4>

08001b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b68:	4802      	ldr	r0, [pc, #8]	@ (8001b74 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001b6a:	f003 ffdb 	bl	8005b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200000ac 	.word	0x200000ac

08001b78 <DMA1_Stream7_IRQHandler>:
        // La transmisin ha terminado
    }
}

void DMA1_Stream7_IRQHandler(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8001b7c:	4802      	ldr	r0, [pc, #8]	@ (8001b88 <DMA1_Stream7_IRQHandler+0x10>)
 8001b7e:	f000 fedb 	bl	8002938 <HAL_DMA_IRQHandler>
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200006f8 	.word	0x200006f8

08001b8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b094      	sub	sp, #80	@ 0x50
 8001b90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b92:	f107 031c 	add.w	r3, r7, #28
 8001b96:	2234      	movs	r2, #52	@ 0x34
 8001b98:	2100      	movs	r1, #0
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f008 fdd0 	bl	800a740 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ba0:	f107 0308 	add.w	r3, r7, #8
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	601a      	str	r2, [r3, #0]
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	60da      	str	r2, [r3, #12]
 8001bae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8001c60 <SystemClock_Config+0xd4>)
 8001bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8001c60 <SystemClock_Config+0xd4>)
 8001bb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bbc:	4b28      	ldr	r3, [pc, #160]	@ (8001c60 <SystemClock_Config+0xd4>)
 8001bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bc4:	607b      	str	r3, [r7, #4]
 8001bc6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bc8:	4b26      	ldr	r3, [pc, #152]	@ (8001c64 <SystemClock_Config+0xd8>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a25      	ldr	r2, [pc, #148]	@ (8001c64 <SystemClock_Config+0xd8>)
 8001bce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bd2:	6013      	str	r3, [r2, #0]
 8001bd4:	4b23      	ldr	r3, [pc, #140]	@ (8001c64 <SystemClock_Config+0xd8>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001bdc:	603b      	str	r3, [r7, #0]
 8001bde:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001be0:	2301      	movs	r3, #1
 8001be2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001be4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001be8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bea:	2302      	movs	r3, #2
 8001bec:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001bf4:	2304      	movs	r3, #4
 8001bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001bf8:	23d8      	movs	r3, #216	@ 0xd8
 8001bfa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001c00:	2302      	movs	r3, #2
 8001c02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001c04:	2302      	movs	r3, #2
 8001c06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f002 f895 	bl	8003d3c <HAL_RCC_OscConfig>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001c18:	f7ff fa8e 	bl	8001138 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001c1c:	f002 f83e 	bl	8003c9c <HAL_PWREx_EnableOverDrive>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001c26:	f7ff fa87 	bl	8001138 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c2a:	230f      	movs	r3, #15
 8001c2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c36:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001c3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c40:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001c42:	f107 0308 	add.w	r3, r7, #8
 8001c46:	2107      	movs	r1, #7
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f002 fb25 	bl	8004298 <HAL_RCC_ClockConfig>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001c54:	f7ff fa70 	bl	8001138 <Error_Handler>
  }
}
 8001c58:	bf00      	nop
 8001c5a:	3750      	adds	r7, #80	@ 0x50
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40023800 	.word	0x40023800
 8001c64:	40007000 	.word	0x40007000

08001c68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c6e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ce0 <MX_I2C1_Init+0x78>)
 8001c70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8001c72:	4b1a      	ldr	r3, [pc, #104]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c74:	4a1b      	ldr	r2, [pc, #108]	@ (8001ce4 <MX_I2C1_Init+0x7c>)
 8001c76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001c78:	4b18      	ldr	r3, [pc, #96]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c7e:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c84:	4b15      	ldr	r3, [pc, #84]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001c8a:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c96:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ca2:	480e      	ldr	r0, [pc, #56]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001ca4:	f001 fa7c 	bl	80031a0 <HAL_I2C_Init>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001cae:	f7ff fa43 	bl	8001138 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	4809      	ldr	r0, [pc, #36]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001cb6:	f001 ff59 	bl	8003b6c <HAL_I2CEx_ConfigAnalogFilter>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001cc0:	f7ff fa3a 	bl	8001138 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	4805      	ldr	r0, [pc, #20]	@ (8001cdc <MX_I2C1_Init+0x74>)
 8001cc8:	f001 ff9b 	bl	8003c02 <HAL_I2CEx_ConfigDigitalFilter>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001cd2:	f7ff fa31 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200003e0 	.word	0x200003e0
 8001ce0:	40005400 	.word	0x40005400
 8001ce4:	6000030d 	.word	0x6000030d

08001ce8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C2_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001cec:	4b1b      	ldr	r3, [pc, #108]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001cee:	4a1c      	ldr	r2, [pc, #112]	@ (8001d60 <MX_I2C2_Init+0x78>)
 8001cf0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x6000030D;
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001cf4:	4a1b      	ldr	r2, [pc, #108]	@ (8001d64 <MX_I2C2_Init+0x7c>)
 8001cf6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001cf8:	4b18      	ldr	r3, [pc, #96]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cfe:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d00:	2201      	movs	r2, #1
 8001d02:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d04:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001d0a:	4b14      	ldr	r3, [pc, #80]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d10:	4b12      	ldr	r3, [pc, #72]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d16:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d22:	480e      	ldr	r0, [pc, #56]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d24:	f001 fa3c 	bl	80031a0 <HAL_I2C_Init>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001d2e:	f7ff fa03 	bl	8001138 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d32:	2100      	movs	r1, #0
 8001d34:	4809      	ldr	r0, [pc, #36]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d36:	f001 ff19 	bl	8003b6c <HAL_I2CEx_ConfigAnalogFilter>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001d40:	f7ff f9fa 	bl	8001138 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001d44:	2100      	movs	r1, #0
 8001d46:	4805      	ldr	r0, [pc, #20]	@ (8001d5c <MX_I2C2_Init+0x74>)
 8001d48:	f001 ff5b 	bl	8003c02 <HAL_I2CEx_ConfigDigitalFilter>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001d52:	f7ff f9f1 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000434 	.word	0x20000434
 8001d60:	40005800 	.word	0x40005800
 8001d64:	6000030d 	.word	0x6000030d

08001d68 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C3_Init(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001d6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d6e:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <MX_I2C3_Init+0x78>)
 8001d70:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x6000030D;
 8001d72:	4b1a      	ldr	r3, [pc, #104]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d74:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <MX_I2C3_Init+0x7c>)
 8001d76:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001d78:	4b18      	ldr	r3, [pc, #96]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d7e:	4b17      	ldr	r3, [pc, #92]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d84:	4b15      	ldr	r3, [pc, #84]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001d8a:	4b14      	ldr	r3, [pc, #80]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d90:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d96:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001da2:	480e      	ldr	r0, [pc, #56]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001da4:	f001 f9fc 	bl	80031a0 <HAL_I2C_Init>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001dae:	f7ff f9c3 	bl	8001138 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001db2:	2100      	movs	r1, #0
 8001db4:	4809      	ldr	r0, [pc, #36]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001db6:	f001 fed9 	bl	8003b6c <HAL_I2CEx_ConfigAnalogFilter>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001dc0:	f7ff f9ba 	bl	8001138 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001dc4:	2100      	movs	r1, #0
 8001dc6:	4805      	ldr	r0, [pc, #20]	@ (8001ddc <MX_I2C3_Init+0x74>)
 8001dc8:	f001 ff1b 	bl	8003c02 <HAL_I2CEx_ConfigDigitalFilter>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001dd2:	f7ff f9b1 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000488 	.word	0x20000488
 8001de0:	40005c00 	.word	0x40005c00
 8001de4:	6000030d 	.word	0x6000030d

08001de8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001dec:	4b1d      	ldr	r3, [pc, #116]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001dee:	4a1e      	ldr	r2, [pc, #120]	@ (8001e68 <MX_SPI1_Init+0x80>)
 8001df0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001df2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001df4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001df8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001e00:	4b18      	ldr	r3, [pc, #96]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e02:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001e06:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e08:	4b16      	ldr	r3, [pc, #88]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e0e:	4b15      	ldr	r3, [pc, #84]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e14:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e16:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e1a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001e1c:	4b11      	ldr	r3, [pc, #68]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e1e:	2218      	movs	r2, #24
 8001e20:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e22:	4b10      	ldr	r3, [pc, #64]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e28:	4b0e      	ldr	r3, [pc, #56]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001e34:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e36:	2207      	movs	r2, #7
 8001e38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001e40:	4b08      	ldr	r3, [pc, #32]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e42:	2208      	movs	r2, #8
 8001e44:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e46:	4807      	ldr	r0, [pc, #28]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e48:	f003 f8a6 	bl	8004f98 <HAL_SPI_Init>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001e52:	f7ff f971 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
	//LL_SPI_WriteReg(SPI1, CR2, SPI_CR2_FRXTH_Msk);
	WRITE_REG(hspi1.Instance->CR2, SPI_CR2_FRXTH_Msk);
 8001e56:	4b03      	ldr	r3, [pc, #12]	@ (8001e64 <MX_SPI1_Init+0x7c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e5e:	605a      	str	r2, [r3, #4]
  /* USER CODE END SPI1_Init 2 */

}
 8001e60:	bf00      	nop
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	200004dc 	.word	0x200004dc
 8001e68:	40013000 	.word	0x40013000

08001e6c <MX_UART5_Init>:
  * @param None
  * @retval None
  */

void MX_UART5_Init(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001e70:	4b16      	ldr	r3, [pc, #88]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e72:	4a17      	ldr	r2, [pc, #92]	@ (8001ed0 <MX_UART5_Init+0x64>)
 8001e74:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001e76:	4b15      	ldr	r3, [pc, #84]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e7c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001e7e:	4b13      	ldr	r3, [pc, #76]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001e84:	4b11      	ldr	r3, [pc, #68]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001e90:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e92:	220c      	movs	r2, #12
 8001e94:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_MSBFIRST_INIT;
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001eaa:	2280      	movs	r2, #128	@ 0x80
 8001eac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.MSBFirst = UART_ADVFEATURE_MSBFIRST_ENABLE;
 8001eae:	4b07      	ldr	r3, [pc, #28]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001eb0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001eb4:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001eb6:	4805      	ldr	r0, [pc, #20]	@ (8001ecc <MX_UART5_Init+0x60>)
 8001eb8:	f004 f8c8 	bl	800604c <HAL_UART_Init>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <MX_UART5_Init+0x5a>
  {
    Error_Handler();
 8001ec2:	f7ff f939 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001ec6:	bf00      	nop
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000670 	.word	0x20000670
 8001ed0:	40005000 	.word	0x40005000

08001ed4 <MX_TIM2_Init>:
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);

}

void MX_TIM2_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08c      	sub	sp, #48	@ 0x30
 8001ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001eda:	f107 030c 	add.w	r3, r7, #12
 8001ede:	2224      	movs	r2, #36	@ 0x24
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f008 fc2c 	bl	800a740 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ee8:	463b      	mov	r3, r7
 8001eea:	2200      	movs	r2, #0
 8001eec:	601a      	str	r2, [r3, #0]
 8001eee:	605a      	str	r2, [r3, #4]
 8001ef0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ef2:	4b21      	ldr	r3, [pc, #132]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001ef4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ef8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001efa:	4b1f      	ldr	r3, [pc, #124]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f00:	4b1d      	ldr	r3, [pc, #116]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001f06:	4b1c      	ldr	r3, [pc, #112]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001f08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001f0c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f14:	4b18      	ldr	r3, [pc, #96]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f22:	2301      	movs	r3, #1
 8001f24:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f26:	2300      	movs	r3, #0
 8001f28:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f32:	2301      	movs	r3, #1
 8001f34:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f36:	2300      	movs	r3, #0
 8001f38:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001f3e:	f107 030c 	add.w	r3, r7, #12
 8001f42:	4619      	mov	r1, r3
 8001f44:	480c      	ldr	r0, [pc, #48]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001f46:	f003 fd47 	bl	80059d8 <HAL_TIM_Encoder_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8001f50:	f7ff f8f2 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f54:	2300      	movs	r3, #0
 8001f56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f5c:	463b      	mov	r3, r7
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <MX_TIM2_Init+0xa4>)
 8001f62:	f003 ffc7 	bl	8005ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001f6c:	f7ff f8e4 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f70:	bf00      	nop
 8001f72:	3730      	adds	r7, #48	@ 0x30
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000540 	.word	0x20000540

08001f7c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08c      	sub	sp, #48	@ 0x30
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f82:	f107 030c 	add.w	r3, r7, #12
 8001f86:	2224      	movs	r2, #36	@ 0x24
 8001f88:	2100      	movs	r1, #0
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f008 fbd8 	bl	800a740 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f90:	463b      	mov	r3, r7
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f9a:	4b21      	ldr	r3, [pc, #132]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001f9c:	4a21      	ldr	r2, [pc, #132]	@ (8002024 <MX_TIM3_Init+0xa8>)
 8001f9e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001fa0:	4b1f      	ldr	r3, [pc, #124]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001fac:	4b1c      	ldr	r3, [pc, #112]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001fae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fb2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fba:	4b19      	ldr	r3, [pc, #100]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fc0:	2303      	movs	r3, #3
 8001fc2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001fe4:	f107 030c 	add.w	r3, r7, #12
 8001fe8:	4619      	mov	r1, r3
 8001fea:	480d      	ldr	r0, [pc, #52]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8001fec:	f003 fcf4 	bl	80059d8 <HAL_TIM_Encoder_Init>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001ff6:	f7ff f89f 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ffe:	2300      	movs	r3, #0
 8002000:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002002:	463b      	mov	r3, r7
 8002004:	4619      	mov	r1, r3
 8002006:	4806      	ldr	r0, [pc, #24]	@ (8002020 <MX_TIM3_Init+0xa4>)
 8002008:	f003 ff74 	bl	8005ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800200c:	4603      	mov	r3, r0
 800200e:	2b00      	cmp	r3, #0
 8002010:	d001      	beq.n	8002016 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8002012:	f7ff f891 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002016:	bf00      	nop
 8002018:	3730      	adds	r7, #48	@ 0x30
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	2000058c 	.word	0x2000058c
 8002024:	40000400 	.word	0x40000400

08002028 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM5_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08c      	sub	sp, #48	@ 0x30
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800202e:	f107 030c 	add.w	r3, r7, #12
 8002032:	2224      	movs	r2, #36	@ 0x24
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f008 fb82 	bl	800a740 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800203c:	463b      	mov	r3, r7
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002046:	4b21      	ldr	r3, [pc, #132]	@ (80020cc <MX_TIM5_Init+0xa4>)
 8002048:	4a21      	ldr	r2, [pc, #132]	@ (80020d0 <MX_TIM5_Init+0xa8>)
 800204a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800204c:	4b1f      	ldr	r3, [pc, #124]	@ (80020cc <MX_TIM5_Init+0xa4>)
 800204e:	2200      	movs	r2, #0
 8002050:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002052:	4b1e      	ldr	r3, [pc, #120]	@ (80020cc <MX_TIM5_Init+0xa4>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8002058:	4b1c      	ldr	r3, [pc, #112]	@ (80020cc <MX_TIM5_Init+0xa4>)
 800205a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800205e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002060:	4b1a      	ldr	r3, [pc, #104]	@ (80020cc <MX_TIM5_Init+0xa4>)
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002066:	4b19      	ldr	r3, [pc, #100]	@ (80020cc <MX_TIM5_Init+0xa4>)
 8002068:	2200      	movs	r2, #0
 800206a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800206c:	2303      	movs	r3, #3
 800206e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002070:	2300      	movs	r3, #0
 8002072:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002074:	2301      	movs	r3, #1
 8002076:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002078:	2300      	movs	r3, #0
 800207a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800207c:	2300      	movs	r3, #0
 800207e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002080:	2300      	movs	r3, #0
 8002082:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002084:	2301      	movs	r3, #1
 8002086:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002088:	2300      	movs	r3, #0
 800208a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800208c:	2300      	movs	r3, #0
 800208e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002090:	f107 030c 	add.w	r3, r7, #12
 8002094:	4619      	mov	r1, r3
 8002096:	480d      	ldr	r0, [pc, #52]	@ (80020cc <MX_TIM5_Init+0xa4>)
 8002098:	f003 fc9e 	bl	80059d8 <HAL_TIM_Encoder_Init>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80020a2:	f7ff f849 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020a6:	2300      	movs	r3, #0
 80020a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020aa:	2300      	movs	r3, #0
 80020ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80020ae:	463b      	mov	r3, r7
 80020b0:	4619      	mov	r1, r3
 80020b2:	4806      	ldr	r0, [pc, #24]	@ (80020cc <MX_TIM5_Init+0xa4>)
 80020b4:	f003 ff1e 	bl	8005ef4 <HAL_TIMEx_MasterConfigSynchronization>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80020be:	f7ff f83b 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80020c2:	bf00      	nop
 80020c4:	3730      	adds	r7, #48	@ 0x30
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	200005d8 	.word	0x200005d8
 80020d0:	40000c00 	.word	0x40000c00

080020d4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM8_Init(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b08c      	sub	sp, #48	@ 0x30
 80020d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80020da:	f107 030c 	add.w	r3, r7, #12
 80020de:	2224      	movs	r2, #36	@ 0x24
 80020e0:	2100      	movs	r1, #0
 80020e2:	4618      	mov	r0, r3
 80020e4:	f008 fb2c 	bl	800a740 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020e8:	463b      	mov	r3, r7
 80020ea:	2200      	movs	r2, #0
 80020ec:	601a      	str	r2, [r3, #0]
 80020ee:	605a      	str	r2, [r3, #4]
 80020f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80020f2:	4b23      	ldr	r3, [pc, #140]	@ (8002180 <MX_TIM8_Init+0xac>)
 80020f4:	4a23      	ldr	r2, [pc, #140]	@ (8002184 <MX_TIM8_Init+0xb0>)
 80020f6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80020f8:	4b21      	ldr	r3, [pc, #132]	@ (8002180 <MX_TIM8_Init+0xac>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020fe:	4b20      	ldr	r3, [pc, #128]	@ (8002180 <MX_TIM8_Init+0xac>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002104:	4b1e      	ldr	r3, [pc, #120]	@ (8002180 <MX_TIM8_Init+0xac>)
 8002106:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800210a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800210c:	4b1c      	ldr	r3, [pc, #112]	@ (8002180 <MX_TIM8_Init+0xac>)
 800210e:	2200      	movs	r2, #0
 8002110:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002112:	4b1b      	ldr	r3, [pc, #108]	@ (8002180 <MX_TIM8_Init+0xac>)
 8002114:	2200      	movs	r2, #0
 8002116:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002118:	4b19      	ldr	r3, [pc, #100]	@ (8002180 <MX_TIM8_Init+0xac>)
 800211a:	2200      	movs	r2, #0
 800211c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800211e:	2303      	movs	r3, #3
 8002120:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002126:	2301      	movs	r3, #1
 8002128:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800212a:	2300      	movs	r3, #0
 800212c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002132:	2300      	movs	r3, #0
 8002134:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002136:	2301      	movs	r3, #1
 8002138:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800213a:	2300      	movs	r3, #0
 800213c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8002142:	f107 030c 	add.w	r3, r7, #12
 8002146:	4619      	mov	r1, r3
 8002148:	480d      	ldr	r0, [pc, #52]	@ (8002180 <MX_TIM8_Init+0xac>)
 800214a:	f003 fc45 	bl	80059d8 <HAL_TIM_Encoder_Init>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8002154:	f7fe fff0 	bl	8001138 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002158:	2300      	movs	r3, #0
 800215a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800215c:	2300      	movs	r3, #0
 800215e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002160:	2300      	movs	r3, #0
 8002162:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002164:	463b      	mov	r3, r7
 8002166:	4619      	mov	r1, r3
 8002168:	4805      	ldr	r0, [pc, #20]	@ (8002180 <MX_TIM8_Init+0xac>)
 800216a:	f003 fec3 	bl	8005ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8002174:	f7fe ffe0 	bl	8001138 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002178:	bf00      	nop
 800217a:	3730      	adds	r7, #48	@ 0x30
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000624 	.word	0x20000624
 8002184:	40010400 	.word	0x40010400

08002188 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b090      	sub	sp, #64	@ 0x40
 800218c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
 800219c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800219e:	4bb3      	ldr	r3, [pc, #716]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	4ab2      	ldr	r2, [pc, #712]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021a4:	f043 0320 	orr.w	r3, r3, #32
 80021a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021aa:	4bb0      	ldr	r3, [pc, #704]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f003 0320 	and.w	r3, r3, #32
 80021b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80021b6:	4bad      	ldr	r3, [pc, #692]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	4aac      	ldr	r2, [pc, #688]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c2:	4baa      	ldr	r3, [pc, #680]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80021cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021ce:	4ba7      	ldr	r3, [pc, #668]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	4aa6      	ldr	r2, [pc, #664]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021da:	4ba4      	ldr	r3, [pc, #656]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021e2:	623b      	str	r3, [r7, #32]
 80021e4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e6:	4ba1      	ldr	r3, [pc, #644]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	4aa0      	ldr	r2, [pc, #640]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021f2:	4b9e      	ldr	r3, [pc, #632]	@ (800246c <MX_GPIO_Init+0x2e4>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	61fb      	str	r3, [r7, #28]
 80021fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021fe:	4b9b      	ldr	r3, [pc, #620]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	4a9a      	ldr	r2, [pc, #616]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002204:	f043 0304 	orr.w	r3, r3, #4
 8002208:	6313      	str	r3, [r2, #48]	@ 0x30
 800220a:	4b98      	ldr	r3, [pc, #608]	@ (800246c <MX_GPIO_Init+0x2e4>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	f003 0304 	and.w	r3, r3, #4
 8002212:	61bb      	str	r3, [r7, #24]
 8002214:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002216:	4b95      	ldr	r3, [pc, #596]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	4a94      	ldr	r2, [pc, #592]	@ (800246c <MX_GPIO_Init+0x2e4>)
 800221c:	f043 0302 	orr.w	r3, r3, #2
 8002220:	6313      	str	r3, [r2, #48]	@ 0x30
 8002222:	4b92      	ldr	r3, [pc, #584]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	617b      	str	r3, [r7, #20]
 800222c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800222e:	4b8f      	ldr	r3, [pc, #572]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	4a8e      	ldr	r2, [pc, #568]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002234:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002238:	6313      	str	r3, [r2, #48]	@ 0x30
 800223a:	4b8c      	ldr	r3, [pc, #560]	@ (800246c <MX_GPIO_Init+0x2e4>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002246:	4b89      	ldr	r3, [pc, #548]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224a:	4a88      	ldr	r2, [pc, #544]	@ (800246c <MX_GPIO_Init+0x2e4>)
 800224c:	f043 0308 	orr.w	r3, r3, #8
 8002250:	6313      	str	r3, [r2, #48]	@ 0x30
 8002252:	4b86      	ldr	r3, [pc, #536]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002256:	f003 0308 	and.w	r3, r3, #8
 800225a:	60fb      	str	r3, [r7, #12]
 800225c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800225e:	4b83      	ldr	r3, [pc, #524]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	4a82      	ldr	r2, [pc, #520]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002264:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002268:	6313      	str	r3, [r2, #48]	@ 0x30
 800226a:	4b80      	ldr	r3, [pc, #512]	@ (800246c <MX_GPIO_Init+0x2e4>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002272:	60bb      	str	r3, [r7, #8]
 8002274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8002276:	4b7d      	ldr	r3, [pc, #500]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	4a7c      	ldr	r2, [pc, #496]	@ (800246c <MX_GPIO_Init+0x2e4>)
 800227c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002280:	6313      	str	r3, [r2, #48]	@ 0x30
 8002282:	4b7a      	ldr	r3, [pc, #488]	@ (800246c <MX_GPIO_Init+0x2e4>)
 8002284:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800228a:	607b      	str	r3, [r7, #4]
 800228c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800228e:	2200      	movs	r2, #0
 8002290:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8002294:	4876      	ldr	r0, [pc, #472]	@ (8002470 <MX_GPIO_Init+0x2e8>)
 8002296:	f000 ff4f 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11, GPIO_PIN_RESET);
 800229a:	2200      	movs	r2, #0
 800229c:	f640 0138 	movw	r1, #2104	@ 0x838
 80022a0:	4874      	ldr	r0, [pc, #464]	@ (8002474 <MX_GPIO_Init+0x2ec>)
 80022a2:	f000 ff49 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 80022a6:	2200      	movs	r2, #0
 80022a8:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 80022ac:	4872      	ldr	r0, [pc, #456]	@ (8002478 <MX_GPIO_Init+0x2f0>)
 80022ae:	f000 ff43 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80022b2:	2200      	movs	r2, #0
 80022b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80022b8:	4870      	ldr	r0, [pc, #448]	@ (800247c <MX_GPIO_Init+0x2f4>)
 80022ba:	f000 ff3d 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 80022be:	2200      	movs	r2, #0
 80022c0:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80022c4:	486e      	ldr	r0, [pc, #440]	@ (8002480 <MX_GPIO_Init+0x2f8>)
 80022c6:	f000 ff37 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 80022ca:	2200      	movs	r2, #0
 80022cc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80022d0:	486c      	ldr	r0, [pc, #432]	@ (8002484 <MX_GPIO_Init+0x2fc>)
 80022d2:	f000 ff31 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 80022d6:	2200      	movs	r2, #0
 80022d8:	2101      	movs	r1, #1
 80022da:	486b      	ldr	r0, [pc, #428]	@ (8002488 <MX_GPIO_Init+0x300>)
 80022dc:	f000 ff2c 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 80022e6:	4869      	ldr	r0, [pc, #420]	@ (800248c <MX_GPIO_Init+0x304>)
 80022e8:	f000 ff26 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 80022ec:	2200      	movs	r2, #0
 80022ee:	21c0      	movs	r1, #192	@ 0xc0
 80022f0:	4867      	ldr	r0, [pc, #412]	@ (8002490 <MX_GPIO_Init+0x308>)
 80022f2:	f000 ff21 	bl	8003138 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI12 PI13 PI14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80022f6:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80022fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fc:	2301      	movs	r3, #1
 80022fe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002300:	2300      	movs	r3, #0
 8002302:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002304:	2300      	movs	r3, #0
 8002306:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002308:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800230c:	4619      	mov	r1, r3
 800230e:	4858      	ldr	r0, [pc, #352]	@ (8002470 <MX_GPIO_Init+0x2e8>)
 8002310:	f000 fd4e 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF3 PF4 PF5 PF11 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11;
 8002314:	f640 0338 	movw	r3, #2104	@ 0x838
 8002318:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231a:	2301      	movs	r3, #1
 800231c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002322:	2300      	movs	r3, #0
 8002324:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002326:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800232a:	4619      	mov	r1, r3
 800232c:	4851      	ldr	r0, [pc, #324]	@ (8002474 <MX_GPIO_Init+0x2ec>)
 800232e:	f000 fd3f 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002332:	2310      	movs	r3, #16
 8002334:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002336:	2300      	movs	r3, #0
 8002338:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800233e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002342:	4619      	mov	r1, r3
 8002344:	4853      	ldr	r0, [pc, #332]	@ (8002494 <MX_GPIO_Init+0x30c>)
 8002346:	f000 fd33 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800234a:	2310      	movs	r3, #16
 800234c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800234e:	2300      	movs	r3, #0
 8002350:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002352:	2300      	movs	r3, #0
 8002354:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002356:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800235a:	4619      	mov	r1, r3
 800235c:	4849      	ldr	r0, [pc, #292]	@ (8002484 <MX_GPIO_Init+0x2fc>)
 800235e:	f000 fd27 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002362:	2304      	movs	r3, #4
 8002364:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002366:	2300      	movs	r3, #0
 8002368:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800236e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002372:	4619      	mov	r1, r3
 8002374:	4841      	ldr	r0, [pc, #260]	@ (800247c <MX_GPIO_Init+0x2f4>)
 8002376:	f000 fd1b 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800237a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800237e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002380:	2300      	movs	r3, #0
 8002382:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002384:	2300      	movs	r3, #0
 8002386:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002388:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800238c:	4619      	mov	r1, r3
 800238e:	4838      	ldr	r0, [pc, #224]	@ (8002470 <MX_GPIO_Init+0x2e8>)
 8002390:	f000 fd0e 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ0 PJ1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002394:	2303      	movs	r3, #3
 8002396:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002398:	2300      	movs	r3, #0
 800239a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80023a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023a4:	4619      	mov	r1, r3
 80023a6:	4834      	ldr	r0, [pc, #208]	@ (8002478 <MX_GPIO_Init+0x2f0>)
 80023a8:	f000 fd02 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ4 PJ6 PJ7 PJ8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80023ac:	f44f 73e8 	mov.w	r3, #464	@ 0x1d0
 80023b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023b2:	2301      	movs	r3, #1
 80023b4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ba:	2300      	movs	r3, #0
 80023bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80023be:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023c2:	4619      	mov	r1, r3
 80023c4:	482c      	ldr	r0, [pc, #176]	@ (8002478 <MX_GPIO_Init+0x2f0>)
 80023c6:	f000 fcf3 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80023ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d0:	2301      	movs	r3, #1
 80023d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d8:	2300      	movs	r3, #0
 80023da:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023e0:	4619      	mov	r1, r3
 80023e2:	4826      	ldr	r0, [pc, #152]	@ (800247c <MX_GPIO_Init+0x2f4>)
 80023e4:	f000 fce4 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80023e8:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80023ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ee:	2301      	movs	r3, #1
 80023f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f2:	2300      	movs	r3, #0
 80023f4:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023f6:	2300      	movs	r3, #0
 80023f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80023fe:	4619      	mov	r1, r3
 8002400:	481f      	ldr	r0, [pc, #124]	@ (8002480 <MX_GPIO_Init+0x2f8>)
 8002402:	f000 fcd5 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002406:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800240a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240c:	2301      	movs	r3, #1
 800240e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002414:	2300      	movs	r3, #0
 8002416:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002418:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800241c:	4619      	mov	r1, r3
 800241e:	4819      	ldr	r0, [pc, #100]	@ (8002484 <MX_GPIO_Init+0x2fc>)
 8002420:	f000 fcc6 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002424:	2301      	movs	r3, #1
 8002426:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002428:	2301      	movs	r3, #1
 800242a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242c:	2300      	movs	r3, #0
 800242e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002430:	2300      	movs	r3, #0
 8002432:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002434:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002438:	4619      	mov	r1, r3
 800243a:	4813      	ldr	r0, [pc, #76]	@ (8002488 <MX_GPIO_Init+0x300>)
 800243c:	f000 fcb8 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PG10 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 8002440:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 8002444:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002446:	2301      	movs	r3, #1
 8002448:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244a:	2300      	movs	r3, #0
 800244c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800244e:	2300      	movs	r3, #0
 8002450:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002452:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002456:	4619      	mov	r1, r3
 8002458:	480c      	ldr	r0, [pc, #48]	@ (800248c <MX_GPIO_Init+0x304>)
 800245a:	f000 fca9 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK6 PK7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800245e:	23c0      	movs	r3, #192	@ 0xc0
 8002460:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002462:	2301      	movs	r3, #1
 8002464:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	e016      	b.n	8002498 <MX_GPIO_Init+0x310>
 800246a:	bf00      	nop
 800246c:	40023800 	.word	0x40023800
 8002470:	40022000 	.word	0x40022000
 8002474:	40021400 	.word	0x40021400
 8002478:	40022400 	.word	0x40022400
 800247c:	40020400 	.word	0x40020400
 8002480:	40020000 	.word	0x40020000
 8002484:	40020800 	.word	0x40020800
 8002488:	40020c00 	.word	0x40020c00
 800248c:	40021800 	.word	0x40021800
 8002490:	40022800 	.word	0x40022800
 8002494:	40021c00 	.word	0x40021c00
 8002498:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249a:	2300      	movs	r3, #0
 800249c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800249e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024a2:	4619      	mov	r1, r3
 80024a4:	4803      	ldr	r0, [pc, #12]	@ (80024b4 <MX_GPIO_Init+0x32c>)
 80024a6:	f000 fc83 	bl	8002db0 <HAL_GPIO_Init>

}
 80024aa:	bf00      	nop
 80024ac:	3740      	adds	r7, #64	@ 0x40
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40022800 	.word	0x40022800

080024b8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024bc:	4b15      	ldr	r3, [pc, #84]	@ (8002514 <SystemInit+0x5c>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	4a14      	ldr	r2, [pc, #80]	@ (8002514 <SystemInit+0x5c>)
 80024c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80024cc:	4b12      	ldr	r3, [pc, #72]	@ (8002518 <SystemInit+0x60>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a11      	ldr	r2, [pc, #68]	@ (8002518 <SystemInit+0x60>)
 80024d2:	f043 0301 	orr.w	r3, r3, #1
 80024d6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80024d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002518 <SystemInit+0x60>)
 80024da:	2200      	movs	r2, #0
 80024dc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80024de:	4b0e      	ldr	r3, [pc, #56]	@ (8002518 <SystemInit+0x60>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	490d      	ldr	r1, [pc, #52]	@ (8002518 <SystemInit+0x60>)
 80024e4:	4b0d      	ldr	r3, [pc, #52]	@ (800251c <SystemInit+0x64>)
 80024e6:	4013      	ands	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80024ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002518 <SystemInit+0x60>)
 80024ec:	4a0c      	ldr	r2, [pc, #48]	@ (8002520 <SystemInit+0x68>)
 80024ee:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80024f0:	4b09      	ldr	r3, [pc, #36]	@ (8002518 <SystemInit+0x60>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a08      	ldr	r2, [pc, #32]	@ (8002518 <SystemInit+0x60>)
 80024f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80024fa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80024fc:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <SystemInit+0x60>)
 80024fe:	2200      	movs	r2, #0
 8002500:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002502:	4b04      	ldr	r3, [pc, #16]	@ (8002514 <SystemInit+0x5c>)
 8002504:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002508:	609a      	str	r2, [r3, #8]
#endif
}
 800250a:	bf00      	nop
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	e000ed00 	.word	0xe000ed00
 8002518:	40023800 	.word	0x40023800
 800251c:	fef6ffff 	.word	0xfef6ffff
 8002520:	24003010 	.word	0x24003010

08002524 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002524:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800255c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002528:	480d      	ldr	r0, [pc, #52]	@ (8002560 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800252a:	490e      	ldr	r1, [pc, #56]	@ (8002564 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800252c:	4a0e      	ldr	r2, [pc, #56]	@ (8002568 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800252e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002530:	e002      	b.n	8002538 <LoopCopyDataInit>

08002532 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002532:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002534:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002536:	3304      	adds	r3, #4

08002538 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002538:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800253a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800253c:	d3f9      	bcc.n	8002532 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800253e:	4a0b      	ldr	r2, [pc, #44]	@ (800256c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002540:	4c0b      	ldr	r4, [pc, #44]	@ (8002570 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002542:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002544:	e001      	b.n	800254a <LoopFillZerobss>

08002546 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002546:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002548:	3204      	adds	r2, #4

0800254a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800254a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800254c:	d3fb      	bcc.n	8002546 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800254e:	f7ff ffb3 	bl	80024b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002552:	f008 f903 	bl	800a75c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002556:	f7fe fcc7 	bl	8000ee8 <main>
  bx  lr    
 800255a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800255c:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002564:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002568:	0800a90c 	.word	0x0800a90c
  ldr r2, =_sbss
 800256c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002570:	200045e0 	.word	0x200045e0

08002574 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002574:	e7fe      	b.n	8002574 <ADC_IRQHandler>

08002576 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800257a:	2003      	movs	r0, #3
 800257c:	f000 f8f9 	bl	8002772 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002580:	2000      	movs	r0, #0
 8002582:	f7ff fa5f 	bl	8001a44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002586:	f7fe ff6d 	bl	8001464 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800258a:	2300      	movs	r3, #0
}
 800258c:	4618      	mov	r0, r3
 800258e:	bd80      	pop	{r7, pc}

08002590 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002594:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <HAL_IncTick+0x20>)
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	461a      	mov	r2, r3
 800259a:	4b06      	ldr	r3, [pc, #24]	@ (80025b4 <HAL_IncTick+0x24>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4413      	add	r3, r2
 80025a0:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <HAL_IncTick+0x24>)
 80025a2:	6013      	str	r3, [r2, #0]
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	20000038 	.word	0x20000038
 80025b4:	20000758 	.word	0x20000758

080025b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return uwTick;
 80025bc:	4b03      	ldr	r3, [pc, #12]	@ (80025cc <HAL_GetTick+0x14>)
 80025be:	681b      	ldr	r3, [r3, #0]
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	20000758 	.word	0x20000758

080025d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025d8:	f7ff ffee 	bl	80025b8 <HAL_GetTick>
 80025dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e8:	d005      	beq.n	80025f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <HAL_Delay+0x44>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	461a      	mov	r2, r3
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	4413      	add	r3, r2
 80025f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025f6:	bf00      	nop
 80025f8:	f7ff ffde 	bl	80025b8 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	429a      	cmp	r2, r3
 8002606:	d8f7      	bhi.n	80025f8 <HAL_Delay+0x28>
  {
  }
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	3710      	adds	r7, #16
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000038 	.word	0x20000038

08002618 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f003 0307 	and.w	r3, r3, #7
 8002626:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002628:	4b0b      	ldr	r3, [pc, #44]	@ (8002658 <__NVIC_SetPriorityGrouping+0x40>)
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800262e:	68ba      	ldr	r2, [r7, #8]
 8002630:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002634:	4013      	ands	r3, r2
 8002636:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002640:	4b06      	ldr	r3, [pc, #24]	@ (800265c <__NVIC_SetPriorityGrouping+0x44>)
 8002642:	4313      	orrs	r3, r2
 8002644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002646:	4a04      	ldr	r2, [pc, #16]	@ (8002658 <__NVIC_SetPriorityGrouping+0x40>)
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	60d3      	str	r3, [r2, #12]
}
 800264c:	bf00      	nop
 800264e:	3714      	adds	r7, #20
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr
 8002658:	e000ed00 	.word	0xe000ed00
 800265c:	05fa0000 	.word	0x05fa0000

08002660 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002664:	4b04      	ldr	r3, [pc, #16]	@ (8002678 <__NVIC_GetPriorityGrouping+0x18>)
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	0a1b      	lsrs	r3, r3, #8
 800266a:	f003 0307 	and.w	r3, r3, #7
}
 800266e:	4618      	mov	r0, r3
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	4603      	mov	r3, r0
 8002684:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	2b00      	cmp	r3, #0
 800268c:	db0b      	blt.n	80026a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	f003 021f 	and.w	r2, r3, #31
 8002694:	4907      	ldr	r1, [pc, #28]	@ (80026b4 <__NVIC_EnableIRQ+0x38>)
 8002696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	2001      	movs	r0, #1
 800269e:	fa00 f202 	lsl.w	r2, r0, r2
 80026a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80026a6:	bf00      	nop
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
 80026b2:	bf00      	nop
 80026b4:	e000e100 	.word	0xe000e100

080026b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b083      	sub	sp, #12
 80026bc:	af00      	add	r7, sp, #0
 80026be:	4603      	mov	r3, r0
 80026c0:	6039      	str	r1, [r7, #0]
 80026c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	db0a      	blt.n	80026e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	b2da      	uxtb	r2, r3
 80026d0:	490c      	ldr	r1, [pc, #48]	@ (8002704 <__NVIC_SetPriority+0x4c>)
 80026d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d6:	0112      	lsls	r2, r2, #4
 80026d8:	b2d2      	uxtb	r2, r2
 80026da:	440b      	add	r3, r1
 80026dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026e0:	e00a      	b.n	80026f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	4908      	ldr	r1, [pc, #32]	@ (8002708 <__NVIC_SetPriority+0x50>)
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	3b04      	subs	r3, #4
 80026f0:	0112      	lsls	r2, r2, #4
 80026f2:	b2d2      	uxtb	r2, r2
 80026f4:	440b      	add	r3, r1
 80026f6:	761a      	strb	r2, [r3, #24]
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002702:	4770      	bx	lr
 8002704:	e000e100 	.word	0xe000e100
 8002708:	e000ed00 	.word	0xe000ed00

0800270c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800270c:	b480      	push	{r7}
 800270e:	b089      	sub	sp, #36	@ 0x24
 8002710:	af00      	add	r7, sp, #0
 8002712:	60f8      	str	r0, [r7, #12]
 8002714:	60b9      	str	r1, [r7, #8]
 8002716:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	f1c3 0307 	rsb	r3, r3, #7
 8002726:	2b04      	cmp	r3, #4
 8002728:	bf28      	it	cs
 800272a:	2304      	movcs	r3, #4
 800272c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	3304      	adds	r3, #4
 8002732:	2b06      	cmp	r3, #6
 8002734:	d902      	bls.n	800273c <NVIC_EncodePriority+0x30>
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	3b03      	subs	r3, #3
 800273a:	e000      	b.n	800273e <NVIC_EncodePriority+0x32>
 800273c:	2300      	movs	r3, #0
 800273e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002740:	f04f 32ff 	mov.w	r2, #4294967295
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	fa02 f303 	lsl.w	r3, r2, r3
 800274a:	43da      	mvns	r2, r3
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	401a      	ands	r2, r3
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002754:	f04f 31ff 	mov.w	r1, #4294967295
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	fa01 f303 	lsl.w	r3, r1, r3
 800275e:	43d9      	mvns	r1, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002764:	4313      	orrs	r3, r2
         );
}
 8002766:	4618      	mov	r0, r3
 8002768:	3724      	adds	r7, #36	@ 0x24
 800276a:	46bd      	mov	sp, r7
 800276c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002770:	4770      	bx	lr

08002772 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff ff4c 	bl	8002618 <__NVIC_SetPriorityGrouping>
}
 8002780:	bf00      	nop
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002788:	b580      	push	{r7, lr}
 800278a:	b086      	sub	sp, #24
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
 8002794:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002796:	2300      	movs	r3, #0
 8002798:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800279a:	f7ff ff61 	bl	8002660 <__NVIC_GetPriorityGrouping>
 800279e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	68b9      	ldr	r1, [r7, #8]
 80027a4:	6978      	ldr	r0, [r7, #20]
 80027a6:	f7ff ffb1 	bl	800270c <NVIC_EncodePriority>
 80027aa:	4602      	mov	r2, r0
 80027ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b0:	4611      	mov	r1, r2
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff ff80 	bl	80026b8 <__NVIC_SetPriority>
}
 80027b8:	bf00      	nop
 80027ba:	3718      	adds	r7, #24
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	4603      	mov	r3, r0
 80027c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ce:	4618      	mov	r0, r3
 80027d0:	f7ff ff54 	bl	800267c <__NVIC_EnableIRQ>
}
 80027d4:	bf00      	nop
 80027d6:	3708      	adds	r7, #8
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80027e8:	f7ff fee6 	bl	80025b8 <HAL_GetTick>
 80027ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d101      	bne.n	80027f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	e099      	b.n	800292c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2202      	movs	r2, #2
 80027fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002818:	e00f      	b.n	800283a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800281a:	f7ff fecd 	bl	80025b8 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b05      	cmp	r3, #5
 8002826:	d908      	bls.n	800283a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2220      	movs	r2, #32
 800282c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2203      	movs	r2, #3
 8002832:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e078      	b.n	800292c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0301 	and.w	r3, r3, #1
 8002844:	2b00      	cmp	r3, #0
 8002846:	d1e8      	bne.n	800281a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	4b38      	ldr	r3, [pc, #224]	@ (8002934 <HAL_DMA_Init+0x158>)
 8002854:	4013      	ands	r3, r2
 8002856:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685a      	ldr	r2, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002866:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	691b      	ldr	r3, [r3, #16]
 800286c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002872:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800287e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6a1b      	ldr	r3, [r3, #32]
 8002884:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002886:	697a      	ldr	r2, [r7, #20]
 8002888:	4313      	orrs	r3, r2
 800288a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002890:	2b04      	cmp	r3, #4
 8002892:	d107      	bne.n	80028a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	4313      	orrs	r3, r2
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	697a      	ldr	r2, [r7, #20]
 80028aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	f023 0307 	bic.w	r3, r3, #7
 80028ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	d117      	bne.n	80028fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d2:	697a      	ldr	r2, [r7, #20]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d00e      	beq.n	80028fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 f9e9 	bl	8002cb8 <DMA_CheckFifoParam>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d008      	beq.n	80028fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2240      	movs	r2, #64	@ 0x40
 80028f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80028fa:	2301      	movs	r3, #1
 80028fc:	e016      	b.n	800292c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f9a0 	bl	8002c4c <DMA_CalcBaseAndBitshift>
 800290c:	4603      	mov	r3, r0
 800290e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002914:	223f      	movs	r2, #63	@ 0x3f
 8002916:	409a      	lsls	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	e010803f 	.word	0xe010803f

08002938 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002944:	4b8e      	ldr	r3, [pc, #568]	@ (8002b80 <HAL_DMA_IRQHandler+0x248>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a8e      	ldr	r2, [pc, #568]	@ (8002b84 <HAL_DMA_IRQHandler+0x24c>)
 800294a:	fba2 2303 	umull	r2, r3, r2, r3
 800294e:	0a9b      	lsrs	r3, r3, #10
 8002950:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002956:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002962:	2208      	movs	r2, #8
 8002964:	409a      	lsls	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	4013      	ands	r3, r2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d01a      	beq.n	80029a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	d013      	beq.n	80029a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f022 0204 	bic.w	r2, r2, #4
 800298a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002990:	2208      	movs	r2, #8
 8002992:	409a      	lsls	r2, r3
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299c:	f043 0201 	orr.w	r2, r3, #1
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029a8:	2201      	movs	r2, #1
 80029aa:	409a      	lsls	r2, r3
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	4013      	ands	r3, r2
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d012      	beq.n	80029da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	695b      	ldr	r3, [r3, #20]
 80029ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d00b      	beq.n	80029da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c6:	2201      	movs	r2, #1
 80029c8:	409a      	lsls	r2, r3
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d2:	f043 0202 	orr.w	r2, r3, #2
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029de:	2204      	movs	r2, #4
 80029e0:	409a      	lsls	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	4013      	ands	r3, r2
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d012      	beq.n	8002a10 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00b      	beq.n	8002a10 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029fc:	2204      	movs	r2, #4
 80029fe:	409a      	lsls	r2, r3
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a08:	f043 0204 	orr.w	r2, r3, #4
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a14:	2210      	movs	r2, #16
 8002a16:	409a      	lsls	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d043      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d03c      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a32:	2210      	movs	r2, #16
 8002a34:	409a      	lsls	r2, r3
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d018      	beq.n	8002a7a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d108      	bne.n	8002a68 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d024      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	4798      	blx	r3
 8002a66:	e01f      	b.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01b      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a74:	6878      	ldr	r0, [r7, #4]
 8002a76:	4798      	blx	r3
 8002a78:	e016      	b.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d107      	bne.n	8002a98 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f022 0208 	bic.w	r2, r2, #8
 8002a96:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002aac:	2220      	movs	r2, #32
 8002aae:	409a      	lsls	r2, r3
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	f000 808f 	beq.w	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	f000 8087 	beq.w	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ace:	2220      	movs	r2, #32
 8002ad0:	409a      	lsls	r2, r3
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b05      	cmp	r3, #5
 8002ae0:	d136      	bne.n	8002b50 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f022 0216 	bic.w	r2, r2, #22
 8002af0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	695a      	ldr	r2, [r3, #20]
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b00:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d103      	bne.n	8002b12 <HAL_DMA_IRQHandler+0x1da>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d007      	beq.n	8002b22 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 0208 	bic.w	r2, r2, #8
 8002b20:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b26:	223f      	movs	r2, #63	@ 0x3f
 8002b28:	409a      	lsls	r2, r3
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d07e      	beq.n	8002c44 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	4798      	blx	r3
        }
        return;
 8002b4e:	e079      	b.n	8002c44 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d01d      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d10d      	bne.n	8002b88 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d031      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	4798      	blx	r3
 8002b7c:	e02c      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
 8002b7e:	bf00      	nop
 8002b80:	20000030 	.word	0x20000030
 8002b84:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d023      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b94:	6878      	ldr	r0, [r7, #4]
 8002b96:	4798      	blx	r3
 8002b98:	e01e      	b.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10f      	bne.n	8002bc8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f022 0210 	bic.w	r2, r2, #16
 8002bb6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d003      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d032      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	f003 0301 	and.w	r3, r3, #1
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d022      	beq.n	8002c32 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2205      	movs	r2, #5
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f022 0201 	bic.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	3301      	adds	r3, #1
 8002c08:	60bb      	str	r3, [r7, #8]
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d307      	bcc.n	8002c20 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f2      	bne.n	8002c04 <HAL_DMA_IRQHandler+0x2cc>
 8002c1e:	e000      	b.n	8002c22 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c20:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2201      	movs	r2, #1
 8002c26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d005      	beq.n	8002c46 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	4798      	blx	r3
 8002c42:	e000      	b.n	8002c46 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c44:	bf00      	nop
    }
  }
}
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	3b10      	subs	r3, #16
 8002c5c:	4a13      	ldr	r2, [pc, #76]	@ (8002cac <DMA_CalcBaseAndBitshift+0x60>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	091b      	lsrs	r3, r3, #4
 8002c64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c66:	4a12      	ldr	r2, [pc, #72]	@ (8002cb0 <DMA_CalcBaseAndBitshift+0x64>)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	461a      	mov	r2, r3
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2b03      	cmp	r3, #3
 8002c78:	d908      	bls.n	8002c8c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	461a      	mov	r2, r3
 8002c80:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb4 <DMA_CalcBaseAndBitshift+0x68>)
 8002c82:	4013      	ands	r3, r2
 8002c84:	1d1a      	adds	r2, r3, #4
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c8a:	e006      	b.n	8002c9a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	461a      	mov	r2, r3
 8002c92:	4b08      	ldr	r3, [pc, #32]	@ (8002cb4 <DMA_CalcBaseAndBitshift+0x68>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	aaaaaaab 	.word	0xaaaaaaab
 8002cb0:	0800a8e4 	.word	0x0800a8e4
 8002cb4:	fffffc00 	.word	0xfffffc00

08002cb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d11f      	bne.n	8002d12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	d856      	bhi.n	8002d86 <DMA_CheckFifoParam+0xce>
 8002cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce0 <DMA_CheckFifoParam+0x28>)
 8002cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cde:	bf00      	nop
 8002ce0:	08002cf1 	.word	0x08002cf1
 8002ce4:	08002d03 	.word	0x08002d03
 8002ce8:	08002cf1 	.word	0x08002cf1
 8002cec:	08002d87 	.word	0x08002d87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d046      	beq.n	8002d8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d00:	e043      	b.n	8002d8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d06:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d0a:	d140      	bne.n	8002d8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d10:	e03d      	b.n	8002d8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	699b      	ldr	r3, [r3, #24]
 8002d16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d1a:	d121      	bne.n	8002d60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	2b03      	cmp	r3, #3
 8002d20:	d837      	bhi.n	8002d92 <DMA_CheckFifoParam+0xda>
 8002d22:	a201      	add	r2, pc, #4	@ (adr r2, 8002d28 <DMA_CheckFifoParam+0x70>)
 8002d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d28:	08002d39 	.word	0x08002d39
 8002d2c:	08002d3f 	.word	0x08002d3f
 8002d30:	08002d39 	.word	0x08002d39
 8002d34:	08002d51 	.word	0x08002d51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d3c:	e030      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d42:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d025      	beq.n	8002d96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d4e:	e022      	b.n	8002d96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d54:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d58:	d11f      	bne.n	8002d9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d5e:	e01c      	b.n	8002d9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d903      	bls.n	8002d6e <DMA_CheckFifoParam+0xb6>
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d003      	beq.n	8002d74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d6c:	e018      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	73fb      	strb	r3, [r7, #15]
      break;
 8002d72:	e015      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d00e      	beq.n	8002d9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	73fb      	strb	r3, [r7, #15]
      break;
 8002d84:	e00b      	b.n	8002d9e <DMA_CheckFifoParam+0xe6>
      break;
 8002d86:	bf00      	nop
 8002d88:	e00a      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      break;
 8002d8a:	bf00      	nop
 8002d8c:	e008      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      break;
 8002d8e:	bf00      	nop
 8002d90:	e006      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      break;
 8002d92:	bf00      	nop
 8002d94:	e004      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      break;
 8002d96:	bf00      	nop
 8002d98:	e002      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002d9a:	bf00      	nop
 8002d9c:	e000      	b.n	8002da0 <DMA_CheckFifoParam+0xe8>
      break;
 8002d9e:	bf00      	nop
    }
  } 
  
  return status; 
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3714      	adds	r7, #20
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
 8002dae:	bf00      	nop

08002db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b089      	sub	sp, #36	@ 0x24
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8002dca:	2300      	movs	r3, #0
 8002dcc:	61fb      	str	r3, [r7, #28]
 8002dce:	e175      	b.n	80030bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	4013      	ands	r3, r2
 8002de2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002de4:	693a      	ldr	r2, [r7, #16]
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	f040 8164 	bne.w	80030b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f003 0303 	and.w	r3, r3, #3
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d005      	beq.n	8002e06 <HAL_GPIO_Init+0x56>
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f003 0303 	and.w	r3, r3, #3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d130      	bne.n	8002e68 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	2203      	movs	r2, #3
 8002e12:	fa02 f303 	lsl.w	r3, r2, r3
 8002e16:	43db      	mvns	r3, r3
 8002e18:	69ba      	ldr	r2, [r7, #24]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	68da      	ldr	r2, [r3, #12]
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e3c:	2201      	movs	r2, #1
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	fa02 f303 	lsl.w	r3, r2, r3
 8002e44:	43db      	mvns	r3, r3
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	091b      	lsrs	r3, r3, #4
 8002e52:	f003 0201 	and.w	r2, r3, #1
 8002e56:	69fb      	ldr	r3, [r7, #28]
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	f003 0303 	and.w	r3, r3, #3
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	d017      	beq.n	8002ea4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	2203      	movs	r2, #3
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	43db      	mvns	r3, r3
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	689a      	ldr	r2, [r3, #8]
 8002e90:	69fb      	ldr	r3, [r7, #28]
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 0303 	and.w	r3, r3, #3
 8002eac:	2b02      	cmp	r3, #2
 8002eae:	d123      	bne.n	8002ef8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	08da      	lsrs	r2, r3, #3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	3208      	adds	r2, #8
 8002eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ebc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	f003 0307 	and.w	r3, r3, #7
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	220f      	movs	r2, #15
 8002ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ecc:	43db      	mvns	r3, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	691a      	ldr	r2, [r3, #16]
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f003 0307 	and.w	r3, r3, #7
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee4:	69ba      	ldr	r2, [r7, #24]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	08da      	lsrs	r2, r3, #3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	3208      	adds	r2, #8
 8002ef2:	69b9      	ldr	r1, [r7, #24]
 8002ef4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	2203      	movs	r2, #3
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 0203 	and.w	r2, r3, #3
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	005b      	lsls	r3, r3, #1
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	69ba      	ldr	r2, [r7, #24]
 8002f2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 80be 	beq.w	80030b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f3a:	4b66      	ldr	r3, [pc, #408]	@ (80030d4 <HAL_GPIO_Init+0x324>)
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3e:	4a65      	ldr	r2, [pc, #404]	@ (80030d4 <HAL_GPIO_Init+0x324>)
 8002f40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f46:	4b63      	ldr	r3, [pc, #396]	@ (80030d4 <HAL_GPIO_Init+0x324>)
 8002f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f4e:	60fb      	str	r3, [r7, #12]
 8002f50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002f52:	4a61      	ldr	r2, [pc, #388]	@ (80030d8 <HAL_GPIO_Init+0x328>)
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	089b      	lsrs	r3, r3, #2
 8002f58:	3302      	adds	r3, #2
 8002f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002f60:	69fb      	ldr	r3, [r7, #28]
 8002f62:	f003 0303 	and.w	r3, r3, #3
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	220f      	movs	r2, #15
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a58      	ldr	r2, [pc, #352]	@ (80030dc <HAL_GPIO_Init+0x32c>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d037      	beq.n	8002fee <HAL_GPIO_Init+0x23e>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a57      	ldr	r2, [pc, #348]	@ (80030e0 <HAL_GPIO_Init+0x330>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d031      	beq.n	8002fea <HAL_GPIO_Init+0x23a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	4a56      	ldr	r2, [pc, #344]	@ (80030e4 <HAL_GPIO_Init+0x334>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d02b      	beq.n	8002fe6 <HAL_GPIO_Init+0x236>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a55      	ldr	r2, [pc, #340]	@ (80030e8 <HAL_GPIO_Init+0x338>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d025      	beq.n	8002fe2 <HAL_GPIO_Init+0x232>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a54      	ldr	r2, [pc, #336]	@ (80030ec <HAL_GPIO_Init+0x33c>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d01f      	beq.n	8002fde <HAL_GPIO_Init+0x22e>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a53      	ldr	r2, [pc, #332]	@ (80030f0 <HAL_GPIO_Init+0x340>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d019      	beq.n	8002fda <HAL_GPIO_Init+0x22a>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a52      	ldr	r2, [pc, #328]	@ (80030f4 <HAL_GPIO_Init+0x344>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d013      	beq.n	8002fd6 <HAL_GPIO_Init+0x226>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a51      	ldr	r2, [pc, #324]	@ (80030f8 <HAL_GPIO_Init+0x348>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d00d      	beq.n	8002fd2 <HAL_GPIO_Init+0x222>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a50      	ldr	r2, [pc, #320]	@ (80030fc <HAL_GPIO_Init+0x34c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d007      	beq.n	8002fce <HAL_GPIO_Init+0x21e>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a4f      	ldr	r2, [pc, #316]	@ (8003100 <HAL_GPIO_Init+0x350>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d101      	bne.n	8002fca <HAL_GPIO_Init+0x21a>
 8002fc6:	2309      	movs	r3, #9
 8002fc8:	e012      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fca:	230a      	movs	r3, #10
 8002fcc:	e010      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fce:	2308      	movs	r3, #8
 8002fd0:	e00e      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fd2:	2307      	movs	r3, #7
 8002fd4:	e00c      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fd6:	2306      	movs	r3, #6
 8002fd8:	e00a      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fda:	2305      	movs	r3, #5
 8002fdc:	e008      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fde:	2304      	movs	r3, #4
 8002fe0:	e006      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e004      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fe6:	2302      	movs	r3, #2
 8002fe8:	e002      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <HAL_GPIO_Init+0x240>
 8002fee:	2300      	movs	r3, #0
 8002ff0:	69fa      	ldr	r2, [r7, #28]
 8002ff2:	f002 0203 	and.w	r2, r2, #3
 8002ff6:	0092      	lsls	r2, r2, #2
 8002ff8:	4093      	lsls	r3, r2
 8002ffa:	69ba      	ldr	r2, [r7, #24]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003000:	4935      	ldr	r1, [pc, #212]	@ (80030d8 <HAL_GPIO_Init+0x328>)
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	089b      	lsrs	r3, r3, #2
 8003006:	3302      	adds	r3, #2
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800300e:	4b3d      	ldr	r3, [pc, #244]	@ (8003104 <HAL_GPIO_Init+0x354>)
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	43db      	mvns	r3, r3
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	4013      	ands	r3, r2
 800301c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d003      	beq.n	8003032 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	4313      	orrs	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003032:	4a34      	ldr	r2, [pc, #208]	@ (8003104 <HAL_GPIO_Init+0x354>)
 8003034:	69bb      	ldr	r3, [r7, #24]
 8003036:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003038:	4b32      	ldr	r3, [pc, #200]	@ (8003104 <HAL_GPIO_Init+0x354>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	43db      	mvns	r3, r3
 8003042:	69ba      	ldr	r2, [r7, #24]
 8003044:	4013      	ands	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d003      	beq.n	800305c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	4313      	orrs	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800305c:	4a29      	ldr	r2, [pc, #164]	@ (8003104 <HAL_GPIO_Init+0x354>)
 800305e:	69bb      	ldr	r3, [r7, #24]
 8003060:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003062:	4b28      	ldr	r3, [pc, #160]	@ (8003104 <HAL_GPIO_Init+0x354>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	43db      	mvns	r3, r3
 800306c:	69ba      	ldr	r2, [r7, #24]
 800306e:	4013      	ands	r3, r2
 8003070:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	693b      	ldr	r3, [r7, #16]
 8003082:	4313      	orrs	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003086:	4a1f      	ldr	r2, [pc, #124]	@ (8003104 <HAL_GPIO_Init+0x354>)
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800308c:	4b1d      	ldr	r3, [pc, #116]	@ (8003104 <HAL_GPIO_Init+0x354>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	43db      	mvns	r3, r3
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	4013      	ands	r3, r2
 800309a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d003      	beq.n	80030b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80030a8:	69ba      	ldr	r2, [r7, #24]
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030b0:	4a14      	ldr	r2, [pc, #80]	@ (8003104 <HAL_GPIO_Init+0x354>)
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3301      	adds	r3, #1
 80030ba:	61fb      	str	r3, [r7, #28]
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	2b0f      	cmp	r3, #15
 80030c0:	f67f ae86 	bls.w	8002dd0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80030c4:	bf00      	nop
 80030c6:	bf00      	nop
 80030c8:	3724      	adds	r7, #36	@ 0x24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40023800 	.word	0x40023800
 80030d8:	40013800 	.word	0x40013800
 80030dc:	40020000 	.word	0x40020000
 80030e0:	40020400 	.word	0x40020400
 80030e4:	40020800 	.word	0x40020800
 80030e8:	40020c00 	.word	0x40020c00
 80030ec:	40021000 	.word	0x40021000
 80030f0:	40021400 	.word	0x40021400
 80030f4:	40021800 	.word	0x40021800
 80030f8:	40021c00 	.word	0x40021c00
 80030fc:	40022000 	.word	0x40022000
 8003100:	40022400 	.word	0x40022400
 8003104:	40013c00 	.word	0x40013c00

08003108 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	460b      	mov	r3, r1
 8003112:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	691a      	ldr	r2, [r3, #16]
 8003118:	887b      	ldrh	r3, [r7, #2]
 800311a:	4013      	ands	r3, r2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d002      	beq.n	8003126 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003120:	2301      	movs	r3, #1
 8003122:	73fb      	strb	r3, [r7, #15]
 8003124:	e001      	b.n	800312a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003126:	2300      	movs	r3, #0
 8003128:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800312a:	7bfb      	ldrb	r3, [r7, #15]
}
 800312c:	4618      	mov	r0, r3
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	460b      	mov	r3, r1
 8003142:	807b      	strh	r3, [r7, #2]
 8003144:	4613      	mov	r3, r2
 8003146:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003148:	787b      	ldrb	r3, [r7, #1]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800314e:	887a      	ldrh	r2, [r7, #2]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003154:	e003      	b.n	800315e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003156:	887b      	ldrh	r3, [r7, #2]
 8003158:	041a      	lsls	r2, r3, #16
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	619a      	str	r2, [r3, #24]
}
 800315e:	bf00      	nop
 8003160:	370c      	adds	r7, #12
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr

0800316a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800316a:	b480      	push	{r7}
 800316c:	b085      	sub	sp, #20
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	460b      	mov	r3, r1
 8003174:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	695b      	ldr	r3, [r3, #20]
 800317a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800317c:	887a      	ldrh	r2, [r7, #2]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	4013      	ands	r3, r2
 8003182:	041a      	lsls	r2, r3, #16
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	43d9      	mvns	r1, r3
 8003188:	887b      	ldrh	r3, [r7, #2]
 800318a:	400b      	ands	r3, r1
 800318c:	431a      	orrs	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	619a      	str	r2, [r3, #24]
}
 8003192:	bf00      	nop
 8003194:	3714      	adds	r7, #20
 8003196:	46bd      	mov	sp, r7
 8003198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319c:	4770      	bx	lr
	...

080031a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e07f      	b.n	80032b2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d106      	bne.n	80031cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f7fe f974 	bl	80014b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2224      	movs	r2, #36	@ 0x24
 80031d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0201 	bic.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685a      	ldr	r2, [r3, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80031f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003200:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	2b01      	cmp	r3, #1
 8003208:	d107      	bne.n	800321a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003216:	609a      	str	r2, [r3, #8]
 8003218:	e006      	b.n	8003228 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	689a      	ldr	r2, [r3, #8]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003226:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	2b02      	cmp	r3, #2
 800322e:	d104      	bne.n	800323a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003238:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6859      	ldr	r1, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	4b1d      	ldr	r3, [pc, #116]	@ (80032bc <HAL_I2C_Init+0x11c>)
 8003246:	430b      	orrs	r3, r1
 8003248:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003258:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691a      	ldr	r2, [r3, #16]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	695b      	ldr	r3, [r3, #20]
 8003262:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	699b      	ldr	r3, [r3, #24]
 800326a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	430a      	orrs	r2, r1
 8003272:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	69d9      	ldr	r1, [r3, #28]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6a1a      	ldr	r2, [r3, #32]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	430a      	orrs	r2, r1
 8003282:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f042 0201 	orr.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2200      	movs	r2, #0
 8003298:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2220      	movs	r2, #32
 800329e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	02008000 	.word	0x02008000

080032c0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b088      	sub	sp, #32
 80032c4:	af02      	add	r7, sp, #8
 80032c6:	60f8      	str	r0, [r7, #12]
 80032c8:	607a      	str	r2, [r7, #4]
 80032ca:	461a      	mov	r2, r3
 80032cc:	460b      	mov	r3, r1
 80032ce:	817b      	strh	r3, [r7, #10]
 80032d0:	4613      	mov	r3, r2
 80032d2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b20      	cmp	r3, #32
 80032de:	f040 80da 	bne.w	8003496 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d101      	bne.n	80032f0 <HAL_I2C_Master_Transmit+0x30>
 80032ec:	2302      	movs	r3, #2
 80032ee:	e0d3      	b.n	8003498 <HAL_I2C_Master_Transmit+0x1d8>
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032f8:	f7ff f95e 	bl	80025b8 <HAL_GetTick>
 80032fc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	9300      	str	r3, [sp, #0]
 8003302:	2319      	movs	r3, #25
 8003304:	2201      	movs	r2, #1
 8003306:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800330a:	68f8      	ldr	r0, [r7, #12]
 800330c:	f000 f9e6 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 8003310:	4603      	mov	r3, r0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d001      	beq.n	800331a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e0be      	b.n	8003498 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2221      	movs	r2, #33	@ 0x21
 800331e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2210      	movs	r2, #16
 8003326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	893a      	ldrh	r2, [r7, #8]
 800333a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003346:	b29b      	uxth	r3, r3
 8003348:	2bff      	cmp	r3, #255	@ 0xff
 800334a:	d90e      	bls.n	800336a <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	22ff      	movs	r2, #255	@ 0xff
 8003350:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003356:	b2da      	uxtb	r2, r3
 8003358:	8979      	ldrh	r1, [r7, #10]
 800335a:	4b51      	ldr	r3, [pc, #324]	@ (80034a0 <HAL_I2C_Master_Transmit+0x1e0>)
 800335c:	9300      	str	r3, [sp, #0]
 800335e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f000 fbd0 	bl	8003b08 <I2C_TransferConfig>
 8003368:	e06c      	b.n	8003444 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003378:	b2da      	uxtb	r2, r3
 800337a:	8979      	ldrh	r1, [r7, #10]
 800337c:	4b48      	ldr	r3, [pc, #288]	@ (80034a0 <HAL_I2C_Master_Transmit+0x1e0>)
 800337e:	9300      	str	r3, [sp, #0]
 8003380:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 fbbf 	bl	8003b08 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800338a:	e05b      	b.n	8003444 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	6a39      	ldr	r1, [r7, #32]
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 f9e3 	bl	800375c <I2C_WaitOnTXISFlagUntilTimeout>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e07b      	b.n	8003498 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a4:	781a      	ldrb	r2, [r3, #0]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b0:	1c5a      	adds	r2, r3, #1
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	3b01      	subs	r3, #1
 80033be:	b29a      	uxth	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c8:	3b01      	subs	r3, #1
 80033ca:	b29a      	uxth	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d034      	beq.n	8003444 <HAL_I2C_Master_Transmit+0x184>
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d130      	bne.n	8003444 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	2200      	movs	r2, #0
 80033ea:	2180      	movs	r1, #128	@ 0x80
 80033ec:	68f8      	ldr	r0, [r7, #12]
 80033ee:	f000 f975 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e04d      	b.n	8003498 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003400:	b29b      	uxth	r3, r3
 8003402:	2bff      	cmp	r3, #255	@ 0xff
 8003404:	d90e      	bls.n	8003424 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	22ff      	movs	r2, #255	@ 0xff
 800340a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003410:	b2da      	uxtb	r2, r3
 8003412:	8979      	ldrh	r1, [r7, #10]
 8003414:	2300      	movs	r3, #0
 8003416:	9300      	str	r3, [sp, #0]
 8003418:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f000 fb73 	bl	8003b08 <I2C_TransferConfig>
 8003422:	e00f      	b.n	8003444 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003428:	b29a      	uxth	r2, r3
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003432:	b2da      	uxtb	r2, r3
 8003434:	8979      	ldrh	r1, [r7, #10]
 8003436:	2300      	movs	r3, #0
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800343e:	68f8      	ldr	r0, [r7, #12]
 8003440:	f000 fb62 	bl	8003b08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003448:	b29b      	uxth	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d19e      	bne.n	800338c <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800344e:	697a      	ldr	r2, [r7, #20]
 8003450:	6a39      	ldr	r1, [r7, #32]
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f000 f9c2 	bl	80037dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e01a      	b.n	8003498 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2220      	movs	r2, #32
 8003468:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6859      	ldr	r1, [r3, #4]
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <HAL_I2C_Master_Transmit+0x1e4>)
 8003476:	400b      	ands	r3, r1
 8003478:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2220      	movs	r2, #32
 800347e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003492:	2300      	movs	r3, #0
 8003494:	e000      	b.n	8003498 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003496:	2302      	movs	r3, #2
  }
}
 8003498:	4618      	mov	r0, r3
 800349a:	3718      	adds	r7, #24
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	80002000 	.word	0x80002000
 80034a4:	fe00e800 	.word	0xfe00e800

080034a8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	461a      	mov	r2, r3
 80034b4:	460b      	mov	r3, r1
 80034b6:	817b      	strh	r3, [r7, #10]
 80034b8:	4613      	mov	r3, r2
 80034ba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b20      	cmp	r3, #32
 80034c6:	f040 80db 	bne.w	8003680 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d101      	bne.n	80034d8 <HAL_I2C_Master_Receive+0x30>
 80034d4:	2302      	movs	r3, #2
 80034d6:	e0d4      	b.n	8003682 <HAL_I2C_Master_Receive+0x1da>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80034e0:	f7ff f86a 	bl	80025b8 <HAL_GetTick>
 80034e4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	9300      	str	r3, [sp, #0]
 80034ea:	2319      	movs	r3, #25
 80034ec:	2201      	movs	r2, #1
 80034ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 f8f2 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e0bf      	b.n	8003682 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	2222      	movs	r2, #34	@ 0x22
 8003506:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2210      	movs	r2, #16
 800350e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2200      	movs	r2, #0
 8003516:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	893a      	ldrh	r2, [r7, #8]
 8003522:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800352e:	b29b      	uxth	r3, r3
 8003530:	2bff      	cmp	r3, #255	@ 0xff
 8003532:	d90e      	bls.n	8003552 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	22ff      	movs	r2, #255	@ 0xff
 8003538:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353e:	b2da      	uxtb	r2, r3
 8003540:	8979      	ldrh	r1, [r7, #10]
 8003542:	4b52      	ldr	r3, [pc, #328]	@ (800368c <HAL_I2C_Master_Receive+0x1e4>)
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f000 fadc 	bl	8003b08 <I2C_TransferConfig>
 8003550:	e06d      	b.n	800362e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003556:	b29a      	uxth	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003560:	b2da      	uxtb	r2, r3
 8003562:	8979      	ldrh	r1, [r7, #10]
 8003564:	4b49      	ldr	r3, [pc, #292]	@ (800368c <HAL_I2C_Master_Receive+0x1e4>)
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800356c:	68f8      	ldr	r0, [r7, #12]
 800356e:	f000 facb 	bl	8003b08 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003572:	e05c      	b.n	800362e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	6a39      	ldr	r1, [r7, #32]
 8003578:	68f8      	ldr	r0, [r7, #12]
 800357a:	f000 f96b 	bl	8003854 <I2C_WaitOnRXNEFlagUntilTimeout>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d001      	beq.n	8003588 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003584:	2301      	movs	r3, #1
 8003586:	e07c      	b.n	8003682 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003592:	b2d2      	uxtb	r2, r2
 8003594:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a4:	3b01      	subs	r3, #1
 80035a6:	b29a      	uxth	r2, r3
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	3b01      	subs	r3, #1
 80035b4:	b29a      	uxth	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035be:	b29b      	uxth	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d034      	beq.n	800362e <HAL_I2C_Master_Receive+0x186>
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d130      	bne.n	800362e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	9300      	str	r3, [sp, #0]
 80035d0:	6a3b      	ldr	r3, [r7, #32]
 80035d2:	2200      	movs	r2, #0
 80035d4:	2180      	movs	r1, #128	@ 0x80
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f880 	bl	80036dc <I2C_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e04d      	b.n	8003682 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2bff      	cmp	r3, #255	@ 0xff
 80035ee:	d90e      	bls.n	800360e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	22ff      	movs	r2, #255	@ 0xff
 80035f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035fa:	b2da      	uxtb	r2, r3
 80035fc:	8979      	ldrh	r1, [r7, #10]
 80035fe:	2300      	movs	r3, #0
 8003600:	9300      	str	r3, [sp, #0]
 8003602:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003606:	68f8      	ldr	r0, [r7, #12]
 8003608:	f000 fa7e 	bl	8003b08 <I2C_TransferConfig>
 800360c:	e00f      	b.n	800362e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003612:	b29a      	uxth	r2, r3
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800361c:	b2da      	uxtb	r2, r3
 800361e:	8979      	ldrh	r1, [r7, #10]
 8003620:	2300      	movs	r3, #0
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f000 fa6d 	bl	8003b08 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003632:	b29b      	uxth	r3, r3
 8003634:	2b00      	cmp	r3, #0
 8003636:	d19d      	bne.n	8003574 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	6a39      	ldr	r1, [r7, #32]
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f8cd 	bl	80037dc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e01a      	b.n	8003682 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2220      	movs	r2, #32
 8003652:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6859      	ldr	r1, [r3, #4]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	4b0c      	ldr	r3, [pc, #48]	@ (8003690 <HAL_I2C_Master_Receive+0x1e8>)
 8003660:	400b      	ands	r3, r1
 8003662:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800367c:	2300      	movs	r3, #0
 800367e:	e000      	b.n	8003682 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003680:	2302      	movs	r3, #2
  }
}
 8003682:	4618      	mov	r0, r3
 8003684:	3718      	adds	r7, #24
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	80002400 	.word	0x80002400
 8003690:	fe00e800 	.word	0xfe00e800

08003694 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003694:	b480      	push	{r7}
 8003696:	b083      	sub	sp, #12
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d103      	bne.n	80036b2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2200      	movs	r2, #0
 80036b0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	699b      	ldr	r3, [r3, #24]
 80036b8:	f003 0301 	and.w	r3, r3, #1
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d007      	beq.n	80036d0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	699a      	ldr	r2, [r3, #24]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f042 0201 	orr.w	r2, r2, #1
 80036ce:	619a      	str	r2, [r3, #24]
  }
}
 80036d0:	bf00      	nop
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b084      	sub	sp, #16
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	603b      	str	r3, [r7, #0]
 80036e8:	4613      	mov	r3, r2
 80036ea:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036ec:	e022      	b.n	8003734 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036f4:	d01e      	beq.n	8003734 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f6:	f7fe ff5f 	bl	80025b8 <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	683a      	ldr	r2, [r7, #0]
 8003702:	429a      	cmp	r2, r3
 8003704:	d302      	bcc.n	800370c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d113      	bne.n	8003734 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003710:	f043 0220 	orr.w	r2, r3, #32
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2220      	movs	r2, #32
 800371c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e00f      	b.n	8003754 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699a      	ldr	r2, [r3, #24]
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	4013      	ands	r3, r2
 800373e:	68ba      	ldr	r2, [r7, #8]
 8003740:	429a      	cmp	r2, r3
 8003742:	bf0c      	ite	eq
 8003744:	2301      	moveq	r3, #1
 8003746:	2300      	movne	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	461a      	mov	r2, r3
 800374c:	79fb      	ldrb	r3, [r7, #7]
 800374e:	429a      	cmp	r2, r3
 8003750:	d0cd      	beq.n	80036ee <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3710      	adds	r7, #16
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003768:	e02c      	b.n	80037c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800376a:	687a      	ldr	r2, [r7, #4]
 800376c:	68b9      	ldr	r1, [r7, #8]
 800376e:	68f8      	ldr	r0, [r7, #12]
 8003770:	f000 f8ea 	bl	8003948 <I2C_IsErrorOccurred>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e02a      	b.n	80037d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003784:	d01e      	beq.n	80037c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003786:	f7fe ff17 	bl	80025b8 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	429a      	cmp	r2, r3
 8003794:	d302      	bcc.n	800379c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d113      	bne.n	80037c4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a0:	f043 0220 	orr.w	r2, r3, #32
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2220      	movs	r2, #32
 80037ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e007      	b.n	80037d4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	699b      	ldr	r3, [r3, #24]
 80037ca:	f003 0302 	and.w	r3, r3, #2
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d1cb      	bne.n	800376a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3710      	adds	r7, #16
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037e8:	e028      	b.n	800383c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	68b9      	ldr	r1, [r7, #8]
 80037ee:	68f8      	ldr	r0, [r7, #12]
 80037f0:	f000 f8aa 	bl	8003948 <I2C_IsErrorOccurred>
 80037f4:	4603      	mov	r3, r0
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e026      	b.n	800384c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037fe:	f7fe fedb 	bl	80025b8 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	429a      	cmp	r2, r3
 800380c:	d302      	bcc.n	8003814 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d113      	bne.n	800383c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003818:	f043 0220 	orr.w	r2, r3, #32
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2220      	movs	r2, #32
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e007      	b.n	800384c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	699b      	ldr	r3, [r3, #24]
 8003842:	f003 0320 	and.w	r3, r3, #32
 8003846:	2b20      	cmp	r3, #32
 8003848:	d1cf      	bne.n	80037ea <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800384a:	2300      	movs	r3, #0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	60f8      	str	r0, [r7, #12]
 800385c:	60b9      	str	r1, [r7, #8]
 800385e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003860:	e064      	b.n	800392c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	68b9      	ldr	r1, [r7, #8]
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 f86e 	bl	8003948 <I2C_IsErrorOccurred>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e062      	b.n	800393c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	699b      	ldr	r3, [r3, #24]
 800387c:	f003 0320 	and.w	r3, r3, #32
 8003880:	2b20      	cmp	r3, #32
 8003882:	d138      	bne.n	80038f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	f003 0304 	and.w	r3, r3, #4
 800388e:	2b04      	cmp	r3, #4
 8003890:	d105      	bne.n	800389e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003896:	2b00      	cmp	r3, #0
 8003898:	d001      	beq.n	800389e <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800389a:	2300      	movs	r3, #0
 800389c:	e04e      	b.n	800393c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	699b      	ldr	r3, [r3, #24]
 80038a4:	f003 0310 	and.w	r3, r3, #16
 80038a8:	2b10      	cmp	r3, #16
 80038aa:	d107      	bne.n	80038bc <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2210      	movs	r2, #16
 80038b2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2204      	movs	r2, #4
 80038b8:	645a      	str	r2, [r3, #68]	@ 0x44
 80038ba:	e002      	b.n	80038c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2220      	movs	r2, #32
 80038c8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	6859      	ldr	r1, [r3, #4]
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003944 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 80038d6:	400b      	ands	r3, r1
 80038d8:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2220      	movs	r2, #32
 80038de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e022      	b.n	800393c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f6:	f7fe fe5f 	bl	80025b8 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	68ba      	ldr	r2, [r7, #8]
 8003902:	429a      	cmp	r2, r3
 8003904:	d302      	bcc.n	800390c <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d10f      	bne.n	800392c <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003910:	f043 0220 	orr.w	r2, r3, #32
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e007      	b.n	800393c <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	f003 0304 	and.w	r3, r3, #4
 8003936:	2b04      	cmp	r3, #4
 8003938:	d193      	bne.n	8003862 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3710      	adds	r7, #16
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	fe00e800 	.word	0xfe00e800

08003948 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b08a      	sub	sp, #40	@ 0x28
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003954:	2300      	movs	r3, #0
 8003956:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003962:	2300      	movs	r3, #0
 8003964:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	f003 0310 	and.w	r3, r3, #16
 8003970:	2b00      	cmp	r3, #0
 8003972:	d068      	beq.n	8003a46 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2210      	movs	r2, #16
 800397a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800397c:	e049      	b.n	8003a12 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003984:	d045      	beq.n	8003a12 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003986:	f7fe fe17 	bl	80025b8 <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	1ad3      	subs	r3, r2, r3
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	429a      	cmp	r2, r3
 8003994:	d302      	bcc.n	800399c <I2C_IsErrorOccurred+0x54>
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d13a      	bne.n	8003a12 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	685b      	ldr	r3, [r3, #4]
 80039a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039be:	d121      	bne.n	8003a04 <I2C_IsErrorOccurred+0xbc>
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039c6:	d01d      	beq.n	8003a04 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80039c8:	7cfb      	ldrb	r3, [r7, #19]
 80039ca:	2b20      	cmp	r3, #32
 80039cc:	d01a      	beq.n	8003a04 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	685a      	ldr	r2, [r3, #4]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80039de:	f7fe fdeb 	bl	80025b8 <HAL_GetTick>
 80039e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039e4:	e00e      	b.n	8003a04 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80039e6:	f7fe fde7 	bl	80025b8 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b19      	cmp	r3, #25
 80039f2:	d907      	bls.n	8003a04 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 80039f4:	6a3b      	ldr	r3, [r7, #32]
 80039f6:	f043 0320 	orr.w	r3, r3, #32
 80039fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80039fc:	2301      	movs	r3, #1
 80039fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003a02:	e006      	b.n	8003a12 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	f003 0320 	and.w	r3, r3, #32
 8003a0e:	2b20      	cmp	r3, #32
 8003a10:	d1e9      	bne.n	80039e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	f003 0320 	and.w	r3, r3, #32
 8003a1c:	2b20      	cmp	r3, #32
 8003a1e:	d003      	beq.n	8003a28 <I2C_IsErrorOccurred+0xe0>
 8003a20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d0aa      	beq.n	800397e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d103      	bne.n	8003a38 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2220      	movs	r2, #32
 8003a36:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003a38:	6a3b      	ldr	r3, [r7, #32]
 8003a3a:	f043 0304 	orr.w	r3, r3, #4
 8003a3e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d00b      	beq.n	8003a70 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a58:	6a3b      	ldr	r3, [r7, #32]
 8003a5a:	f043 0301 	orr.w	r3, r3, #1
 8003a5e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a68:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d00b      	beq.n	8003a92 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a7a:	6a3b      	ldr	r3, [r7, #32]
 8003a7c:	f043 0308 	orr.w	r3, r3, #8
 8003a80:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a8a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d00b      	beq.n	8003ab4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a9c:	6a3b      	ldr	r3, [r7, #32]
 8003a9e:	f043 0302 	orr.w	r3, r3, #2
 8003aa2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003aac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003ab4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d01c      	beq.n	8003af6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003abc:	68f8      	ldr	r0, [r7, #12]
 8003abe:	f7ff fde9 	bl	8003694 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6859      	ldr	r1, [r3, #4]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4b0d      	ldr	r3, [pc, #52]	@ (8003b04 <I2C_IsErrorOccurred+0x1bc>)
 8003ace:	400b      	ands	r3, r1
 8003ad0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2220      	movs	r2, #32
 8003ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003af6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3728      	adds	r7, #40	@ 0x28
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	fe00e800 	.word	0xfe00e800

08003b08 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b087      	sub	sp, #28
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	607b      	str	r3, [r7, #4]
 8003b12:	460b      	mov	r3, r1
 8003b14:	817b      	strh	r3, [r7, #10]
 8003b16:	4613      	mov	r3, r2
 8003b18:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b1a:	897b      	ldrh	r3, [r7, #10]
 8003b1c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b20:	7a7b      	ldrb	r3, [r7, #9]
 8003b22:	041b      	lsls	r3, r3, #16
 8003b24:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b28:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b2e:	6a3b      	ldr	r3, [r7, #32]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b36:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685a      	ldr	r2, [r3, #4]
 8003b3e:	6a3b      	ldr	r3, [r7, #32]
 8003b40:	0d5b      	lsrs	r3, r3, #21
 8003b42:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003b46:	4b08      	ldr	r3, [pc, #32]	@ (8003b68 <I2C_TransferConfig+0x60>)
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	43db      	mvns	r3, r3
 8003b4c:	ea02 0103 	and.w	r1, r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b5a:	bf00      	nop
 8003b5c:	371c      	adds	r7, #28
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	03ff63ff 	.word	0x03ff63ff

08003b6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b20      	cmp	r3, #32
 8003b80:	d138      	bne.n	8003bf4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e032      	b.n	8003bf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2224      	movs	r2, #36	@ 0x24
 8003b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f022 0201 	bic.w	r2, r2, #1
 8003bae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003bbe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	6819      	ldr	r1, [r3, #0]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	683a      	ldr	r2, [r7, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f042 0201 	orr.w	r2, r2, #1
 8003bde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2220      	movs	r2, #32
 8003be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2200      	movs	r2, #0
 8003bec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	e000      	b.n	8003bf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003bf4:	2302      	movs	r3, #2
  }
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c02:	b480      	push	{r7}
 8003c04:	b085      	sub	sp, #20
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
 8003c0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b20      	cmp	r3, #32
 8003c16:	d139      	bne.n	8003c8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d101      	bne.n	8003c26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c22:	2302      	movs	r3, #2
 8003c24:	e033      	b.n	8003c8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2224      	movs	r2, #36	@ 0x24
 8003c32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0201 	bic.w	r2, r2, #1
 8003c44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	021b      	lsls	r3, r3, #8
 8003c5a:	68fa      	ldr	r2, [r7, #12]
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f042 0201 	orr.w	r2, r2, #1
 8003c76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2220      	movs	r2, #32
 8003c7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	e000      	b.n	8003c8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c8c:	2302      	movs	r3, #2
  }
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
	...

08003c9c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003ca6:	4b23      	ldr	r3, [pc, #140]	@ (8003d34 <HAL_PWREx_EnableOverDrive+0x98>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003caa:	4a22      	ldr	r2, [pc, #136]	@ (8003d34 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cb2:	4b20      	ldr	r3, [pc, #128]	@ (8003d34 <HAL_PWREx_EnableOverDrive+0x98>)
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cba:	603b      	str	r3, [r7, #0]
 8003cbc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8003d38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cc8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cca:	f7fe fc75 	bl	80025b8 <HAL_GetTick>
 8003cce:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003cd0:	e009      	b.n	8003ce6 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003cd2:	f7fe fc71 	bl	80025b8 <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003ce0:	d901      	bls.n	8003ce6 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e022      	b.n	8003d2c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003ce6:	4b14      	ldr	r3, [pc, #80]	@ (8003d38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cf2:	d1ee      	bne.n	8003cd2 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003cf4:	4b10      	ldr	r3, [pc, #64]	@ (8003d38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4a0f      	ldr	r2, [pc, #60]	@ (8003d38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003cfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cfe:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d00:	f7fe fc5a 	bl	80025b8 <HAL_GetTick>
 8003d04:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d06:	e009      	b.n	8003d1c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003d08:	f7fe fc56 	bl	80025b8 <HAL_GetTick>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003d16:	d901      	bls.n	8003d1c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e007      	b.n	8003d2c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003d1c:	4b06      	ldr	r3, [pc, #24]	@ (8003d38 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d28:	d1ee      	bne.n	8003d08 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	3708      	adds	r7, #8
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	40023800 	.word	0x40023800
 8003d38:	40007000 	.word	0x40007000

08003d3c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b086      	sub	sp, #24
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003d44:	2300      	movs	r3, #0
 8003d46:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e29b      	b.n	800428a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f000 8087 	beq.w	8003e6e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003d60:	4b96      	ldr	r3, [pc, #600]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 030c 	and.w	r3, r3, #12
 8003d68:	2b04      	cmp	r3, #4
 8003d6a:	d00c      	beq.n	8003d86 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d6c:	4b93      	ldr	r3, [pc, #588]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	d112      	bne.n	8003d9e <HAL_RCC_OscConfig+0x62>
 8003d78:	4b90      	ldr	r3, [pc, #576]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003d7a:	685b      	ldr	r3, [r3, #4]
 8003d7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d84:	d10b      	bne.n	8003d9e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d86:	4b8d      	ldr	r3, [pc, #564]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d06c      	beq.n	8003e6c <HAL_RCC_OscConfig+0x130>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d168      	bne.n	8003e6c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e275      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003da6:	d106      	bne.n	8003db6 <HAL_RCC_OscConfig+0x7a>
 8003da8:	4b84      	ldr	r3, [pc, #528]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a83      	ldr	r2, [pc, #524]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003dae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003db2:	6013      	str	r3, [r2, #0]
 8003db4:	e02e      	b.n	8003e14 <HAL_RCC_OscConfig+0xd8>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_RCC_OscConfig+0x9c>
 8003dbe:	4b7f      	ldr	r3, [pc, #508]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a7e      	ldr	r2, [pc, #504]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003dc4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dc8:	6013      	str	r3, [r2, #0]
 8003dca:	4b7c      	ldr	r3, [pc, #496]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	4a7b      	ldr	r2, [pc, #492]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003dd0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dd4:	6013      	str	r3, [r2, #0]
 8003dd6:	e01d      	b.n	8003e14 <HAL_RCC_OscConfig+0xd8>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003de0:	d10c      	bne.n	8003dfc <HAL_RCC_OscConfig+0xc0>
 8003de2:	4b76      	ldr	r3, [pc, #472]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4a75      	ldr	r2, [pc, #468]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003de8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	4b73      	ldr	r3, [pc, #460]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a72      	ldr	r2, [pc, #456]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003df4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df8:	6013      	str	r3, [r2, #0]
 8003dfa:	e00b      	b.n	8003e14 <HAL_RCC_OscConfig+0xd8>
 8003dfc:	4b6f      	ldr	r3, [pc, #444]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a6e      	ldr	r2, [pc, #440]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e06:	6013      	str	r3, [r2, #0]
 8003e08:	4b6c      	ldr	r3, [pc, #432]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a6b      	ldr	r2, [pc, #428]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e0e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	685b      	ldr	r3, [r3, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d013      	beq.n	8003e44 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fe fbcc 	bl	80025b8 <HAL_GetTick>
 8003e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e24:	f7fe fbc8 	bl	80025b8 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b64      	cmp	r3, #100	@ 0x64
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e229      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e36:	4b61      	ldr	r3, [pc, #388]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0xe8>
 8003e42:	e014      	b.n	8003e6e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e44:	f7fe fbb8 	bl	80025b8 <HAL_GetTick>
 8003e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e4a:	e008      	b.n	8003e5e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e4c:	f7fe fbb4 	bl	80025b8 <HAL_GetTick>
 8003e50:	4602      	mov	r2, r0
 8003e52:	693b      	ldr	r3, [r7, #16]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	2b64      	cmp	r3, #100	@ 0x64
 8003e58:	d901      	bls.n	8003e5e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e215      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e5e:	4b57      	ldr	r3, [pc, #348]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d1f0      	bne.n	8003e4c <HAL_RCC_OscConfig+0x110>
 8003e6a:	e000      	b.n	8003e6e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0302 	and.w	r3, r3, #2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d069      	beq.n	8003f4e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003e7a:	4b50      	ldr	r3, [pc, #320]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 030c 	and.w	r3, r3, #12
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00b      	beq.n	8003e9e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e86:	4b4d      	ldr	r3, [pc, #308]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	f003 030c 	and.w	r3, r3, #12
 8003e8e:	2b08      	cmp	r3, #8
 8003e90:	d11c      	bne.n	8003ecc <HAL_RCC_OscConfig+0x190>
 8003e92:	4b4a      	ldr	r3, [pc, #296]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d116      	bne.n	8003ecc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e9e:	4b47      	ldr	r3, [pc, #284]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0302 	and.w	r3, r3, #2
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d005      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x17a>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d001      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e1e9      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eb6:	4b41      	ldr	r3, [pc, #260]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	00db      	lsls	r3, r3, #3
 8003ec4:	493d      	ldr	r1, [pc, #244]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003eca:	e040      	b.n	8003f4e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d023      	beq.n	8003f1c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ed4:	4b39      	ldr	r3, [pc, #228]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a38      	ldr	r2, [pc, #224]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003eda:	f043 0301 	orr.w	r3, r3, #1
 8003ede:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee0:	f7fe fb6a 	bl	80025b8 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee6:	e008      	b.n	8003efa <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee8:	f7fe fb66 	bl	80025b8 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d901      	bls.n	8003efa <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e1c7      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efa:	4b30      	ldr	r3, [pc, #192]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d0f0      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f06:	4b2d      	ldr	r3, [pc, #180]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	691b      	ldr	r3, [r3, #16]
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	4929      	ldr	r1, [pc, #164]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f16:	4313      	orrs	r3, r2
 8003f18:	600b      	str	r3, [r1, #0]
 8003f1a:	e018      	b.n	8003f4e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f1c:	4b27      	ldr	r3, [pc, #156]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a26      	ldr	r2, [pc, #152]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f22:	f023 0301 	bic.w	r3, r3, #1
 8003f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f28:	f7fe fb46 	bl	80025b8 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f30:	f7fe fb42 	bl	80025b8 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e1a3      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f42:	4b1e      	ldr	r3, [pc, #120]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0302 	and.w	r3, r3, #2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d038      	beq.n	8003fcc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	695b      	ldr	r3, [r3, #20]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d019      	beq.n	8003f96 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f62:	4b16      	ldr	r3, [pc, #88]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f66:	4a15      	ldr	r2, [pc, #84]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f68:	f043 0301 	orr.w	r3, r3, #1
 8003f6c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f6e:	f7fe fb23 	bl	80025b8 <HAL_GetTick>
 8003f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f74:	e008      	b.n	8003f88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f76:	f7fe fb1f 	bl	80025b8 <HAL_GetTick>
 8003f7a:	4602      	mov	r2, r0
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d901      	bls.n	8003f88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e180      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f88:	4b0c      	ldr	r3, [pc, #48]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d0f0      	beq.n	8003f76 <HAL_RCC_OscConfig+0x23a>
 8003f94:	e01a      	b.n	8003fcc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f96:	4b09      	ldr	r3, [pc, #36]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f9a:	4a08      	ldr	r2, [pc, #32]	@ (8003fbc <HAL_RCC_OscConfig+0x280>)
 8003f9c:	f023 0301 	bic.w	r3, r3, #1
 8003fa0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fa2:	f7fe fb09 	bl	80025b8 <HAL_GetTick>
 8003fa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fa8:	e00a      	b.n	8003fc0 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003faa:	f7fe fb05 	bl	80025b8 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d903      	bls.n	8003fc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003fb8:	2303      	movs	r3, #3
 8003fba:	e166      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
 8003fbc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fc0:	4b92      	ldr	r3, [pc, #584]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8003fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fc4:	f003 0302 	and.w	r3, r3, #2
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1ee      	bne.n	8003faa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 0304 	and.w	r3, r3, #4
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	f000 80a4 	beq.w	8004122 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fda:	4b8c      	ldr	r3, [pc, #560]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8003fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d10d      	bne.n	8004002 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fe6:	4b89      	ldr	r3, [pc, #548]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fea:	4a88      	ldr	r2, [pc, #544]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8003fec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ff0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ff2:	4b86      	ldr	r3, [pc, #536]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffe:	2301      	movs	r3, #1
 8004000:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004002:	4b83      	ldr	r3, [pc, #524]	@ (8004210 <HAL_RCC_OscConfig+0x4d4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800400a:	2b00      	cmp	r3, #0
 800400c:	d118      	bne.n	8004040 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800400e:	4b80      	ldr	r3, [pc, #512]	@ (8004210 <HAL_RCC_OscConfig+0x4d4>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a7f      	ldr	r2, [pc, #508]	@ (8004210 <HAL_RCC_OscConfig+0x4d4>)
 8004014:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004018:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800401a:	f7fe facd 	bl	80025b8 <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004022:	f7fe fac9 	bl	80025b8 <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b64      	cmp	r3, #100	@ 0x64
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e12a      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004034:	4b76      	ldr	r3, [pc, #472]	@ (8004210 <HAL_RCC_OscConfig+0x4d4>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f0      	beq.n	8004022 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d106      	bne.n	8004056 <HAL_RCC_OscConfig+0x31a>
 8004048:	4b70      	ldr	r3, [pc, #448]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 800404a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800404c:	4a6f      	ldr	r2, [pc, #444]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	6713      	str	r3, [r2, #112]	@ 0x70
 8004054:	e02d      	b.n	80040b2 <HAL_RCC_OscConfig+0x376>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d10c      	bne.n	8004078 <HAL_RCC_OscConfig+0x33c>
 800405e:	4b6b      	ldr	r3, [pc, #428]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004062:	4a6a      	ldr	r2, [pc, #424]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004064:	f023 0301 	bic.w	r3, r3, #1
 8004068:	6713      	str	r3, [r2, #112]	@ 0x70
 800406a:	4b68      	ldr	r3, [pc, #416]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 800406c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406e:	4a67      	ldr	r2, [pc, #412]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004070:	f023 0304 	bic.w	r3, r3, #4
 8004074:	6713      	str	r3, [r2, #112]	@ 0x70
 8004076:	e01c      	b.n	80040b2 <HAL_RCC_OscConfig+0x376>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	2b05      	cmp	r3, #5
 800407e:	d10c      	bne.n	800409a <HAL_RCC_OscConfig+0x35e>
 8004080:	4b62      	ldr	r3, [pc, #392]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004084:	4a61      	ldr	r2, [pc, #388]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004086:	f043 0304 	orr.w	r3, r3, #4
 800408a:	6713      	str	r3, [r2, #112]	@ 0x70
 800408c:	4b5f      	ldr	r3, [pc, #380]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 800408e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004090:	4a5e      	ldr	r2, [pc, #376]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004092:	f043 0301 	orr.w	r3, r3, #1
 8004096:	6713      	str	r3, [r2, #112]	@ 0x70
 8004098:	e00b      	b.n	80040b2 <HAL_RCC_OscConfig+0x376>
 800409a:	4b5c      	ldr	r3, [pc, #368]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 800409c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800409e:	4a5b      	ldr	r2, [pc, #364]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80040a0:	f023 0301 	bic.w	r3, r3, #1
 80040a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80040a6:	4b59      	ldr	r3, [pc, #356]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80040a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040aa:	4a58      	ldr	r2, [pc, #352]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80040ac:	f023 0304 	bic.w	r3, r3, #4
 80040b0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d015      	beq.n	80040e6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ba:	f7fe fa7d 	bl	80025b8 <HAL_GetTick>
 80040be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040c0:	e00a      	b.n	80040d8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c2:	f7fe fa79 	bl	80025b8 <HAL_GetTick>
 80040c6:	4602      	mov	r2, r0
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	1ad3      	subs	r3, r2, r3
 80040cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e0d8      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040d8:	4b4c      	ldr	r3, [pc, #304]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80040da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0ee      	beq.n	80040c2 <HAL_RCC_OscConfig+0x386>
 80040e4:	e014      	b.n	8004110 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040e6:	f7fe fa67 	bl	80025b8 <HAL_GetTick>
 80040ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ec:	e00a      	b.n	8004104 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040ee:	f7fe fa63 	bl	80025b8 <HAL_GetTick>
 80040f2:	4602      	mov	r2, r0
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	1ad3      	subs	r3, r2, r3
 80040f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d901      	bls.n	8004104 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004100:	2303      	movs	r3, #3
 8004102:	e0c2      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004104:	4b41      	ldr	r3, [pc, #260]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004106:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1ee      	bne.n	80040ee <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004110:	7dfb      	ldrb	r3, [r7, #23]
 8004112:	2b01      	cmp	r3, #1
 8004114:	d105      	bne.n	8004122 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004116:	4b3d      	ldr	r3, [pc, #244]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800411a:	4a3c      	ldr	r2, [pc, #240]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 800411c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004120:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 80ae 	beq.w	8004288 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800412c:	4b37      	ldr	r3, [pc, #220]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 030c 	and.w	r3, r3, #12
 8004134:	2b08      	cmp	r3, #8
 8004136:	d06d      	beq.n	8004214 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	2b02      	cmp	r3, #2
 800413e:	d14b      	bne.n	80041d8 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004140:	4b32      	ldr	r3, [pc, #200]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a31      	ldr	r2, [pc, #196]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004146:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800414a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800414c:	f7fe fa34 	bl	80025b8 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004154:	f7fe fa30 	bl	80025b8 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e091      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004166:	4b29      	ldr	r3, [pc, #164]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1f0      	bne.n	8004154 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	69da      	ldr	r2, [r3, #28]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	431a      	orrs	r2, r3
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004180:	019b      	lsls	r3, r3, #6
 8004182:	431a      	orrs	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004188:	085b      	lsrs	r3, r3, #1
 800418a:	3b01      	subs	r3, #1
 800418c:	041b      	lsls	r3, r3, #16
 800418e:	431a      	orrs	r2, r3
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004194:	061b      	lsls	r3, r3, #24
 8004196:	431a      	orrs	r2, r3
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800419c:	071b      	lsls	r3, r3, #28
 800419e:	491b      	ldr	r1, [pc, #108]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80041a0:	4313      	orrs	r3, r2
 80041a2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041a4:	4b19      	ldr	r3, [pc, #100]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a18      	ldr	r2, [pc, #96]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80041aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b0:	f7fe fa02 	bl	80025b8 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b8:	f7fe f9fe 	bl	80025b8 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e05f      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041ca:	4b10      	ldr	r3, [pc, #64]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d0f0      	beq.n	80041b8 <HAL_RCC_OscConfig+0x47c>
 80041d6:	e057      	b.n	8004288 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041d8:	4b0c      	ldr	r3, [pc, #48]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a0b      	ldr	r2, [pc, #44]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 80041de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041e2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e4:	f7fe f9e8 	bl	80025b8 <HAL_GetTick>
 80041e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ea:	e008      	b.n	80041fe <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ec:	f7fe f9e4 	bl	80025b8 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	1ad3      	subs	r3, r2, r3
 80041f6:	2b02      	cmp	r3, #2
 80041f8:	d901      	bls.n	80041fe <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e045      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041fe:	4b03      	ldr	r3, [pc, #12]	@ (800420c <HAL_RCC_OscConfig+0x4d0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1f0      	bne.n	80041ec <HAL_RCC_OscConfig+0x4b0>
 800420a:	e03d      	b.n	8004288 <HAL_RCC_OscConfig+0x54c>
 800420c:	40023800 	.word	0x40023800
 8004210:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004214:	4b1f      	ldr	r3, [pc, #124]	@ (8004294 <HAL_RCC_OscConfig+0x558>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d030      	beq.n	8004284 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800422c:	429a      	cmp	r2, r3
 800422e:	d129      	bne.n	8004284 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800423a:	429a      	cmp	r2, r3
 800423c:	d122      	bne.n	8004284 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800423e:	68fa      	ldr	r2, [r7, #12]
 8004240:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004244:	4013      	ands	r3, r2
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800424a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800424c:	4293      	cmp	r3, r2
 800424e:	d119      	bne.n	8004284 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800425a:	085b      	lsrs	r3, r3, #1
 800425c:	3b01      	subs	r3, #1
 800425e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004260:	429a      	cmp	r2, r3
 8004262:	d10f      	bne.n	8004284 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004270:	429a      	cmp	r2, r3
 8004272:	d107      	bne.n	8004284 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004280:	429a      	cmp	r2, r3
 8004282:	d001      	beq.n	8004288 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004284:	2301      	movs	r3, #1
 8004286:	e000      	b.n	800428a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3718      	adds	r7, #24
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	40023800 	.word	0x40023800

08004298 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80042a2:	2300      	movs	r3, #0
 80042a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0d0      	b.n	8004452 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80042b0:	4b6a      	ldr	r3, [pc, #424]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 030f 	and.w	r3, r3, #15
 80042b8:	683a      	ldr	r2, [r7, #0]
 80042ba:	429a      	cmp	r2, r3
 80042bc:	d910      	bls.n	80042e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042be:	4b67      	ldr	r3, [pc, #412]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f023 020f 	bic.w	r2, r3, #15
 80042c6:	4965      	ldr	r1, [pc, #404]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042ce:	4b63      	ldr	r3, [pc, #396]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f003 030f 	and.w	r3, r3, #15
 80042d6:	683a      	ldr	r2, [r7, #0]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d001      	beq.n	80042e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e0b8      	b.n	8004452 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 0302 	and.w	r3, r3, #2
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d020      	beq.n	800432e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0304 	and.w	r3, r3, #4
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d005      	beq.n	8004304 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042f8:	4b59      	ldr	r3, [pc, #356]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	4a58      	ldr	r2, [pc, #352]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 80042fe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004302:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f003 0308 	and.w	r3, r3, #8
 800430c:	2b00      	cmp	r3, #0
 800430e:	d005      	beq.n	800431c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004310:	4b53      	ldr	r3, [pc, #332]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	4a52      	ldr	r2, [pc, #328]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004316:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800431a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800431c:	4b50      	ldr	r3, [pc, #320]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	494d      	ldr	r1, [pc, #308]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 800432a:	4313      	orrs	r3, r2
 800432c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b00      	cmp	r3, #0
 8004338:	d040      	beq.n	80043bc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d107      	bne.n	8004352 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004342:	4b47      	ldr	r3, [pc, #284]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d115      	bne.n	800437a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	e07f      	b.n	8004452 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	2b02      	cmp	r3, #2
 8004358:	d107      	bne.n	800436a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800435a:	4b41      	ldr	r3, [pc, #260]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d109      	bne.n	800437a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e073      	b.n	8004452 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800436a:	4b3d      	ldr	r3, [pc, #244]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0302 	and.w	r3, r3, #2
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e06b      	b.n	8004452 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800437a:	4b39      	ldr	r3, [pc, #228]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f023 0203 	bic.w	r2, r3, #3
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	4936      	ldr	r1, [pc, #216]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004388:	4313      	orrs	r3, r2
 800438a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800438c:	f7fe f914 	bl	80025b8 <HAL_GetTick>
 8004390:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004392:	e00a      	b.n	80043aa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004394:	f7fe f910 	bl	80025b8 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e053      	b.n	8004452 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80043aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	f003 020c 	and.w	r2, r3, #12
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d1eb      	bne.n	8004394 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043bc:	4b27      	ldr	r3, [pc, #156]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 030f 	and.w	r3, r3, #15
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d210      	bcs.n	80043ec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043ca:	4b24      	ldr	r3, [pc, #144]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f023 020f 	bic.w	r2, r3, #15
 80043d2:	4922      	ldr	r1, [pc, #136]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043da:	4b20      	ldr	r3, [pc, #128]	@ (800445c <HAL_RCC_ClockConfig+0x1c4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d001      	beq.n	80043ec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e032      	b.n	8004452 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0304 	and.w	r3, r3, #4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d008      	beq.n	800440a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043f8:	4b19      	ldr	r3, [pc, #100]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	4916      	ldr	r1, [pc, #88]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004406:	4313      	orrs	r3, r2
 8004408:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0308 	and.w	r3, r3, #8
 8004412:	2b00      	cmp	r3, #0
 8004414:	d009      	beq.n	800442a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004416:	4b12      	ldr	r3, [pc, #72]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	00db      	lsls	r3, r3, #3
 8004424:	490e      	ldr	r1, [pc, #56]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004426:	4313      	orrs	r3, r2
 8004428:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800442a:	f000 f821 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 800442e:	4602      	mov	r2, r0
 8004430:	4b0b      	ldr	r3, [pc, #44]	@ (8004460 <HAL_RCC_ClockConfig+0x1c8>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	091b      	lsrs	r3, r3, #4
 8004436:	f003 030f 	and.w	r3, r3, #15
 800443a:	490a      	ldr	r1, [pc, #40]	@ (8004464 <HAL_RCC_ClockConfig+0x1cc>)
 800443c:	5ccb      	ldrb	r3, [r1, r3]
 800443e:	fa22 f303 	lsr.w	r3, r2, r3
 8004442:	4a09      	ldr	r2, [pc, #36]	@ (8004468 <HAL_RCC_ClockConfig+0x1d0>)
 8004444:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004446:	4b09      	ldr	r3, [pc, #36]	@ (800446c <HAL_RCC_ClockConfig+0x1d4>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	4618      	mov	r0, r3
 800444c:	f7fd fafa 	bl	8001a44 <HAL_InitTick>

  return HAL_OK;
 8004450:	2300      	movs	r3, #0
}
 8004452:	4618      	mov	r0, r3
 8004454:	3710      	adds	r7, #16
 8004456:	46bd      	mov	sp, r7
 8004458:	bd80      	pop	{r7, pc}
 800445a:	bf00      	nop
 800445c:	40023c00 	.word	0x40023c00
 8004460:	40023800 	.word	0x40023800
 8004464:	0800a8cc 	.word	0x0800a8cc
 8004468:	20000030 	.word	0x20000030
 800446c:	20000034 	.word	0x20000034

08004470 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004474:	b094      	sub	sp, #80	@ 0x50
 8004476:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004478:	2300      	movs	r3, #0
 800447a:	647b      	str	r3, [r7, #68]	@ 0x44
 800447c:	2300      	movs	r3, #0
 800447e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004480:	2300      	movs	r3, #0
 8004482:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004484:	2300      	movs	r3, #0
 8004486:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004488:	4b79      	ldr	r3, [pc, #484]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x200>)
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f003 030c 	and.w	r3, r3, #12
 8004490:	2b08      	cmp	r3, #8
 8004492:	d00d      	beq.n	80044b0 <HAL_RCC_GetSysClockFreq+0x40>
 8004494:	2b08      	cmp	r3, #8
 8004496:	f200 80e1 	bhi.w	800465c <HAL_RCC_GetSysClockFreq+0x1ec>
 800449a:	2b00      	cmp	r3, #0
 800449c:	d002      	beq.n	80044a4 <HAL_RCC_GetSysClockFreq+0x34>
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d003      	beq.n	80044aa <HAL_RCC_GetSysClockFreq+0x3a>
 80044a2:	e0db      	b.n	800465c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80044a4:	4b73      	ldr	r3, [pc, #460]	@ (8004674 <HAL_RCC_GetSysClockFreq+0x204>)
 80044a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044a8:	e0db      	b.n	8004662 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80044aa:	4b73      	ldr	r3, [pc, #460]	@ (8004678 <HAL_RCC_GetSysClockFreq+0x208>)
 80044ac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80044ae:	e0d8      	b.n	8004662 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80044b0:	4b6f      	ldr	r3, [pc, #444]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x200>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80044b8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80044ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x200>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d063      	beq.n	800458e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044c6:	4b6a      	ldr	r3, [pc, #424]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x200>)
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	099b      	lsrs	r3, r3, #6
 80044cc:	2200      	movs	r2, #0
 80044ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 80044d0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80044d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044d8:	633b      	str	r3, [r7, #48]	@ 0x30
 80044da:	2300      	movs	r3, #0
 80044dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80044de:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80044e2:	4622      	mov	r2, r4
 80044e4:	462b      	mov	r3, r5
 80044e6:	f04f 0000 	mov.w	r0, #0
 80044ea:	f04f 0100 	mov.w	r1, #0
 80044ee:	0159      	lsls	r1, r3, #5
 80044f0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044f4:	0150      	lsls	r0, r2, #5
 80044f6:	4602      	mov	r2, r0
 80044f8:	460b      	mov	r3, r1
 80044fa:	4621      	mov	r1, r4
 80044fc:	1a51      	subs	r1, r2, r1
 80044fe:	6139      	str	r1, [r7, #16]
 8004500:	4629      	mov	r1, r5
 8004502:	eb63 0301 	sbc.w	r3, r3, r1
 8004506:	617b      	str	r3, [r7, #20]
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	f04f 0300 	mov.w	r3, #0
 8004510:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004514:	4659      	mov	r1, fp
 8004516:	018b      	lsls	r3, r1, #6
 8004518:	4651      	mov	r1, sl
 800451a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800451e:	4651      	mov	r1, sl
 8004520:	018a      	lsls	r2, r1, #6
 8004522:	4651      	mov	r1, sl
 8004524:	ebb2 0801 	subs.w	r8, r2, r1
 8004528:	4659      	mov	r1, fp
 800452a:	eb63 0901 	sbc.w	r9, r3, r1
 800452e:	f04f 0200 	mov.w	r2, #0
 8004532:	f04f 0300 	mov.w	r3, #0
 8004536:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800453a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800453e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004542:	4690      	mov	r8, r2
 8004544:	4699      	mov	r9, r3
 8004546:	4623      	mov	r3, r4
 8004548:	eb18 0303 	adds.w	r3, r8, r3
 800454c:	60bb      	str	r3, [r7, #8]
 800454e:	462b      	mov	r3, r5
 8004550:	eb49 0303 	adc.w	r3, r9, r3
 8004554:	60fb      	str	r3, [r7, #12]
 8004556:	f04f 0200 	mov.w	r2, #0
 800455a:	f04f 0300 	mov.w	r3, #0
 800455e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004562:	4629      	mov	r1, r5
 8004564:	024b      	lsls	r3, r1, #9
 8004566:	4621      	mov	r1, r4
 8004568:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800456c:	4621      	mov	r1, r4
 800456e:	024a      	lsls	r2, r1, #9
 8004570:	4610      	mov	r0, r2
 8004572:	4619      	mov	r1, r3
 8004574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004576:	2200      	movs	r2, #0
 8004578:	62bb      	str	r3, [r7, #40]	@ 0x28
 800457a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800457c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004580:	f7fb fe5e 	bl	8000240 <__aeabi_uldivmod>
 8004584:	4602      	mov	r2, r0
 8004586:	460b      	mov	r3, r1
 8004588:	4613      	mov	r3, r2
 800458a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800458c:	e058      	b.n	8004640 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800458e:	4b38      	ldr	r3, [pc, #224]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x200>)
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	099b      	lsrs	r3, r3, #6
 8004594:	2200      	movs	r2, #0
 8004596:	4618      	mov	r0, r3
 8004598:	4611      	mov	r1, r2
 800459a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800459e:	623b      	str	r3, [r7, #32]
 80045a0:	2300      	movs	r3, #0
 80045a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80045a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80045a8:	4642      	mov	r2, r8
 80045aa:	464b      	mov	r3, r9
 80045ac:	f04f 0000 	mov.w	r0, #0
 80045b0:	f04f 0100 	mov.w	r1, #0
 80045b4:	0159      	lsls	r1, r3, #5
 80045b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80045ba:	0150      	lsls	r0, r2, #5
 80045bc:	4602      	mov	r2, r0
 80045be:	460b      	mov	r3, r1
 80045c0:	4641      	mov	r1, r8
 80045c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80045c6:	4649      	mov	r1, r9
 80045c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80045cc:	f04f 0200 	mov.w	r2, #0
 80045d0:	f04f 0300 	mov.w	r3, #0
 80045d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80045d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80045dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80045e0:	ebb2 040a 	subs.w	r4, r2, sl
 80045e4:	eb63 050b 	sbc.w	r5, r3, fp
 80045e8:	f04f 0200 	mov.w	r2, #0
 80045ec:	f04f 0300 	mov.w	r3, #0
 80045f0:	00eb      	lsls	r3, r5, #3
 80045f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045f6:	00e2      	lsls	r2, r4, #3
 80045f8:	4614      	mov	r4, r2
 80045fa:	461d      	mov	r5, r3
 80045fc:	4643      	mov	r3, r8
 80045fe:	18e3      	adds	r3, r4, r3
 8004600:	603b      	str	r3, [r7, #0]
 8004602:	464b      	mov	r3, r9
 8004604:	eb45 0303 	adc.w	r3, r5, r3
 8004608:	607b      	str	r3, [r7, #4]
 800460a:	f04f 0200 	mov.w	r2, #0
 800460e:	f04f 0300 	mov.w	r3, #0
 8004612:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004616:	4629      	mov	r1, r5
 8004618:	028b      	lsls	r3, r1, #10
 800461a:	4621      	mov	r1, r4
 800461c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004620:	4621      	mov	r1, r4
 8004622:	028a      	lsls	r2, r1, #10
 8004624:	4610      	mov	r0, r2
 8004626:	4619      	mov	r1, r3
 8004628:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800462a:	2200      	movs	r2, #0
 800462c:	61bb      	str	r3, [r7, #24]
 800462e:	61fa      	str	r2, [r7, #28]
 8004630:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004634:	f7fb fe04 	bl	8000240 <__aeabi_uldivmod>
 8004638:	4602      	mov	r2, r0
 800463a:	460b      	mov	r3, r1
 800463c:	4613      	mov	r3, r2
 800463e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004640:	4b0b      	ldr	r3, [pc, #44]	@ (8004670 <HAL_RCC_GetSysClockFreq+0x200>)
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	0c1b      	lsrs	r3, r3, #16
 8004646:	f003 0303 	and.w	r3, r3, #3
 800464a:	3301      	adds	r3, #1
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004650:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004652:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004654:	fbb2 f3f3 	udiv	r3, r2, r3
 8004658:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800465a:	e002      	b.n	8004662 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800465c:	4b05      	ldr	r3, [pc, #20]	@ (8004674 <HAL_RCC_GetSysClockFreq+0x204>)
 800465e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004660:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004662:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004664:	4618      	mov	r0, r3
 8004666:	3750      	adds	r7, #80	@ 0x50
 8004668:	46bd      	mov	sp, r7
 800466a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800466e:	bf00      	nop
 8004670:	40023800 	.word	0x40023800
 8004674:	00f42400 	.word	0x00f42400
 8004678:	007a1200 	.word	0x007a1200

0800467c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004680:	4b03      	ldr	r3, [pc, #12]	@ (8004690 <HAL_RCC_GetHCLKFreq+0x14>)
 8004682:	681b      	ldr	r3, [r3, #0]
}
 8004684:	4618      	mov	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	20000030 	.word	0x20000030

08004694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004698:	f7ff fff0 	bl	800467c <HAL_RCC_GetHCLKFreq>
 800469c:	4602      	mov	r2, r0
 800469e:	4b05      	ldr	r3, [pc, #20]	@ (80046b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	0a9b      	lsrs	r3, r3, #10
 80046a4:	f003 0307 	and.w	r3, r3, #7
 80046a8:	4903      	ldr	r1, [pc, #12]	@ (80046b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046aa:	5ccb      	ldrb	r3, [r1, r3]
 80046ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40023800 	.word	0x40023800
 80046b8:	0800a8dc 	.word	0x0800a8dc

080046bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046c0:	f7ff ffdc 	bl	800467c <HAL_RCC_GetHCLKFreq>
 80046c4:	4602      	mov	r2, r0
 80046c6:	4b05      	ldr	r3, [pc, #20]	@ (80046dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80046c8:	689b      	ldr	r3, [r3, #8]
 80046ca:	0b5b      	lsrs	r3, r3, #13
 80046cc:	f003 0307 	and.w	r3, r3, #7
 80046d0:	4903      	ldr	r1, [pc, #12]	@ (80046e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046d2:	5ccb      	ldrb	r3, [r1, r3]
 80046d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d8:	4618      	mov	r0, r3
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	40023800 	.word	0x40023800
 80046e0:	0800a8dc 	.word	0x0800a8dc

080046e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	220f      	movs	r2, #15
 80046f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80046f4:	4b12      	ldr	r3, [pc, #72]	@ (8004740 <HAL_RCC_GetClockConfig+0x5c>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 0203 	and.w	r2, r3, #3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004700:	4b0f      	ldr	r3, [pc, #60]	@ (8004740 <HAL_RCC_GetClockConfig+0x5c>)
 8004702:	689b      	ldr	r3, [r3, #8]
 8004704:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800470c:	4b0c      	ldr	r3, [pc, #48]	@ (8004740 <HAL_RCC_GetClockConfig+0x5c>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004718:	4b09      	ldr	r3, [pc, #36]	@ (8004740 <HAL_RCC_GetClockConfig+0x5c>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	08db      	lsrs	r3, r3, #3
 800471e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004726:	4b07      	ldr	r3, [pc, #28]	@ (8004744 <HAL_RCC_GetClockConfig+0x60>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 020f 	and.w	r2, r3, #15
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	601a      	str	r2, [r3, #0]
}
 8004732:	bf00      	nop
 8004734:	370c      	adds	r7, #12
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40023800 	.word	0x40023800
 8004744:	40023c00 	.word	0x40023c00

08004748 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b088      	sub	sp, #32
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004750:	2300      	movs	r3, #0
 8004752:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004754:	2300      	movs	r3, #0
 8004756:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004758:	2300      	movs	r3, #0
 800475a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800475c:	2300      	movs	r3, #0
 800475e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004760:	2300      	movs	r3, #0
 8004762:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d012      	beq.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004770:	4b69      	ldr	r3, [pc, #420]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	4a68      	ldr	r2, [pc, #416]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004776:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800477a:	6093      	str	r3, [r2, #8]
 800477c:	4b66      	ldr	r3, [pc, #408]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800477e:	689a      	ldr	r2, [r3, #8]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004784:	4964      	ldr	r1, [pc, #400]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004786:	4313      	orrs	r3, r2
 8004788:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800478e:	2b00      	cmp	r3, #0
 8004790:	d101      	bne.n	8004796 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004792:	2301      	movs	r3, #1
 8004794:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d017      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80047a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047a8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b0:	4959      	ldr	r1, [pc, #356]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047bc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80047c0:	d101      	bne.n	80047c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80047c2:	2301      	movs	r3, #1
 80047c4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d101      	bne.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80047ce:	2301      	movs	r3, #1
 80047d0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d017      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047de:	4b4e      	ldr	r3, [pc, #312]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047e4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ec:	494a      	ldr	r1, [pc, #296]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047fc:	d101      	bne.n	8004802 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80047fe:	2301      	movs	r3, #1
 8004800:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800480a:	2301      	movs	r3, #1
 800480c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800481a:	2301      	movs	r3, #1
 800481c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0320 	and.w	r3, r3, #32
 8004826:	2b00      	cmp	r3, #0
 8004828:	f000 808b 	beq.w	8004942 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800482c:	4b3a      	ldr	r3, [pc, #232]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800482e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004830:	4a39      	ldr	r2, [pc, #228]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004832:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004836:	6413      	str	r3, [r2, #64]	@ 0x40
 8004838:	4b37      	ldr	r3, [pc, #220]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800483a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004840:	60bb      	str	r3, [r7, #8]
 8004842:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004844:	4b35      	ldr	r3, [pc, #212]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a34      	ldr	r2, [pc, #208]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800484a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800484e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004850:	f7fd feb2 	bl	80025b8 <HAL_GetTick>
 8004854:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004856:	e008      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004858:	f7fd feae 	bl	80025b8 <HAL_GetTick>
 800485c:	4602      	mov	r2, r0
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	1ad3      	subs	r3, r2, r3
 8004862:	2b64      	cmp	r3, #100	@ 0x64
 8004864:	d901      	bls.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004866:	2303      	movs	r3, #3
 8004868:	e38f      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800486a:	4b2c      	ldr	r3, [pc, #176]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004872:	2b00      	cmp	r3, #0
 8004874:	d0f0      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004876:	4b28      	ldr	r3, [pc, #160]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800487e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d035      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800488e:	693a      	ldr	r2, [r7, #16]
 8004890:	429a      	cmp	r2, r3
 8004892:	d02e      	beq.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004894:	4b20      	ldr	r3, [pc, #128]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004896:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004898:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800489c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800489e:	4b1e      	ldr	r3, [pc, #120]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a2:	4a1d      	ldr	r2, [pc, #116]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048a8:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048aa:	4b1b      	ldr	r3, [pc, #108]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ae:	4a1a      	ldr	r2, [pc, #104]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048b4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80048b6:	4a18      	ldr	r2, [pc, #96]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80048bc:	4b16      	ldr	r3, [pc, #88]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	2b01      	cmp	r3, #1
 80048c6:	d114      	bne.n	80048f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c8:	f7fd fe76 	bl	80025b8 <HAL_GetTick>
 80048cc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048ce:	e00a      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80048d0:	f7fd fe72 	bl	80025b8 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048de:	4293      	cmp	r3, r2
 80048e0:	d901      	bls.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	e351      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048e6:	4b0c      	ldr	r3, [pc, #48]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80048e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ea:	f003 0302 	and.w	r3, r3, #2
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d0ee      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048fe:	d111      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004900:	4b05      	ldr	r3, [pc, #20]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800490c:	4b04      	ldr	r3, [pc, #16]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800490e:	400b      	ands	r3, r1
 8004910:	4901      	ldr	r1, [pc, #4]	@ (8004918 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004912:	4313      	orrs	r3, r2
 8004914:	608b      	str	r3, [r1, #8]
 8004916:	e00b      	b.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004918:	40023800 	.word	0x40023800
 800491c:	40007000 	.word	0x40007000
 8004920:	0ffffcff 	.word	0x0ffffcff
 8004924:	4bac      	ldr	r3, [pc, #688]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004926:	689b      	ldr	r3, [r3, #8]
 8004928:	4aab      	ldr	r2, [pc, #684]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800492a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800492e:	6093      	str	r3, [r2, #8]
 8004930:	4ba9      	ldr	r3, [pc, #676]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004932:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004938:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800493c:	49a6      	ldr	r1, [pc, #664]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800493e:	4313      	orrs	r3, r2
 8004940:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0310 	and.w	r3, r3, #16
 800494a:	2b00      	cmp	r3, #0
 800494c:	d010      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800494e:	4ba2      	ldr	r3, [pc, #648]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004950:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004954:	4aa0      	ldr	r2, [pc, #640]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004956:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800495a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800495e:	4b9e      	ldr	r3, [pc, #632]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004960:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004968:	499b      	ldr	r1, [pc, #620]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800496a:	4313      	orrs	r3, r2
 800496c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00a      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800497c:	4b96      	ldr	r3, [pc, #600]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800497e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004982:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800498a:	4993      	ldr	r1, [pc, #588]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800498c:	4313      	orrs	r3, r2
 800498e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00a      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800499e:	4b8e      	ldr	r3, [pc, #568]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ac:	498a      	ldr	r1, [pc, #552]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00a      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049c0:	4b85      	ldr	r3, [pc, #532]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80049ce:	4982      	ldr	r1, [pc, #520]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80049e2:	4b7d      	ldr	r3, [pc, #500]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049f0:	4979      	ldr	r1, [pc, #484]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00a      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a04:	4b74      	ldr	r3, [pc, #464]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a0a:	f023 0203 	bic.w	r2, r3, #3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a12:	4971      	ldr	r1, [pc, #452]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a26:	4b6c      	ldr	r3, [pc, #432]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a2c:	f023 020c 	bic.w	r2, r3, #12
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a34:	4968      	ldr	r1, [pc, #416]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00a      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a48:	4b63      	ldr	r3, [pc, #396]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a4e:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a56:	4960      	ldr	r1, [pc, #384]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a70:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a78:	4957      	ldr	r1, [pc, #348]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00a      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004a8c:	4b52      	ldr	r3, [pc, #328]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a92:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9a:	494f      	ldr	r1, [pc, #316]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00a      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004aae:	4b4a      	ldr	r3, [pc, #296]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ab4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004abc:	4946      	ldr	r1, [pc, #280]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004ad0:	4b41      	ldr	r3, [pc, #260]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ad6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ade:	493e      	ldr	r1, [pc, #248]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004af2:	4b39      	ldr	r3, [pc, #228]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004af8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b00:	4935      	ldr	r1, [pc, #212]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00a      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004b14:	4b30      	ldr	r3, [pc, #192]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b1a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b22:	492d      	ldr	r1, [pc, #180]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d011      	beq.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004b36:	4b28      	ldr	r3, [pc, #160]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b3c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b44:	4924      	ldr	r1, [pc, #144]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b50:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b54:	d101      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004b56:	2301      	movs	r3, #1
 8004b58:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004b66:	2301      	movs	r3, #1
 8004b68:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d00a      	beq.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b76:	4b18      	ldr	r3, [pc, #96]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b7c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b84:	4914      	ldr	r1, [pc, #80]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b86:	4313      	orrs	r3, r2
 8004b88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d00b      	beq.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b98:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004b9e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ba8:	490b      	ldr	r1, [pc, #44]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d00f      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8004bbc:	4b06      	ldr	r3, [pc, #24]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004bc2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bcc:	4902      	ldr	r1, [pc, #8]	@ (8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004bd4:	e002      	b.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004bd6:	bf00      	nop
 8004bd8:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00b      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004be8:	4b8a      	ldr	r3, [pc, #552]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004bee:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf8:	4986      	ldr	r1, [pc, #536]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00b      	beq.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004c0c:	4b81      	ldr	r3, [pc, #516]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c12:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c1c:	497d      	ldr	r1, [pc, #500]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	2b01      	cmp	r3, #1
 8004c28:	d006      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	f000 80d6 	beq.w	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004c38:	4b76      	ldr	r3, [pc, #472]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a75      	ldr	r2, [pc, #468]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c3e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004c42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c44:	f7fd fcb8 	bl	80025b8 <HAL_GetTick>
 8004c48:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c4c:	f7fd fcb4 	bl	80025b8 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b64      	cmp	r3, #100	@ 0x64
 8004c58:	d901      	bls.n	8004c5e <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e195      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004c5e:	4b6d      	ldr	r3, [pc, #436]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1f0      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d021      	beq.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x572>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d11d      	bne.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004c7e:	4b65      	ldr	r3, [pc, #404]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c84:	0c1b      	lsrs	r3, r3, #16
 8004c86:	f003 0303 	and.w	r3, r3, #3
 8004c8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004c8c:	4b61      	ldr	r3, [pc, #388]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004c8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c92:	0e1b      	lsrs	r3, r3, #24
 8004c94:	f003 030f 	and.w	r3, r3, #15
 8004c98:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	019a      	lsls	r2, r3, #6
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	041b      	lsls	r3, r3, #16
 8004ca4:	431a      	orrs	r2, r3
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	061b      	lsls	r3, r3, #24
 8004caa:	431a      	orrs	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	071b      	lsls	r3, r3, #28
 8004cb2:	4958      	ldr	r1, [pc, #352]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d004      	beq.n	8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cce:	d00a      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d02e      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004ce4:	d129      	bne.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ce6:	4b4b      	ldr	r3, [pc, #300]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004ce8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cec:	0c1b      	lsrs	r3, r3, #16
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004cf4:	4b47      	ldr	r3, [pc, #284]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004cf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004cfa:	0f1b      	lsrs	r3, r3, #28
 8004cfc:	f003 0307 	and.w	r3, r3, #7
 8004d00:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	019a      	lsls	r2, r3, #6
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	041b      	lsls	r3, r3, #16
 8004d0c:	431a      	orrs	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	061b      	lsls	r3, r3, #24
 8004d14:	431a      	orrs	r2, r3
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	071b      	lsls	r3, r3, #28
 8004d1a:	493e      	ldr	r1, [pc, #248]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004d22:	4b3c      	ldr	r3, [pc, #240]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d28:	f023 021f 	bic.w	r2, r3, #31
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d30:	3b01      	subs	r3, #1
 8004d32:	4938      	ldr	r1, [pc, #224]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d01d      	beq.n	8004d82 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004d46:	4b33      	ldr	r3, [pc, #204]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d4c:	0e1b      	lsrs	r3, r3, #24
 8004d4e:	f003 030f 	and.w	r3, r3, #15
 8004d52:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d54:	4b2f      	ldr	r3, [pc, #188]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d5a:	0f1b      	lsrs	r3, r3, #28
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	019a      	lsls	r2, r3, #6
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	691b      	ldr	r3, [r3, #16]
 8004d6c:	041b      	lsls	r3, r3, #16
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	061b      	lsls	r3, r3, #24
 8004d74:	431a      	orrs	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	071b      	lsls	r3, r3, #28
 8004d7a:	4926      	ldr	r1, [pc, #152]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d011      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	019a      	lsls	r2, r3, #6
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	691b      	ldr	r3, [r3, #16]
 8004d98:	041b      	lsls	r3, r3, #16
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	061b      	lsls	r3, r3, #24
 8004da2:	431a      	orrs	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	071b      	lsls	r3, r3, #28
 8004daa:	491a      	ldr	r1, [pc, #104]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004db2:	4b18      	ldr	r3, [pc, #96]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a17      	ldr	r2, [pc, #92]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004db8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004dbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dbe:	f7fd fbfb 	bl	80025b8 <HAL_GetTick>
 8004dc2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dc4:	e008      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004dc6:	f7fd fbf7 	bl	80025b8 <HAL_GetTick>
 8004dca:	4602      	mov	r2, r0
 8004dcc:	697b      	ldr	r3, [r7, #20]
 8004dce:	1ad3      	subs	r3, r2, r3
 8004dd0:	2b64      	cmp	r3, #100	@ 0x64
 8004dd2:	d901      	bls.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dd4:	2303      	movs	r3, #3
 8004dd6:	e0d8      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d0f0      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004de4:	69bb      	ldr	r3, [r7, #24]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	f040 80ce 	bne.w	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004dec:	4b09      	ldr	r3, [pc, #36]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a08      	ldr	r2, [pc, #32]	@ (8004e14 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004df2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004df6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004df8:	f7fd fbde 	bl	80025b8 <HAL_GetTick>
 8004dfc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004dfe:	e00b      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e00:	f7fd fbda 	bl	80025b8 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b64      	cmp	r3, #100	@ 0x64
 8004e0c:	d904      	bls.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e0bb      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004e12:	bf00      	nop
 8004e14:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e18:	4b5e      	ldr	r3, [pc, #376]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e24:	d0ec      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d003      	beq.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d009      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d02e      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d12a      	bne.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004e4e:	4b51      	ldr	r3, [pc, #324]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e54:	0c1b      	lsrs	r3, r3, #16
 8004e56:	f003 0303 	and.w	r3, r3, #3
 8004e5a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004e5c:	4b4d      	ldr	r3, [pc, #308]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e62:	0f1b      	lsrs	r3, r3, #28
 8004e64:	f003 0307 	and.w	r3, r3, #7
 8004e68:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	019a      	lsls	r2, r3, #6
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	041b      	lsls	r3, r3, #16
 8004e74:	431a      	orrs	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	061b      	lsls	r3, r3, #24
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	071b      	lsls	r3, r3, #28
 8004e82:	4944      	ldr	r1, [pc, #272]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004e8a:	4b42      	ldr	r3, [pc, #264]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004e90:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e98:	3b01      	subs	r3, #1
 8004e9a:	021b      	lsls	r3, r3, #8
 8004e9c:	493d      	ldr	r1, [pc, #244]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d022      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004eb8:	d11d      	bne.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004eba:	4b36      	ldr	r3, [pc, #216]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ebc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec0:	0e1b      	lsrs	r3, r3, #24
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004ec8:	4b32      	ldr	r3, [pc, #200]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ece:	0f1b      	lsrs	r3, r3, #28
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	695b      	ldr	r3, [r3, #20]
 8004eda:	019a      	lsls	r2, r3, #6
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a1b      	ldr	r3, [r3, #32]
 8004ee0:	041b      	lsls	r3, r3, #16
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	061b      	lsls	r3, r3, #24
 8004ee8:	431a      	orrs	r2, r3
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	071b      	lsls	r3, r3, #28
 8004eee:	4929      	ldr	r1, [pc, #164]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0308 	and.w	r3, r3, #8
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d028      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004f02:	4b24      	ldr	r3, [pc, #144]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f08:	0e1b      	lsrs	r3, r3, #24
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004f10:	4b20      	ldr	r3, [pc, #128]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f16:	0c1b      	lsrs	r3, r3, #16
 8004f18:	f003 0303 	and.w	r3, r3, #3
 8004f1c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	695b      	ldr	r3, [r3, #20]
 8004f22:	019a      	lsls	r2, r3, #6
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	041b      	lsls	r3, r3, #16
 8004f28:	431a      	orrs	r2, r3
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	061b      	lsls	r3, r3, #24
 8004f2e:	431a      	orrs	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	69db      	ldr	r3, [r3, #28]
 8004f34:	071b      	lsls	r3, r3, #28
 8004f36:	4917      	ldr	r1, [pc, #92]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004f3e:	4b15      	ldr	r3, [pc, #84]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f44:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f4c:	4911      	ldr	r1, [pc, #68]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004f54:	4b0f      	ldr	r3, [pc, #60]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a0e      	ldr	r2, [pc, #56]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f5e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f60:	f7fd fb2a 	bl	80025b8 <HAL_GetTick>
 8004f64:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f66:	e008      	b.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f68:	f7fd fb26 	bl	80025b8 <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	2b64      	cmp	r3, #100	@ 0x64
 8004f74:	d901      	bls.n	8004f7a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e007      	b.n	8004f8a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f7a:	4b06      	ldr	r3, [pc, #24]	@ (8004f94 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f82:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f86:	d1ef      	bne.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3720      	adds	r7, #32
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	40023800 	.word	0x40023800

08004f98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e09d      	b.n	80050e6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d108      	bne.n	8004fc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	685b      	ldr	r3, [r3, #4]
 8004fb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fba:	d009      	beq.n	8004fd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	61da      	str	r2, [r3, #28]
 8004fc2:	e005      	b.n	8004fd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d106      	bne.n	8004ff0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f7fc fb50 	bl	8001690 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2202      	movs	r2, #2
 8004ff4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005006:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68db      	ldr	r3, [r3, #12]
 800500c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005010:	d902      	bls.n	8005018 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005012:	2300      	movs	r3, #0
 8005014:	60fb      	str	r3, [r7, #12]
 8005016:	e002      	b.n	800501e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005018:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800501c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005026:	d007      	beq.n	8005038 <HAL_SPI_Init+0xa0>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005030:	d002      	beq.n	8005038 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	685b      	ldr	r3, [r3, #4]
 800503c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005048:	431a      	orrs	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	691b      	ldr	r3, [r3, #16]
 800504e:	f003 0302 	and.w	r3, r3, #2
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	695b      	ldr	r3, [r3, #20]
 8005058:	f003 0301 	and.w	r3, r3, #1
 800505c:	431a      	orrs	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005066:	431a      	orrs	r2, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	69db      	ldr	r3, [r3, #28]
 800506c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005070:	431a      	orrs	r2, r3
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a1b      	ldr	r3, [r3, #32]
 8005076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507a:	ea42 0103 	orr.w	r1, r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005082:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	0c1b      	lsrs	r3, r3, #16
 8005094:	f003 0204 	and.w	r2, r3, #4
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800509c:	f003 0310 	and.w	r3, r3, #16
 80050a0:	431a      	orrs	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80050b4:	ea42 0103 	orr.w	r1, r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	69da      	ldr	r2, [r3, #28]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050d4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2201      	movs	r2, #1
 80050e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b08a      	sub	sp, #40	@ 0x28
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	60f8      	str	r0, [r7, #12]
 80050f6:	60b9      	str	r1, [r7, #8]
 80050f8:	607a      	str	r2, [r7, #4]
 80050fa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80050fc:	2301      	movs	r3, #1
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005100:	2300      	movs	r3, #0
 8005102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800510c:	2b01      	cmp	r3, #1
 800510e:	d101      	bne.n	8005114 <HAL_SPI_TransmitReceive+0x26>
 8005110:	2302      	movs	r3, #2
 8005112:	e1fb      	b.n	800550c <HAL_SPI_TransmitReceive+0x41e>
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800511c:	f7fd fa4c 	bl	80025b8 <HAL_GetTick>
 8005120:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005128:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005130:	887b      	ldrh	r3, [r7, #2]
 8005132:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005134:	887b      	ldrh	r3, [r7, #2]
 8005136:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005138:	7efb      	ldrb	r3, [r7, #27]
 800513a:	2b01      	cmp	r3, #1
 800513c:	d00e      	beq.n	800515c <HAL_SPI_TransmitReceive+0x6e>
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005144:	d106      	bne.n	8005154 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d102      	bne.n	8005154 <HAL_SPI_TransmitReceive+0x66>
 800514e:	7efb      	ldrb	r3, [r7, #27]
 8005150:	2b04      	cmp	r3, #4
 8005152:	d003      	beq.n	800515c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005154:	2302      	movs	r3, #2
 8005156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800515a:	e1cd      	b.n	80054f8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d005      	beq.n	800516e <HAL_SPI_TransmitReceive+0x80>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d002      	beq.n	800516e <HAL_SPI_TransmitReceive+0x80>
 8005168:	887b      	ldrh	r3, [r7, #2]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d103      	bne.n	8005176 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005174:	e1c0      	b.n	80054f8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800517c:	b2db      	uxtb	r3, r3
 800517e:	2b04      	cmp	r3, #4
 8005180:	d003      	beq.n	800518a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2205      	movs	r2, #5
 8005186:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	887a      	ldrh	r2, [r7, #2]
 800519a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	887a      	ldrh	r2, [r7, #2]
 80051a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	887a      	ldrh	r2, [r7, #2]
 80051b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	887a      	ldrh	r2, [r7, #2]
 80051b6:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	2200      	movs	r2, #0
 80051c2:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	68db      	ldr	r3, [r3, #12]
 80051c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80051cc:	d802      	bhi.n	80051d4 <HAL_SPI_TransmitReceive+0xe6>
 80051ce:	8a3b      	ldrh	r3, [r7, #16]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d908      	bls.n	80051e6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	685a      	ldr	r2, [r3, #4]
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80051e2:	605a      	str	r2, [r3, #4]
 80051e4:	e007      	b.n	80051f6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	685a      	ldr	r2, [r3, #4]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80051f4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005200:	2b40      	cmp	r3, #64	@ 0x40
 8005202:	d007      	beq.n	8005214 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681a      	ldr	r2, [r3, #0]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005212:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800521c:	d97c      	bls.n	8005318 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d002      	beq.n	800522c <HAL_SPI_TransmitReceive+0x13e>
 8005226:	8a7b      	ldrh	r3, [r7, #18]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d169      	bne.n	8005300 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005230:	881a      	ldrh	r2, [r3, #0]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800523c:	1c9a      	adds	r2, r3, #2
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005246:	b29b      	uxth	r3, r3
 8005248:	3b01      	subs	r3, #1
 800524a:	b29a      	uxth	r2, r3
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005250:	e056      	b.n	8005300 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	f003 0302 	and.w	r3, r3, #2
 800525c:	2b02      	cmp	r3, #2
 800525e:	d11b      	bne.n	8005298 <HAL_SPI_TransmitReceive+0x1aa>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d016      	beq.n	8005298 <HAL_SPI_TransmitReceive+0x1aa>
 800526a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800526c:	2b01      	cmp	r3, #1
 800526e:	d113      	bne.n	8005298 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005274:	881a      	ldrh	r2, [r3, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005280:	1c9a      	adds	r2, r3, #2
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800528a:	b29b      	uxth	r3, r3
 800528c:	3b01      	subs	r3, #1
 800528e:	b29a      	uxth	r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005294:	2300      	movs	r3, #0
 8005296:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	689b      	ldr	r3, [r3, #8]
 800529e:	f003 0301 	and.w	r3, r3, #1
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d11c      	bne.n	80052e0 <HAL_SPI_TransmitReceive+0x1f2>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d016      	beq.n	80052e0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68da      	ldr	r2, [r3, #12]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052bc:	b292      	uxth	r2, r2
 80052be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c4:	1c9a      	adds	r2, r3, #2
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	3b01      	subs	r3, #1
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80052dc:	2301      	movs	r3, #1
 80052de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80052e0:	f7fd f96a 	bl	80025b8 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d807      	bhi.n	8005300 <HAL_SPI_TransmitReceive+0x212>
 80052f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f6:	d003      	beq.n	8005300 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 80052fe:	e0fb      	b.n	80054f8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005304:	b29b      	uxth	r3, r3
 8005306:	2b00      	cmp	r3, #0
 8005308:	d1a3      	bne.n	8005252 <HAL_SPI_TransmitReceive+0x164>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005310:	b29b      	uxth	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d19d      	bne.n	8005252 <HAL_SPI_TransmitReceive+0x164>
 8005316:	e0df      	b.n	80054d8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d003      	beq.n	8005328 <HAL_SPI_TransmitReceive+0x23a>
 8005320:	8a7b      	ldrh	r3, [r7, #18]
 8005322:	2b01      	cmp	r3, #1
 8005324:	f040 80cb 	bne.w	80054be <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800532c:	b29b      	uxth	r3, r3
 800532e:	2b01      	cmp	r3, #1
 8005330:	d912      	bls.n	8005358 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005336:	881a      	ldrh	r2, [r3, #0]
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005342:	1c9a      	adds	r2, r3, #2
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800534c:	b29b      	uxth	r3, r3
 800534e:	3b02      	subs	r3, #2
 8005350:	b29a      	uxth	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005356:	e0b2      	b.n	80054be <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	330c      	adds	r3, #12
 8005362:	7812      	ldrb	r2, [r2, #0]
 8005364:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800536a:	1c5a      	adds	r2, r3, #1
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005374:	b29b      	uxth	r3, r3
 8005376:	3b01      	subs	r3, #1
 8005378:	b29a      	uxth	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800537e:	e09e      	b.n	80054be <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	689b      	ldr	r3, [r3, #8]
 8005386:	f003 0302 	and.w	r3, r3, #2
 800538a:	2b02      	cmp	r3, #2
 800538c:	d134      	bne.n	80053f8 <HAL_SPI_TransmitReceive+0x30a>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005392:	b29b      	uxth	r3, r3
 8005394:	2b00      	cmp	r3, #0
 8005396:	d02f      	beq.n	80053f8 <HAL_SPI_TransmitReceive+0x30a>
 8005398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539a:	2b01      	cmp	r3, #1
 800539c:	d12c      	bne.n	80053f8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d912      	bls.n	80053ce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ac:	881a      	ldrh	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b8:	1c9a      	adds	r2, r3, #2
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053c2:	b29b      	uxth	r3, r3
 80053c4:	3b02      	subs	r3, #2
 80053c6:	b29a      	uxth	r2, r3
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80053cc:	e012      	b.n	80053f4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	330c      	adds	r3, #12
 80053d8:	7812      	ldrb	r2, [r2, #0]
 80053da:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053f4:	2300      	movs	r3, #0
 80053f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b01      	cmp	r3, #1
 8005404:	d148      	bne.n	8005498 <HAL_SPI_TransmitReceive+0x3aa>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800540c:	b29b      	uxth	r3, r3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d042      	beq.n	8005498 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005418:	b29b      	uxth	r3, r3
 800541a:	2b01      	cmp	r3, #1
 800541c:	d923      	bls.n	8005466 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68da      	ldr	r2, [r3, #12]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005428:	b292      	uxth	r2, r2
 800542a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005430:	1c9a      	adds	r2, r3, #2
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800543c:	b29b      	uxth	r3, r3
 800543e:	3b02      	subs	r3, #2
 8005440:	b29a      	uxth	r2, r3
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800544e:	b29b      	uxth	r3, r3
 8005450:	2b01      	cmp	r3, #1
 8005452:	d81f      	bhi.n	8005494 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	685a      	ldr	r2, [r3, #4]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005462:	605a      	str	r2, [r3, #4]
 8005464:	e016      	b.n	8005494 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f103 020c 	add.w	r2, r3, #12
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005472:	7812      	ldrb	r2, [r2, #0]
 8005474:	b2d2      	uxtb	r2, r2
 8005476:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800547c:	1c5a      	adds	r2, r3, #1
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005488:	b29b      	uxth	r3, r3
 800548a:	3b01      	subs	r3, #1
 800548c:	b29a      	uxth	r2, r3
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005494:	2301      	movs	r3, #1
 8005496:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005498:	f7fd f88e 	bl	80025b8 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d803      	bhi.n	80054b0 <HAL_SPI_TransmitReceive+0x3c2>
 80054a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ae:	d102      	bne.n	80054b6 <HAL_SPI_TransmitReceive+0x3c8>
 80054b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d103      	bne.n	80054be <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        goto error;
 80054bc:	e01c      	b.n	80054f8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	f47f af5b 	bne.w	8005380 <HAL_SPI_TransmitReceive+0x292>
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f47f af54 	bne.w	8005380 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80054d8:	69fa      	ldr	r2, [r7, #28]
 80054da:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 f937 	bl	8005750 <SPI_EndRxTxTransaction>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d006      	beq.n	80054f6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	2220      	movs	r2, #32
 80054f2:	661a      	str	r2, [r3, #96]	@ 0x60
 80054f4:	e000      	b.n	80054f8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 80054f6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2201      	movs	r2, #1
 80054fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  __HAL_UNLOCK(hspi);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005508:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800550c:	4618      	mov	r0, r3
 800550e:	3728      	adds	r7, #40	@ 0x28
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}

08005514 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b088      	sub	sp, #32
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	603b      	str	r3, [r7, #0]
 8005520:	4613      	mov	r3, r2
 8005522:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005524:	f7fd f848 	bl	80025b8 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800552c:	1a9b      	subs	r3, r3, r2
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	4413      	add	r3, r2
 8005532:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005534:	f7fd f840 	bl	80025b8 <HAL_GetTick>
 8005538:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800553a:	4b39      	ldr	r3, [pc, #228]	@ (8005620 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	015b      	lsls	r3, r3, #5
 8005540:	0d1b      	lsrs	r3, r3, #20
 8005542:	69fa      	ldr	r2, [r7, #28]
 8005544:	fb02 f303 	mul.w	r3, r2, r3
 8005548:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800554a:	e054      	b.n	80055f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005552:	d050      	beq.n	80055f6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005554:	f7fd f830 	bl	80025b8 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	69fa      	ldr	r2, [r7, #28]
 8005560:	429a      	cmp	r2, r3
 8005562:	d902      	bls.n	800556a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005564:	69fb      	ldr	r3, [r7, #28]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d13d      	bne.n	80055e6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005578:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	685b      	ldr	r3, [r3, #4]
 800557e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005582:	d111      	bne.n	80055a8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	689b      	ldr	r3, [r3, #8]
 8005588:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800558c:	d004      	beq.n	8005598 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005596:	d107      	bne.n	80055a8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80055b0:	d10f      	bne.n	80055d2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055c0:	601a      	str	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681a      	ldr	r2, [r3, #0]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055d0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2201      	movs	r2, #1
 80055d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e017      	b.n	8005616 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80055ec:	2300      	movs	r3, #0
 80055ee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	3b01      	subs	r3, #1
 80055f4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	689a      	ldr	r2, [r3, #8]
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4013      	ands	r3, r2
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	429a      	cmp	r2, r3
 8005604:	bf0c      	ite	eq
 8005606:	2301      	moveq	r3, #1
 8005608:	2300      	movne	r3, #0
 800560a:	b2db      	uxtb	r3, r3
 800560c:	461a      	mov	r2, r3
 800560e:	79fb      	ldrb	r3, [r7, #7]
 8005610:	429a      	cmp	r2, r3
 8005612:	d19b      	bne.n	800554c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3720      	adds	r7, #32
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	20000030 	.word	0x20000030

08005624 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b08a      	sub	sp, #40	@ 0x28
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
 8005630:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005632:	2300      	movs	r3, #0
 8005634:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005636:	f7fc ffbf 	bl	80025b8 <HAL_GetTick>
 800563a:	4602      	mov	r2, r0
 800563c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563e:	1a9b      	subs	r3, r3, r2
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	4413      	add	r3, r2
 8005644:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005646:	f7fc ffb7 	bl	80025b8 <HAL_GetTick>
 800564a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	330c      	adds	r3, #12
 8005652:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005654:	4b3d      	ldr	r3, [pc, #244]	@ (800574c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	4613      	mov	r3, r2
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	4413      	add	r3, r2
 800565e:	00da      	lsls	r2, r3, #3
 8005660:	1ad3      	subs	r3, r2, r3
 8005662:	0d1b      	lsrs	r3, r3, #20
 8005664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005666:	fb02 f303 	mul.w	r3, r2, r3
 800566a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800566c:	e060      	b.n	8005730 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005674:	d107      	bne.n	8005686 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d104      	bne.n	8005686 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800567c:	69fb      	ldr	r3, [r7, #28]
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	b2db      	uxtb	r3, r3
 8005682:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005684:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d050      	beq.n	8005730 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800568e:	f7fc ff93 	bl	80025b8 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	6a3b      	ldr	r3, [r7, #32]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800569a:	429a      	cmp	r2, r3
 800569c:	d902      	bls.n	80056a4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800569e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d13d      	bne.n	8005720 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685a      	ldr	r2, [r3, #4]
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80056b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056bc:	d111      	bne.n	80056e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056c6:	d004      	beq.n	80056d2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056d0:	d107      	bne.n	80056e2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056e0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056ea:	d10f      	bne.n	800570c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80056fa:	601a      	str	r2, [r3, #0]
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800570a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800571c:	2303      	movs	r3, #3
 800571e:	e010      	b.n	8005742 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	3b01      	subs	r3, #1
 800572e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	689a      	ldr	r2, [r3, #8]
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	4013      	ands	r3, r2
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	429a      	cmp	r2, r3
 800573e:	d196      	bne.n	800566e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3728      	adds	r7, #40	@ 0x28
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	20000030 	.word	0x20000030

08005750 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b088      	sub	sp, #32
 8005754:	af02      	add	r7, sp, #8
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	9300      	str	r3, [sp, #0]
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	2200      	movs	r2, #0
 8005764:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f7ff ff5b 	bl	8005624 <SPI_WaitFifoStateUntilTimeout>
 800576e:	4603      	mov	r3, r0
 8005770:	2b00      	cmp	r3, #0
 8005772:	d007      	beq.n	8005784 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005778:	f043 0220 	orr.w	r2, r3, #32
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e046      	b.n	8005812 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005784:	4b25      	ldr	r3, [pc, #148]	@ (800581c <SPI_EndRxTxTransaction+0xcc>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a25      	ldr	r2, [pc, #148]	@ (8005820 <SPI_EndRxTxTransaction+0xd0>)
 800578a:	fba2 2303 	umull	r2, r3, r2, r3
 800578e:	0d5b      	lsrs	r3, r3, #21
 8005790:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005794:	fb02 f303 	mul.w	r3, r2, r3
 8005798:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80057a2:	d112      	bne.n	80057ca <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	9300      	str	r3, [sp, #0]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2200      	movs	r2, #0
 80057ac:	2180      	movs	r1, #128	@ 0x80
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f7ff feb0 	bl	8005514 <SPI_WaitFlagStateUntilTimeout>
 80057b4:	4603      	mov	r3, r0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d016      	beq.n	80057e8 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057be:	f043 0220 	orr.w	r2, r3, #32
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e023      	b.n	8005812 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80057ca:	697b      	ldr	r3, [r7, #20]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057e0:	2b80      	cmp	r3, #128	@ 0x80
 80057e2:	d0f2      	beq.n	80057ca <SPI_EndRxTxTransaction+0x7a>
 80057e4:	e000      	b.n	80057e8 <SPI_EndRxTxTransaction+0x98>
        break;
 80057e6:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	9300      	str	r3, [sp, #0]
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80057f4:	68f8      	ldr	r0, [r7, #12]
 80057f6:	f7ff ff15 	bl	8005624 <SPI_WaitFifoStateUntilTimeout>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d007      	beq.n	8005810 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005804:	f043 0220 	orr.w	r2, r3, #32
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e000      	b.n	8005812 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000030 	.word	0x20000030
 8005820:	165e9f81 	.word	0x165e9f81

08005824 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e049      	b.n	80058ca <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800583c:	b2db      	uxtb	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d106      	bne.n	8005850 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	2200      	movs	r2, #0
 8005846:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f841 	bl	80058d2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	3304      	adds	r3, #4
 8005860:	4619      	mov	r1, r3
 8005862:	4610      	mov	r0, r2
 8005864:	f000 faa6 	bl	8005db4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058c8:	2300      	movs	r3, #0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	3708      	adds	r7, #8
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}

080058d2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80058d2:	b480      	push	{r7}
 80058d4:	b083      	sub	sp, #12
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80058da:	bf00      	nop
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
	...

080058e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d001      	beq.n	8005900 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e054      	b.n	80059aa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0201 	orr.w	r2, r2, #1
 8005916:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a26      	ldr	r2, [pc, #152]	@ (80059b8 <HAL_TIM_Base_Start_IT+0xd0>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d022      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0x80>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800592a:	d01d      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0x80>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a22      	ldr	r2, [pc, #136]	@ (80059bc <HAL_TIM_Base_Start_IT+0xd4>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d018      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0x80>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a21      	ldr	r2, [pc, #132]	@ (80059c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d013      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0x80>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a1f      	ldr	r2, [pc, #124]	@ (80059c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d00e      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0x80>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	4a1e      	ldr	r2, [pc, #120]	@ (80059c8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d009      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0x80>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	4a1c      	ldr	r2, [pc, #112]	@ (80059cc <HAL_TIM_Base_Start_IT+0xe4>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d004      	beq.n	8005968 <HAL_TIM_Base_Start_IT+0x80>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a1b      	ldr	r2, [pc, #108]	@ (80059d0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d115      	bne.n	8005994 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	689a      	ldr	r2, [r3, #8]
 800596e:	4b19      	ldr	r3, [pc, #100]	@ (80059d4 <HAL_TIM_Base_Start_IT+0xec>)
 8005970:	4013      	ands	r3, r2
 8005972:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2b06      	cmp	r3, #6
 8005978:	d015      	beq.n	80059a6 <HAL_TIM_Base_Start_IT+0xbe>
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005980:	d011      	beq.n	80059a6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f042 0201 	orr.w	r2, r2, #1
 8005990:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005992:	e008      	b.n	80059a6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f042 0201 	orr.w	r2, r2, #1
 80059a2:	601a      	str	r2, [r3, #0]
 80059a4:	e000      	b.n	80059a8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3714      	adds	r7, #20
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
 80059b6:	bf00      	nop
 80059b8:	40010000 	.word	0x40010000
 80059bc:	40000400 	.word	0x40000400
 80059c0:	40000800 	.word	0x40000800
 80059c4:	40000c00 	.word	0x40000c00
 80059c8:	40010400 	.word	0x40010400
 80059cc:	40014000 	.word	0x40014000
 80059d0:	40001800 	.word	0x40001800
 80059d4:	00010007 	.word	0x00010007

080059d8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d101      	bne.n	80059ec <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e08f      	b.n	8005b0c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d106      	bne.n	8005a06 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7fb fe89 	bl	8001718 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2202      	movs	r2, #2
 8005a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	6899      	ldr	r1, [r3, #8]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	4b3e      	ldr	r3, [pc, #248]	@ (8005b14 <HAL_TIM_Encoder_Init+0x13c>)
 8005a1a:	400b      	ands	r3, r1
 8005a1c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681a      	ldr	r2, [r3, #0]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	3304      	adds	r3, #4
 8005a26:	4619      	mov	r1, r3
 8005a28:	4610      	mov	r0, r2
 8005a2a:	f000 f9c3 	bl	8005db4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6a1b      	ldr	r3, [r3, #32]
 8005a44:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	697a      	ldr	r2, [r7, #20]
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	4b31      	ldr	r3, [pc, #196]	@ (8005b18 <HAL_TIM_Encoder_Init+0x140>)
 8005a54:	4013      	ands	r3, r2
 8005a56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	689a      	ldr	r2, [r3, #8]
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	699b      	ldr	r3, [r3, #24]
 8005a60:	021b      	lsls	r3, r3, #8
 8005a62:	4313      	orrs	r3, r2
 8005a64:	693a      	ldr	r2, [r7, #16]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8005b1c <HAL_TIM_Encoder_Init+0x144>)
 8005a6e:	4013      	ands	r3, r2
 8005a70:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005a72:	693a      	ldr	r2, [r7, #16]
 8005a74:	4b2a      	ldr	r3, [pc, #168]	@ (8005b20 <HAL_TIM_Encoder_Init+0x148>)
 8005a76:	4013      	ands	r3, r2
 8005a78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	683b      	ldr	r3, [r7, #0]
 8005a80:	69db      	ldr	r3, [r3, #28]
 8005a82:	021b      	lsls	r3, r3, #8
 8005a84:	4313      	orrs	r3, r2
 8005a86:	693a      	ldr	r2, [r7, #16]
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	691b      	ldr	r3, [r3, #16]
 8005a90:	011a      	lsls	r2, r3, #4
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	031b      	lsls	r3, r3, #12
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005aa6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005aae:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685a      	ldr	r2, [r3, #4]
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	011b      	lsls	r3, r3, #4
 8005aba:	4313      	orrs	r3, r2
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	697a      	ldr	r2, [r7, #20]
 8005ac8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	693a      	ldr	r2, [r7, #16]
 8005ad0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2201      	movs	r2, #1
 8005ade:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2201      	movs	r2, #1
 8005af6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2201      	movs	r2, #1
 8005afe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3718      	adds	r7, #24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}
 8005b14:	fffebff8 	.word	0xfffebff8
 8005b18:	fffffcfc 	.word	0xfffffcfc
 8005b1c:	fffff3f3 	.word	0xfffff3f3
 8005b20:	ffff0f0f 	.word	0xffff0f0f

08005b24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b082      	sub	sp, #8
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b02      	cmp	r3, #2
 8005b38:	d122      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f003 0302 	and.w	r3, r3, #2
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d11b      	bne.n	8005b80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f06f 0202 	mvn.w	r2, #2
 8005b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	699b      	ldr	r3, [r3, #24]
 8005b5e:	f003 0303 	and.w	r3, r3, #3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d003      	beq.n	8005b6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f905 	bl	8005d76 <HAL_TIM_IC_CaptureCallback>
 8005b6c:	e005      	b.n	8005b7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f8f7 	bl	8005d62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f000 f908 	bl	8005d8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	f003 0304 	and.w	r3, r3, #4
 8005b8a:	2b04      	cmp	r3, #4
 8005b8c:	d122      	bne.n	8005bd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	68db      	ldr	r3, [r3, #12]
 8005b94:	f003 0304 	and.w	r3, r3, #4
 8005b98:	2b04      	cmp	r3, #4
 8005b9a:	d11b      	bne.n	8005bd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f06f 0204 	mvn.w	r2, #4
 8005ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2202      	movs	r2, #2
 8005baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	699b      	ldr	r3, [r3, #24]
 8005bb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d003      	beq.n	8005bc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 f8db 	bl	8005d76 <HAL_TIM_IC_CaptureCallback>
 8005bc0:	e005      	b.n	8005bce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f000 f8cd 	bl	8005d62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 f8de 	bl	8005d8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	691b      	ldr	r3, [r3, #16]
 8005bda:	f003 0308 	and.w	r3, r3, #8
 8005bde:	2b08      	cmp	r3, #8
 8005be0:	d122      	bne.n	8005c28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	f003 0308 	and.w	r3, r3, #8
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d11b      	bne.n	8005c28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f06f 0208 	mvn.w	r2, #8
 8005bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2204      	movs	r2, #4
 8005bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	69db      	ldr	r3, [r3, #28]
 8005c06:	f003 0303 	and.w	r3, r3, #3
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 f8b1 	bl	8005d76 <HAL_TIM_IC_CaptureCallback>
 8005c14:	e005      	b.n	8005c22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f000 f8a3 	bl	8005d62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 f8b4 	bl	8005d8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	691b      	ldr	r3, [r3, #16]
 8005c2e:	f003 0310 	and.w	r3, r3, #16
 8005c32:	2b10      	cmp	r3, #16
 8005c34:	d122      	bne.n	8005c7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f003 0310 	and.w	r3, r3, #16
 8005c40:	2b10      	cmp	r3, #16
 8005c42:	d11b      	bne.n	8005c7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f06f 0210 	mvn.w	r2, #16
 8005c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2208      	movs	r2, #8
 8005c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	69db      	ldr	r3, [r3, #28]
 8005c5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d003      	beq.n	8005c6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f000 f887 	bl	8005d76 <HAL_TIM_IC_CaptureCallback>
 8005c68:	e005      	b.n	8005c76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f879 	bl	8005d62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f000 f88a 	bl	8005d8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	f003 0301 	and.w	r3, r3, #1
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d10e      	bne.n	8005ca8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	f003 0301 	and.w	r3, r3, #1
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d107      	bne.n	8005ca8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f06f 0201 	mvn.w	r2, #1
 8005ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f7fb fa36 	bl	8001114 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb2:	2b80      	cmp	r3, #128	@ 0x80
 8005cb4:	d10e      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cc0:	2b80      	cmp	r3, #128	@ 0x80
 8005cc2:	d107      	bne.n	8005cd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f9a8 	bl	8006024 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	691b      	ldr	r3, [r3, #16]
 8005cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ce2:	d10e      	bne.n	8005d02 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cee:	2b80      	cmp	r3, #128	@ 0x80
 8005cf0:	d107      	bne.n	8005d02 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f000 f99b 	bl	8006038 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d0c:	2b40      	cmp	r3, #64	@ 0x40
 8005d0e:	d10e      	bne.n	8005d2e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d1a:	2b40      	cmp	r3, #64	@ 0x40
 8005d1c:	d107      	bne.n	8005d2e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005d26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005d28:	6878      	ldr	r0, [r7, #4]
 8005d2a:	f000 f838 	bl	8005d9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	691b      	ldr	r3, [r3, #16]
 8005d34:	f003 0320 	and.w	r3, r3, #32
 8005d38:	2b20      	cmp	r3, #32
 8005d3a:	d10e      	bne.n	8005d5a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f003 0320 	and.w	r3, r3, #32
 8005d46:	2b20      	cmp	r3, #32
 8005d48:	d107      	bne.n	8005d5a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f06f 0220 	mvn.w	r2, #32
 8005d52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d54:	6878      	ldr	r0, [r7, #4]
 8005d56:	f000 f95b 	bl	8006010 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d5a:	bf00      	nop
 8005d5c:	3708      	adds	r7, #8
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}

08005d62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d62:	b480      	push	{r7}
 8005d64:	b083      	sub	sp, #12
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d6a:	bf00      	nop
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b083      	sub	sp, #12
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d7e:	bf00      	nop
 8005d80:	370c      	adds	r7, #12
 8005d82:	46bd      	mov	sp, r7
 8005d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d88:	4770      	bx	lr

08005d8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d8a:	b480      	push	{r7}
 8005d8c:	b083      	sub	sp, #12
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d92:	bf00      	nop
 8005d94:	370c      	adds	r7, #12
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr

08005d9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d9e:	b480      	push	{r7}
 8005da0:	b083      	sub	sp, #12
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005da6:	bf00      	nop
 8005da8:	370c      	adds	r7, #12
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr
	...

08005db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a40      	ldr	r2, [pc, #256]	@ (8005ec8 <TIM_Base_SetConfig+0x114>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d013      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dd2:	d00f      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a3d      	ldr	r2, [pc, #244]	@ (8005ecc <TIM_Base_SetConfig+0x118>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d00b      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a3c      	ldr	r2, [pc, #240]	@ (8005ed0 <TIM_Base_SetConfig+0x11c>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d007      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a3b      	ldr	r2, [pc, #236]	@ (8005ed4 <TIM_Base_SetConfig+0x120>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d003      	beq.n	8005df4 <TIM_Base_SetConfig+0x40>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	4a3a      	ldr	r2, [pc, #232]	@ (8005ed8 <TIM_Base_SetConfig+0x124>)
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d108      	bne.n	8005e06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	4a2f      	ldr	r2, [pc, #188]	@ (8005ec8 <TIM_Base_SetConfig+0x114>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d02b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e14:	d027      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a2c      	ldr	r2, [pc, #176]	@ (8005ecc <TIM_Base_SetConfig+0x118>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d023      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a2b      	ldr	r2, [pc, #172]	@ (8005ed0 <TIM_Base_SetConfig+0x11c>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d01f      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	4a2a      	ldr	r2, [pc, #168]	@ (8005ed4 <TIM_Base_SetConfig+0x120>)
 8005e2a:	4293      	cmp	r3, r2
 8005e2c:	d01b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	4a29      	ldr	r2, [pc, #164]	@ (8005ed8 <TIM_Base_SetConfig+0x124>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d017      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	4a28      	ldr	r2, [pc, #160]	@ (8005edc <TIM_Base_SetConfig+0x128>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d013      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	4a27      	ldr	r2, [pc, #156]	@ (8005ee0 <TIM_Base_SetConfig+0x12c>)
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d00f      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	4a26      	ldr	r2, [pc, #152]	@ (8005ee4 <TIM_Base_SetConfig+0x130>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d00b      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	4a25      	ldr	r2, [pc, #148]	@ (8005ee8 <TIM_Base_SetConfig+0x134>)
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d007      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	4a24      	ldr	r2, [pc, #144]	@ (8005eec <TIM_Base_SetConfig+0x138>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d003      	beq.n	8005e66 <TIM_Base_SetConfig+0xb2>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	4a23      	ldr	r2, [pc, #140]	@ (8005ef0 <TIM_Base_SetConfig+0x13c>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d108      	bne.n	8005e78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	68db      	ldr	r3, [r3, #12]
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	4313      	orrs	r3, r2
 8005e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	68fa      	ldr	r2, [r7, #12]
 8005e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	689a      	ldr	r2, [r3, #8]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8005ec8 <TIM_Base_SetConfig+0x114>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d003      	beq.n	8005eac <TIM_Base_SetConfig+0xf8>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8005ed8 <TIM_Base_SetConfig+0x124>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d103      	bne.n	8005eb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	691a      	ldr	r2, [r3, #16]
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	615a      	str	r2, [r3, #20]
}
 8005eba:	bf00      	nop
 8005ebc:	3714      	adds	r7, #20
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	40010000 	.word	0x40010000
 8005ecc:	40000400 	.word	0x40000400
 8005ed0:	40000800 	.word	0x40000800
 8005ed4:	40000c00 	.word	0x40000c00
 8005ed8:	40010400 	.word	0x40010400
 8005edc:	40014000 	.word	0x40014000
 8005ee0:	40014400 	.word	0x40014400
 8005ee4:	40014800 	.word	0x40014800
 8005ee8:	40001800 	.word	0x40001800
 8005eec:	40001c00 	.word	0x40001c00
 8005ef0:	40002000 	.word	0x40002000

08005ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b085      	sub	sp, #20
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
 8005efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d101      	bne.n	8005f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f08:	2302      	movs	r3, #2
 8005f0a:	e06d      	b.n	8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2201      	movs	r2, #1
 8005f10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a30      	ldr	r2, [pc, #192]	@ (8005ff4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d004      	beq.n	8005f40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a2f      	ldr	r2, [pc, #188]	@ (8005ff8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d108      	bne.n	8005f52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005f46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	68fa      	ldr	r2, [r7, #12]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	4313      	orrs	r3, r2
 8005f62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	68fa      	ldr	r2, [r7, #12]
 8005f6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4a20      	ldr	r2, [pc, #128]	@ (8005ff4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d022      	beq.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f7e:	d01d      	beq.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a1d      	ldr	r2, [pc, #116]	@ (8005ffc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d018      	beq.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8006000 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d013      	beq.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a1a      	ldr	r2, [pc, #104]	@ (8006004 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d00e      	beq.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a15      	ldr	r2, [pc, #84]	@ (8005ff8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d009      	beq.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a16      	ldr	r2, [pc, #88]	@ (8006008 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d004      	beq.n	8005fbc <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a15      	ldr	r2, [pc, #84]	@ (800600c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d10c      	bne.n	8005fd6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fc2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	68ba      	ldr	r2, [r7, #8]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3714      	adds	r7, #20
 8005fec:	46bd      	mov	sp, r7
 8005fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff2:	4770      	bx	lr
 8005ff4:	40010000 	.word	0x40010000
 8005ff8:	40010400 	.word	0x40010400
 8005ffc:	40000400 	.word	0x40000400
 8006000:	40000800 	.word	0x40000800
 8006004:	40000c00 	.word	0x40000c00
 8006008:	40014000 	.word	0x40014000
 800600c:	40001800 	.word	0x40001800

08006010 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006010:	b480      	push	{r7}
 8006012:	b083      	sub	sp, #12
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006018:	bf00      	nop
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006022:	4770      	bx	lr

08006024 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604a:	4770      	bx	lr

0800604c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e040      	b.n	80060e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006062:	2b00      	cmp	r3, #0
 8006064:	d106      	bne.n	8006074 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fb fc2a 	bl	80018c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2224      	movs	r2, #36	@ 0x24
 8006078:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f022 0201 	bic.w	r2, r2, #1
 8006088:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f82c 	bl	80060e8 <UART_SetConfig>
 8006090:	4603      	mov	r3, r0
 8006092:	2b01      	cmp	r3, #1
 8006094:	d101      	bne.n	800609a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e022      	b.n	80060e0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d002      	beq.n	80060a8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 fa84 	bl	80065b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685a      	ldr	r2, [r3, #4]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80060b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689a      	ldr	r2, [r3, #8]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0201 	orr.w	r2, r2, #1
 80060d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	f000 fb0b 	bl	80066f4 <UART_CheckIdleState>
 80060de:	4603      	mov	r3, r0
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3708      	adds	r7, #8
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80060f0:	2300      	movs	r3, #0
 80060f2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	691b      	ldr	r3, [r3, #16]
 80060fc:	431a      	orrs	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	695b      	ldr	r3, [r3, #20]
 8006102:	431a      	orrs	r2, r3
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	4313      	orrs	r3, r2
 800610a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	4ba6      	ldr	r3, [pc, #664]	@ (80063ac <UART_SetConfig+0x2c4>)
 8006114:	4013      	ands	r3, r2
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	6812      	ldr	r2, [r2, #0]
 800611a:	6979      	ldr	r1, [r7, #20]
 800611c:	430b      	orrs	r3, r1
 800611e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	68da      	ldr	r2, [r3, #12]
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6a1b      	ldr	r3, [r3, #32]
 8006140:	697a      	ldr	r2, [r7, #20]
 8006142:	4313      	orrs	r3, r2
 8006144:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	697a      	ldr	r2, [r7, #20]
 8006156:	430a      	orrs	r2, r1
 8006158:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	4a94      	ldr	r2, [pc, #592]	@ (80063b0 <UART_SetConfig+0x2c8>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d120      	bne.n	80061a6 <UART_SetConfig+0xbe>
 8006164:	4b93      	ldr	r3, [pc, #588]	@ (80063b4 <UART_SetConfig+0x2cc>)
 8006166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800616a:	f003 0303 	and.w	r3, r3, #3
 800616e:	2b03      	cmp	r3, #3
 8006170:	d816      	bhi.n	80061a0 <UART_SetConfig+0xb8>
 8006172:	a201      	add	r2, pc, #4	@ (adr r2, 8006178 <UART_SetConfig+0x90>)
 8006174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006178:	08006189 	.word	0x08006189
 800617c:	08006195 	.word	0x08006195
 8006180:	0800618f 	.word	0x0800618f
 8006184:	0800619b 	.word	0x0800619b
 8006188:	2301      	movs	r3, #1
 800618a:	77fb      	strb	r3, [r7, #31]
 800618c:	e150      	b.n	8006430 <UART_SetConfig+0x348>
 800618e:	2302      	movs	r3, #2
 8006190:	77fb      	strb	r3, [r7, #31]
 8006192:	e14d      	b.n	8006430 <UART_SetConfig+0x348>
 8006194:	2304      	movs	r3, #4
 8006196:	77fb      	strb	r3, [r7, #31]
 8006198:	e14a      	b.n	8006430 <UART_SetConfig+0x348>
 800619a:	2308      	movs	r3, #8
 800619c:	77fb      	strb	r3, [r7, #31]
 800619e:	e147      	b.n	8006430 <UART_SetConfig+0x348>
 80061a0:	2310      	movs	r3, #16
 80061a2:	77fb      	strb	r3, [r7, #31]
 80061a4:	e144      	b.n	8006430 <UART_SetConfig+0x348>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a83      	ldr	r2, [pc, #524]	@ (80063b8 <UART_SetConfig+0x2d0>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d132      	bne.n	8006216 <UART_SetConfig+0x12e>
 80061b0:	4b80      	ldr	r3, [pc, #512]	@ (80063b4 <UART_SetConfig+0x2cc>)
 80061b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061b6:	f003 030c 	and.w	r3, r3, #12
 80061ba:	2b0c      	cmp	r3, #12
 80061bc:	d828      	bhi.n	8006210 <UART_SetConfig+0x128>
 80061be:	a201      	add	r2, pc, #4	@ (adr r2, 80061c4 <UART_SetConfig+0xdc>)
 80061c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061c4:	080061f9 	.word	0x080061f9
 80061c8:	08006211 	.word	0x08006211
 80061cc:	08006211 	.word	0x08006211
 80061d0:	08006211 	.word	0x08006211
 80061d4:	08006205 	.word	0x08006205
 80061d8:	08006211 	.word	0x08006211
 80061dc:	08006211 	.word	0x08006211
 80061e0:	08006211 	.word	0x08006211
 80061e4:	080061ff 	.word	0x080061ff
 80061e8:	08006211 	.word	0x08006211
 80061ec:	08006211 	.word	0x08006211
 80061f0:	08006211 	.word	0x08006211
 80061f4:	0800620b 	.word	0x0800620b
 80061f8:	2300      	movs	r3, #0
 80061fa:	77fb      	strb	r3, [r7, #31]
 80061fc:	e118      	b.n	8006430 <UART_SetConfig+0x348>
 80061fe:	2302      	movs	r3, #2
 8006200:	77fb      	strb	r3, [r7, #31]
 8006202:	e115      	b.n	8006430 <UART_SetConfig+0x348>
 8006204:	2304      	movs	r3, #4
 8006206:	77fb      	strb	r3, [r7, #31]
 8006208:	e112      	b.n	8006430 <UART_SetConfig+0x348>
 800620a:	2308      	movs	r3, #8
 800620c:	77fb      	strb	r3, [r7, #31]
 800620e:	e10f      	b.n	8006430 <UART_SetConfig+0x348>
 8006210:	2310      	movs	r3, #16
 8006212:	77fb      	strb	r3, [r7, #31]
 8006214:	e10c      	b.n	8006430 <UART_SetConfig+0x348>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a68      	ldr	r2, [pc, #416]	@ (80063bc <UART_SetConfig+0x2d4>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d120      	bne.n	8006262 <UART_SetConfig+0x17a>
 8006220:	4b64      	ldr	r3, [pc, #400]	@ (80063b4 <UART_SetConfig+0x2cc>)
 8006222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006226:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800622a:	2b30      	cmp	r3, #48	@ 0x30
 800622c:	d013      	beq.n	8006256 <UART_SetConfig+0x16e>
 800622e:	2b30      	cmp	r3, #48	@ 0x30
 8006230:	d814      	bhi.n	800625c <UART_SetConfig+0x174>
 8006232:	2b20      	cmp	r3, #32
 8006234:	d009      	beq.n	800624a <UART_SetConfig+0x162>
 8006236:	2b20      	cmp	r3, #32
 8006238:	d810      	bhi.n	800625c <UART_SetConfig+0x174>
 800623a:	2b00      	cmp	r3, #0
 800623c:	d002      	beq.n	8006244 <UART_SetConfig+0x15c>
 800623e:	2b10      	cmp	r3, #16
 8006240:	d006      	beq.n	8006250 <UART_SetConfig+0x168>
 8006242:	e00b      	b.n	800625c <UART_SetConfig+0x174>
 8006244:	2300      	movs	r3, #0
 8006246:	77fb      	strb	r3, [r7, #31]
 8006248:	e0f2      	b.n	8006430 <UART_SetConfig+0x348>
 800624a:	2302      	movs	r3, #2
 800624c:	77fb      	strb	r3, [r7, #31]
 800624e:	e0ef      	b.n	8006430 <UART_SetConfig+0x348>
 8006250:	2304      	movs	r3, #4
 8006252:	77fb      	strb	r3, [r7, #31]
 8006254:	e0ec      	b.n	8006430 <UART_SetConfig+0x348>
 8006256:	2308      	movs	r3, #8
 8006258:	77fb      	strb	r3, [r7, #31]
 800625a:	e0e9      	b.n	8006430 <UART_SetConfig+0x348>
 800625c:	2310      	movs	r3, #16
 800625e:	77fb      	strb	r3, [r7, #31]
 8006260:	e0e6      	b.n	8006430 <UART_SetConfig+0x348>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a56      	ldr	r2, [pc, #344]	@ (80063c0 <UART_SetConfig+0x2d8>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d120      	bne.n	80062ae <UART_SetConfig+0x1c6>
 800626c:	4b51      	ldr	r3, [pc, #324]	@ (80063b4 <UART_SetConfig+0x2cc>)
 800626e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006272:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006276:	2bc0      	cmp	r3, #192	@ 0xc0
 8006278:	d013      	beq.n	80062a2 <UART_SetConfig+0x1ba>
 800627a:	2bc0      	cmp	r3, #192	@ 0xc0
 800627c:	d814      	bhi.n	80062a8 <UART_SetConfig+0x1c0>
 800627e:	2b80      	cmp	r3, #128	@ 0x80
 8006280:	d009      	beq.n	8006296 <UART_SetConfig+0x1ae>
 8006282:	2b80      	cmp	r3, #128	@ 0x80
 8006284:	d810      	bhi.n	80062a8 <UART_SetConfig+0x1c0>
 8006286:	2b00      	cmp	r3, #0
 8006288:	d002      	beq.n	8006290 <UART_SetConfig+0x1a8>
 800628a:	2b40      	cmp	r3, #64	@ 0x40
 800628c:	d006      	beq.n	800629c <UART_SetConfig+0x1b4>
 800628e:	e00b      	b.n	80062a8 <UART_SetConfig+0x1c0>
 8006290:	2300      	movs	r3, #0
 8006292:	77fb      	strb	r3, [r7, #31]
 8006294:	e0cc      	b.n	8006430 <UART_SetConfig+0x348>
 8006296:	2302      	movs	r3, #2
 8006298:	77fb      	strb	r3, [r7, #31]
 800629a:	e0c9      	b.n	8006430 <UART_SetConfig+0x348>
 800629c:	2304      	movs	r3, #4
 800629e:	77fb      	strb	r3, [r7, #31]
 80062a0:	e0c6      	b.n	8006430 <UART_SetConfig+0x348>
 80062a2:	2308      	movs	r3, #8
 80062a4:	77fb      	strb	r3, [r7, #31]
 80062a6:	e0c3      	b.n	8006430 <UART_SetConfig+0x348>
 80062a8:	2310      	movs	r3, #16
 80062aa:	77fb      	strb	r3, [r7, #31]
 80062ac:	e0c0      	b.n	8006430 <UART_SetConfig+0x348>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	4a44      	ldr	r2, [pc, #272]	@ (80063c4 <UART_SetConfig+0x2dc>)
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d125      	bne.n	8006304 <UART_SetConfig+0x21c>
 80062b8:	4b3e      	ldr	r3, [pc, #248]	@ (80063b4 <UART_SetConfig+0x2cc>)
 80062ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062c6:	d017      	beq.n	80062f8 <UART_SetConfig+0x210>
 80062c8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80062cc:	d817      	bhi.n	80062fe <UART_SetConfig+0x216>
 80062ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062d2:	d00b      	beq.n	80062ec <UART_SetConfig+0x204>
 80062d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062d8:	d811      	bhi.n	80062fe <UART_SetConfig+0x216>
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d003      	beq.n	80062e6 <UART_SetConfig+0x1fe>
 80062de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062e2:	d006      	beq.n	80062f2 <UART_SetConfig+0x20a>
 80062e4:	e00b      	b.n	80062fe <UART_SetConfig+0x216>
 80062e6:	2300      	movs	r3, #0
 80062e8:	77fb      	strb	r3, [r7, #31]
 80062ea:	e0a1      	b.n	8006430 <UART_SetConfig+0x348>
 80062ec:	2302      	movs	r3, #2
 80062ee:	77fb      	strb	r3, [r7, #31]
 80062f0:	e09e      	b.n	8006430 <UART_SetConfig+0x348>
 80062f2:	2304      	movs	r3, #4
 80062f4:	77fb      	strb	r3, [r7, #31]
 80062f6:	e09b      	b.n	8006430 <UART_SetConfig+0x348>
 80062f8:	2308      	movs	r3, #8
 80062fa:	77fb      	strb	r3, [r7, #31]
 80062fc:	e098      	b.n	8006430 <UART_SetConfig+0x348>
 80062fe:	2310      	movs	r3, #16
 8006300:	77fb      	strb	r3, [r7, #31]
 8006302:	e095      	b.n	8006430 <UART_SetConfig+0x348>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a2f      	ldr	r2, [pc, #188]	@ (80063c8 <UART_SetConfig+0x2e0>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d125      	bne.n	800635a <UART_SetConfig+0x272>
 800630e:	4b29      	ldr	r3, [pc, #164]	@ (80063b4 <UART_SetConfig+0x2cc>)
 8006310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006314:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006318:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800631c:	d017      	beq.n	800634e <UART_SetConfig+0x266>
 800631e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006322:	d817      	bhi.n	8006354 <UART_SetConfig+0x26c>
 8006324:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006328:	d00b      	beq.n	8006342 <UART_SetConfig+0x25a>
 800632a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800632e:	d811      	bhi.n	8006354 <UART_SetConfig+0x26c>
 8006330:	2b00      	cmp	r3, #0
 8006332:	d003      	beq.n	800633c <UART_SetConfig+0x254>
 8006334:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006338:	d006      	beq.n	8006348 <UART_SetConfig+0x260>
 800633a:	e00b      	b.n	8006354 <UART_SetConfig+0x26c>
 800633c:	2301      	movs	r3, #1
 800633e:	77fb      	strb	r3, [r7, #31]
 8006340:	e076      	b.n	8006430 <UART_SetConfig+0x348>
 8006342:	2302      	movs	r3, #2
 8006344:	77fb      	strb	r3, [r7, #31]
 8006346:	e073      	b.n	8006430 <UART_SetConfig+0x348>
 8006348:	2304      	movs	r3, #4
 800634a:	77fb      	strb	r3, [r7, #31]
 800634c:	e070      	b.n	8006430 <UART_SetConfig+0x348>
 800634e:	2308      	movs	r3, #8
 8006350:	77fb      	strb	r3, [r7, #31]
 8006352:	e06d      	b.n	8006430 <UART_SetConfig+0x348>
 8006354:	2310      	movs	r3, #16
 8006356:	77fb      	strb	r3, [r7, #31]
 8006358:	e06a      	b.n	8006430 <UART_SetConfig+0x348>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1b      	ldr	r2, [pc, #108]	@ (80063cc <UART_SetConfig+0x2e4>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d138      	bne.n	80063d6 <UART_SetConfig+0x2ee>
 8006364:	4b13      	ldr	r3, [pc, #76]	@ (80063b4 <UART_SetConfig+0x2cc>)
 8006366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800636a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800636e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006372:	d017      	beq.n	80063a4 <UART_SetConfig+0x2bc>
 8006374:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006378:	d82a      	bhi.n	80063d0 <UART_SetConfig+0x2e8>
 800637a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800637e:	d00b      	beq.n	8006398 <UART_SetConfig+0x2b0>
 8006380:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006384:	d824      	bhi.n	80063d0 <UART_SetConfig+0x2e8>
 8006386:	2b00      	cmp	r3, #0
 8006388:	d003      	beq.n	8006392 <UART_SetConfig+0x2aa>
 800638a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800638e:	d006      	beq.n	800639e <UART_SetConfig+0x2b6>
 8006390:	e01e      	b.n	80063d0 <UART_SetConfig+0x2e8>
 8006392:	2300      	movs	r3, #0
 8006394:	77fb      	strb	r3, [r7, #31]
 8006396:	e04b      	b.n	8006430 <UART_SetConfig+0x348>
 8006398:	2302      	movs	r3, #2
 800639a:	77fb      	strb	r3, [r7, #31]
 800639c:	e048      	b.n	8006430 <UART_SetConfig+0x348>
 800639e:	2304      	movs	r3, #4
 80063a0:	77fb      	strb	r3, [r7, #31]
 80063a2:	e045      	b.n	8006430 <UART_SetConfig+0x348>
 80063a4:	2308      	movs	r3, #8
 80063a6:	77fb      	strb	r3, [r7, #31]
 80063a8:	e042      	b.n	8006430 <UART_SetConfig+0x348>
 80063aa:	bf00      	nop
 80063ac:	efff69f3 	.word	0xefff69f3
 80063b0:	40011000 	.word	0x40011000
 80063b4:	40023800 	.word	0x40023800
 80063b8:	40004400 	.word	0x40004400
 80063bc:	40004800 	.word	0x40004800
 80063c0:	40004c00 	.word	0x40004c00
 80063c4:	40005000 	.word	0x40005000
 80063c8:	40011400 	.word	0x40011400
 80063cc:	40007800 	.word	0x40007800
 80063d0:	2310      	movs	r3, #16
 80063d2:	77fb      	strb	r3, [r7, #31]
 80063d4:	e02c      	b.n	8006430 <UART_SetConfig+0x348>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a72      	ldr	r2, [pc, #456]	@ (80065a4 <UART_SetConfig+0x4bc>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d125      	bne.n	800642c <UART_SetConfig+0x344>
 80063e0:	4b71      	ldr	r3, [pc, #452]	@ (80065a8 <UART_SetConfig+0x4c0>)
 80063e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80063ea:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80063ee:	d017      	beq.n	8006420 <UART_SetConfig+0x338>
 80063f0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80063f4:	d817      	bhi.n	8006426 <UART_SetConfig+0x33e>
 80063f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063fa:	d00b      	beq.n	8006414 <UART_SetConfig+0x32c>
 80063fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006400:	d811      	bhi.n	8006426 <UART_SetConfig+0x33e>
 8006402:	2b00      	cmp	r3, #0
 8006404:	d003      	beq.n	800640e <UART_SetConfig+0x326>
 8006406:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800640a:	d006      	beq.n	800641a <UART_SetConfig+0x332>
 800640c:	e00b      	b.n	8006426 <UART_SetConfig+0x33e>
 800640e:	2300      	movs	r3, #0
 8006410:	77fb      	strb	r3, [r7, #31]
 8006412:	e00d      	b.n	8006430 <UART_SetConfig+0x348>
 8006414:	2302      	movs	r3, #2
 8006416:	77fb      	strb	r3, [r7, #31]
 8006418:	e00a      	b.n	8006430 <UART_SetConfig+0x348>
 800641a:	2304      	movs	r3, #4
 800641c:	77fb      	strb	r3, [r7, #31]
 800641e:	e007      	b.n	8006430 <UART_SetConfig+0x348>
 8006420:	2308      	movs	r3, #8
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e004      	b.n	8006430 <UART_SetConfig+0x348>
 8006426:	2310      	movs	r3, #16
 8006428:	77fb      	strb	r3, [r7, #31]
 800642a:	e001      	b.n	8006430 <UART_SetConfig+0x348>
 800642c:	2310      	movs	r3, #16
 800642e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	69db      	ldr	r3, [r3, #28]
 8006434:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006438:	d15b      	bne.n	80064f2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800643a:	7ffb      	ldrb	r3, [r7, #31]
 800643c:	2b08      	cmp	r3, #8
 800643e:	d828      	bhi.n	8006492 <UART_SetConfig+0x3aa>
 8006440:	a201      	add	r2, pc, #4	@ (adr r2, 8006448 <UART_SetConfig+0x360>)
 8006442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006446:	bf00      	nop
 8006448:	0800646d 	.word	0x0800646d
 800644c:	08006475 	.word	0x08006475
 8006450:	0800647d 	.word	0x0800647d
 8006454:	08006493 	.word	0x08006493
 8006458:	08006483 	.word	0x08006483
 800645c:	08006493 	.word	0x08006493
 8006460:	08006493 	.word	0x08006493
 8006464:	08006493 	.word	0x08006493
 8006468:	0800648b 	.word	0x0800648b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800646c:	f7fe f912 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 8006470:	61b8      	str	r0, [r7, #24]
        break;
 8006472:	e013      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006474:	f7fe f922 	bl	80046bc <HAL_RCC_GetPCLK2Freq>
 8006478:	61b8      	str	r0, [r7, #24]
        break;
 800647a:	e00f      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800647c:	4b4b      	ldr	r3, [pc, #300]	@ (80065ac <UART_SetConfig+0x4c4>)
 800647e:	61bb      	str	r3, [r7, #24]
        break;
 8006480:	e00c      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006482:	f7fd fff5 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 8006486:	61b8      	str	r0, [r7, #24]
        break;
 8006488:	e008      	b.n	800649c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800648a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800648e:	61bb      	str	r3, [r7, #24]
        break;
 8006490:	e004      	b.n	800649c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006492:	2300      	movs	r3, #0
 8006494:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	77bb      	strb	r3, [r7, #30]
        break;
 800649a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d074      	beq.n	800658c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	005a      	lsls	r2, r3, #1
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	085b      	lsrs	r3, r3, #1
 80064ac:	441a      	add	r2, r3
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064b8:	693b      	ldr	r3, [r7, #16]
 80064ba:	2b0f      	cmp	r3, #15
 80064bc:	d916      	bls.n	80064ec <UART_SetConfig+0x404>
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064c4:	d212      	bcs.n	80064ec <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	f023 030f 	bic.w	r3, r3, #15
 80064ce:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	085b      	lsrs	r3, r3, #1
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	f003 0307 	and.w	r3, r3, #7
 80064da:	b29a      	uxth	r2, r3
 80064dc:	89fb      	ldrh	r3, [r7, #14]
 80064de:	4313      	orrs	r3, r2
 80064e0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	89fa      	ldrh	r2, [r7, #14]
 80064e8:	60da      	str	r2, [r3, #12]
 80064ea:	e04f      	b.n	800658c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	77bb      	strb	r3, [r7, #30]
 80064f0:	e04c      	b.n	800658c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064f2:	7ffb      	ldrb	r3, [r7, #31]
 80064f4:	2b08      	cmp	r3, #8
 80064f6:	d828      	bhi.n	800654a <UART_SetConfig+0x462>
 80064f8:	a201      	add	r2, pc, #4	@ (adr r2, 8006500 <UART_SetConfig+0x418>)
 80064fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064fe:	bf00      	nop
 8006500:	08006525 	.word	0x08006525
 8006504:	0800652d 	.word	0x0800652d
 8006508:	08006535 	.word	0x08006535
 800650c:	0800654b 	.word	0x0800654b
 8006510:	0800653b 	.word	0x0800653b
 8006514:	0800654b 	.word	0x0800654b
 8006518:	0800654b 	.word	0x0800654b
 800651c:	0800654b 	.word	0x0800654b
 8006520:	08006543 	.word	0x08006543
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006524:	f7fe f8b6 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 8006528:	61b8      	str	r0, [r7, #24]
        break;
 800652a:	e013      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800652c:	f7fe f8c6 	bl	80046bc <HAL_RCC_GetPCLK2Freq>
 8006530:	61b8      	str	r0, [r7, #24]
        break;
 8006532:	e00f      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006534:	4b1d      	ldr	r3, [pc, #116]	@ (80065ac <UART_SetConfig+0x4c4>)
 8006536:	61bb      	str	r3, [r7, #24]
        break;
 8006538:	e00c      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800653a:	f7fd ff99 	bl	8004470 <HAL_RCC_GetSysClockFreq>
 800653e:	61b8      	str	r0, [r7, #24]
        break;
 8006540:	e008      	b.n	8006554 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006542:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006546:	61bb      	str	r3, [r7, #24]
        break;
 8006548:	e004      	b.n	8006554 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800654a:	2300      	movs	r3, #0
 800654c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800654e:	2301      	movs	r3, #1
 8006550:	77bb      	strb	r3, [r7, #30]
        break;
 8006552:	bf00      	nop
    }

    if (pclk != 0U)
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d018      	beq.n	800658c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	085a      	lsrs	r2, r3, #1
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	441a      	add	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	fbb2 f3f3 	udiv	r3, r2, r3
 800656c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	2b0f      	cmp	r3, #15
 8006572:	d909      	bls.n	8006588 <UART_SetConfig+0x4a0>
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800657a:	d205      	bcs.n	8006588 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	b29a      	uxth	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	60da      	str	r2, [r3, #12]
 8006586:	e001      	b.n	800658c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2200      	movs	r2, #0
 8006590:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2200      	movs	r2, #0
 8006596:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006598:	7fbb      	ldrb	r3, [r7, #30]
}
 800659a:	4618      	mov	r0, r3
 800659c:	3720      	adds	r7, #32
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	40007c00 	.word	0x40007c00
 80065a8:	40023800 	.word	0x40023800
 80065ac:	00f42400 	.word	0x00f42400

080065b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065bc:	f003 0301 	and.w	r3, r3, #1
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d00a      	beq.n	80065da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00a      	beq.n	80065fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	430a      	orrs	r2, r1
 80065fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006600:	f003 0304 	and.w	r3, r3, #4
 8006604:	2b00      	cmp	r3, #0
 8006606:	d00a      	beq.n	800661e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	430a      	orrs	r2, r1
 800661c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006622:	f003 0308 	and.w	r3, r3, #8
 8006626:	2b00      	cmp	r3, #0
 8006628:	d00a      	beq.n	8006640 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006644:	f003 0310 	and.w	r3, r3, #16
 8006648:	2b00      	cmp	r3, #0
 800664a:	d00a      	beq.n	8006662 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	689b      	ldr	r3, [r3, #8]
 8006652:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	430a      	orrs	r2, r1
 8006660:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00a      	beq.n	8006684 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	430a      	orrs	r2, r1
 8006682:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800668c:	2b00      	cmp	r3, #0
 800668e:	d01a      	beq.n	80066c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80066ae:	d10a      	bne.n	80066c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
 80066b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	430a      	orrs	r2, r1
 80066c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	430a      	orrs	r2, r1
 80066e6:	605a      	str	r2, [r3, #4]
  }
}
 80066e8:	bf00      	nop
 80066ea:	370c      	adds	r7, #12
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af02      	add	r7, sp, #8
 80066fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006704:	f7fb ff58 	bl	80025b8 <HAL_GetTick>
 8006708:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0308 	and.w	r3, r3, #8
 8006714:	2b08      	cmp	r3, #8
 8006716:	d10e      	bne.n	8006736 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006718:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800671c:	9300      	str	r3, [sp, #0]
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 f831 	bl	800678e <UART_WaitOnFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006732:	2303      	movs	r3, #3
 8006734:	e027      	b.n	8006786 <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0304 	and.w	r3, r3, #4
 8006740:	2b04      	cmp	r3, #4
 8006742:	d10e      	bne.n	8006762 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006744:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f81b 	bl	800678e <UART_WaitOnFlagUntilTimeout>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e011      	b.n	8006786 <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2220      	movs	r2, #32
 8006766:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2220      	movs	r2, #32
 800676c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2200      	movs	r2, #0
 8006774:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}

0800678e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800678e:	b580      	push	{r7, lr}
 8006790:	b09c      	sub	sp, #112	@ 0x70
 8006792:	af00      	add	r7, sp, #0
 8006794:	60f8      	str	r0, [r7, #12]
 8006796:	60b9      	str	r1, [r7, #8]
 8006798:	603b      	str	r3, [r7, #0]
 800679a:	4613      	mov	r3, r2
 800679c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800679e:	e0a7      	b.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a6:	f000 80a3 	beq.w	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067aa:	f7fb ff05 	bl	80025b8 <HAL_GetTick>
 80067ae:	4602      	mov	r2, r0
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d302      	bcc.n	80067c0 <UART_WaitOnFlagUntilTimeout+0x32>
 80067ba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d13f      	bne.n	8006840 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80067ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067d0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80067d4:	667b      	str	r3, [r7, #100]	@ 0x64
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	461a      	mov	r2, r3
 80067dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067de:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80067e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e2:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80067e4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80067e6:	e841 2300 	strex	r3, r2, [r1]
 80067ea:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80067ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d1e6      	bne.n	80067c0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	3308      	adds	r3, #8
 80067f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067fc:	e853 3f00 	ldrex	r3, [r3]
 8006800:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006802:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006804:	f023 0301 	bic.w	r3, r3, #1
 8006808:	663b      	str	r3, [r7, #96]	@ 0x60
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	3308      	adds	r3, #8
 8006810:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006812:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006814:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006816:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006818:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800681a:	e841 2300 	strex	r3, r2, [r1]
 800681e:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1e5      	bne.n	80067f2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2220      	movs	r2, #32
 800682a:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2220      	movs	r2, #32
 8006830:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2200      	movs	r2, #0
 8006838:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800683c:	2303      	movs	r3, #3
 800683e:	e068      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f003 0304 	and.w	r3, r3, #4
 800684a:	2b00      	cmp	r3, #0
 800684c:	d050      	beq.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800685c:	d148      	bne.n	80068f0 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006866:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006870:	e853 3f00 	ldrex	r3, [r3]
 8006874:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006878:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800687c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	461a      	mov	r2, r3
 8006884:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006886:	637b      	str	r3, [r7, #52]	@ 0x34
 8006888:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800688a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800688c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800688e:	e841 2300 	strex	r3, r2, [r1]
 8006892:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006896:	2b00      	cmp	r3, #0
 8006898:	d1e6      	bne.n	8006868 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3308      	adds	r3, #8
 80068a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	e853 3f00 	ldrex	r3, [r3]
 80068a8:	613b      	str	r3, [r7, #16]
   return(result);
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	f023 0301 	bic.w	r3, r3, #1
 80068b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	3308      	adds	r3, #8
 80068b8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80068ba:	623a      	str	r2, [r7, #32]
 80068bc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068be:	69f9      	ldr	r1, [r7, #28]
 80068c0:	6a3a      	ldr	r2, [r7, #32]
 80068c2:	e841 2300 	strex	r3, r2, [r1]
 80068c6:	61bb      	str	r3, [r7, #24]
   return(result);
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d1e5      	bne.n	800689a <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2220      	movs	r2, #32
 80068d2:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2220      	movs	r2, #32
 80068e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80068ec:	2303      	movs	r3, #3
 80068ee:	e010      	b.n	8006912 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	69da      	ldr	r2, [r3, #28]
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4013      	ands	r3, r2
 80068fa:	68ba      	ldr	r2, [r7, #8]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	bf0c      	ite	eq
 8006900:	2301      	moveq	r3, #1
 8006902:	2300      	movne	r3, #0
 8006904:	b2db      	uxtb	r3, r3
 8006906:	461a      	mov	r2, r3
 8006908:	79fb      	ldrb	r3, [r7, #7]
 800690a:	429a      	cmp	r2, r3
 800690c:	f43f af48 	beq.w	80067a0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3770      	adds	r7, #112	@ 0x70
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800691a:	b480      	push	{r7}
 800691c:	b085      	sub	sp, #20
 800691e:	af00      	add	r7, sp, #0
 8006920:	4603      	mov	r3, r0
 8006922:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006924:	2300      	movs	r3, #0
 8006926:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006928:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800692c:	2b84      	cmp	r3, #132	@ 0x84
 800692e:	d005      	beq.n	800693c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006930:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	4413      	add	r3, r2
 8006938:	3303      	adds	r3, #3
 800693a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800693c:	68fb      	ldr	r3, [r7, #12]
}
 800693e:	4618      	mov	r0, r3
 8006940:	3714      	adds	r7, #20
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr

0800694a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800694a:	b480      	push	{r7}
 800694c:	b083      	sub	sp, #12
 800694e:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006950:	f3ef 8305 	mrs	r3, IPSR
 8006954:	607b      	str	r3, [r7, #4]
  return(result);
 8006956:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006958:	2b00      	cmp	r3, #0
 800695a:	bf14      	ite	ne
 800695c:	2301      	movne	r3, #1
 800695e:	2300      	moveq	r3, #0
 8006960:	b2db      	uxtb	r3, r3
}
 8006962:	4618      	mov	r0, r3
 8006964:	370c      	adds	r7, #12
 8006966:	46bd      	mov	sp, r7
 8006968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696c:	4770      	bx	lr

0800696e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006972:	f001 fb55 	bl	8008020 <vTaskStartScheduler>
  
  return osOK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	bd80      	pop	{r7, pc}

0800697c <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8006980:	f7ff ffe3 	bl	800694a <inHandlerMode>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800698a:	f001 fc53 	bl	8008234 <xTaskGetTickCountFromISR>
 800698e:	4603      	mov	r3, r0
 8006990:	e002      	b.n	8006998 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8006992:	f001 fc3f 	bl	8008214 <xTaskGetTickCount>
 8006996:	4603      	mov	r3, r0
  }
}
 8006998:	4618      	mov	r0, r3
 800699a:	bd80      	pop	{r7, pc}

0800699c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800699c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800699e:	b087      	sub	sp, #28
 80069a0:	af02      	add	r7, sp, #8
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	685c      	ldr	r4, [r3, #4]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069b2:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80069ba:	4618      	mov	r0, r3
 80069bc:	f7ff ffad 	bl	800691a <makeFreeRtosPriority>
 80069c0:	4602      	mov	r2, r0
 80069c2:	f107 030c 	add.w	r3, r7, #12
 80069c6:	9301      	str	r3, [sp, #4]
 80069c8:	9200      	str	r2, [sp, #0]
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	4632      	mov	r2, r6
 80069ce:	4629      	mov	r1, r5
 80069d0:	4620      	mov	r0, r4
 80069d2:	f001 f931 	bl	8007c38 <xTaskCreate>
 80069d6:	4603      	mov	r3, r0
 80069d8:	2b01      	cmp	r3, #1
 80069da:	d001      	beq.n	80069e0 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80069dc:	2300      	movs	r3, #0
 80069de:	e000      	b.n	80069e2 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80069e0:	68fb      	ldr	r3, [r7, #12]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080069ea <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b084      	sub	sp, #16
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d001      	beq.n	8006a00 <osDelay+0x16>
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	e000      	b.n	8006a02 <osDelay+0x18>
 8006a00:	2301      	movs	r3, #1
 8006a02:	4618      	mov	r0, r3
 8006a04:	f001 fad4 	bl	8007fb0 <vTaskDelay>
  
  return osOK;
 8006a08:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
    return xSemaphoreCreateMutex(); 
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
#else  
    return xSemaphoreCreateMutex(); 
 8006a1a:	2001      	movs	r0, #1
 8006a1c:	f000 fafe 	bl	800701c <xQueueCreateMutex>
 8006a20:	4603      	mov	r3, r0
#endif
#else
  return NULL;
#endif
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	3708      	adds	r7, #8
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd80      	pop	{r7, pc}
	...

08006a2c <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006a36:	2300      	movs	r3, #0
 8006a38:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d101      	bne.n	8006a44 <osMutexWait+0x18>
    return osErrorParameter;
 8006a40:	2380      	movs	r3, #128	@ 0x80
 8006a42:	e03a      	b.n	8006aba <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8006a44:	2300      	movs	r3, #0
 8006a46:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4e:	d103      	bne.n	8006a58 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8006a50:	f04f 33ff 	mov.w	r3, #4294967295
 8006a54:	60fb      	str	r3, [r7, #12]
 8006a56:	e009      	b.n	8006a6c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d006      	beq.n	8006a6c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d101      	bne.n	8006a6c <osMutexWait+0x40>
      ticks = 1;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006a6c:	f7ff ff6d 	bl	800694a <inHandlerMode>
 8006a70:	4603      	mov	r3, r0
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d017      	beq.n	8006aa6 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006a76:	f107 0308 	add.w	r3, r7, #8
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	2100      	movs	r1, #0
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 ff2a 	bl	80078d8 <xQueueReceiveFromISR>
 8006a84:	4603      	mov	r3, r0
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d001      	beq.n	8006a8e <osMutexWait+0x62>
      return osErrorOS;
 8006a8a:	23ff      	movs	r3, #255	@ 0xff
 8006a8c:	e015      	b.n	8006aba <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d011      	beq.n	8006ab8 <osMutexWait+0x8c>
 8006a94:	4b0b      	ldr	r3, [pc, #44]	@ (8006ac4 <osMutexWait+0x98>)
 8006a96:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	f3bf 8f4f 	dsb	sy
 8006aa0:	f3bf 8f6f 	isb	sy
 8006aa4:	e008      	b.n	8006ab8 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8006aa6:	68f9      	ldr	r1, [r7, #12]
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f000 fdfd 	bl	80076a8 <xQueueSemaphoreTake>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d001      	beq.n	8006ab8 <osMutexWait+0x8c>
    return osErrorOS;
 8006ab4:	23ff      	movs	r3, #255	@ 0xff
 8006ab6:	e000      	b.n	8006aba <osMutexWait+0x8e>
  }
  
  return osOK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3710      	adds	r7, #16
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	e000ed04 	.word	0xe000ed04

08006ac8 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8006ad8:	f7ff ff37 	bl	800694a <inHandlerMode>
 8006adc:	4603      	mov	r3, r0
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d016      	beq.n	8006b10 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006ae2:	f107 0308 	add.w	r3, r7, #8
 8006ae6:	4619      	mov	r1, r3
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f000 fc5c 	bl	80073a6 <xQueueGiveFromISR>
 8006aee:	4603      	mov	r3, r0
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d001      	beq.n	8006af8 <osMutexRelease+0x30>
      return osErrorOS;
 8006af4:	23ff      	movs	r3, #255	@ 0xff
 8006af6:	e017      	b.n	8006b28 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d013      	beq.n	8006b26 <osMutexRelease+0x5e>
 8006afe:	4b0c      	ldr	r3, [pc, #48]	@ (8006b30 <osMutexRelease+0x68>)
 8006b00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b04:	601a      	str	r2, [r3, #0]
 8006b06:	f3bf 8f4f 	dsb	sy
 8006b0a:	f3bf 8f6f 	isb	sy
 8006b0e:	e00a      	b.n	8006b26 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006b10:	2300      	movs	r3, #0
 8006b12:	2200      	movs	r2, #0
 8006b14:	2100      	movs	r1, #0
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 fa98 	bl	800704c <xQueueGenericSend>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d001      	beq.n	8006b26 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8006b22:	23ff      	movs	r3, #255	@ 0xff
 8006b24:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8006b26:	68fb      	ldr	r3, [r7, #12]
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3710      	adds	r7, #16
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	e000ed04 	.word	0xe000ed04

08006b34 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b082      	sub	sp, #8
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
  }
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6818      	ldr	r0, [r3, #0]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	2200      	movs	r2, #0
 8006b48:	4619      	mov	r1, r3
 8006b4a:	f000 f9ef 	bl	8006f2c <xQueueGenericCreate>
 8006b4e:	4603      	mov	r3, r0
#endif
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3708      	adds	r7, #8
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b086      	sub	sp, #24
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8006b64:	2300      	movs	r3, #0
 8006b66:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <osMessagePut+0x1e>
    ticks = 1;
 8006b72:	2301      	movs	r3, #1
 8006b74:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8006b76:	f7ff fee8 	bl	800694a <inHandlerMode>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d018      	beq.n	8006bb2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8006b80:	f107 0210 	add.w	r2, r7, #16
 8006b84:	f107 0108 	add.w	r1, r7, #8
 8006b88:	2300      	movs	r3, #0
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f000 fb68 	bl	8007260 <xQueueGenericSendFromISR>
 8006b90:	4603      	mov	r3, r0
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d001      	beq.n	8006b9a <osMessagePut+0x42>
      return osErrorOS;
 8006b96:	23ff      	movs	r3, #255	@ 0xff
 8006b98:	e018      	b.n	8006bcc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d014      	beq.n	8006bca <osMessagePut+0x72>
 8006ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8006bd4 <osMessagePut+0x7c>)
 8006ba2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ba6:	601a      	str	r2, [r3, #0]
 8006ba8:	f3bf 8f4f 	dsb	sy
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	e00b      	b.n	8006bca <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8006bb2:	f107 0108 	add.w	r1, r7, #8
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	697a      	ldr	r2, [r7, #20]
 8006bba:	68f8      	ldr	r0, [r7, #12]
 8006bbc:	f000 fa46 	bl	800704c <xQueueGenericSend>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d001      	beq.n	8006bca <osMessagePut+0x72>
      return osErrorOS;
 8006bc6:	23ff      	movs	r3, #255	@ 0xff
 8006bc8:	e000      	b.n	8006bcc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8006bca:	2300      	movs	r3, #0
}
 8006bcc:	4618      	mov	r0, r3
 8006bce:	3718      	adds	r7, #24
 8006bd0:	46bd      	mov	sp, r7
 8006bd2:	bd80      	pop	{r7, pc}
 8006bd4:	e000ed04 	.word	0xe000ed04

08006bd8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8006bd8:	b590      	push	{r4, r7, lr}
 8006bda:	b08b      	sub	sp, #44	@ 0x2c
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8006be8:	2300      	movs	r3, #0
 8006bea:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d10a      	bne.n	8006c08 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8006bf2:	2380      	movs	r3, #128	@ 0x80
 8006bf4:	617b      	str	r3, [r7, #20]
    return event;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	461c      	mov	r4, r3
 8006bfa:	f107 0314 	add.w	r3, r7, #20
 8006bfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006c02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006c06:	e054      	b.n	8006cb2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c16:	d103      	bne.n	8006c20 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8006c18:	f04f 33ff 	mov.w	r3, #4294967295
 8006c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c1e:	e009      	b.n	8006c34 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d006      	beq.n	8006c34 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8006c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <osMessageGet+0x5c>
      ticks = 1;
 8006c30:	2301      	movs	r3, #1
 8006c32:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8006c34:	f7ff fe89 	bl	800694a <inHandlerMode>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d01c      	beq.n	8006c78 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8006c3e:	f107 0220 	add.w	r2, r7, #32
 8006c42:	f107 0314 	add.w	r3, r7, #20
 8006c46:	3304      	adds	r3, #4
 8006c48:	4619      	mov	r1, r3
 8006c4a:	68b8      	ldr	r0, [r7, #8]
 8006c4c:	f000 fe44 	bl	80078d8 <xQueueReceiveFromISR>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d102      	bne.n	8006c5c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8006c56:	2310      	movs	r3, #16
 8006c58:	617b      	str	r3, [r7, #20]
 8006c5a:	e001      	b.n	8006c60 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006c60:	6a3b      	ldr	r3, [r7, #32]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d01d      	beq.n	8006ca2 <osMessageGet+0xca>
 8006c66:	4b15      	ldr	r3, [pc, #84]	@ (8006cbc <osMessageGet+0xe4>)
 8006c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	f3bf 8f4f 	dsb	sy
 8006c72:	f3bf 8f6f 	isb	sy
 8006c76:	e014      	b.n	8006ca2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8006c78:	f107 0314 	add.w	r3, r7, #20
 8006c7c:	3304      	adds	r3, #4
 8006c7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c80:	4619      	mov	r1, r3
 8006c82:	68b8      	ldr	r0, [r7, #8]
 8006c84:	f000 fc28 	bl	80074d8 <xQueueReceive>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	2b01      	cmp	r3, #1
 8006c8c:	d102      	bne.n	8006c94 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8006c8e:	2310      	movs	r3, #16
 8006c90:	617b      	str	r3, [r7, #20]
 8006c92:	e006      	b.n	8006ca2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <osMessageGet+0xc6>
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	e000      	b.n	8006ca0 <osMessageGet+0xc8>
 8006c9e:	2340      	movs	r3, #64	@ 0x40
 8006ca0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	461c      	mov	r4, r3
 8006ca6:	f107 0314 	add.w	r3, r7, #20
 8006caa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006cae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8006cb2:	68f8      	ldr	r0, [r7, #12]
 8006cb4:	372c      	adds	r7, #44	@ 0x2c
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd90      	pop	{r4, r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	e000ed04 	.word	0xe000ed04

08006cc0 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <osDelayUntil+0x18>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	e000      	b.n	8006cda <osDelayUntil+0x1a>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4619      	mov	r1, r3
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f001 f8e1 	bl	8007ea4 <vTaskDelayUntil>
  
  return osOK;
 8006ce2:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3710      	adds	r7, #16
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}

08006cec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f103 0208 	add.w	r2, r3, #8
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f04f 32ff 	mov.w	r2, #4294967295
 8006d04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f103 0208 	add.w	r2, r3, #8
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f103 0208 	add.w	r2, r3, #8
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d3a:	bf00      	nop
 8006d3c:	370c      	adds	r7, #12
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d46:	b480      	push	{r7}
 8006d48:	b085      	sub	sp, #20
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	689a      	ldr	r2, [r3, #8]
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	683a      	ldr	r2, [r7, #0]
 8006d6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	687a      	ldr	r2, [r7, #4]
 8006d76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	601a      	str	r2, [r3, #0]
}
 8006d82:	bf00      	nop
 8006d84:	3714      	adds	r7, #20
 8006d86:	46bd      	mov	sp, r7
 8006d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8c:	4770      	bx	lr

08006d8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b085      	sub	sp, #20
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
 8006d96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006d9e:	68bb      	ldr	r3, [r7, #8]
 8006da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006da4:	d103      	bne.n	8006dae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	691b      	ldr	r3, [r3, #16]
 8006daa:	60fb      	str	r3, [r7, #12]
 8006dac:	e00c      	b.n	8006dc8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	3308      	adds	r3, #8
 8006db2:	60fb      	str	r3, [r7, #12]
 8006db4:	e002      	b.n	8006dbc <vListInsert+0x2e>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	685b      	ldr	r3, [r3, #4]
 8006dba:	60fb      	str	r3, [r7, #12]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d2f6      	bcs.n	8006db6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	683a      	ldr	r2, [r7, #0]
 8006dd6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006de4:	683b      	ldr	r3, [r7, #0]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	1c5a      	adds	r2, r3, #1
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	601a      	str	r2, [r3, #0]
}
 8006df4:	bf00      	nop
 8006df6:	3714      	adds	r7, #20
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e00:	b480      	push	{r7}
 8006e02:	b085      	sub	sp, #20
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	691b      	ldr	r3, [r3, #16]
 8006e0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6892      	ldr	r2, [r2, #8]
 8006e16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	689b      	ldr	r3, [r3, #8]
 8006e1c:	687a      	ldr	r2, [r7, #4]
 8006e1e:	6852      	ldr	r2, [r2, #4]
 8006e20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d103      	bne.n	8006e34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	689a      	ldr	r2, [r3, #8]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	1e5a      	subs	r2, r3, #1
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
}
 8006e48:	4618      	mov	r0, r3
 8006e4a:	3714      	adds	r7, #20
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e52:	4770      	bx	lr

08006e54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
 8006e5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d10d      	bne.n	8006e84 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006e68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e6c:	b672      	cpsid	i
 8006e6e:	f383 8811 	msr	BASEPRI, r3
 8006e72:	f3bf 8f6f 	isb	sy
 8006e76:	f3bf 8f4f 	dsb	sy
 8006e7a:	b662      	cpsie	i
 8006e7c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006e7e:	bf00      	nop
 8006e80:	bf00      	nop
 8006e82:	e7fd      	b.n	8006e80 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8006e84:	f002 f822 	bl	8008ecc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e90:	68f9      	ldr	r1, [r7, #12]
 8006e92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006e94:	fb01 f303 	mul.w	r3, r1, r3
 8006e98:	441a      	add	r2, r3
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb4:	3b01      	subs	r3, #1
 8006eb6:	68f9      	ldr	r1, [r7, #12]
 8006eb8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006eba:	fb01 f303 	mul.w	r3, r1, r3
 8006ebe:	441a      	add	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	22ff      	movs	r2, #255	@ 0xff
 8006ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	22ff      	movs	r2, #255	@ 0xff
 8006ed0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d114      	bne.n	8006f04 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d01a      	beq.n	8006f18 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	3310      	adds	r3, #16
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	f001 faf8 	bl	80084dc <xTaskRemoveFromEventList>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d012      	beq.n	8006f18 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8006f28 <xQueueGenericReset+0xd4>)
 8006ef4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	f3bf 8f6f 	isb	sy
 8006f02:	e009      	b.n	8006f18 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	3310      	adds	r3, #16
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7ff feef 	bl	8006cec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	3324      	adds	r3, #36	@ 0x24
 8006f12:	4618      	mov	r0, r3
 8006f14:	f7ff feea 	bl	8006cec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f18:	f002 f80e 	bl	8008f38 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f1c:	2301      	movs	r3, #1
}
 8006f1e:	4618      	mov	r0, r3
 8006f20:	3710      	adds	r7, #16
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	e000ed04 	.word	0xe000ed04

08006f2c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b08a      	sub	sp, #40	@ 0x28
 8006f30:	af02      	add	r7, sp, #8
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	4613      	mov	r3, r2
 8006f38:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d10d      	bne.n	8006f5c <xQueueGenericCreate+0x30>
	__asm volatile
 8006f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f44:	b672      	cpsid	i
 8006f46:	f383 8811 	msr	BASEPRI, r3
 8006f4a:	f3bf 8f6f 	isb	sy
 8006f4e:	f3bf 8f4f 	dsb	sy
 8006f52:	b662      	cpsie	i
 8006f54:	613b      	str	r3, [r7, #16]
}
 8006f56:	bf00      	nop
 8006f58:	bf00      	nop
 8006f5a:	e7fd      	b.n	8006f58 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d102      	bne.n	8006f68 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8006f62:	2300      	movs	r3, #0
 8006f64:	61fb      	str	r3, [r7, #28]
 8006f66:	e004      	b.n	8006f72 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	68ba      	ldr	r2, [r7, #8]
 8006f6c:	fb02 f303 	mul.w	r3, r2, r3
 8006f70:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	3348      	adds	r3, #72	@ 0x48
 8006f76:	4618      	mov	r0, r3
 8006f78:	f002 f8d6 	bl	8009128 <pvPortMalloc>
 8006f7c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006f7e:	69bb      	ldr	r3, [r7, #24]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00d      	beq.n	8006fa0 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f88:	697b      	ldr	r3, [r7, #20]
 8006f8a:	3348      	adds	r3, #72	@ 0x48
 8006f8c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006f8e:	79fa      	ldrb	r2, [r7, #7]
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	9300      	str	r3, [sp, #0]
 8006f94:	4613      	mov	r3, r2
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	68b9      	ldr	r1, [r7, #8]
 8006f9a:	68f8      	ldr	r0, [r7, #12]
 8006f9c:	f000 f805 	bl	8006faa <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006fa0:	69bb      	ldr	r3, [r7, #24]
	}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3720      	adds	r7, #32
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}

08006faa <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b084      	sub	sp, #16
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	60f8      	str	r0, [r7, #12]
 8006fb2:	60b9      	str	r1, [r7, #8]
 8006fb4:	607a      	str	r2, [r7, #4]
 8006fb6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d103      	bne.n	8006fc6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006fbe:	69bb      	ldr	r3, [r7, #24]
 8006fc0:	69ba      	ldr	r2, [r7, #24]
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	e002      	b.n	8006fcc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006fcc:	69bb      	ldr	r3, [r7, #24]
 8006fce:	68fa      	ldr	r2, [r7, #12]
 8006fd0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006fd2:	69bb      	ldr	r3, [r7, #24]
 8006fd4:	68ba      	ldr	r2, [r7, #8]
 8006fd6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006fd8:	2101      	movs	r1, #1
 8006fda:	69b8      	ldr	r0, [r7, #24]
 8006fdc:	f7ff ff3a 	bl	8006e54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006fe0:	bf00      	nop
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}

08006fe8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b082      	sub	sp, #8
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00e      	beq.n	8007014 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2200      	movs	r2, #0
 8007000:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007008:	2300      	movs	r3, #0
 800700a:	2200      	movs	r2, #0
 800700c:	2100      	movs	r1, #0
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f000 f81c 	bl	800704c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007014:	bf00      	nop
 8007016:	3708      	adds	r7, #8
 8007018:	46bd      	mov	sp, r7
 800701a:	bd80      	pop	{r7, pc}

0800701c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800701c:	b580      	push	{r7, lr}
 800701e:	b086      	sub	sp, #24
 8007020:	af00      	add	r7, sp, #0
 8007022:	4603      	mov	r3, r0
 8007024:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007026:	2301      	movs	r3, #1
 8007028:	617b      	str	r3, [r7, #20]
 800702a:	2300      	movs	r3, #0
 800702c:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800702e:	79fb      	ldrb	r3, [r7, #7]
 8007030:	461a      	mov	r2, r3
 8007032:	6939      	ldr	r1, [r7, #16]
 8007034:	6978      	ldr	r0, [r7, #20]
 8007036:	f7ff ff79 	bl	8006f2c <xQueueGenericCreate>
 800703a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800703c:	68f8      	ldr	r0, [r7, #12]
 800703e:	f7ff ffd3 	bl	8006fe8 <prvInitialiseMutex>

		return xNewQueue;
 8007042:	68fb      	ldr	r3, [r7, #12]
	}
 8007044:	4618      	mov	r0, r3
 8007046:	3718      	adds	r7, #24
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b08e      	sub	sp, #56	@ 0x38
 8007050:	af00      	add	r7, sp, #0
 8007052:	60f8      	str	r0, [r7, #12]
 8007054:	60b9      	str	r1, [r7, #8]
 8007056:	607a      	str	r2, [r7, #4]
 8007058:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800705a:	2300      	movs	r3, #0
 800705c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007064:	2b00      	cmp	r3, #0
 8007066:	d10d      	bne.n	8007084 <xQueueGenericSend+0x38>
	__asm volatile
 8007068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706c:	b672      	cpsid	i
 800706e:	f383 8811 	msr	BASEPRI, r3
 8007072:	f3bf 8f6f 	isb	sy
 8007076:	f3bf 8f4f 	dsb	sy
 800707a:	b662      	cpsie	i
 800707c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800707e:	bf00      	nop
 8007080:	bf00      	nop
 8007082:	e7fd      	b.n	8007080 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d103      	bne.n	8007092 <xQueueGenericSend+0x46>
 800708a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800708c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708e:	2b00      	cmp	r3, #0
 8007090:	d101      	bne.n	8007096 <xQueueGenericSend+0x4a>
 8007092:	2301      	movs	r3, #1
 8007094:	e000      	b.n	8007098 <xQueueGenericSend+0x4c>
 8007096:	2300      	movs	r3, #0
 8007098:	2b00      	cmp	r3, #0
 800709a:	d10d      	bne.n	80070b8 <xQueueGenericSend+0x6c>
	__asm volatile
 800709c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a0:	b672      	cpsid	i
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	b662      	cpsie	i
 80070b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80070b2:	bf00      	nop
 80070b4:	bf00      	nop
 80070b6:	e7fd      	b.n	80070b4 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	2b02      	cmp	r3, #2
 80070bc:	d103      	bne.n	80070c6 <xQueueGenericSend+0x7a>
 80070be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d101      	bne.n	80070ca <xQueueGenericSend+0x7e>
 80070c6:	2301      	movs	r3, #1
 80070c8:	e000      	b.n	80070cc <xQueueGenericSend+0x80>
 80070ca:	2300      	movs	r3, #0
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d10d      	bne.n	80070ec <xQueueGenericSend+0xa0>
	__asm volatile
 80070d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070d4:	b672      	cpsid	i
 80070d6:	f383 8811 	msr	BASEPRI, r3
 80070da:	f3bf 8f6f 	isb	sy
 80070de:	f3bf 8f4f 	dsb	sy
 80070e2:	b662      	cpsie	i
 80070e4:	623b      	str	r3, [r7, #32]
}
 80070e6:	bf00      	nop
 80070e8:	bf00      	nop
 80070ea:	e7fd      	b.n	80070e8 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80070ec:	f001 fb9c 	bl	8008828 <xTaskGetSchedulerState>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d102      	bne.n	80070fc <xQueueGenericSend+0xb0>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d101      	bne.n	8007100 <xQueueGenericSend+0xb4>
 80070fc:	2301      	movs	r3, #1
 80070fe:	e000      	b.n	8007102 <xQueueGenericSend+0xb6>
 8007100:	2300      	movs	r3, #0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d10d      	bne.n	8007122 <xQueueGenericSend+0xd6>
	__asm volatile
 8007106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710a:	b672      	cpsid	i
 800710c:	f383 8811 	msr	BASEPRI, r3
 8007110:	f3bf 8f6f 	isb	sy
 8007114:	f3bf 8f4f 	dsb	sy
 8007118:	b662      	cpsie	i
 800711a:	61fb      	str	r3, [r7, #28]
}
 800711c:	bf00      	nop
 800711e:	bf00      	nop
 8007120:	e7fd      	b.n	800711e <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007122:	f001 fed3 	bl	8008ecc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007128:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800712a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800712c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800712e:	429a      	cmp	r2, r3
 8007130:	d302      	bcc.n	8007138 <xQueueGenericSend+0xec>
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	2b02      	cmp	r3, #2
 8007136:	d129      	bne.n	800718c <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	68b9      	ldr	r1, [r7, #8]
 800713c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800713e:	f000 fc6b 	bl	8007a18 <prvCopyDataToQueue>
 8007142:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007148:	2b00      	cmp	r3, #0
 800714a:	d010      	beq.n	800716e <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800714c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714e:	3324      	adds	r3, #36	@ 0x24
 8007150:	4618      	mov	r0, r3
 8007152:	f001 f9c3 	bl	80084dc <xTaskRemoveFromEventList>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d013      	beq.n	8007184 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800715c:	4b3f      	ldr	r3, [pc, #252]	@ (800725c <xQueueGenericSend+0x210>)
 800715e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	f3bf 8f4f 	dsb	sy
 8007168:	f3bf 8f6f 	isb	sy
 800716c:	e00a      	b.n	8007184 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800716e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007170:	2b00      	cmp	r3, #0
 8007172:	d007      	beq.n	8007184 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007174:	4b39      	ldr	r3, [pc, #228]	@ (800725c <xQueueGenericSend+0x210>)
 8007176:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800717a:	601a      	str	r2, [r3, #0]
 800717c:	f3bf 8f4f 	dsb	sy
 8007180:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007184:	f001 fed8 	bl	8008f38 <vPortExitCritical>
				return pdPASS;
 8007188:	2301      	movs	r3, #1
 800718a:	e063      	b.n	8007254 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d103      	bne.n	800719a <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007192:	f001 fed1 	bl	8008f38 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007196:	2300      	movs	r3, #0
 8007198:	e05c      	b.n	8007254 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800719a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800719c:	2b00      	cmp	r3, #0
 800719e:	d106      	bne.n	80071ae <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80071a0:	f107 0314 	add.w	r3, r7, #20
 80071a4:	4618      	mov	r0, r3
 80071a6:	f001 f9ff 	bl	80085a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80071aa:	2301      	movs	r3, #1
 80071ac:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80071ae:	f001 fec3 	bl	8008f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80071b2:	f000 ff81 	bl	80080b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80071b6:	f001 fe89 	bl	8008ecc <vPortEnterCritical>
 80071ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071c0:	b25b      	sxtb	r3, r3
 80071c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071c6:	d103      	bne.n	80071d0 <xQueueGenericSend+0x184>
 80071c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071ca:	2200      	movs	r2, #0
 80071cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071d6:	b25b      	sxtb	r3, r3
 80071d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071dc:	d103      	bne.n	80071e6 <xQueueGenericSend+0x19a>
 80071de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071e0:	2200      	movs	r2, #0
 80071e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071e6:	f001 fea7 	bl	8008f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80071ea:	1d3a      	adds	r2, r7, #4
 80071ec:	f107 0314 	add.w	r3, r7, #20
 80071f0:	4611      	mov	r1, r2
 80071f2:	4618      	mov	r0, r3
 80071f4:	f001 f9ee 	bl	80085d4 <xTaskCheckForTimeOut>
 80071f8:	4603      	mov	r3, r0
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d124      	bne.n	8007248 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80071fe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007200:	f000 fd02 	bl	8007c08 <prvIsQueueFull>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d018      	beq.n	800723c <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800720a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720c:	3310      	adds	r3, #16
 800720e:	687a      	ldr	r2, [r7, #4]
 8007210:	4611      	mov	r1, r2
 8007212:	4618      	mov	r0, r3
 8007214:	f001 f93a 	bl	800848c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007218:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800721a:	f000 fc8d 	bl	8007b38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800721e:	f000 ff59 	bl	80080d4 <xTaskResumeAll>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	f47f af7c 	bne.w	8007122 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800722a:	4b0c      	ldr	r3, [pc, #48]	@ (800725c <xQueueGenericSend+0x210>)
 800722c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007230:	601a      	str	r2, [r3, #0]
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	f3bf 8f6f 	isb	sy
 800723a:	e772      	b.n	8007122 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800723c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800723e:	f000 fc7b 	bl	8007b38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007242:	f000 ff47 	bl	80080d4 <xTaskResumeAll>
 8007246:	e76c      	b.n	8007122 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007248:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800724a:	f000 fc75 	bl	8007b38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800724e:	f000 ff41 	bl	80080d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007252:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007254:	4618      	mov	r0, r3
 8007256:	3738      	adds	r7, #56	@ 0x38
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	e000ed04 	.word	0xe000ed04

08007260 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b08e      	sub	sp, #56	@ 0x38
 8007264:	af00      	add	r7, sp, #0
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
 800726c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10d      	bne.n	8007294 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727c:	b672      	cpsid	i
 800727e:	f383 8811 	msr	BASEPRI, r3
 8007282:	f3bf 8f6f 	isb	sy
 8007286:	f3bf 8f4f 	dsb	sy
 800728a:	b662      	cpsie	i
 800728c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800728e:	bf00      	nop
 8007290:	bf00      	nop
 8007292:	e7fd      	b.n	8007290 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d103      	bne.n	80072a2 <xQueueGenericSendFromISR+0x42>
 800729a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d101      	bne.n	80072a6 <xQueueGenericSendFromISR+0x46>
 80072a2:	2301      	movs	r3, #1
 80072a4:	e000      	b.n	80072a8 <xQueueGenericSendFromISR+0x48>
 80072a6:	2300      	movs	r3, #0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d10d      	bne.n	80072c8 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80072ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b0:	b672      	cpsid	i
 80072b2:	f383 8811 	msr	BASEPRI, r3
 80072b6:	f3bf 8f6f 	isb	sy
 80072ba:	f3bf 8f4f 	dsb	sy
 80072be:	b662      	cpsie	i
 80072c0:	623b      	str	r3, [r7, #32]
}
 80072c2:	bf00      	nop
 80072c4:	bf00      	nop
 80072c6:	e7fd      	b.n	80072c4 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	2b02      	cmp	r3, #2
 80072cc:	d103      	bne.n	80072d6 <xQueueGenericSendFromISR+0x76>
 80072ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072d2:	2b01      	cmp	r3, #1
 80072d4:	d101      	bne.n	80072da <xQueueGenericSendFromISR+0x7a>
 80072d6:	2301      	movs	r3, #1
 80072d8:	e000      	b.n	80072dc <xQueueGenericSendFromISR+0x7c>
 80072da:	2300      	movs	r3, #0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d10d      	bne.n	80072fc <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 80072e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072e4:	b672      	cpsid	i
 80072e6:	f383 8811 	msr	BASEPRI, r3
 80072ea:	f3bf 8f6f 	isb	sy
 80072ee:	f3bf 8f4f 	dsb	sy
 80072f2:	b662      	cpsie	i
 80072f4:	61fb      	str	r3, [r7, #28]
}
 80072f6:	bf00      	nop
 80072f8:	bf00      	nop
 80072fa:	e7fd      	b.n	80072f8 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80072fc:	f001 fece 	bl	800909c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007300:	f3ef 8211 	mrs	r2, BASEPRI
 8007304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007308:	b672      	cpsid	i
 800730a:	f383 8811 	msr	BASEPRI, r3
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f3bf 8f4f 	dsb	sy
 8007316:	b662      	cpsie	i
 8007318:	61ba      	str	r2, [r7, #24]
 800731a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800731c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800731e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007322:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007326:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007328:	429a      	cmp	r2, r3
 800732a:	d302      	bcc.n	8007332 <xQueueGenericSendFromISR+0xd2>
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	2b02      	cmp	r3, #2
 8007330:	d12c      	bne.n	800738c <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007334:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007338:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800733c:	683a      	ldr	r2, [r7, #0]
 800733e:	68b9      	ldr	r1, [r7, #8]
 8007340:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007342:	f000 fb69 	bl	8007a18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007346:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800734a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800734e:	d112      	bne.n	8007376 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007354:	2b00      	cmp	r3, #0
 8007356:	d016      	beq.n	8007386 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735a:	3324      	adds	r3, #36	@ 0x24
 800735c:	4618      	mov	r0, r3
 800735e:	f001 f8bd 	bl	80084dc <xTaskRemoveFromEventList>
 8007362:	4603      	mov	r3, r0
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00e      	beq.n	8007386 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d00b      	beq.n	8007386 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2201      	movs	r2, #1
 8007372:	601a      	str	r2, [r3, #0]
 8007374:	e007      	b.n	8007386 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007376:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800737a:	3301      	adds	r3, #1
 800737c:	b2db      	uxtb	r3, r3
 800737e:	b25a      	sxtb	r2, r3
 8007380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007382:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007386:	2301      	movs	r3, #1
 8007388:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800738a:	e001      	b.n	8007390 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800738c:	2300      	movs	r3, #0
 800738e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007392:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007394:	693b      	ldr	r3, [r7, #16]
 8007396:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800739a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800739c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800739e:	4618      	mov	r0, r3
 80073a0:	3738      	adds	r7, #56	@ 0x38
 80073a2:	46bd      	mov	sp, r7
 80073a4:	bd80      	pop	{r7, pc}

080073a6 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80073a6:	b580      	push	{r7, lr}
 80073a8:	b08e      	sub	sp, #56	@ 0x38
 80073aa:	af00      	add	r7, sp, #0
 80073ac:	6078      	str	r0, [r7, #4]
 80073ae:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80073b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10d      	bne.n	80073d6 <xQueueGiveFromISR+0x30>
	__asm volatile
 80073ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073be:	b672      	cpsid	i
 80073c0:	f383 8811 	msr	BASEPRI, r3
 80073c4:	f3bf 8f6f 	isb	sy
 80073c8:	f3bf 8f4f 	dsb	sy
 80073cc:	b662      	cpsie	i
 80073ce:	623b      	str	r3, [r7, #32]
}
 80073d0:	bf00      	nop
 80073d2:	bf00      	nop
 80073d4:	e7fd      	b.n	80073d2 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80073d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d00d      	beq.n	80073fa <xQueueGiveFromISR+0x54>
	__asm volatile
 80073de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e2:	b672      	cpsid	i
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	b662      	cpsie	i
 80073f2:	61fb      	str	r3, [r7, #28]
}
 80073f4:	bf00      	nop
 80073f6:	bf00      	nop
 80073f8:	e7fd      	b.n	80073f6 <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80073fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d103      	bne.n	800740a <xQueueGiveFromISR+0x64>
 8007402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d101      	bne.n	800740e <xQueueGiveFromISR+0x68>
 800740a:	2301      	movs	r3, #1
 800740c:	e000      	b.n	8007410 <xQueueGiveFromISR+0x6a>
 800740e:	2300      	movs	r3, #0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10d      	bne.n	8007430 <xQueueGiveFromISR+0x8a>
	__asm volatile
 8007414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007418:	b672      	cpsid	i
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	b662      	cpsie	i
 8007428:	61bb      	str	r3, [r7, #24]
}
 800742a:	bf00      	nop
 800742c:	bf00      	nop
 800742e:	e7fd      	b.n	800742c <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007430:	f001 fe34 	bl	800909c <vPortValidateInterruptPriority>
	__asm volatile
 8007434:	f3ef 8211 	mrs	r2, BASEPRI
 8007438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743c:	b672      	cpsid	i
 800743e:	f383 8811 	msr	BASEPRI, r3
 8007442:	f3bf 8f6f 	isb	sy
 8007446:	f3bf 8f4f 	dsb	sy
 800744a:	b662      	cpsie	i
 800744c:	617a      	str	r2, [r7, #20]
 800744e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007450:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007452:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007458:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800745a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800745c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007460:	429a      	cmp	r2, r3
 8007462:	d22b      	bcs.n	80074bc <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007466:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800746a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800746e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007470:	1c5a      	adds	r2, r3, #1
 8007472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007474:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007476:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800747a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800747e:	d112      	bne.n	80074a6 <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007484:	2b00      	cmp	r3, #0
 8007486:	d016      	beq.n	80074b6 <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800748a:	3324      	adds	r3, #36	@ 0x24
 800748c:	4618      	mov	r0, r3
 800748e:	f001 f825 	bl	80084dc <xTaskRemoveFromEventList>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00e      	beq.n	80074b6 <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00b      	beq.n	80074b6 <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2201      	movs	r2, #1
 80074a2:	601a      	str	r2, [r3, #0]
 80074a4:	e007      	b.n	80074b6 <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80074a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80074aa:	3301      	adds	r3, #1
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	b25a      	sxtb	r2, r3
 80074b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80074b6:	2301      	movs	r3, #1
 80074b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80074ba:	e001      	b.n	80074c0 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80074bc:	2300      	movs	r3, #0
 80074be:	637b      	str	r3, [r7, #52]	@ 0x34
 80074c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074c2:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f383 8811 	msr	BASEPRI, r3
}
 80074ca:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80074cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3738      	adds	r7, #56	@ 0x38
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
	...

080074d8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b08c      	sub	sp, #48	@ 0x30
 80074dc:	af00      	add	r7, sp, #0
 80074de:	60f8      	str	r0, [r7, #12]
 80074e0:	60b9      	str	r1, [r7, #8]
 80074e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80074e4:	2300      	movs	r3, #0
 80074e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80074ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10d      	bne.n	800750e <xQueueReceive+0x36>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	b672      	cpsid	i
 80074f8:	f383 8811 	msr	BASEPRI, r3
 80074fc:	f3bf 8f6f 	isb	sy
 8007500:	f3bf 8f4f 	dsb	sy
 8007504:	b662      	cpsie	i
 8007506:	623b      	str	r3, [r7, #32]
}
 8007508:	bf00      	nop
 800750a:	bf00      	nop
 800750c:	e7fd      	b.n	800750a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d103      	bne.n	800751c <xQueueReceive+0x44>
 8007514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007518:	2b00      	cmp	r3, #0
 800751a:	d101      	bne.n	8007520 <xQueueReceive+0x48>
 800751c:	2301      	movs	r3, #1
 800751e:	e000      	b.n	8007522 <xQueueReceive+0x4a>
 8007520:	2300      	movs	r3, #0
 8007522:	2b00      	cmp	r3, #0
 8007524:	d10d      	bne.n	8007542 <xQueueReceive+0x6a>
	__asm volatile
 8007526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752a:	b672      	cpsid	i
 800752c:	f383 8811 	msr	BASEPRI, r3
 8007530:	f3bf 8f6f 	isb	sy
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	b662      	cpsie	i
 800753a:	61fb      	str	r3, [r7, #28]
}
 800753c:	bf00      	nop
 800753e:	bf00      	nop
 8007540:	e7fd      	b.n	800753e <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007542:	f001 f971 	bl	8008828 <xTaskGetSchedulerState>
 8007546:	4603      	mov	r3, r0
 8007548:	2b00      	cmp	r3, #0
 800754a:	d102      	bne.n	8007552 <xQueueReceive+0x7a>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <xQueueReceive+0x7e>
 8007552:	2301      	movs	r3, #1
 8007554:	e000      	b.n	8007558 <xQueueReceive+0x80>
 8007556:	2300      	movs	r3, #0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d10d      	bne.n	8007578 <xQueueReceive+0xa0>
	__asm volatile
 800755c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007560:	b672      	cpsid	i
 8007562:	f383 8811 	msr	BASEPRI, r3
 8007566:	f3bf 8f6f 	isb	sy
 800756a:	f3bf 8f4f 	dsb	sy
 800756e:	b662      	cpsie	i
 8007570:	61bb      	str	r3, [r7, #24]
}
 8007572:	bf00      	nop
 8007574:	bf00      	nop
 8007576:	e7fd      	b.n	8007574 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007578:	f001 fca8 	bl	8008ecc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800757c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800757e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007580:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007584:	2b00      	cmp	r3, #0
 8007586:	d01f      	beq.n	80075c8 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007588:	68b9      	ldr	r1, [r7, #8]
 800758a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800758c:	f000 faae 	bl	8007aec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007592:	1e5a      	subs	r2, r3, #1
 8007594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007596:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759a:	691b      	ldr	r3, [r3, #16]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d00f      	beq.n	80075c0 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a2:	3310      	adds	r3, #16
 80075a4:	4618      	mov	r0, r3
 80075a6:	f000 ff99 	bl	80084dc <xTaskRemoveFromEventList>
 80075aa:	4603      	mov	r3, r0
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d007      	beq.n	80075c0 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075b0:	4b3c      	ldr	r3, [pc, #240]	@ (80076a4 <xQueueReceive+0x1cc>)
 80075b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b6:	601a      	str	r2, [r3, #0]
 80075b8:	f3bf 8f4f 	dsb	sy
 80075bc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80075c0:	f001 fcba 	bl	8008f38 <vPortExitCritical>
				return pdPASS;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e069      	b.n	800769c <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d103      	bne.n	80075d6 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80075ce:	f001 fcb3 	bl	8008f38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80075d2:	2300      	movs	r3, #0
 80075d4:	e062      	b.n	800769c <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80075d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d106      	bne.n	80075ea <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80075dc:	f107 0310 	add.w	r3, r7, #16
 80075e0:	4618      	mov	r0, r3
 80075e2:	f000 ffe1 	bl	80085a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80075e6:	2301      	movs	r3, #1
 80075e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80075ea:	f001 fca5 	bl	8008f38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075ee:	f000 fd63 	bl	80080b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075f2:	f001 fc6b 	bl	8008ecc <vPortEnterCritical>
 80075f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075fc:	b25b      	sxtb	r3, r3
 80075fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007602:	d103      	bne.n	800760c <xQueueReceive+0x134>
 8007604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007606:	2200      	movs	r2, #0
 8007608:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800760c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007612:	b25b      	sxtb	r3, r3
 8007614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007618:	d103      	bne.n	8007622 <xQueueReceive+0x14a>
 800761a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800761c:	2200      	movs	r2, #0
 800761e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007622:	f001 fc89 	bl	8008f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007626:	1d3a      	adds	r2, r7, #4
 8007628:	f107 0310 	add.w	r3, r7, #16
 800762c:	4611      	mov	r1, r2
 800762e:	4618      	mov	r0, r3
 8007630:	f000 ffd0 	bl	80085d4 <xTaskCheckForTimeOut>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d123      	bne.n	8007682 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800763a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800763c:	f000 face 	bl	8007bdc <prvIsQueueEmpty>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d017      	beq.n	8007676 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007648:	3324      	adds	r3, #36	@ 0x24
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	4611      	mov	r1, r2
 800764e:	4618      	mov	r0, r3
 8007650:	f000 ff1c 	bl	800848c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007654:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007656:	f000 fa6f 	bl	8007b38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800765a:	f000 fd3b 	bl	80080d4 <xTaskResumeAll>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d189      	bne.n	8007578 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8007664:	4b0f      	ldr	r3, [pc, #60]	@ (80076a4 <xQueueReceive+0x1cc>)
 8007666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800766a:	601a      	str	r2, [r3, #0]
 800766c:	f3bf 8f4f 	dsb	sy
 8007670:	f3bf 8f6f 	isb	sy
 8007674:	e780      	b.n	8007578 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007676:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007678:	f000 fa5e 	bl	8007b38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800767c:	f000 fd2a 	bl	80080d4 <xTaskResumeAll>
 8007680:	e77a      	b.n	8007578 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007682:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007684:	f000 fa58 	bl	8007b38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007688:	f000 fd24 	bl	80080d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800768c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800768e:	f000 faa5 	bl	8007bdc <prvIsQueueEmpty>
 8007692:	4603      	mov	r3, r0
 8007694:	2b00      	cmp	r3, #0
 8007696:	f43f af6f 	beq.w	8007578 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800769a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800769c:	4618      	mov	r0, r3
 800769e:	3730      	adds	r7, #48	@ 0x30
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	e000ed04 	.word	0xe000ed04

080076a8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b08e      	sub	sp, #56	@ 0x38
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80076b2:	2300      	movs	r3, #0
 80076b4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80076ba:	2300      	movs	r3, #0
 80076bc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80076be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10d      	bne.n	80076e0 <xQueueSemaphoreTake+0x38>
	__asm volatile
 80076c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c8:	b672      	cpsid	i
 80076ca:	f383 8811 	msr	BASEPRI, r3
 80076ce:	f3bf 8f6f 	isb	sy
 80076d2:	f3bf 8f4f 	dsb	sy
 80076d6:	b662      	cpsie	i
 80076d8:	623b      	str	r3, [r7, #32]
}
 80076da:	bf00      	nop
 80076dc:	bf00      	nop
 80076de:	e7fd      	b.n	80076dc <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80076e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d00d      	beq.n	8007704 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80076e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ec:	b672      	cpsid	i
 80076ee:	f383 8811 	msr	BASEPRI, r3
 80076f2:	f3bf 8f6f 	isb	sy
 80076f6:	f3bf 8f4f 	dsb	sy
 80076fa:	b662      	cpsie	i
 80076fc:	61fb      	str	r3, [r7, #28]
}
 80076fe:	bf00      	nop
 8007700:	bf00      	nop
 8007702:	e7fd      	b.n	8007700 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007704:	f001 f890 	bl	8008828 <xTaskGetSchedulerState>
 8007708:	4603      	mov	r3, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	d102      	bne.n	8007714 <xQueueSemaphoreTake+0x6c>
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d101      	bne.n	8007718 <xQueueSemaphoreTake+0x70>
 8007714:	2301      	movs	r3, #1
 8007716:	e000      	b.n	800771a <xQueueSemaphoreTake+0x72>
 8007718:	2300      	movs	r3, #0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10d      	bne.n	800773a <xQueueSemaphoreTake+0x92>
	__asm volatile
 800771e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007722:	b672      	cpsid	i
 8007724:	f383 8811 	msr	BASEPRI, r3
 8007728:	f3bf 8f6f 	isb	sy
 800772c:	f3bf 8f4f 	dsb	sy
 8007730:	b662      	cpsie	i
 8007732:	61bb      	str	r3, [r7, #24]
}
 8007734:	bf00      	nop
 8007736:	bf00      	nop
 8007738:	e7fd      	b.n	8007736 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800773a:	f001 fbc7 	bl	8008ecc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800773e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007742:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007746:	2b00      	cmp	r3, #0
 8007748:	d024      	beq.n	8007794 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800774a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800774c:	1e5a      	subs	r2, r3, #1
 800774e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007750:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007752:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d104      	bne.n	8007764 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800775a:	f001 fa2f 	bl	8008bbc <pvTaskIncrementMutexHeldCount>
 800775e:	4602      	mov	r2, r0
 8007760:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007762:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007766:	691b      	ldr	r3, [r3, #16]
 8007768:	2b00      	cmp	r3, #0
 800776a:	d00f      	beq.n	800778c <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800776c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800776e:	3310      	adds	r3, #16
 8007770:	4618      	mov	r0, r3
 8007772:	f000 feb3 	bl	80084dc <xTaskRemoveFromEventList>
 8007776:	4603      	mov	r3, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	d007      	beq.n	800778c <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800777c:	4b55      	ldr	r3, [pc, #340]	@ (80078d4 <xQueueSemaphoreTake+0x22c>)
 800777e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007782:	601a      	str	r2, [r3, #0]
 8007784:	f3bf 8f4f 	dsb	sy
 8007788:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800778c:	f001 fbd4 	bl	8008f38 <vPortExitCritical>
				return pdPASS;
 8007790:	2301      	movs	r3, #1
 8007792:	e09a      	b.n	80078ca <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d114      	bne.n	80077c4 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800779a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779c:	2b00      	cmp	r3, #0
 800779e:	d00d      	beq.n	80077bc <xQueueSemaphoreTake+0x114>
	__asm volatile
 80077a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a4:	b672      	cpsid	i
 80077a6:	f383 8811 	msr	BASEPRI, r3
 80077aa:	f3bf 8f6f 	isb	sy
 80077ae:	f3bf 8f4f 	dsb	sy
 80077b2:	b662      	cpsie	i
 80077b4:	617b      	str	r3, [r7, #20]
}
 80077b6:	bf00      	nop
 80077b8:	bf00      	nop
 80077ba:	e7fd      	b.n	80077b8 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80077bc:	f001 fbbc 	bl	8008f38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80077c0:	2300      	movs	r3, #0
 80077c2:	e082      	b.n	80078ca <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80077c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d106      	bne.n	80077d8 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80077ca:	f107 030c 	add.w	r3, r7, #12
 80077ce:	4618      	mov	r0, r3
 80077d0:	f000 feea 	bl	80085a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80077d4:	2301      	movs	r3, #1
 80077d6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80077d8:	f001 fbae 	bl	8008f38 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80077dc:	f000 fc6c 	bl	80080b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80077e0:	f001 fb74 	bl	8008ecc <vPortEnterCritical>
 80077e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077ea:	b25b      	sxtb	r3, r3
 80077ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077f0:	d103      	bne.n	80077fa <xQueueSemaphoreTake+0x152>
 80077f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077f4:	2200      	movs	r2, #0
 80077f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80077fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007800:	b25b      	sxtb	r3, r3
 8007802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007806:	d103      	bne.n	8007810 <xQueueSemaphoreTake+0x168>
 8007808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007810:	f001 fb92 	bl	8008f38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007814:	463a      	mov	r2, r7
 8007816:	f107 030c 	add.w	r3, r7, #12
 800781a:	4611      	mov	r1, r2
 800781c:	4618      	mov	r0, r3
 800781e:	f000 fed9 	bl	80085d4 <xTaskCheckForTimeOut>
 8007822:	4603      	mov	r3, r0
 8007824:	2b00      	cmp	r3, #0
 8007826:	d132      	bne.n	800788e <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007828:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800782a:	f000 f9d7 	bl	8007bdc <prvIsQueueEmpty>
 800782e:	4603      	mov	r3, r0
 8007830:	2b00      	cmp	r3, #0
 8007832:	d026      	beq.n	8007882 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007834:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d109      	bne.n	8007850 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800783c:	f001 fb46 	bl	8008ecc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	4618      	mov	r0, r3
 8007846:	f001 f80d 	bl	8008864 <xTaskPriorityInherit>
 800784a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800784c:	f001 fb74 	bl	8008f38 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007852:	3324      	adds	r3, #36	@ 0x24
 8007854:	683a      	ldr	r2, [r7, #0]
 8007856:	4611      	mov	r1, r2
 8007858:	4618      	mov	r0, r3
 800785a:	f000 fe17 	bl	800848c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800785e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007860:	f000 f96a 	bl	8007b38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007864:	f000 fc36 	bl	80080d4 <xTaskResumeAll>
 8007868:	4603      	mov	r3, r0
 800786a:	2b00      	cmp	r3, #0
 800786c:	f47f af65 	bne.w	800773a <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 8007870:	4b18      	ldr	r3, [pc, #96]	@ (80078d4 <xQueueSemaphoreTake+0x22c>)
 8007872:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007876:	601a      	str	r2, [r3, #0]
 8007878:	f3bf 8f4f 	dsb	sy
 800787c:	f3bf 8f6f 	isb	sy
 8007880:	e75b      	b.n	800773a <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007882:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007884:	f000 f958 	bl	8007b38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007888:	f000 fc24 	bl	80080d4 <xTaskResumeAll>
 800788c:	e755      	b.n	800773a <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800788e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007890:	f000 f952 	bl	8007b38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007894:	f000 fc1e 	bl	80080d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007898:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800789a:	f000 f99f 	bl	8007bdc <prvIsQueueEmpty>
 800789e:	4603      	mov	r3, r0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	f43f af4a 	beq.w	800773a <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80078a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00d      	beq.n	80078c8 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80078ac:	f001 fb0e 	bl	8008ecc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80078b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80078b2:	f000 f899 	bl	80079e8 <prvGetDisinheritPriorityAfterTimeout>
 80078b6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80078b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078be:	4618      	mov	r0, r3
 80078c0:	f001 f8dc 	bl	8008a7c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80078c4:	f001 fb38 	bl	8008f38 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80078c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3738      	adds	r7, #56	@ 0x38
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	e000ed04 	.word	0xe000ed04

080078d8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b08e      	sub	sp, #56	@ 0x38
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80078e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d10d      	bne.n	800790a <xQueueReceiveFromISR+0x32>
	__asm volatile
 80078ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f2:	b672      	cpsid	i
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	b662      	cpsie	i
 8007902:	623b      	str	r3, [r7, #32]
}
 8007904:	bf00      	nop
 8007906:	bf00      	nop
 8007908:	e7fd      	b.n	8007906 <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d103      	bne.n	8007918 <xQueueReceiveFromISR+0x40>
 8007910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007914:	2b00      	cmp	r3, #0
 8007916:	d101      	bne.n	800791c <xQueueReceiveFromISR+0x44>
 8007918:	2301      	movs	r3, #1
 800791a:	e000      	b.n	800791e <xQueueReceiveFromISR+0x46>
 800791c:	2300      	movs	r3, #0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d10d      	bne.n	800793e <xQueueReceiveFromISR+0x66>
	__asm volatile
 8007922:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007926:	b672      	cpsid	i
 8007928:	f383 8811 	msr	BASEPRI, r3
 800792c:	f3bf 8f6f 	isb	sy
 8007930:	f3bf 8f4f 	dsb	sy
 8007934:	b662      	cpsie	i
 8007936:	61fb      	str	r3, [r7, #28]
}
 8007938:	bf00      	nop
 800793a:	bf00      	nop
 800793c:	e7fd      	b.n	800793a <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800793e:	f001 fbad 	bl	800909c <vPortValidateInterruptPriority>
	__asm volatile
 8007942:	f3ef 8211 	mrs	r2, BASEPRI
 8007946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800794a:	b672      	cpsid	i
 800794c:	f383 8811 	msr	BASEPRI, r3
 8007950:	f3bf 8f6f 	isb	sy
 8007954:	f3bf 8f4f 	dsb	sy
 8007958:	b662      	cpsie	i
 800795a:	61ba      	str	r2, [r7, #24]
 800795c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800795e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007960:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007966:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800796a:	2b00      	cmp	r3, #0
 800796c:	d02f      	beq.n	80079ce <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800796e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007970:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007974:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007978:	68b9      	ldr	r1, [r7, #8]
 800797a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800797c:	f000 f8b6 	bl	8007aec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007982:	1e5a      	subs	r2, r3, #1
 8007984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007986:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007988:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800798c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007990:	d112      	bne.n	80079b8 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007994:	691b      	ldr	r3, [r3, #16]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d016      	beq.n	80079c8 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800799a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799c:	3310      	adds	r3, #16
 800799e:	4618      	mov	r0, r3
 80079a0:	f000 fd9c 	bl	80084dc <xTaskRemoveFromEventList>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d00e      	beq.n	80079c8 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00b      	beq.n	80079c8 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	601a      	str	r2, [r3, #0]
 80079b6:	e007      	b.n	80079c8 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80079b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80079bc:	3301      	adds	r3, #1
 80079be:	b2db      	uxtb	r3, r3
 80079c0:	b25a      	sxtb	r2, r3
 80079c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80079c8:	2301      	movs	r3, #1
 80079ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80079cc:	e001      	b.n	80079d2 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 80079ce:	2300      	movs	r3, #0
 80079d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80079d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079d4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	f383 8811 	msr	BASEPRI, r3
}
 80079dc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80079de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3738      	adds	r7, #56	@ 0x38
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80079e8:	b480      	push	{r7}
 80079ea:	b085      	sub	sp, #20
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d006      	beq.n	8007a06 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f1c3 0307 	rsb	r3, r3, #7
 8007a02:	60fb      	str	r3, [r7, #12]
 8007a04:	e001      	b.n	8007a0a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007a06:	2300      	movs	r3, #0
 8007a08:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
	}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3714      	adds	r7, #20
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b086      	sub	sp, #24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007a24:	2300      	movs	r3, #0
 8007a26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d10d      	bne.n	8007a52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d14d      	bne.n	8007ada <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	4618      	mov	r0, r3
 8007a44:	f000 ff8e 	bl	8008964 <xTaskPriorityDisinherit>
 8007a48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	609a      	str	r2, [r3, #8]
 8007a50:	e043      	b.n	8007ada <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d119      	bne.n	8007a8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6858      	ldr	r0, [r3, #4]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a60:	461a      	mov	r2, r3
 8007a62:	68b9      	ldr	r1, [r7, #8]
 8007a64:	f002 fe9e 	bl	800a7a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	685a      	ldr	r2, [r3, #4]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a70:	441a      	add	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	685a      	ldr	r2, [r3, #4]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	429a      	cmp	r2, r3
 8007a80:	d32b      	bcc.n	8007ada <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	605a      	str	r2, [r3, #4]
 8007a8a:	e026      	b.n	8007ada <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	68d8      	ldr	r0, [r3, #12]
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a94:	461a      	mov	r2, r3
 8007a96:	68b9      	ldr	r1, [r7, #8]
 8007a98:	f002 fe84 	bl	800a7a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	68da      	ldr	r2, [r3, #12]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aa4:	425b      	negs	r3, r3
 8007aa6:	441a      	add	r2, r3
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	68da      	ldr	r2, [r3, #12]
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	429a      	cmp	r2, r3
 8007ab6:	d207      	bcs.n	8007ac8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	689a      	ldr	r2, [r3, #8]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ac0:	425b      	negs	r3, r3
 8007ac2:	441a      	add	r2, r3
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	d105      	bne.n	8007ada <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ace:	693b      	ldr	r3, [r7, #16]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d002      	beq.n	8007ada <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	3b01      	subs	r3, #1
 8007ad8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	1c5a      	adds	r2, r3, #1
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007ae2:	697b      	ldr	r3, [r7, #20]
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3718      	adds	r7, #24
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}

08007aec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b082      	sub	sp, #8
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d018      	beq.n	8007b30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68da      	ldr	r2, [r3, #12]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b06:	441a      	add	r2, r3
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	68da      	ldr	r2, [r3, #12]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	429a      	cmp	r2, r3
 8007b16:	d303      	bcc.n	8007b20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681a      	ldr	r2, [r3, #0]
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	68d9      	ldr	r1, [r3, #12]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b28:	461a      	mov	r2, r3
 8007b2a:	6838      	ldr	r0, [r7, #0]
 8007b2c:	f002 fe3a 	bl	800a7a4 <memcpy>
	}
}
 8007b30:	bf00      	nop
 8007b32:	3708      	adds	r7, #8
 8007b34:	46bd      	mov	sp, r7
 8007b36:	bd80      	pop	{r7, pc}

08007b38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007b38:	b580      	push	{r7, lr}
 8007b3a:	b084      	sub	sp, #16
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007b40:	f001 f9c4 	bl	8008ecc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b4c:	e011      	b.n	8007b72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d012      	beq.n	8007b7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	3324      	adds	r3, #36	@ 0x24
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f000 fcbe 	bl	80084dc <xTaskRemoveFromEventList>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d001      	beq.n	8007b6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007b66:	f000 fd9d 	bl	80086a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007b6a:	7bfb      	ldrb	r3, [r7, #15]
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	dce9      	bgt.n	8007b4e <prvUnlockQueue+0x16>
 8007b7a:	e000      	b.n	8007b7e <prvUnlockQueue+0x46>
					break;
 8007b7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	22ff      	movs	r2, #255	@ 0xff
 8007b82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8007b86:	f001 f9d7 	bl	8008f38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007b8a:	f001 f99f 	bl	8008ecc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007b96:	e011      	b.n	8007bbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	691b      	ldr	r3, [r3, #16]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d012      	beq.n	8007bc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	3310      	adds	r3, #16
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f000 fc99 	bl	80084dc <xTaskRemoveFromEventList>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d001      	beq.n	8007bb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007bb0:	f000 fd78 	bl	80086a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007bb4:	7bbb      	ldrb	r3, [r7, #14]
 8007bb6:	3b01      	subs	r3, #1
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007bbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	dce9      	bgt.n	8007b98 <prvUnlockQueue+0x60>
 8007bc4:	e000      	b.n	8007bc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007bc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	22ff      	movs	r2, #255	@ 0xff
 8007bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007bd0:	f001 f9b2 	bl	8008f38 <vPortExitCritical>
}
 8007bd4:	bf00      	nop
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007be4:	f001 f972 	bl	8008ecc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d102      	bne.n	8007bf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	e001      	b.n	8007bfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007bfa:	f001 f99d 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3710      	adds	r7, #16
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007c10:	f001 f95c 	bl	8008ecc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d102      	bne.n	8007c26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007c20:	2301      	movs	r3, #1
 8007c22:	60fb      	str	r3, [r7, #12]
 8007c24:	e001      	b.n	8007c2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007c26:	2300      	movs	r3, #0
 8007c28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007c2a:	f001 f985 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3710      	adds	r7, #16
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b08c      	sub	sp, #48	@ 0x30
 8007c3c:	af04      	add	r7, sp, #16
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	603b      	str	r3, [r7, #0]
 8007c44:	4613      	mov	r3, r2
 8007c46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007c48:	88fb      	ldrh	r3, [r7, #6]
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f001 fa6b 	bl	8009128 <pvPortMalloc>
 8007c52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00e      	beq.n	8007c78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007c5a:	2054      	movs	r0, #84	@ 0x54
 8007c5c:	f001 fa64 	bl	8009128 <pvPortMalloc>
 8007c60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007c62:	69fb      	ldr	r3, [r7, #28]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d003      	beq.n	8007c70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c6e:	e005      	b.n	8007c7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007c70:	6978      	ldr	r0, [r7, #20]
 8007c72:	f001 fb27 	bl	80092c4 <vPortFree>
 8007c76:	e001      	b.n	8007c7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d013      	beq.n	8007caa <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007c82:	88fa      	ldrh	r2, [r7, #6]
 8007c84:	2300      	movs	r3, #0
 8007c86:	9303      	str	r3, [sp, #12]
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	9302      	str	r3, [sp, #8]
 8007c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c8e:	9301      	str	r3, [sp, #4]
 8007c90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c92:	9300      	str	r3, [sp, #0]
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	68b9      	ldr	r1, [r7, #8]
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	f000 f80e 	bl	8007cba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007c9e:	69f8      	ldr	r0, [r7, #28]
 8007ca0:	f000 f896 	bl	8007dd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	61bb      	str	r3, [r7, #24]
 8007ca8:	e002      	b.n	8007cb0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007caa:	f04f 33ff 	mov.w	r3, #4294967295
 8007cae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007cb0:	69bb      	ldr	r3, [r7, #24]
	}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3720      	adds	r7, #32
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b088      	sub	sp, #32
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	60f8      	str	r0, [r7, #12]
 8007cc2:	60b9      	str	r1, [r7, #8]
 8007cc4:	607a      	str	r2, [r7, #4]
 8007cc6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ccc:	6879      	ldr	r1, [r7, #4]
 8007cce:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8007cd2:	440b      	add	r3, r1
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	f023 0307 	bic.w	r3, r3, #7
 8007ce0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007ce2:	69bb      	ldr	r3, [r7, #24]
 8007ce4:	f003 0307 	and.w	r3, r3, #7
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00d      	beq.n	8007d08 <prvInitialiseNewTask+0x4e>
	__asm volatile
 8007cec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cf0:	b672      	cpsid	i
 8007cf2:	f383 8811 	msr	BASEPRI, r3
 8007cf6:	f3bf 8f6f 	isb	sy
 8007cfa:	f3bf 8f4f 	dsb	sy
 8007cfe:	b662      	cpsie	i
 8007d00:	617b      	str	r3, [r7, #20]
}
 8007d02:	bf00      	nop
 8007d04:	bf00      	nop
 8007d06:	e7fd      	b.n	8007d04 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d01f      	beq.n	8007d4e <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d0e:	2300      	movs	r3, #0
 8007d10:	61fb      	str	r3, [r7, #28]
 8007d12:	e012      	b.n	8007d3a <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007d14:	68ba      	ldr	r2, [r7, #8]
 8007d16:	69fb      	ldr	r3, [r7, #28]
 8007d18:	4413      	add	r3, r2
 8007d1a:	7819      	ldrb	r1, [r3, #0]
 8007d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d1e:	69fb      	ldr	r3, [r7, #28]
 8007d20:	4413      	add	r3, r2
 8007d22:	3334      	adds	r3, #52	@ 0x34
 8007d24:	460a      	mov	r2, r1
 8007d26:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007d28:	68ba      	ldr	r2, [r7, #8]
 8007d2a:	69fb      	ldr	r3, [r7, #28]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d006      	beq.n	8007d42 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007d34:	69fb      	ldr	r3, [r7, #28]
 8007d36:	3301      	adds	r3, #1
 8007d38:	61fb      	str	r3, [r7, #28]
 8007d3a:	69fb      	ldr	r3, [r7, #28]
 8007d3c:	2b0f      	cmp	r3, #15
 8007d3e:	d9e9      	bls.n	8007d14 <prvInitialiseNewTask+0x5a>
 8007d40:	e000      	b.n	8007d44 <prvInitialiseNewTask+0x8a>
			{
				break;
 8007d42:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d46:	2200      	movs	r2, #0
 8007d48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007d4c:	e003      	b.n	8007d56 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d50:	2200      	movs	r2, #0
 8007d52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d58:	2b06      	cmp	r3, #6
 8007d5a:	d901      	bls.n	8007d60 <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007d5c:	2306      	movs	r3, #6
 8007d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d64:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007d6a:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007d6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d6e:	2200      	movs	r2, #0
 8007d70:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d74:	3304      	adds	r3, #4
 8007d76:	4618      	mov	r0, r3
 8007d78:	f7fe ffd8 	bl	8006d2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007d7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d7e:	3318      	adds	r3, #24
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7fe ffd3 	bl	8006d2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d8e:	f1c3 0207 	rsb	r2, r3, #7
 8007d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d9a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007d9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9e:	2200      	movs	r2, #0
 8007da0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da4:	2200      	movs	r2, #0
 8007da6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007daa:	683a      	ldr	r2, [r7, #0]
 8007dac:	68f9      	ldr	r1, [r7, #12]
 8007dae:	69b8      	ldr	r0, [r7, #24]
 8007db0:	f000 ff7e 	bl	8008cb0 <pxPortInitialiseStack>
 8007db4:	4602      	mov	r2, r0
 8007db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007db8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007dba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d002      	beq.n	8007dc6 <prvInitialiseNewTask+0x10c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007dc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007dc6:	bf00      	nop
 8007dc8:	3720      	adds	r7, #32
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
	...

08007dd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007dd8:	f001 f878 	bl	8008ecc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007ddc:	4b2a      	ldr	r3, [pc, #168]	@ (8007e88 <prvAddNewTaskToReadyList+0xb8>)
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	3301      	adds	r3, #1
 8007de2:	4a29      	ldr	r2, [pc, #164]	@ (8007e88 <prvAddNewTaskToReadyList+0xb8>)
 8007de4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007de6:	4b29      	ldr	r3, [pc, #164]	@ (8007e8c <prvAddNewTaskToReadyList+0xbc>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d109      	bne.n	8007e02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007dee:	4a27      	ldr	r2, [pc, #156]	@ (8007e8c <prvAddNewTaskToReadyList+0xbc>)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007df4:	4b24      	ldr	r3, [pc, #144]	@ (8007e88 <prvAddNewTaskToReadyList+0xb8>)
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d110      	bne.n	8007e1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007dfc:	f000 fc76 	bl	80086ec <prvInitialiseTaskLists>
 8007e00:	e00d      	b.n	8007e1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007e02:	4b23      	ldr	r3, [pc, #140]	@ (8007e90 <prvAddNewTaskToReadyList+0xc0>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d109      	bne.n	8007e1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007e0a:	4b20      	ldr	r3, [pc, #128]	@ (8007e8c <prvAddNewTaskToReadyList+0xbc>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e14:	429a      	cmp	r2, r3
 8007e16:	d802      	bhi.n	8007e1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007e18:	4a1c      	ldr	r2, [pc, #112]	@ (8007e8c <prvAddNewTaskToReadyList+0xbc>)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8007e94 <prvAddNewTaskToReadyList+0xc4>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	3301      	adds	r3, #1
 8007e24:	4a1b      	ldr	r2, [pc, #108]	@ (8007e94 <prvAddNewTaskToReadyList+0xc4>)
 8007e26:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e2c:	2201      	movs	r2, #1
 8007e2e:	409a      	lsls	r2, r3
 8007e30:	4b19      	ldr	r3, [pc, #100]	@ (8007e98 <prvAddNewTaskToReadyList+0xc8>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4313      	orrs	r3, r2
 8007e36:	4a18      	ldr	r2, [pc, #96]	@ (8007e98 <prvAddNewTaskToReadyList+0xc8>)
 8007e38:	6013      	str	r3, [r2, #0]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e3e:	4613      	mov	r3, r2
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	4413      	add	r3, r2
 8007e44:	009b      	lsls	r3, r3, #2
 8007e46:	4a15      	ldr	r2, [pc, #84]	@ (8007e9c <prvAddNewTaskToReadyList+0xcc>)
 8007e48:	441a      	add	r2, r3
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	3304      	adds	r3, #4
 8007e4e:	4619      	mov	r1, r3
 8007e50:	4610      	mov	r0, r2
 8007e52:	f7fe ff78 	bl	8006d46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007e56:	f001 f86f 	bl	8008f38 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007e90 <prvAddNewTaskToReadyList+0xc0>)
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00e      	beq.n	8007e80 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007e62:	4b0a      	ldr	r3, [pc, #40]	@ (8007e8c <prvAddNewTaskToReadyList+0xbc>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d207      	bcs.n	8007e80 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007e70:	4b0b      	ldr	r3, [pc, #44]	@ (8007ea0 <prvAddNewTaskToReadyList+0xd0>)
 8007e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e76:	601a      	str	r2, [r3, #0]
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007e80:	bf00      	nop
 8007e82:	3708      	adds	r7, #8
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}
 8007e88:	2000085c 	.word	0x2000085c
 8007e8c:	2000075c 	.word	0x2000075c
 8007e90:	20000868 	.word	0x20000868
 8007e94:	20000878 	.word	0x20000878
 8007e98:	20000864 	.word	0x20000864
 8007e9c:	20000760 	.word	0x20000760
 8007ea0:	e000ed04 	.word	0xe000ed04

08007ea4 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b08a      	sub	sp, #40	@ 0x28
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
 8007eac:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d10d      	bne.n	8007ed4 <vTaskDelayUntil+0x30>
	__asm volatile
 8007eb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ebc:	b672      	cpsid	i
 8007ebe:	f383 8811 	msr	BASEPRI, r3
 8007ec2:	f3bf 8f6f 	isb	sy
 8007ec6:	f3bf 8f4f 	dsb	sy
 8007eca:	b662      	cpsie	i
 8007ecc:	617b      	str	r3, [r7, #20]
}
 8007ece:	bf00      	nop
 8007ed0:	bf00      	nop
 8007ed2:	e7fd      	b.n	8007ed0 <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10d      	bne.n	8007ef6 <vTaskDelayUntil+0x52>
	__asm volatile
 8007eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ede:	b672      	cpsid	i
 8007ee0:	f383 8811 	msr	BASEPRI, r3
 8007ee4:	f3bf 8f6f 	isb	sy
 8007ee8:	f3bf 8f4f 	dsb	sy
 8007eec:	b662      	cpsie	i
 8007eee:	613b      	str	r3, [r7, #16]
}
 8007ef0:	bf00      	nop
 8007ef2:	bf00      	nop
 8007ef4:	e7fd      	b.n	8007ef2 <vTaskDelayUntil+0x4e>
		configASSERT( uxSchedulerSuspended == 0 );
 8007ef6:	4b2b      	ldr	r3, [pc, #172]	@ (8007fa4 <vTaskDelayUntil+0x100>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d00d      	beq.n	8007f1a <vTaskDelayUntil+0x76>
	__asm volatile
 8007efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f02:	b672      	cpsid	i
 8007f04:	f383 8811 	msr	BASEPRI, r3
 8007f08:	f3bf 8f6f 	isb	sy
 8007f0c:	f3bf 8f4f 	dsb	sy
 8007f10:	b662      	cpsie	i
 8007f12:	60fb      	str	r3, [r7, #12]
}
 8007f14:	bf00      	nop
 8007f16:	bf00      	nop
 8007f18:	e7fd      	b.n	8007f16 <vTaskDelayUntil+0x72>

		vTaskSuspendAll();
 8007f1a:	f000 f8cd 	bl	80080b8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007f1e:	4b22      	ldr	r3, [pc, #136]	@ (8007fa8 <vTaskDelayUntil+0x104>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	683a      	ldr	r2, [r7, #0]
 8007f2a:	4413      	add	r3, r2
 8007f2c:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6a3a      	ldr	r2, [r7, #32]
 8007f34:	429a      	cmp	r2, r3
 8007f36:	d20b      	bcs.n	8007f50 <vTaskDelayUntil+0xac>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	69fa      	ldr	r2, [r7, #28]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d211      	bcs.n	8007f66 <vTaskDelayUntil+0xc2>
 8007f42:	69fa      	ldr	r2, [r7, #28]
 8007f44:	6a3b      	ldr	r3, [r7, #32]
 8007f46:	429a      	cmp	r2, r3
 8007f48:	d90d      	bls.n	8007f66 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f4e:	e00a      	b.n	8007f66 <vTaskDelayUntil+0xc2>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	69fa      	ldr	r2, [r7, #28]
 8007f56:	429a      	cmp	r2, r3
 8007f58:	d303      	bcc.n	8007f62 <vTaskDelayUntil+0xbe>
 8007f5a:	69fa      	ldr	r2, [r7, #28]
 8007f5c:	6a3b      	ldr	r3, [r7, #32]
 8007f5e:	429a      	cmp	r2, r3
 8007f60:	d901      	bls.n	8007f66 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 8007f62:	2301      	movs	r3, #1
 8007f64:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	69fa      	ldr	r2, [r7, #28]
 8007f6a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d006      	beq.n	8007f80 <vTaskDelayUntil+0xdc>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007f72:	69fa      	ldr	r2, [r7, #28]
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	1ad3      	subs	r3, r2, r3
 8007f78:	2100      	movs	r1, #0
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f000 fe32 	bl	8008be4 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007f80:	f000 f8a8 	bl	80080d4 <xTaskResumeAll>
 8007f84:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007f86:	69bb      	ldr	r3, [r7, #24]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d107      	bne.n	8007f9c <vTaskDelayUntil+0xf8>
		{
			portYIELD_WITHIN_API();
 8007f8c:	4b07      	ldr	r3, [pc, #28]	@ (8007fac <vTaskDelayUntil+0x108>)
 8007f8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f92:	601a      	str	r2, [r3, #0]
 8007f94:	f3bf 8f4f 	dsb	sy
 8007f98:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007f9c:	bf00      	nop
 8007f9e:	3728      	adds	r7, #40	@ 0x28
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}
 8007fa4:	20000884 	.word	0x20000884
 8007fa8:	20000860 	.word	0x20000860
 8007fac:	e000ed04 	.word	0xe000ed04

08007fb0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d01a      	beq.n	8007ff8 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007fc2:	4b15      	ldr	r3, [pc, #84]	@ (8008018 <vTaskDelay+0x68>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d00d      	beq.n	8007fe6 <vTaskDelay+0x36>
	__asm volatile
 8007fca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fce:	b672      	cpsid	i
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	b662      	cpsie	i
 8007fde:	60bb      	str	r3, [r7, #8]
}
 8007fe0:	bf00      	nop
 8007fe2:	bf00      	nop
 8007fe4:	e7fd      	b.n	8007fe2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 8007fe6:	f000 f867 	bl	80080b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007fea:	2100      	movs	r1, #0
 8007fec:	6878      	ldr	r0, [r7, #4]
 8007fee:	f000 fdf9 	bl	8008be4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007ff2:	f000 f86f 	bl	80080d4 <xTaskResumeAll>
 8007ff6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d107      	bne.n	800800e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8007ffe:	4b07      	ldr	r3, [pc, #28]	@ (800801c <vTaskDelay+0x6c>)
 8008000:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008004:	601a      	str	r2, [r3, #0]
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800800e:	bf00      	nop
 8008010:	3710      	adds	r7, #16
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
 8008016:	bf00      	nop
 8008018:	20000884 	.word	0x20000884
 800801c:	e000ed04 	.word	0xe000ed04

08008020 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b086      	sub	sp, #24
 8008024:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8008026:	4b1e      	ldr	r3, [pc, #120]	@ (80080a0 <vTaskStartScheduler+0x80>)
 8008028:	9301      	str	r3, [sp, #4]
 800802a:	2300      	movs	r3, #0
 800802c:	9300      	str	r3, [sp, #0]
 800802e:	2300      	movs	r3, #0
 8008030:	2280      	movs	r2, #128	@ 0x80
 8008032:	491c      	ldr	r1, [pc, #112]	@ (80080a4 <vTaskStartScheduler+0x84>)
 8008034:	481c      	ldr	r0, [pc, #112]	@ (80080a8 <vTaskStartScheduler+0x88>)
 8008036:	f7ff fdff 	bl	8007c38 <xTaskCreate>
 800803a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2b01      	cmp	r3, #1
 8008040:	d118      	bne.n	8008074 <vTaskStartScheduler+0x54>
	__asm volatile
 8008042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008046:	b672      	cpsid	i
 8008048:	f383 8811 	msr	BASEPRI, r3
 800804c:	f3bf 8f6f 	isb	sy
 8008050:	f3bf 8f4f 	dsb	sy
 8008054:	b662      	cpsie	i
 8008056:	60bb      	str	r3, [r7, #8]
}
 8008058:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800805a:	4b14      	ldr	r3, [pc, #80]	@ (80080ac <vTaskStartScheduler+0x8c>)
 800805c:	f04f 32ff 	mov.w	r2, #4294967295
 8008060:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008062:	4b13      	ldr	r3, [pc, #76]	@ (80080b0 <vTaskStartScheduler+0x90>)
 8008064:	2201      	movs	r2, #1
 8008066:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008068:	4b12      	ldr	r3, [pc, #72]	@ (80080b4 <vTaskStartScheduler+0x94>)
 800806a:	2200      	movs	r2, #0
 800806c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800806e:	f000 feaf 	bl	8008dd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008072:	e011      	b.n	8008098 <vTaskStartScheduler+0x78>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800807a:	d10d      	bne.n	8008098 <vTaskStartScheduler+0x78>
	__asm volatile
 800807c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008080:	b672      	cpsid	i
 8008082:	f383 8811 	msr	BASEPRI, r3
 8008086:	f3bf 8f6f 	isb	sy
 800808a:	f3bf 8f4f 	dsb	sy
 800808e:	b662      	cpsie	i
 8008090:	607b      	str	r3, [r7, #4]
}
 8008092:	bf00      	nop
 8008094:	bf00      	nop
 8008096:	e7fd      	b.n	8008094 <vTaskStartScheduler+0x74>
}
 8008098:	bf00      	nop
 800809a:	3710      	adds	r7, #16
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	20000880 	.word	0x20000880
 80080a4:	0800a8b8 	.word	0x0800a8b8
 80080a8:	080086bd 	.word	0x080086bd
 80080ac:	2000087c 	.word	0x2000087c
 80080b0:	20000868 	.word	0x20000868
 80080b4:	20000860 	.word	0x20000860

080080b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80080b8:	b480      	push	{r7}
 80080ba:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80080bc:	4b04      	ldr	r3, [pc, #16]	@ (80080d0 <vTaskSuspendAll+0x18>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3301      	adds	r3, #1
 80080c2:	4a03      	ldr	r2, [pc, #12]	@ (80080d0 <vTaskSuspendAll+0x18>)
 80080c4:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80080c6:	bf00      	nop
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr
 80080d0:	20000884 	.word	0x20000884

080080d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b084      	sub	sp, #16
 80080d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80080da:	2300      	movs	r3, #0
 80080dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80080de:	2300      	movs	r3, #0
 80080e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80080e2:	4b43      	ldr	r3, [pc, #268]	@ (80081f0 <xTaskResumeAll+0x11c>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d10d      	bne.n	8008106 <xTaskResumeAll+0x32>
	__asm volatile
 80080ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080ee:	b672      	cpsid	i
 80080f0:	f383 8811 	msr	BASEPRI, r3
 80080f4:	f3bf 8f6f 	isb	sy
 80080f8:	f3bf 8f4f 	dsb	sy
 80080fc:	b662      	cpsie	i
 80080fe:	603b      	str	r3, [r7, #0]
}
 8008100:	bf00      	nop
 8008102:	bf00      	nop
 8008104:	e7fd      	b.n	8008102 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008106:	f000 fee1 	bl	8008ecc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800810a:	4b39      	ldr	r3, [pc, #228]	@ (80081f0 <xTaskResumeAll+0x11c>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	3b01      	subs	r3, #1
 8008110:	4a37      	ldr	r2, [pc, #220]	@ (80081f0 <xTaskResumeAll+0x11c>)
 8008112:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008114:	4b36      	ldr	r3, [pc, #216]	@ (80081f0 <xTaskResumeAll+0x11c>)
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d161      	bne.n	80081e0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800811c:	4b35      	ldr	r3, [pc, #212]	@ (80081f4 <xTaskResumeAll+0x120>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d05d      	beq.n	80081e0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008124:	e02e      	b.n	8008184 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008126:	4b34      	ldr	r3, [pc, #208]	@ (80081f8 <xTaskResumeAll+0x124>)
 8008128:	68db      	ldr	r3, [r3, #12]
 800812a:	68db      	ldr	r3, [r3, #12]
 800812c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	3318      	adds	r3, #24
 8008132:	4618      	mov	r0, r3
 8008134:	f7fe fe64 	bl	8006e00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	3304      	adds	r3, #4
 800813c:	4618      	mov	r0, r3
 800813e:	f7fe fe5f 	bl	8006e00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008146:	2201      	movs	r2, #1
 8008148:	409a      	lsls	r2, r3
 800814a:	4b2c      	ldr	r3, [pc, #176]	@ (80081fc <xTaskResumeAll+0x128>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4313      	orrs	r3, r2
 8008150:	4a2a      	ldr	r2, [pc, #168]	@ (80081fc <xTaskResumeAll+0x128>)
 8008152:	6013      	str	r3, [r2, #0]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008158:	4613      	mov	r3, r2
 800815a:	009b      	lsls	r3, r3, #2
 800815c:	4413      	add	r3, r2
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	4a27      	ldr	r2, [pc, #156]	@ (8008200 <xTaskResumeAll+0x12c>)
 8008162:	441a      	add	r2, r3
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	3304      	adds	r3, #4
 8008168:	4619      	mov	r1, r3
 800816a:	4610      	mov	r0, r2
 800816c:	f7fe fdeb 	bl	8006d46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008174:	4b23      	ldr	r3, [pc, #140]	@ (8008204 <xTaskResumeAll+0x130>)
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800817a:	429a      	cmp	r2, r3
 800817c:	d302      	bcc.n	8008184 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800817e:	4b22      	ldr	r3, [pc, #136]	@ (8008208 <xTaskResumeAll+0x134>)
 8008180:	2201      	movs	r2, #1
 8008182:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008184:	4b1c      	ldr	r3, [pc, #112]	@ (80081f8 <xTaskResumeAll+0x124>)
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d1cc      	bne.n	8008126 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d001      	beq.n	8008196 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008192:	f000 fb29 	bl	80087e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008196:	4b1d      	ldr	r3, [pc, #116]	@ (800820c <xTaskResumeAll+0x138>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d010      	beq.n	80081c4 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80081a2:	f000 f859 	bl	8008258 <xTaskIncrementTick>
 80081a6:	4603      	mov	r3, r0
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80081ac:	4b16      	ldr	r3, [pc, #88]	@ (8008208 <xTaskResumeAll+0x134>)
 80081ae:	2201      	movs	r2, #1
 80081b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	3b01      	subs	r3, #1
 80081b6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1f1      	bne.n	80081a2 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 80081be:	4b13      	ldr	r3, [pc, #76]	@ (800820c <xTaskResumeAll+0x138>)
 80081c0:	2200      	movs	r2, #0
 80081c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80081c4:	4b10      	ldr	r3, [pc, #64]	@ (8008208 <xTaskResumeAll+0x134>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d009      	beq.n	80081e0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80081cc:	2301      	movs	r3, #1
 80081ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80081d0:	4b0f      	ldr	r3, [pc, #60]	@ (8008210 <xTaskResumeAll+0x13c>)
 80081d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80081d6:	601a      	str	r2, [r3, #0]
 80081d8:	f3bf 8f4f 	dsb	sy
 80081dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80081e0:	f000 feaa 	bl	8008f38 <vPortExitCritical>

	return xAlreadyYielded;
 80081e4:	68bb      	ldr	r3, [r7, #8]
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	3710      	adds	r7, #16
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}
 80081ee:	bf00      	nop
 80081f0:	20000884 	.word	0x20000884
 80081f4:	2000085c 	.word	0x2000085c
 80081f8:	2000081c 	.word	0x2000081c
 80081fc:	20000864 	.word	0x20000864
 8008200:	20000760 	.word	0x20000760
 8008204:	2000075c 	.word	0x2000075c
 8008208:	20000870 	.word	0x20000870
 800820c:	2000086c 	.word	0x2000086c
 8008210:	e000ed04 	.word	0xe000ed04

08008214 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800821a:	4b05      	ldr	r3, [pc, #20]	@ (8008230 <xTaskGetTickCount+0x1c>)
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008220:	687b      	ldr	r3, [r7, #4]
}
 8008222:	4618      	mov	r0, r3
 8008224:	370c      	adds	r7, #12
 8008226:	46bd      	mov	sp, r7
 8008228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822c:	4770      	bx	lr
 800822e:	bf00      	nop
 8008230:	20000860 	.word	0x20000860

08008234 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800823a:	f000 ff2f 	bl	800909c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800823e:	2300      	movs	r3, #0
 8008240:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008242:	4b04      	ldr	r3, [pc, #16]	@ (8008254 <xTaskGetTickCountFromISR+0x20>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008248:	683b      	ldr	r3, [r7, #0]
}
 800824a:	4618      	mov	r0, r3
 800824c:	3708      	adds	r7, #8
 800824e:	46bd      	mov	sp, r7
 8008250:	bd80      	pop	{r7, pc}
 8008252:	bf00      	nop
 8008254:	20000860 	.word	0x20000860

08008258 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b086      	sub	sp, #24
 800825c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800825e:	2300      	movs	r3, #0
 8008260:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008262:	4b50      	ldr	r3, [pc, #320]	@ (80083a4 <xTaskIncrementTick+0x14c>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	2b00      	cmp	r3, #0
 8008268:	f040 808b 	bne.w	8008382 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800826c:	4b4e      	ldr	r3, [pc, #312]	@ (80083a8 <xTaskIncrementTick+0x150>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	3301      	adds	r3, #1
 8008272:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008274:	4a4c      	ldr	r2, [pc, #304]	@ (80083a8 <xTaskIncrementTick+0x150>)
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800827a:	693b      	ldr	r3, [r7, #16]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d123      	bne.n	80082c8 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8008280:	4b4a      	ldr	r3, [pc, #296]	@ (80083ac <xTaskIncrementTick+0x154>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d00d      	beq.n	80082a6 <xTaskIncrementTick+0x4e>
	__asm volatile
 800828a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800828e:	b672      	cpsid	i
 8008290:	f383 8811 	msr	BASEPRI, r3
 8008294:	f3bf 8f6f 	isb	sy
 8008298:	f3bf 8f4f 	dsb	sy
 800829c:	b662      	cpsie	i
 800829e:	603b      	str	r3, [r7, #0]
}
 80082a0:	bf00      	nop
 80082a2:	bf00      	nop
 80082a4:	e7fd      	b.n	80082a2 <xTaskIncrementTick+0x4a>
 80082a6:	4b41      	ldr	r3, [pc, #260]	@ (80083ac <xTaskIncrementTick+0x154>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	60fb      	str	r3, [r7, #12]
 80082ac:	4b40      	ldr	r3, [pc, #256]	@ (80083b0 <xTaskIncrementTick+0x158>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	4a3e      	ldr	r2, [pc, #248]	@ (80083ac <xTaskIncrementTick+0x154>)
 80082b2:	6013      	str	r3, [r2, #0]
 80082b4:	4a3e      	ldr	r2, [pc, #248]	@ (80083b0 <xTaskIncrementTick+0x158>)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6013      	str	r3, [r2, #0]
 80082ba:	4b3e      	ldr	r3, [pc, #248]	@ (80083b4 <xTaskIncrementTick+0x15c>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	3301      	adds	r3, #1
 80082c0:	4a3c      	ldr	r2, [pc, #240]	@ (80083b4 <xTaskIncrementTick+0x15c>)
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	f000 fa90 	bl	80087e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80082c8:	4b3b      	ldr	r3, [pc, #236]	@ (80083b8 <xTaskIncrementTick+0x160>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	693a      	ldr	r2, [r7, #16]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d348      	bcc.n	8008364 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80082d2:	4b36      	ldr	r3, [pc, #216]	@ (80083ac <xTaskIncrementTick+0x154>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d104      	bne.n	80082e6 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082dc:	4b36      	ldr	r3, [pc, #216]	@ (80083b8 <xTaskIncrementTick+0x160>)
 80082de:	f04f 32ff 	mov.w	r2, #4294967295
 80082e2:	601a      	str	r2, [r3, #0]
					break;
 80082e4:	e03e      	b.n	8008364 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80082e6:	4b31      	ldr	r3, [pc, #196]	@ (80083ac <xTaskIncrementTick+0x154>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	68db      	ldr	r3, [r3, #12]
 80082ee:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80082f6:	693a      	ldr	r2, [r7, #16]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d203      	bcs.n	8008306 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80082fe:	4a2e      	ldr	r2, [pc, #184]	@ (80083b8 <xTaskIncrementTick+0x160>)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008304:	e02e      	b.n	8008364 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	3304      	adds	r3, #4
 800830a:	4618      	mov	r0, r3
 800830c:	f7fe fd78 	bl	8006e00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008314:	2b00      	cmp	r3, #0
 8008316:	d004      	beq.n	8008322 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	3318      	adds	r3, #24
 800831c:	4618      	mov	r0, r3
 800831e:	f7fe fd6f 	bl	8006e00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008326:	2201      	movs	r2, #1
 8008328:	409a      	lsls	r2, r3
 800832a:	4b24      	ldr	r3, [pc, #144]	@ (80083bc <xTaskIncrementTick+0x164>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4313      	orrs	r3, r2
 8008330:	4a22      	ldr	r2, [pc, #136]	@ (80083bc <xTaskIncrementTick+0x164>)
 8008332:	6013      	str	r3, [r2, #0]
 8008334:	68bb      	ldr	r3, [r7, #8]
 8008336:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008338:	4613      	mov	r3, r2
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4a1f      	ldr	r2, [pc, #124]	@ (80083c0 <xTaskIncrementTick+0x168>)
 8008342:	441a      	add	r2, r3
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	3304      	adds	r3, #4
 8008348:	4619      	mov	r1, r3
 800834a:	4610      	mov	r0, r2
 800834c:	f7fe fcfb 	bl	8006d46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008354:	4b1b      	ldr	r3, [pc, #108]	@ (80083c4 <xTaskIncrementTick+0x16c>)
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800835a:	429a      	cmp	r2, r3
 800835c:	d3b9      	bcc.n	80082d2 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800835e:	2301      	movs	r3, #1
 8008360:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008362:	e7b6      	b.n	80082d2 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008364:	4b17      	ldr	r3, [pc, #92]	@ (80083c4 <xTaskIncrementTick+0x16c>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800836a:	4915      	ldr	r1, [pc, #84]	@ (80083c0 <xTaskIncrementTick+0x168>)
 800836c:	4613      	mov	r3, r2
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	4413      	add	r3, r2
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	440b      	add	r3, r1
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d907      	bls.n	800838c <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800837c:	2301      	movs	r3, #1
 800837e:	617b      	str	r3, [r7, #20]
 8008380:	e004      	b.n	800838c <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008382:	4b11      	ldr	r3, [pc, #68]	@ (80083c8 <xTaskIncrementTick+0x170>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	3301      	adds	r3, #1
 8008388:	4a0f      	ldr	r2, [pc, #60]	@ (80083c8 <xTaskIncrementTick+0x170>)
 800838a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800838c:	4b0f      	ldr	r3, [pc, #60]	@ (80083cc <xTaskIncrementTick+0x174>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d001      	beq.n	8008398 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 8008394:	2301      	movs	r3, #1
 8008396:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008398:	697b      	ldr	r3, [r7, #20]
}
 800839a:	4618      	mov	r0, r3
 800839c:	3718      	adds	r7, #24
 800839e:	46bd      	mov	sp, r7
 80083a0:	bd80      	pop	{r7, pc}
 80083a2:	bf00      	nop
 80083a4:	20000884 	.word	0x20000884
 80083a8:	20000860 	.word	0x20000860
 80083ac:	20000814 	.word	0x20000814
 80083b0:	20000818 	.word	0x20000818
 80083b4:	20000874 	.word	0x20000874
 80083b8:	2000087c 	.word	0x2000087c
 80083bc:	20000864 	.word	0x20000864
 80083c0:	20000760 	.word	0x20000760
 80083c4:	2000075c 	.word	0x2000075c
 80083c8:	2000086c 	.word	0x2000086c
 80083cc:	20000870 	.word	0x20000870

080083d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80083d0:	b480      	push	{r7}
 80083d2:	b087      	sub	sp, #28
 80083d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80083d6:	4b28      	ldr	r3, [pc, #160]	@ (8008478 <vTaskSwitchContext+0xa8>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80083de:	4b27      	ldr	r3, [pc, #156]	@ (800847c <vTaskSwitchContext+0xac>)
 80083e0:	2201      	movs	r2, #1
 80083e2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80083e4:	e042      	b.n	800846c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80083e6:	4b25      	ldr	r3, [pc, #148]	@ (800847c <vTaskSwitchContext+0xac>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80083ec:	4b24      	ldr	r3, [pc, #144]	@ (8008480 <vTaskSwitchContext+0xb0>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	fab3 f383 	clz	r3, r3
 80083f8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80083fa:	7afb      	ldrb	r3, [r7, #11]
 80083fc:	f1c3 031f 	rsb	r3, r3, #31
 8008400:	617b      	str	r3, [r7, #20]
 8008402:	4920      	ldr	r1, [pc, #128]	@ (8008484 <vTaskSwitchContext+0xb4>)
 8008404:	697a      	ldr	r2, [r7, #20]
 8008406:	4613      	mov	r3, r2
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	4413      	add	r3, r2
 800840c:	009b      	lsls	r3, r3, #2
 800840e:	440b      	add	r3, r1
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d10d      	bne.n	8008432 <vTaskSwitchContext+0x62>
	__asm volatile
 8008416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841a:	b672      	cpsid	i
 800841c:	f383 8811 	msr	BASEPRI, r3
 8008420:	f3bf 8f6f 	isb	sy
 8008424:	f3bf 8f4f 	dsb	sy
 8008428:	b662      	cpsie	i
 800842a:	607b      	str	r3, [r7, #4]
}
 800842c:	bf00      	nop
 800842e:	bf00      	nop
 8008430:	e7fd      	b.n	800842e <vTaskSwitchContext+0x5e>
 8008432:	697a      	ldr	r2, [r7, #20]
 8008434:	4613      	mov	r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	4413      	add	r3, r2
 800843a:	009b      	lsls	r3, r3, #2
 800843c:	4a11      	ldr	r2, [pc, #68]	@ (8008484 <vTaskSwitchContext+0xb4>)
 800843e:	4413      	add	r3, r2
 8008440:	613b      	str	r3, [r7, #16]
 8008442:	693b      	ldr	r3, [r7, #16]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	685a      	ldr	r2, [r3, #4]
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	605a      	str	r2, [r3, #4]
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	685a      	ldr	r2, [r3, #4]
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	3308      	adds	r3, #8
 8008454:	429a      	cmp	r2, r3
 8008456:	d104      	bne.n	8008462 <vTaskSwitchContext+0x92>
 8008458:	693b      	ldr	r3, [r7, #16]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	685a      	ldr	r2, [r3, #4]
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	605a      	str	r2, [r3, #4]
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	68db      	ldr	r3, [r3, #12]
 8008468:	4a07      	ldr	r2, [pc, #28]	@ (8008488 <vTaskSwitchContext+0xb8>)
 800846a:	6013      	str	r3, [r2, #0]
}
 800846c:	bf00      	nop
 800846e:	371c      	adds	r7, #28
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	20000884 	.word	0x20000884
 800847c:	20000870 	.word	0x20000870
 8008480:	20000864 	.word	0x20000864
 8008484:	20000760 	.word	0x20000760
 8008488:	2000075c 	.word	0x2000075c

0800848c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800848c:	b580      	push	{r7, lr}
 800848e:	b084      	sub	sp, #16
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d10d      	bne.n	80084b8 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a0:	b672      	cpsid	i
 80084a2:	f383 8811 	msr	BASEPRI, r3
 80084a6:	f3bf 8f6f 	isb	sy
 80084aa:	f3bf 8f4f 	dsb	sy
 80084ae:	b662      	cpsie	i
 80084b0:	60fb      	str	r3, [r7, #12]
}
 80084b2:	bf00      	nop
 80084b4:	bf00      	nop
 80084b6:	e7fd      	b.n	80084b4 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80084b8:	4b07      	ldr	r3, [pc, #28]	@ (80084d8 <vTaskPlaceOnEventList+0x4c>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	3318      	adds	r3, #24
 80084be:	4619      	mov	r1, r3
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f7fe fc64 	bl	8006d8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80084c6:	2101      	movs	r1, #1
 80084c8:	6838      	ldr	r0, [r7, #0]
 80084ca:	f000 fb8b 	bl	8008be4 <prvAddCurrentTaskToDelayedList>
}
 80084ce:	bf00      	nop
 80084d0:	3710      	adds	r7, #16
 80084d2:	46bd      	mov	sp, r7
 80084d4:	bd80      	pop	{r7, pc}
 80084d6:	bf00      	nop
 80084d8:	2000075c 	.word	0x2000075c

080084dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80084dc:	b580      	push	{r7, lr}
 80084de:	b086      	sub	sp, #24
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	68db      	ldr	r3, [r3, #12]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d10d      	bne.n	800850e <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80084f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f6:	b672      	cpsid	i
 80084f8:	f383 8811 	msr	BASEPRI, r3
 80084fc:	f3bf 8f6f 	isb	sy
 8008500:	f3bf 8f4f 	dsb	sy
 8008504:	b662      	cpsie	i
 8008506:	60fb      	str	r3, [r7, #12]
}
 8008508:	bf00      	nop
 800850a:	bf00      	nop
 800850c:	e7fd      	b.n	800850a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	3318      	adds	r3, #24
 8008512:	4618      	mov	r0, r3
 8008514:	f7fe fc74 	bl	8006e00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008518:	4b1d      	ldr	r3, [pc, #116]	@ (8008590 <xTaskRemoveFromEventList+0xb4>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d11c      	bne.n	800855a <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008520:	693b      	ldr	r3, [r7, #16]
 8008522:	3304      	adds	r3, #4
 8008524:	4618      	mov	r0, r3
 8008526:	f7fe fc6b 	bl	8006e00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800852a:	693b      	ldr	r3, [r7, #16]
 800852c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800852e:	2201      	movs	r2, #1
 8008530:	409a      	lsls	r2, r3
 8008532:	4b18      	ldr	r3, [pc, #96]	@ (8008594 <xTaskRemoveFromEventList+0xb8>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	4313      	orrs	r3, r2
 8008538:	4a16      	ldr	r2, [pc, #88]	@ (8008594 <xTaskRemoveFromEventList+0xb8>)
 800853a:	6013      	str	r3, [r2, #0]
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008540:	4613      	mov	r3, r2
 8008542:	009b      	lsls	r3, r3, #2
 8008544:	4413      	add	r3, r2
 8008546:	009b      	lsls	r3, r3, #2
 8008548:	4a13      	ldr	r2, [pc, #76]	@ (8008598 <xTaskRemoveFromEventList+0xbc>)
 800854a:	441a      	add	r2, r3
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	3304      	adds	r3, #4
 8008550:	4619      	mov	r1, r3
 8008552:	4610      	mov	r0, r2
 8008554:	f7fe fbf7 	bl	8006d46 <vListInsertEnd>
 8008558:	e005      	b.n	8008566 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	3318      	adds	r3, #24
 800855e:	4619      	mov	r1, r3
 8008560:	480e      	ldr	r0, [pc, #56]	@ (800859c <xTaskRemoveFromEventList+0xc0>)
 8008562:	f7fe fbf0 	bl	8006d46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800856a:	4b0d      	ldr	r3, [pc, #52]	@ (80085a0 <xTaskRemoveFromEventList+0xc4>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008570:	429a      	cmp	r2, r3
 8008572:	d905      	bls.n	8008580 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008574:	2301      	movs	r3, #1
 8008576:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008578:	4b0a      	ldr	r3, [pc, #40]	@ (80085a4 <xTaskRemoveFromEventList+0xc8>)
 800857a:	2201      	movs	r2, #1
 800857c:	601a      	str	r2, [r3, #0]
 800857e:	e001      	b.n	8008584 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8008580:	2300      	movs	r3, #0
 8008582:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008584:	697b      	ldr	r3, [r7, #20]
}
 8008586:	4618      	mov	r0, r3
 8008588:	3718      	adds	r7, #24
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	20000884 	.word	0x20000884
 8008594:	20000864 	.word	0x20000864
 8008598:	20000760 	.word	0x20000760
 800859c:	2000081c 	.word	0x2000081c
 80085a0:	2000075c 	.word	0x2000075c
 80085a4:	20000870 	.word	0x20000870

080085a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80085b0:	4b06      	ldr	r3, [pc, #24]	@ (80085cc <vTaskInternalSetTimeOutState+0x24>)
 80085b2:	681a      	ldr	r2, [r3, #0]
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80085b8:	4b05      	ldr	r3, [pc, #20]	@ (80085d0 <vTaskInternalSetTimeOutState+0x28>)
 80085ba:	681a      	ldr	r2, [r3, #0]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	605a      	str	r2, [r3, #4]
}
 80085c0:	bf00      	nop
 80085c2:	370c      	adds	r7, #12
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr
 80085cc:	20000874 	.word	0x20000874
 80085d0:	20000860 	.word	0x20000860

080085d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b088      	sub	sp, #32
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
 80085dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d10d      	bne.n	8008600 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 80085e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e8:	b672      	cpsid	i
 80085ea:	f383 8811 	msr	BASEPRI, r3
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	b662      	cpsie	i
 80085f8:	613b      	str	r3, [r7, #16]
}
 80085fa:	bf00      	nop
 80085fc:	bf00      	nop
 80085fe:	e7fd      	b.n	80085fc <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d10d      	bne.n	8008622 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8008606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860a:	b672      	cpsid	i
 800860c:	f383 8811 	msr	BASEPRI, r3
 8008610:	f3bf 8f6f 	isb	sy
 8008614:	f3bf 8f4f 	dsb	sy
 8008618:	b662      	cpsie	i
 800861a:	60fb      	str	r3, [r7, #12]
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	e7fd      	b.n	800861e <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8008622:	f000 fc53 	bl	8008ecc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008626:	4b1d      	ldr	r3, [pc, #116]	@ (800869c <xTaskCheckForTimeOut+0xc8>)
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	69ba      	ldr	r2, [r7, #24]
 8008632:	1ad3      	subs	r3, r2, r3
 8008634:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800863e:	d102      	bne.n	8008646 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008640:	2300      	movs	r3, #0
 8008642:	61fb      	str	r3, [r7, #28]
 8008644:	e023      	b.n	800868e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681a      	ldr	r2, [r3, #0]
 800864a:	4b15      	ldr	r3, [pc, #84]	@ (80086a0 <xTaskCheckForTimeOut+0xcc>)
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	429a      	cmp	r2, r3
 8008650:	d007      	beq.n	8008662 <xTaskCheckForTimeOut+0x8e>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	69ba      	ldr	r2, [r7, #24]
 8008658:	429a      	cmp	r2, r3
 800865a:	d302      	bcc.n	8008662 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800865c:	2301      	movs	r3, #1
 800865e:	61fb      	str	r3, [r7, #28]
 8008660:	e015      	b.n	800868e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	429a      	cmp	r2, r3
 800866a:	d20b      	bcs.n	8008684 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	681a      	ldr	r2, [r3, #0]
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	1ad2      	subs	r2, r2, r3
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f7ff ff95 	bl	80085a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800867e:	2300      	movs	r3, #0
 8008680:	61fb      	str	r3, [r7, #28]
 8008682:	e004      	b.n	800868e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	2200      	movs	r2, #0
 8008688:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800868a:	2301      	movs	r3, #1
 800868c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800868e:	f000 fc53 	bl	8008f38 <vPortExitCritical>

	return xReturn;
 8008692:	69fb      	ldr	r3, [r7, #28]
}
 8008694:	4618      	mov	r0, r3
 8008696:	3720      	adds	r7, #32
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}
 800869c:	20000860 	.word	0x20000860
 80086a0:	20000874 	.word	0x20000874

080086a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80086a4:	b480      	push	{r7}
 80086a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80086a8:	4b03      	ldr	r3, [pc, #12]	@ (80086b8 <vTaskMissedYield+0x14>)
 80086aa:	2201      	movs	r2, #1
 80086ac:	601a      	str	r2, [r3, #0]
}
 80086ae:	bf00      	nop
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	20000870 	.word	0x20000870

080086bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80086bc:	b580      	push	{r7, lr}
 80086be:	b082      	sub	sp, #8
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80086c4:	f000 f852 	bl	800876c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80086c8:	4b06      	ldr	r3, [pc, #24]	@ (80086e4 <prvIdleTask+0x28>)
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d9f9      	bls.n	80086c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80086d0:	4b05      	ldr	r3, [pc, #20]	@ (80086e8 <prvIdleTask+0x2c>)
 80086d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80086d6:	601a      	str	r2, [r3, #0]
 80086d8:	f3bf 8f4f 	dsb	sy
 80086dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80086e0:	e7f0      	b.n	80086c4 <prvIdleTask+0x8>
 80086e2:	bf00      	nop
 80086e4:	20000760 	.word	0x20000760
 80086e8:	e000ed04 	.word	0xe000ed04

080086ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b082      	sub	sp, #8
 80086f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80086f2:	2300      	movs	r3, #0
 80086f4:	607b      	str	r3, [r7, #4]
 80086f6:	e00c      	b.n	8008712 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	4613      	mov	r3, r2
 80086fc:	009b      	lsls	r3, r3, #2
 80086fe:	4413      	add	r3, r2
 8008700:	009b      	lsls	r3, r3, #2
 8008702:	4a12      	ldr	r2, [pc, #72]	@ (800874c <prvInitialiseTaskLists+0x60>)
 8008704:	4413      	add	r3, r2
 8008706:	4618      	mov	r0, r3
 8008708:	f7fe faf0 	bl	8006cec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	3301      	adds	r3, #1
 8008710:	607b      	str	r3, [r7, #4]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2b06      	cmp	r3, #6
 8008716:	d9ef      	bls.n	80086f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008718:	480d      	ldr	r0, [pc, #52]	@ (8008750 <prvInitialiseTaskLists+0x64>)
 800871a:	f7fe fae7 	bl	8006cec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800871e:	480d      	ldr	r0, [pc, #52]	@ (8008754 <prvInitialiseTaskLists+0x68>)
 8008720:	f7fe fae4 	bl	8006cec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008724:	480c      	ldr	r0, [pc, #48]	@ (8008758 <prvInitialiseTaskLists+0x6c>)
 8008726:	f7fe fae1 	bl	8006cec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800872a:	480c      	ldr	r0, [pc, #48]	@ (800875c <prvInitialiseTaskLists+0x70>)
 800872c:	f7fe fade 	bl	8006cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008730:	480b      	ldr	r0, [pc, #44]	@ (8008760 <prvInitialiseTaskLists+0x74>)
 8008732:	f7fe fadb 	bl	8006cec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008736:	4b0b      	ldr	r3, [pc, #44]	@ (8008764 <prvInitialiseTaskLists+0x78>)
 8008738:	4a05      	ldr	r2, [pc, #20]	@ (8008750 <prvInitialiseTaskLists+0x64>)
 800873a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800873c:	4b0a      	ldr	r3, [pc, #40]	@ (8008768 <prvInitialiseTaskLists+0x7c>)
 800873e:	4a05      	ldr	r2, [pc, #20]	@ (8008754 <prvInitialiseTaskLists+0x68>)
 8008740:	601a      	str	r2, [r3, #0]
}
 8008742:	bf00      	nop
 8008744:	3708      	adds	r7, #8
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	20000760 	.word	0x20000760
 8008750:	200007ec 	.word	0x200007ec
 8008754:	20000800 	.word	0x20000800
 8008758:	2000081c 	.word	0x2000081c
 800875c:	20000830 	.word	0x20000830
 8008760:	20000848 	.word	0x20000848
 8008764:	20000814 	.word	0x20000814
 8008768:	20000818 	.word	0x20000818

0800876c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b082      	sub	sp, #8
 8008770:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008772:	e019      	b.n	80087a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008774:	f000 fbaa 	bl	8008ecc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008778:	4b10      	ldr	r3, [pc, #64]	@ (80087bc <prvCheckTasksWaitingTermination+0x50>)
 800877a:	68db      	ldr	r3, [r3, #12]
 800877c:	68db      	ldr	r3, [r3, #12]
 800877e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	3304      	adds	r3, #4
 8008784:	4618      	mov	r0, r3
 8008786:	f7fe fb3b 	bl	8006e00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800878a:	4b0d      	ldr	r3, [pc, #52]	@ (80087c0 <prvCheckTasksWaitingTermination+0x54>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	3b01      	subs	r3, #1
 8008790:	4a0b      	ldr	r2, [pc, #44]	@ (80087c0 <prvCheckTasksWaitingTermination+0x54>)
 8008792:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008794:	4b0b      	ldr	r3, [pc, #44]	@ (80087c4 <prvCheckTasksWaitingTermination+0x58>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	3b01      	subs	r3, #1
 800879a:	4a0a      	ldr	r2, [pc, #40]	@ (80087c4 <prvCheckTasksWaitingTermination+0x58>)
 800879c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800879e:	f000 fbcb 	bl	8008f38 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f810 	bl	80087c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80087a8:	4b06      	ldr	r3, [pc, #24]	@ (80087c4 <prvCheckTasksWaitingTermination+0x58>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	d1e1      	bne.n	8008774 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80087b0:	bf00      	nop
 80087b2:	bf00      	nop
 80087b4:	3708      	adds	r7, #8
 80087b6:	46bd      	mov	sp, r7
 80087b8:	bd80      	pop	{r7, pc}
 80087ba:	bf00      	nop
 80087bc:	20000830 	.word	0x20000830
 80087c0:	2000085c 	.word	0x2000085c
 80087c4:	20000844 	.word	0x20000844

080087c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	b082      	sub	sp, #8
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087d4:	4618      	mov	r0, r3
 80087d6:	f000 fd75 	bl	80092c4 <vPortFree>
			vPortFree( pxTCB );
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f000 fd72 	bl	80092c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80087e0:	bf00      	nop
 80087e2:	3708      	adds	r7, #8
 80087e4:	46bd      	mov	sp, r7
 80087e6:	bd80      	pop	{r7, pc}

080087e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80087e8:	b480      	push	{r7}
 80087ea:	b083      	sub	sp, #12
 80087ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80087ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008820 <prvResetNextTaskUnblockTime+0x38>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d104      	bne.n	8008802 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80087f8:	4b0a      	ldr	r3, [pc, #40]	@ (8008824 <prvResetNextTaskUnblockTime+0x3c>)
 80087fa:	f04f 32ff 	mov.w	r2, #4294967295
 80087fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008800:	e008      	b.n	8008814 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008802:	4b07      	ldr	r3, [pc, #28]	@ (8008820 <prvResetNextTaskUnblockTime+0x38>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68db      	ldr	r3, [r3, #12]
 8008808:	68db      	ldr	r3, [r3, #12]
 800880a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	685b      	ldr	r3, [r3, #4]
 8008810:	4a04      	ldr	r2, [pc, #16]	@ (8008824 <prvResetNextTaskUnblockTime+0x3c>)
 8008812:	6013      	str	r3, [r2, #0]
}
 8008814:	bf00      	nop
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr
 8008820:	20000814 	.word	0x20000814
 8008824:	2000087c 	.word	0x2000087c

08008828 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800882e:	4b0b      	ldr	r3, [pc, #44]	@ (800885c <xTaskGetSchedulerState+0x34>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	2b00      	cmp	r3, #0
 8008834:	d102      	bne.n	800883c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008836:	2301      	movs	r3, #1
 8008838:	607b      	str	r3, [r7, #4]
 800883a:	e008      	b.n	800884e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800883c:	4b08      	ldr	r3, [pc, #32]	@ (8008860 <xTaskGetSchedulerState+0x38>)
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d102      	bne.n	800884a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008844:	2302      	movs	r3, #2
 8008846:	607b      	str	r3, [r7, #4]
 8008848:	e001      	b.n	800884e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800884a:	2300      	movs	r3, #0
 800884c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800884e:	687b      	ldr	r3, [r7, #4]
	}
 8008850:	4618      	mov	r0, r3
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr
 800885c:	20000868 	.word	0x20000868
 8008860:	20000884 	.word	0x20000884

08008864 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008864:	b580      	push	{r7, lr}
 8008866:	b084      	sub	sp, #16
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008870:	2300      	movs	r3, #0
 8008872:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d069      	beq.n	800894e <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800887e:	4b36      	ldr	r3, [pc, #216]	@ (8008958 <xTaskPriorityInherit+0xf4>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008884:	429a      	cmp	r2, r3
 8008886:	d259      	bcs.n	800893c <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	699b      	ldr	r3, [r3, #24]
 800888c:	2b00      	cmp	r3, #0
 800888e:	db06      	blt.n	800889e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008890:	4b31      	ldr	r3, [pc, #196]	@ (8008958 <xTaskPriorityInherit+0xf4>)
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008896:	f1c3 0207 	rsb	r2, r3, #7
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	6959      	ldr	r1, [r3, #20]
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088a6:	4613      	mov	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	4a2b      	ldr	r2, [pc, #172]	@ (800895c <xTaskPriorityInherit+0xf8>)
 80088b0:	4413      	add	r3, r2
 80088b2:	4299      	cmp	r1, r3
 80088b4:	d13a      	bne.n	800892c <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	3304      	adds	r3, #4
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7fe faa0 	bl	8006e00 <uxListRemove>
 80088c0:	4603      	mov	r3, r0
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d115      	bne.n	80088f2 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ca:	4924      	ldr	r1, [pc, #144]	@ (800895c <xTaskPriorityInherit+0xf8>)
 80088cc:	4613      	mov	r3, r2
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	4413      	add	r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	440b      	add	r3, r1
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d10a      	bne.n	80088f2 <xTaskPriorityInherit+0x8e>
 80088dc:	68bb      	ldr	r3, [r7, #8]
 80088de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088e0:	2201      	movs	r2, #1
 80088e2:	fa02 f303 	lsl.w	r3, r2, r3
 80088e6:	43da      	mvns	r2, r3
 80088e8:	4b1d      	ldr	r3, [pc, #116]	@ (8008960 <xTaskPriorityInherit+0xfc>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4013      	ands	r3, r2
 80088ee:	4a1c      	ldr	r2, [pc, #112]	@ (8008960 <xTaskPriorityInherit+0xfc>)
 80088f0:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80088f2:	4b19      	ldr	r3, [pc, #100]	@ (8008958 <xTaskPriorityInherit+0xf4>)
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80088fc:	68bb      	ldr	r3, [r7, #8]
 80088fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008900:	2201      	movs	r2, #1
 8008902:	409a      	lsls	r2, r3
 8008904:	4b16      	ldr	r3, [pc, #88]	@ (8008960 <xTaskPriorityInherit+0xfc>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4313      	orrs	r3, r2
 800890a:	4a15      	ldr	r2, [pc, #84]	@ (8008960 <xTaskPriorityInherit+0xfc>)
 800890c:	6013      	str	r3, [r2, #0]
 800890e:	68bb      	ldr	r3, [r7, #8]
 8008910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008912:	4613      	mov	r3, r2
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	4413      	add	r3, r2
 8008918:	009b      	lsls	r3, r3, #2
 800891a:	4a10      	ldr	r2, [pc, #64]	@ (800895c <xTaskPriorityInherit+0xf8>)
 800891c:	441a      	add	r2, r3
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	3304      	adds	r3, #4
 8008922:	4619      	mov	r1, r3
 8008924:	4610      	mov	r0, r2
 8008926:	f7fe fa0e 	bl	8006d46 <vListInsertEnd>
 800892a:	e004      	b.n	8008936 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800892c:	4b0a      	ldr	r3, [pc, #40]	@ (8008958 <xTaskPriorityInherit+0xf4>)
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008936:	2301      	movs	r3, #1
 8008938:	60fb      	str	r3, [r7, #12]
 800893a:	e008      	b.n	800894e <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008940:	4b05      	ldr	r3, [pc, #20]	@ (8008958 <xTaskPriorityInherit+0xf4>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008946:	429a      	cmp	r2, r3
 8008948:	d201      	bcs.n	800894e <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800894a:	2301      	movs	r3, #1
 800894c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800894e:	68fb      	ldr	r3, [r7, #12]
	}
 8008950:	4618      	mov	r0, r3
 8008952:	3710      	adds	r7, #16
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}
 8008958:	2000075c 	.word	0x2000075c
 800895c:	20000760 	.word	0x20000760
 8008960:	20000864 	.word	0x20000864

08008964 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008964:	b580      	push	{r7, lr}
 8008966:	b086      	sub	sp, #24
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008970:	2300      	movs	r3, #0
 8008972:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d074      	beq.n	8008a64 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800897a:	4b3d      	ldr	r3, [pc, #244]	@ (8008a70 <xTaskPriorityDisinherit+0x10c>)
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	693a      	ldr	r2, [r7, #16]
 8008980:	429a      	cmp	r2, r3
 8008982:	d00d      	beq.n	80089a0 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8008984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008988:	b672      	cpsid	i
 800898a:	f383 8811 	msr	BASEPRI, r3
 800898e:	f3bf 8f6f 	isb	sy
 8008992:	f3bf 8f4f 	dsb	sy
 8008996:	b662      	cpsie	i
 8008998:	60fb      	str	r3, [r7, #12]
}
 800899a:	bf00      	nop
 800899c:	bf00      	nop
 800899e:	e7fd      	b.n	800899c <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 80089a0:	693b      	ldr	r3, [r7, #16]
 80089a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d10d      	bne.n	80089c4 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 80089a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ac:	b672      	cpsid	i
 80089ae:	f383 8811 	msr	BASEPRI, r3
 80089b2:	f3bf 8f6f 	isb	sy
 80089b6:	f3bf 8f4f 	dsb	sy
 80089ba:	b662      	cpsie	i
 80089bc:	60bb      	str	r3, [r7, #8]
}
 80089be:	bf00      	nop
 80089c0:	bf00      	nop
 80089c2:	e7fd      	b.n	80089c0 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 80089c4:	693b      	ldr	r3, [r7, #16]
 80089c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089c8:	1e5a      	subs	r2, r3, #1
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d044      	beq.n	8008a64 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80089da:	693b      	ldr	r3, [r7, #16]
 80089dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d140      	bne.n	8008a64 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	3304      	adds	r3, #4
 80089e6:	4618      	mov	r0, r3
 80089e8:	f7fe fa0a 	bl	8006e00 <uxListRemove>
 80089ec:	4603      	mov	r3, r0
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d115      	bne.n	8008a1e <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f6:	491f      	ldr	r1, [pc, #124]	@ (8008a74 <xTaskPriorityDisinherit+0x110>)
 80089f8:	4613      	mov	r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	4413      	add	r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	440b      	add	r3, r1
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d10a      	bne.n	8008a1e <xTaskPriorityDisinherit+0xba>
 8008a08:	693b      	ldr	r3, [r7, #16]
 8008a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008a12:	43da      	mvns	r2, r3
 8008a14:	4b18      	ldr	r3, [pc, #96]	@ (8008a78 <xTaskPriorityDisinherit+0x114>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	4013      	ands	r3, r2
 8008a1a:	4a17      	ldr	r2, [pc, #92]	@ (8008a78 <xTaskPriorityDisinherit+0x114>)
 8008a1c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008a1e:	693b      	ldr	r3, [r7, #16]
 8008a20:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008a22:	693b      	ldr	r3, [r7, #16]
 8008a24:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a2a:	f1c3 0207 	rsb	r2, r3, #7
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a36:	2201      	movs	r2, #1
 8008a38:	409a      	lsls	r2, r3
 8008a3a:	4b0f      	ldr	r3, [pc, #60]	@ (8008a78 <xTaskPriorityDisinherit+0x114>)
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4313      	orrs	r3, r2
 8008a40:	4a0d      	ldr	r2, [pc, #52]	@ (8008a78 <xTaskPriorityDisinherit+0x114>)
 8008a42:	6013      	str	r3, [r2, #0]
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008a48:	4613      	mov	r3, r2
 8008a4a:	009b      	lsls	r3, r3, #2
 8008a4c:	4413      	add	r3, r2
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	4a08      	ldr	r2, [pc, #32]	@ (8008a74 <xTaskPriorityDisinherit+0x110>)
 8008a52:	441a      	add	r2, r3
 8008a54:	693b      	ldr	r3, [r7, #16]
 8008a56:	3304      	adds	r3, #4
 8008a58:	4619      	mov	r1, r3
 8008a5a:	4610      	mov	r0, r2
 8008a5c:	f7fe f973 	bl	8006d46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008a60:	2301      	movs	r3, #1
 8008a62:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008a64:	697b      	ldr	r3, [r7, #20]
	}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3718      	adds	r7, #24
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
 8008a6e:	bf00      	nop
 8008a70:	2000075c 	.word	0x2000075c
 8008a74:	20000760 	.word	0x20000760
 8008a78:	20000864 	.word	0x20000864

08008a7c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b088      	sub	sp, #32
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f000 8089 	beq.w	8008ba8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008a96:	69bb      	ldr	r3, [r7, #24]
 8008a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d10d      	bne.n	8008aba <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 8008a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa2:	b672      	cpsid	i
 8008aa4:	f383 8811 	msr	BASEPRI, r3
 8008aa8:	f3bf 8f6f 	isb	sy
 8008aac:	f3bf 8f4f 	dsb	sy
 8008ab0:	b662      	cpsie	i
 8008ab2:	60fb      	str	r3, [r7, #12]
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop
 8008ab8:	e7fd      	b.n	8008ab6 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008aba:	69bb      	ldr	r3, [r7, #24]
 8008abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008abe:	683a      	ldr	r2, [r7, #0]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d902      	bls.n	8008aca <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	61fb      	str	r3, [r7, #28]
 8008ac8:	e002      	b.n	8008ad0 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ace:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008ad0:	69bb      	ldr	r3, [r7, #24]
 8008ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ad4:	69fa      	ldr	r2, [r7, #28]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d066      	beq.n	8008ba8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8008ada:	69bb      	ldr	r3, [r7, #24]
 8008adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ade:	697a      	ldr	r2, [r7, #20]
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d161      	bne.n	8008ba8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008ae4:	4b32      	ldr	r3, [pc, #200]	@ (8008bb0 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	69ba      	ldr	r2, [r7, #24]
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d10d      	bne.n	8008b0a <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 8008aee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008af2:	b672      	cpsid	i
 8008af4:	f383 8811 	msr	BASEPRI, r3
 8008af8:	f3bf 8f6f 	isb	sy
 8008afc:	f3bf 8f4f 	dsb	sy
 8008b00:	b662      	cpsie	i
 8008b02:	60bb      	str	r3, [r7, #8]
}
 8008b04:	bf00      	nop
 8008b06:	bf00      	nop
 8008b08:	e7fd      	b.n	8008b06 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b0e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	69fa      	ldr	r2, [r7, #28]
 8008b14:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008b16:	69bb      	ldr	r3, [r7, #24]
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	db04      	blt.n	8008b28 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	f1c3 0207 	rsb	r2, r3, #7
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	6959      	ldr	r1, [r3, #20]
 8008b2c:	693a      	ldr	r2, [r7, #16]
 8008b2e:	4613      	mov	r3, r2
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	4413      	add	r3, r2
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	4a1f      	ldr	r2, [pc, #124]	@ (8008bb4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008b38:	4413      	add	r3, r2
 8008b3a:	4299      	cmp	r1, r3
 8008b3c:	d134      	bne.n	8008ba8 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b3e:	69bb      	ldr	r3, [r7, #24]
 8008b40:	3304      	adds	r3, #4
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7fe f95c 	bl	8006e00 <uxListRemove>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d115      	bne.n	8008b7a <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b52:	4918      	ldr	r1, [pc, #96]	@ (8008bb4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008b54:	4613      	mov	r3, r2
 8008b56:	009b      	lsls	r3, r3, #2
 8008b58:	4413      	add	r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	440b      	add	r3, r1
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d10a      	bne.n	8008b7a <vTaskPriorityDisinheritAfterTimeout+0xfe>
 8008b64:	69bb      	ldr	r3, [r7, #24]
 8008b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b68:	2201      	movs	r2, #1
 8008b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8008b6e:	43da      	mvns	r2, r3
 8008b70:	4b11      	ldr	r3, [pc, #68]	@ (8008bb8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4013      	ands	r3, r2
 8008b76:	4a10      	ldr	r2, [pc, #64]	@ (8008bb8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008b78:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b7e:	2201      	movs	r2, #1
 8008b80:	409a      	lsls	r2, r3
 8008b82:	4b0d      	ldr	r3, [pc, #52]	@ (8008bb8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	4a0b      	ldr	r2, [pc, #44]	@ (8008bb8 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008b8a:	6013      	str	r3, [r2, #0]
 8008b8c:	69bb      	ldr	r3, [r7, #24]
 8008b8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b90:	4613      	mov	r3, r2
 8008b92:	009b      	lsls	r3, r3, #2
 8008b94:	4413      	add	r3, r2
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	4a06      	ldr	r2, [pc, #24]	@ (8008bb4 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008b9a:	441a      	add	r2, r3
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	3304      	adds	r3, #4
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	4610      	mov	r0, r2
 8008ba4:	f7fe f8cf 	bl	8006d46 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ba8:	bf00      	nop
 8008baa:	3720      	adds	r7, #32
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}
 8008bb0:	2000075c 	.word	0x2000075c
 8008bb4:	20000760 	.word	0x20000760
 8008bb8:	20000864 	.word	0x20000864

08008bbc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008bbc:	b480      	push	{r7}
 8008bbe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008bc0:	4b07      	ldr	r3, [pc, #28]	@ (8008be0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d004      	beq.n	8008bd2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008bc8:	4b05      	ldr	r3, [pc, #20]	@ (8008be0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008bce:	3201      	adds	r2, #1
 8008bd0:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8008bd2:	4b03      	ldr	r3, [pc, #12]	@ (8008be0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
	}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr
 8008be0:	2000075c 	.word	0x2000075c

08008be4 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008bee:	4b29      	ldr	r3, [pc, #164]	@ (8008c94 <prvAddCurrentTaskToDelayedList+0xb0>)
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008bf4:	4b28      	ldr	r3, [pc, #160]	@ (8008c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	3304      	adds	r3, #4
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7fe f900 	bl	8006e00 <uxListRemove>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d10b      	bne.n	8008c1e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008c06:	4b24      	ldr	r3, [pc, #144]	@ (8008c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8008c12:	43da      	mvns	r2, r3
 8008c14:	4b21      	ldr	r3, [pc, #132]	@ (8008c9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4013      	ands	r3, r2
 8008c1a:	4a20      	ldr	r2, [pc, #128]	@ (8008c9c <prvAddCurrentTaskToDelayedList+0xb8>)
 8008c1c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c24:	d10a      	bne.n	8008c3c <prvAddCurrentTaskToDelayedList+0x58>
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d007      	beq.n	8008c3c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c2c:	4b1a      	ldr	r3, [pc, #104]	@ (8008c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	3304      	adds	r3, #4
 8008c32:	4619      	mov	r1, r3
 8008c34:	481a      	ldr	r0, [pc, #104]	@ (8008ca0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008c36:	f7fe f886 	bl	8006d46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008c3a:	e026      	b.n	8008c8a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4413      	add	r3, r2
 8008c42:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008c44:	4b14      	ldr	r3, [pc, #80]	@ (8008c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68ba      	ldr	r2, [r7, #8]
 8008c4a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008c4c:	68ba      	ldr	r2, [r7, #8]
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d209      	bcs.n	8008c68 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c54:	4b13      	ldr	r3, [pc, #76]	@ (8008ca4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008c56:	681a      	ldr	r2, [r3, #0]
 8008c58:	4b0f      	ldr	r3, [pc, #60]	@ (8008c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	3304      	adds	r3, #4
 8008c5e:	4619      	mov	r1, r3
 8008c60:	4610      	mov	r0, r2
 8008c62:	f7fe f894 	bl	8006d8e <vListInsert>
}
 8008c66:	e010      	b.n	8008c8a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c68:	4b0f      	ldr	r3, [pc, #60]	@ (8008ca8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8008c98 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	3304      	adds	r3, #4
 8008c72:	4619      	mov	r1, r3
 8008c74:	4610      	mov	r0, r2
 8008c76:	f7fe f88a 	bl	8006d8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8008cac <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	68ba      	ldr	r2, [r7, #8]
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d202      	bcs.n	8008c8a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008c84:	4a09      	ldr	r2, [pc, #36]	@ (8008cac <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c86:	68bb      	ldr	r3, [r7, #8]
 8008c88:	6013      	str	r3, [r2, #0]
}
 8008c8a:	bf00      	nop
 8008c8c:	3710      	adds	r7, #16
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
 8008c92:	bf00      	nop
 8008c94:	20000860 	.word	0x20000860
 8008c98:	2000075c 	.word	0x2000075c
 8008c9c:	20000864 	.word	0x20000864
 8008ca0:	20000848 	.word	0x20000848
 8008ca4:	20000818 	.word	0x20000818
 8008ca8:	20000814 	.word	0x20000814
 8008cac:	2000087c 	.word	0x2000087c

08008cb0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	60f8      	str	r0, [r7, #12]
 8008cb8:	60b9      	str	r1, [r7, #8]
 8008cba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	3b04      	subs	r3, #4
 8008cc0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008cc8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	3b04      	subs	r3, #4
 8008cce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	f023 0201 	bic.w	r2, r3, #1
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	3b04      	subs	r3, #4
 8008cde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ce0:	4a0c      	ldr	r2, [pc, #48]	@ (8008d14 <pxPortInitialiseStack+0x64>)
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	3b14      	subs	r3, #20
 8008cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008cec:	687a      	ldr	r2, [r7, #4]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	3b04      	subs	r3, #4
 8008cf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	f06f 0202 	mvn.w	r2, #2
 8008cfe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	3b20      	subs	r3, #32
 8008d04:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d06:	68fb      	ldr	r3, [r7, #12]
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3714      	adds	r7, #20
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr
 8008d14:	08008d19 	.word	0x08008d19

08008d18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d18:	b480      	push	{r7}
 8008d1a:	b085      	sub	sp, #20
 8008d1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008d22:	4b15      	ldr	r3, [pc, #84]	@ (8008d78 <prvTaskExitError+0x60>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d2a:	d00d      	beq.n	8008d48 <prvTaskExitError+0x30>
	__asm volatile
 8008d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d30:	b672      	cpsid	i
 8008d32:	f383 8811 	msr	BASEPRI, r3
 8008d36:	f3bf 8f6f 	isb	sy
 8008d3a:	f3bf 8f4f 	dsb	sy
 8008d3e:	b662      	cpsie	i
 8008d40:	60fb      	str	r3, [r7, #12]
}
 8008d42:	bf00      	nop
 8008d44:	bf00      	nop
 8008d46:	e7fd      	b.n	8008d44 <prvTaskExitError+0x2c>
	__asm volatile
 8008d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d4c:	b672      	cpsid	i
 8008d4e:	f383 8811 	msr	BASEPRI, r3
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	f3bf 8f4f 	dsb	sy
 8008d5a:	b662      	cpsie	i
 8008d5c:	60bb      	str	r3, [r7, #8]
}
 8008d5e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008d60:	bf00      	nop
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d0fc      	beq.n	8008d62 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008d68:	bf00      	nop
 8008d6a:	bf00      	nop
 8008d6c:	3714      	adds	r7, #20
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr
 8008d76:	bf00      	nop
 8008d78:	2000003c 	.word	0x2000003c
 8008d7c:	00000000 	.word	0x00000000

08008d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d80:	4b07      	ldr	r3, [pc, #28]	@ (8008da0 <pxCurrentTCBConst2>)
 8008d82:	6819      	ldr	r1, [r3, #0]
 8008d84:	6808      	ldr	r0, [r1, #0]
 8008d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d8a:	f380 8809 	msr	PSP, r0
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f04f 0000 	mov.w	r0, #0
 8008d96:	f380 8811 	msr	BASEPRI, r0
 8008d9a:	4770      	bx	lr
 8008d9c:	f3af 8000 	nop.w

08008da0 <pxCurrentTCBConst2>:
 8008da0:	2000075c 	.word	0x2000075c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008da4:	bf00      	nop
 8008da6:	bf00      	nop

08008da8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008da8:	4808      	ldr	r0, [pc, #32]	@ (8008dcc <prvPortStartFirstTask+0x24>)
 8008daa:	6800      	ldr	r0, [r0, #0]
 8008dac:	6800      	ldr	r0, [r0, #0]
 8008dae:	f380 8808 	msr	MSP, r0
 8008db2:	f04f 0000 	mov.w	r0, #0
 8008db6:	f380 8814 	msr	CONTROL, r0
 8008dba:	b662      	cpsie	i
 8008dbc:	b661      	cpsie	f
 8008dbe:	f3bf 8f4f 	dsb	sy
 8008dc2:	f3bf 8f6f 	isb	sy
 8008dc6:	df00      	svc	0
 8008dc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008dca:	bf00      	nop
 8008dcc:	e000ed08 	.word	0xe000ed08

08008dd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008dd0:	b580      	push	{r7, lr}
 8008dd2:	b084      	sub	sp, #16
 8008dd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008dd6:	4b37      	ldr	r3, [pc, #220]	@ (8008eb4 <xPortStartScheduler+0xe4>)
 8008dd8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	22ff      	movs	r2, #255	@ 0xff
 8008de6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008df0:	78fb      	ldrb	r3, [r7, #3]
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008df8:	b2da      	uxtb	r2, r3
 8008dfa:	4b2f      	ldr	r3, [pc, #188]	@ (8008eb8 <xPortStartScheduler+0xe8>)
 8008dfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dfe:	4b2f      	ldr	r3, [pc, #188]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e00:	2207      	movs	r2, #7
 8008e02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e04:	e009      	b.n	8008e1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008e06:	4b2d      	ldr	r3, [pc, #180]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	4a2b      	ldr	r2, [pc, #172]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008e10:	78fb      	ldrb	r3, [r7, #3]
 8008e12:	b2db      	uxtb	r3, r3
 8008e14:	005b      	lsls	r3, r3, #1
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008e1a:	78fb      	ldrb	r3, [r7, #3]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e22:	2b80      	cmp	r3, #128	@ 0x80
 8008e24:	d0ef      	beq.n	8008e06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008e26:	4b25      	ldr	r3, [pc, #148]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	f1c3 0307 	rsb	r3, r3, #7
 8008e2e:	2b04      	cmp	r3, #4
 8008e30:	d00d      	beq.n	8008e4e <xPortStartScheduler+0x7e>
	__asm volatile
 8008e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e36:	b672      	cpsid	i
 8008e38:	f383 8811 	msr	BASEPRI, r3
 8008e3c:	f3bf 8f6f 	isb	sy
 8008e40:	f3bf 8f4f 	dsb	sy
 8008e44:	b662      	cpsie	i
 8008e46:	60bb      	str	r3, [r7, #8]
}
 8008e48:	bf00      	nop
 8008e4a:	bf00      	nop
 8008e4c:	e7fd      	b.n	8008e4a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e4e:	4b1b      	ldr	r3, [pc, #108]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	021b      	lsls	r3, r3, #8
 8008e54:	4a19      	ldr	r2, [pc, #100]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e58:	4b18      	ldr	r3, [pc, #96]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e60:	4a16      	ldr	r2, [pc, #88]	@ (8008ebc <xPortStartScheduler+0xec>)
 8008e62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	b2da      	uxtb	r2, r3
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e6c:	4b14      	ldr	r3, [pc, #80]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	4a13      	ldr	r2, [pc, #76]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e78:	4b11      	ldr	r3, [pc, #68]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a10      	ldr	r2, [pc, #64]	@ (8008ec0 <xPortStartScheduler+0xf0>)
 8008e7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e84:	f000 f8dc 	bl	8009040 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e88:	4b0e      	ldr	r3, [pc, #56]	@ (8008ec4 <xPortStartScheduler+0xf4>)
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e8e:	f000 f8fb 	bl	8009088 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e92:	4b0d      	ldr	r3, [pc, #52]	@ (8008ec8 <xPortStartScheduler+0xf8>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a0c      	ldr	r2, [pc, #48]	@ (8008ec8 <xPortStartScheduler+0xf8>)
 8008e98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e9e:	f7ff ff83 	bl	8008da8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ea2:	f7ff fa95 	bl	80083d0 <vTaskSwitchContext>
	prvTaskExitError();
 8008ea6:	f7ff ff37 	bl	8008d18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008eaa:	2300      	movs	r3, #0
}
 8008eac:	4618      	mov	r0, r3
 8008eae:	3710      	adds	r7, #16
 8008eb0:	46bd      	mov	sp, r7
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	e000e400 	.word	0xe000e400
 8008eb8:	20000888 	.word	0x20000888
 8008ebc:	2000088c 	.word	0x2000088c
 8008ec0:	e000ed20 	.word	0xe000ed20
 8008ec4:	2000003c 	.word	0x2000003c
 8008ec8:	e000ef34 	.word	0xe000ef34

08008ecc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b083      	sub	sp, #12
 8008ed0:	af00      	add	r7, sp, #0
	__asm volatile
 8008ed2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed6:	b672      	cpsid	i
 8008ed8:	f383 8811 	msr	BASEPRI, r3
 8008edc:	f3bf 8f6f 	isb	sy
 8008ee0:	f3bf 8f4f 	dsb	sy
 8008ee4:	b662      	cpsie	i
 8008ee6:	607b      	str	r3, [r7, #4]
}
 8008ee8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008eea:	4b11      	ldr	r3, [pc, #68]	@ (8008f30 <vPortEnterCritical+0x64>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	3301      	adds	r3, #1
 8008ef0:	4a0f      	ldr	r2, [pc, #60]	@ (8008f30 <vPortEnterCritical+0x64>)
 8008ef2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ef4:	4b0e      	ldr	r3, [pc, #56]	@ (8008f30 <vPortEnterCritical+0x64>)
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	2b01      	cmp	r3, #1
 8008efa:	d112      	bne.n	8008f22 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008efc:	4b0d      	ldr	r3, [pc, #52]	@ (8008f34 <vPortEnterCritical+0x68>)
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	b2db      	uxtb	r3, r3
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d00d      	beq.n	8008f22 <vPortEnterCritical+0x56>
	__asm volatile
 8008f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0a:	b672      	cpsid	i
 8008f0c:	f383 8811 	msr	BASEPRI, r3
 8008f10:	f3bf 8f6f 	isb	sy
 8008f14:	f3bf 8f4f 	dsb	sy
 8008f18:	b662      	cpsie	i
 8008f1a:	603b      	str	r3, [r7, #0]
}
 8008f1c:	bf00      	nop
 8008f1e:	bf00      	nop
 8008f20:	e7fd      	b.n	8008f1e <vPortEnterCritical+0x52>
	}
}
 8008f22:	bf00      	nop
 8008f24:	370c      	adds	r7, #12
 8008f26:	46bd      	mov	sp, r7
 8008f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2c:	4770      	bx	lr
 8008f2e:	bf00      	nop
 8008f30:	2000003c 	.word	0x2000003c
 8008f34:	e000ed04 	.word	0xe000ed04

08008f38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f3e:	4b13      	ldr	r3, [pc, #76]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d10d      	bne.n	8008f62 <vPortExitCritical+0x2a>
	__asm volatile
 8008f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f4a:	b672      	cpsid	i
 8008f4c:	f383 8811 	msr	BASEPRI, r3
 8008f50:	f3bf 8f6f 	isb	sy
 8008f54:	f3bf 8f4f 	dsb	sy
 8008f58:	b662      	cpsie	i
 8008f5a:	607b      	str	r3, [r7, #4]
}
 8008f5c:	bf00      	nop
 8008f5e:	bf00      	nop
 8008f60:	e7fd      	b.n	8008f5e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8008f62:	4b0a      	ldr	r3, [pc, #40]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	3b01      	subs	r3, #1
 8008f68:	4a08      	ldr	r2, [pc, #32]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f6c:	4b07      	ldr	r3, [pc, #28]	@ (8008f8c <vPortExitCritical+0x54>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d105      	bne.n	8008f80 <vPortExitCritical+0x48>
 8008f74:	2300      	movs	r3, #0
 8008f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	f383 8811 	msr	BASEPRI, r3
}
 8008f7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f80:	bf00      	nop
 8008f82:	370c      	adds	r7, #12
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr
 8008f8c:	2000003c 	.word	0x2000003c

08008f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f90:	f3ef 8009 	mrs	r0, PSP
 8008f94:	f3bf 8f6f 	isb	sy
 8008f98:	4b15      	ldr	r3, [pc, #84]	@ (8008ff0 <pxCurrentTCBConst>)
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	f01e 0f10 	tst.w	lr, #16
 8008fa0:	bf08      	it	eq
 8008fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008faa:	6010      	str	r0, [r2, #0]
 8008fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008fb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008fb4:	b672      	cpsid	i
 8008fb6:	f380 8811 	msr	BASEPRI, r0
 8008fba:	f3bf 8f4f 	dsb	sy
 8008fbe:	f3bf 8f6f 	isb	sy
 8008fc2:	b662      	cpsie	i
 8008fc4:	f7ff fa04 	bl	80083d0 <vTaskSwitchContext>
 8008fc8:	f04f 0000 	mov.w	r0, #0
 8008fcc:	f380 8811 	msr	BASEPRI, r0
 8008fd0:	bc09      	pop	{r0, r3}
 8008fd2:	6819      	ldr	r1, [r3, #0]
 8008fd4:	6808      	ldr	r0, [r1, #0]
 8008fd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fda:	f01e 0f10 	tst.w	lr, #16
 8008fde:	bf08      	it	eq
 8008fe0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fe4:	f380 8809 	msr	PSP, r0
 8008fe8:	f3bf 8f6f 	isb	sy
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop

08008ff0 <pxCurrentTCBConst>:
 8008ff0:	2000075c 	.word	0x2000075c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008ff4:	bf00      	nop
 8008ff6:	bf00      	nop

08008ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b082      	sub	sp, #8
 8008ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8008ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009002:	b672      	cpsid	i
 8009004:	f383 8811 	msr	BASEPRI, r3
 8009008:	f3bf 8f6f 	isb	sy
 800900c:	f3bf 8f4f 	dsb	sy
 8009010:	b662      	cpsie	i
 8009012:	607b      	str	r3, [r7, #4]
}
 8009014:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009016:	f7ff f91f 	bl	8008258 <xTaskIncrementTick>
 800901a:	4603      	mov	r3, r0
 800901c:	2b00      	cmp	r3, #0
 800901e:	d003      	beq.n	8009028 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009020:	4b06      	ldr	r3, [pc, #24]	@ (800903c <SysTick_Handler+0x44>)
 8009022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009026:	601a      	str	r2, [r3, #0]
 8009028:	2300      	movs	r3, #0
 800902a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	f383 8811 	msr	BASEPRI, r3
}
 8009032:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009034:	bf00      	nop
 8009036:	3708      	adds	r7, #8
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}
 800903c:	e000ed04 	.word	0xe000ed04

08009040 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009040:	b480      	push	{r7}
 8009042:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009044:	4b0b      	ldr	r3, [pc, #44]	@ (8009074 <vPortSetupTimerInterrupt+0x34>)
 8009046:	2200      	movs	r2, #0
 8009048:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800904a:	4b0b      	ldr	r3, [pc, #44]	@ (8009078 <vPortSetupTimerInterrupt+0x38>)
 800904c:	2200      	movs	r2, #0
 800904e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009050:	4b0a      	ldr	r3, [pc, #40]	@ (800907c <vPortSetupTimerInterrupt+0x3c>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a0a      	ldr	r2, [pc, #40]	@ (8009080 <vPortSetupTimerInterrupt+0x40>)
 8009056:	fba2 2303 	umull	r2, r3, r2, r3
 800905a:	099b      	lsrs	r3, r3, #6
 800905c:	4a09      	ldr	r2, [pc, #36]	@ (8009084 <vPortSetupTimerInterrupt+0x44>)
 800905e:	3b01      	subs	r3, #1
 8009060:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009062:	4b04      	ldr	r3, [pc, #16]	@ (8009074 <vPortSetupTimerInterrupt+0x34>)
 8009064:	2207      	movs	r2, #7
 8009066:	601a      	str	r2, [r3, #0]
}
 8009068:	bf00      	nop
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr
 8009072:	bf00      	nop
 8009074:	e000e010 	.word	0xe000e010
 8009078:	e000e018 	.word	0xe000e018
 800907c:	20000030 	.word	0x20000030
 8009080:	10624dd3 	.word	0x10624dd3
 8009084:	e000e014 	.word	0xe000e014

08009088 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009088:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009098 <vPortEnableVFP+0x10>
 800908c:	6801      	ldr	r1, [r0, #0]
 800908e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009092:	6001      	str	r1, [r0, #0]
 8009094:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009096:	bf00      	nop
 8009098:	e000ed88 	.word	0xe000ed88

0800909c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80090a2:	f3ef 8305 	mrs	r3, IPSR
 80090a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	2b0f      	cmp	r3, #15
 80090ac:	d917      	bls.n	80090de <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80090ae:	4a1a      	ldr	r2, [pc, #104]	@ (8009118 <vPortValidateInterruptPriority+0x7c>)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4413      	add	r3, r2
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80090b8:	4b18      	ldr	r3, [pc, #96]	@ (800911c <vPortValidateInterruptPriority+0x80>)
 80090ba:	781b      	ldrb	r3, [r3, #0]
 80090bc:	7afa      	ldrb	r2, [r7, #11]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d20d      	bcs.n	80090de <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80090c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c6:	b672      	cpsid	i
 80090c8:	f383 8811 	msr	BASEPRI, r3
 80090cc:	f3bf 8f6f 	isb	sy
 80090d0:	f3bf 8f4f 	dsb	sy
 80090d4:	b662      	cpsie	i
 80090d6:	607b      	str	r3, [r7, #4]
}
 80090d8:	bf00      	nop
 80090da:	bf00      	nop
 80090dc:	e7fd      	b.n	80090da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80090de:	4b10      	ldr	r3, [pc, #64]	@ (8009120 <vPortValidateInterruptPriority+0x84>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80090e6:	4b0f      	ldr	r3, [pc, #60]	@ (8009124 <vPortValidateInterruptPriority+0x88>)
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d90d      	bls.n	800910a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f2:	b672      	cpsid	i
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	b662      	cpsie	i
 8009102:	603b      	str	r3, [r7, #0]
}
 8009104:	bf00      	nop
 8009106:	bf00      	nop
 8009108:	e7fd      	b.n	8009106 <vPortValidateInterruptPriority+0x6a>
	}
 800910a:	bf00      	nop
 800910c:	3714      	adds	r7, #20
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr
 8009116:	bf00      	nop
 8009118:	e000e3f0 	.word	0xe000e3f0
 800911c:	20000888 	.word	0x20000888
 8009120:	e000ed0c 	.word	0xe000ed0c
 8009124:	2000088c 	.word	0x2000088c

08009128 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b08a      	sub	sp, #40	@ 0x28
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009130:	2300      	movs	r3, #0
 8009132:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009134:	f7fe ffc0 	bl	80080b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009138:	4b5d      	ldr	r3, [pc, #372]	@ (80092b0 <pvPortMalloc+0x188>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d101      	bne.n	8009144 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009140:	f000 f920 	bl	8009384 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009144:	4b5b      	ldr	r3, [pc, #364]	@ (80092b4 <pvPortMalloc+0x18c>)
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	4013      	ands	r3, r2
 800914c:	2b00      	cmp	r3, #0
 800914e:	f040 8094 	bne.w	800927a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2b00      	cmp	r3, #0
 8009156:	d020      	beq.n	800919a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8009158:	2208      	movs	r2, #8
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	4413      	add	r3, r2
 800915e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f003 0307 	and.w	r3, r3, #7
 8009166:	2b00      	cmp	r3, #0
 8009168:	d017      	beq.n	800919a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f023 0307 	bic.w	r3, r3, #7
 8009170:	3308      	adds	r3, #8
 8009172:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f003 0307 	and.w	r3, r3, #7
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00d      	beq.n	800919a <pvPortMalloc+0x72>
	__asm volatile
 800917e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009182:	b672      	cpsid	i
 8009184:	f383 8811 	msr	BASEPRI, r3
 8009188:	f3bf 8f6f 	isb	sy
 800918c:	f3bf 8f4f 	dsb	sy
 8009190:	b662      	cpsie	i
 8009192:	617b      	str	r3, [r7, #20]
}
 8009194:	bf00      	nop
 8009196:	bf00      	nop
 8009198:	e7fd      	b.n	8009196 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d06c      	beq.n	800927a <pvPortMalloc+0x152>
 80091a0:	4b45      	ldr	r3, [pc, #276]	@ (80092b8 <pvPortMalloc+0x190>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d867      	bhi.n	800927a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80091aa:	4b44      	ldr	r3, [pc, #272]	@ (80092bc <pvPortMalloc+0x194>)
 80091ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80091ae:	4b43      	ldr	r3, [pc, #268]	@ (80092bc <pvPortMalloc+0x194>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091b4:	e004      	b.n	80091c0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 80091b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80091ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80091c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	687a      	ldr	r2, [r7, #4]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d903      	bls.n	80091d2 <pvPortMalloc+0xaa>
 80091ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d1f1      	bne.n	80091b6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80091d2:	4b37      	ldr	r3, [pc, #220]	@ (80092b0 <pvPortMalloc+0x188>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80091d8:	429a      	cmp	r2, r3
 80091da:	d04e      	beq.n	800927a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80091dc:	6a3b      	ldr	r3, [r7, #32]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2208      	movs	r2, #8
 80091e2:	4413      	add	r3, r2
 80091e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80091e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	6a3b      	ldr	r3, [r7, #32]
 80091ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	685a      	ldr	r2, [r3, #4]
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	1ad2      	subs	r2, r2, r3
 80091f6:	2308      	movs	r3, #8
 80091f8:	005b      	lsls	r3, r3, #1
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d922      	bls.n	8009244 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80091fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	4413      	add	r3, r2
 8009204:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009206:	69bb      	ldr	r3, [r7, #24]
 8009208:	f003 0307 	and.w	r3, r3, #7
 800920c:	2b00      	cmp	r3, #0
 800920e:	d00d      	beq.n	800922c <pvPortMalloc+0x104>
	__asm volatile
 8009210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009214:	b672      	cpsid	i
 8009216:	f383 8811 	msr	BASEPRI, r3
 800921a:	f3bf 8f6f 	isb	sy
 800921e:	f3bf 8f4f 	dsb	sy
 8009222:	b662      	cpsie	i
 8009224:	613b      	str	r3, [r7, #16]
}
 8009226:	bf00      	nop
 8009228:	bf00      	nop
 800922a:	e7fd      	b.n	8009228 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800922c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800922e:	685a      	ldr	r2, [r3, #4]
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	1ad2      	subs	r2, r2, r3
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800923a:	687a      	ldr	r2, [r7, #4]
 800923c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800923e:	69b8      	ldr	r0, [r7, #24]
 8009240:	f000 f902 	bl	8009448 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009244:	4b1c      	ldr	r3, [pc, #112]	@ (80092b8 <pvPortMalloc+0x190>)
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	1ad3      	subs	r3, r2, r3
 800924e:	4a1a      	ldr	r2, [pc, #104]	@ (80092b8 <pvPortMalloc+0x190>)
 8009250:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009252:	4b19      	ldr	r3, [pc, #100]	@ (80092b8 <pvPortMalloc+0x190>)
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	4b1a      	ldr	r3, [pc, #104]	@ (80092c0 <pvPortMalloc+0x198>)
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	429a      	cmp	r2, r3
 800925c:	d203      	bcs.n	8009266 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800925e:	4b16      	ldr	r3, [pc, #88]	@ (80092b8 <pvPortMalloc+0x190>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a17      	ldr	r2, [pc, #92]	@ (80092c0 <pvPortMalloc+0x198>)
 8009264:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009268:	685a      	ldr	r2, [r3, #4]
 800926a:	4b12      	ldr	r3, [pc, #72]	@ (80092b4 <pvPortMalloc+0x18c>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	431a      	orrs	r2, r3
 8009270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009272:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009276:	2200      	movs	r2, #0
 8009278:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800927a:	f7fe ff2b 	bl	80080d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800927e:	69fb      	ldr	r3, [r7, #28]
 8009280:	f003 0307 	and.w	r3, r3, #7
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00d      	beq.n	80092a4 <pvPortMalloc+0x17c>
	__asm volatile
 8009288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928c:	b672      	cpsid	i
 800928e:	f383 8811 	msr	BASEPRI, r3
 8009292:	f3bf 8f6f 	isb	sy
 8009296:	f3bf 8f4f 	dsb	sy
 800929a:	b662      	cpsie	i
 800929c:	60fb      	str	r3, [r7, #12]
}
 800929e:	bf00      	nop
 80092a0:	bf00      	nop
 80092a2:	e7fd      	b.n	80092a0 <pvPortMalloc+0x178>
	return pvReturn;
 80092a4:	69fb      	ldr	r3, [r7, #28]
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3728      	adds	r7, #40	@ 0x28
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	20004498 	.word	0x20004498
 80092b4:	200044a4 	.word	0x200044a4
 80092b8:	2000449c 	.word	0x2000449c
 80092bc:	20004490 	.word	0x20004490
 80092c0:	200044a0 	.word	0x200044a0

080092c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80092c4:	b580      	push	{r7, lr}
 80092c6:	b086      	sub	sp, #24
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d04e      	beq.n	8009374 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80092d6:	2308      	movs	r3, #8
 80092d8:	425b      	negs	r3, r3
 80092da:	697a      	ldr	r2, [r7, #20]
 80092dc:	4413      	add	r3, r2
 80092de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	685a      	ldr	r2, [r3, #4]
 80092e8:	4b24      	ldr	r3, [pc, #144]	@ (800937c <vPortFree+0xb8>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4013      	ands	r3, r2
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d10d      	bne.n	800930e <vPortFree+0x4a>
	__asm volatile
 80092f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092f6:	b672      	cpsid	i
 80092f8:	f383 8811 	msr	BASEPRI, r3
 80092fc:	f3bf 8f6f 	isb	sy
 8009300:	f3bf 8f4f 	dsb	sy
 8009304:	b662      	cpsie	i
 8009306:	60fb      	str	r3, [r7, #12]
}
 8009308:	bf00      	nop
 800930a:	bf00      	nop
 800930c:	e7fd      	b.n	800930a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800930e:	693b      	ldr	r3, [r7, #16]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00d      	beq.n	8009332 <vPortFree+0x6e>
	__asm volatile
 8009316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800931a:	b672      	cpsid	i
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	b662      	cpsie	i
 800932a:	60bb      	str	r3, [r7, #8]
}
 800932c:	bf00      	nop
 800932e:	bf00      	nop
 8009330:	e7fd      	b.n	800932e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009332:	693b      	ldr	r3, [r7, #16]
 8009334:	685a      	ldr	r2, [r3, #4]
 8009336:	4b11      	ldr	r3, [pc, #68]	@ (800937c <vPortFree+0xb8>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4013      	ands	r3, r2
 800933c:	2b00      	cmp	r3, #0
 800933e:	d019      	beq.n	8009374 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009340:	693b      	ldr	r3, [r7, #16]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d115      	bne.n	8009374 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009348:	693b      	ldr	r3, [r7, #16]
 800934a:	685a      	ldr	r2, [r3, #4]
 800934c:	4b0b      	ldr	r3, [pc, #44]	@ (800937c <vPortFree+0xb8>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	43db      	mvns	r3, r3
 8009352:	401a      	ands	r2, r3
 8009354:	693b      	ldr	r3, [r7, #16]
 8009356:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009358:	f7fe feae 	bl	80080b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	685a      	ldr	r2, [r3, #4]
 8009360:	4b07      	ldr	r3, [pc, #28]	@ (8009380 <vPortFree+0xbc>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4413      	add	r3, r2
 8009366:	4a06      	ldr	r2, [pc, #24]	@ (8009380 <vPortFree+0xbc>)
 8009368:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800936a:	6938      	ldr	r0, [r7, #16]
 800936c:	f000 f86c 	bl	8009448 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009370:	f7fe feb0 	bl	80080d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009374:	bf00      	nop
 8009376:	3718      	adds	r7, #24
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	200044a4 	.word	0x200044a4
 8009380:	2000449c 	.word	0x2000449c

08009384 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009384:	b480      	push	{r7}
 8009386:	b085      	sub	sp, #20
 8009388:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800938a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800938e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009390:	4b27      	ldr	r3, [pc, #156]	@ (8009430 <prvHeapInit+0xac>)
 8009392:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f003 0307 	and.w	r3, r3, #7
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00c      	beq.n	80093b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	3307      	adds	r3, #7
 80093a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f023 0307 	bic.w	r3, r3, #7
 80093aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80093ac:	68ba      	ldr	r2, [r7, #8]
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	1ad3      	subs	r3, r2, r3
 80093b2:	4a1f      	ldr	r2, [pc, #124]	@ (8009430 <prvHeapInit+0xac>)
 80093b4:	4413      	add	r3, r2
 80093b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80093bc:	4a1d      	ldr	r2, [pc, #116]	@ (8009434 <prvHeapInit+0xb0>)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80093c2:	4b1c      	ldr	r3, [pc, #112]	@ (8009434 <prvHeapInit+0xb0>)
 80093c4:	2200      	movs	r2, #0
 80093c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	68ba      	ldr	r2, [r7, #8]
 80093cc:	4413      	add	r3, r2
 80093ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80093d0:	2208      	movs	r2, #8
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	1a9b      	subs	r3, r3, r2
 80093d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f023 0307 	bic.w	r3, r3, #7
 80093de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	4a15      	ldr	r2, [pc, #84]	@ (8009438 <prvHeapInit+0xb4>)
 80093e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80093e6:	4b14      	ldr	r3, [pc, #80]	@ (8009438 <prvHeapInit+0xb4>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2200      	movs	r2, #0
 80093ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80093ee:	4b12      	ldr	r3, [pc, #72]	@ (8009438 <prvHeapInit+0xb4>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	2200      	movs	r2, #0
 80093f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	68fa      	ldr	r2, [r7, #12]
 80093fe:	1ad2      	subs	r2, r2, r3
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009404:	4b0c      	ldr	r3, [pc, #48]	@ (8009438 <prvHeapInit+0xb4>)
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	685b      	ldr	r3, [r3, #4]
 8009410:	4a0a      	ldr	r2, [pc, #40]	@ (800943c <prvHeapInit+0xb8>)
 8009412:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	685b      	ldr	r3, [r3, #4]
 8009418:	4a09      	ldr	r2, [pc, #36]	@ (8009440 <prvHeapInit+0xbc>)
 800941a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800941c:	4b09      	ldr	r3, [pc, #36]	@ (8009444 <prvHeapInit+0xc0>)
 800941e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009422:	601a      	str	r2, [r3, #0]
}
 8009424:	bf00      	nop
 8009426:	3714      	adds	r7, #20
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr
 8009430:	20000890 	.word	0x20000890
 8009434:	20004490 	.word	0x20004490
 8009438:	20004498 	.word	0x20004498
 800943c:	200044a0 	.word	0x200044a0
 8009440:	2000449c 	.word	0x2000449c
 8009444:	200044a4 	.word	0x200044a4

08009448 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009448:	b480      	push	{r7}
 800944a:	b085      	sub	sp, #20
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009450:	4b28      	ldr	r3, [pc, #160]	@ (80094f4 <prvInsertBlockIntoFreeList+0xac>)
 8009452:	60fb      	str	r3, [r7, #12]
 8009454:	e002      	b.n	800945c <prvInsertBlockIntoFreeList+0x14>
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	60fb      	str	r3, [r7, #12]
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	429a      	cmp	r2, r3
 8009464:	d8f7      	bhi.n	8009456 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	685b      	ldr	r3, [r3, #4]
 800946e:	68ba      	ldr	r2, [r7, #8]
 8009470:	4413      	add	r3, r2
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	429a      	cmp	r2, r3
 8009476:	d108      	bne.n	800948a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	685a      	ldr	r2, [r3, #4]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	685b      	ldr	r3, [r3, #4]
 8009480:	441a      	add	r2, r3
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	685b      	ldr	r3, [r3, #4]
 8009492:	68ba      	ldr	r2, [r7, #8]
 8009494:	441a      	add	r2, r3
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	429a      	cmp	r2, r3
 800949c:	d118      	bne.n	80094d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	4b15      	ldr	r3, [pc, #84]	@ (80094f8 <prvInsertBlockIntoFreeList+0xb0>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d00d      	beq.n	80094c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	685a      	ldr	r2, [r3, #4]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	685b      	ldr	r3, [r3, #4]
 80094b4:	441a      	add	r2, r3
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	601a      	str	r2, [r3, #0]
 80094c4:	e008      	b.n	80094d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80094c6:	4b0c      	ldr	r3, [pc, #48]	@ (80094f8 <prvInsertBlockIntoFreeList+0xb0>)
 80094c8:	681a      	ldr	r2, [r3, #0]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	601a      	str	r2, [r3, #0]
 80094ce:	e003      	b.n	80094d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681a      	ldr	r2, [r3, #0]
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d002      	beq.n	80094e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	687a      	ldr	r2, [r7, #4]
 80094e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80094e6:	bf00      	nop
 80094e8:	3714      	adds	r7, #20
 80094ea:	46bd      	mov	sp, r7
 80094ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f0:	4770      	bx	lr
 80094f2:	bf00      	nop
 80094f4:	20004490 	.word	0x20004490
 80094f8:	20004498 	.word	0x20004498

080094fc <MAX581x_WriteCommand>:
#include "MAX581x.h"

void MAX581x_WriteCommand(MAX581x_Handler_t *dacDevice)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af02      	add	r7, sp, #8
 8009502:	6078      	str	r0, [r7, #4]
	dacDevice->i2cAddress = (0x10 | MAX581x_ADDRESS) << 1;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2220      	movs	r2, #32
 8009508:	711a      	strb	r2, [r3, #4]
	HAL_I2C_Master_Transmit(dacDevice->i2cHandler, dacDevice->i2cAddress, dacDevice->txBuffer, 3, 1000);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6818      	ldr	r0, [r3, #0]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	791b      	ldrb	r3, [r3, #4]
 8009512:	4619      	mov	r1, r3
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	1d5a      	adds	r2, r3, #5
 8009518:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800951c:	9300      	str	r3, [sp, #0]
 800951e:	2303      	movs	r3, #3
 8009520:	f7f9 fece 	bl	80032c0 <HAL_I2C_Master_Transmit>
}
 8009524:	bf00      	nop
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <MAX581x_Init>:
	dacDevice->i2cAddress = (0x10 | MAX581x_ADDRESS) << 1;
	HAL_I2C_Master_Transmit(dacDevice->i2cHandler, dacDevice->i2cAddress, dacDevice->txBuffer, 3, 1000);
}

void MAX581x_Init(MAX581x_Handler_t *dacDevice, I2C_HandleTypeDef *hi2c, uint8_t dacRefSelector)
{
 800952c:	b580      	push	{r7, lr}
 800952e:	b084      	sub	sp, #16
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	60b9      	str	r1, [r7, #8]
 8009536:	4613      	mov	r3, r2
 8009538:	71fb      	strb	r3, [r7, #7]
	dacDevice->i2cHandler = hi2c;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	601a      	str	r2, [r3, #0]

	MAX581x_Config(dacDevice, MAX581x_DISABLE_LATCH | MAX581x_SEL_ALL, MAX581x_SEL_A | MAX581x_SEL_B | MAX581x_SEL_C | MAX581x_SEL_D);
 8009540:	220f      	movs	r2, #15
 8009542:	2141      	movs	r1, #65	@ 0x41
 8009544:	68f8      	ldr	r0, [r7, #12]
 8009546:	f000 f80c 	bl	8009562 <MAX581x_Config>
	MAX581x_Reference(dacDevice, dacRefSelector | MAX581x_REF_PWR_ON);
 800954a:	79fb      	ldrb	r3, [r7, #7]
 800954c:	f043 0304 	orr.w	r3, r3, #4
 8009550:	b2db      	uxtb	r3, r3
 8009552:	4619      	mov	r1, r3
 8009554:	68f8      	ldr	r0, [r7, #12]
 8009556:	f000 f81f 	bl	8009598 <MAX581x_Reference>
}
 800955a:	bf00      	nop
 800955c:	3710      	adds	r7, #16
 800955e:	46bd      	mov	sp, r7
 8009560:	bd80      	pop	{r7, pc}

08009562 <MAX581x_Config>:

void MAX581x_Config(MAX581x_Handler_t *dacDevice, uint8_t dacLatch, uint8_t dacConfigSelector)
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b082      	sub	sp, #8
 8009566:	af00      	add	r7, sp, #0
 8009568:	6078      	str	r0, [r7, #4]
 800956a:	460b      	mov	r3, r1
 800956c:	70fb      	strb	r3, [r7, #3]
 800956e:	4613      	mov	r3, r2
 8009570:	70bb      	strb	r3, [r7, #2]
	dacDevice->txBuffer[0] = MAX581x_CMD_CONFIG | dacLatch;
 8009572:	78fb      	ldrb	r3, [r7, #3]
 8009574:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009578:	b2da      	uxtb	r2, r3
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	715a      	strb	r2, [r3, #5]
	dacDevice->txBuffer[1] = dacConfigSelector;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	78ba      	ldrb	r2, [r7, #2]
 8009582:	719a      	strb	r2, [r3, #6]
	dacDevice->txBuffer[2] = 0x00;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	71da      	strb	r2, [r3, #7]

	MAX581x_WriteCommand(dacDevice);
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	f7ff ffb6 	bl	80094fc <MAX581x_WriteCommand>
}
 8009590:	bf00      	nop
 8009592:	3708      	adds	r7, #8
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <MAX581x_Reference>:

void MAX581x_Reference(MAX581x_Handler_t *dacDevice, uint8_t dacRefConfig)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
 80095a0:	460b      	mov	r3, r1
 80095a2:	70fb      	strb	r3, [r7, #3]
	dacDevice->txBuffer[0] = MAX581x_CMD_REF | dacRefConfig;
 80095a4:	78fb      	ldrb	r3, [r7, #3]
 80095a6:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80095aa:	b2da      	uxtb	r2, r3
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	715a      	strb	r2, [r3, #5]
	dacDevice->txBuffer[1] = 0x00;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2200      	movs	r2, #0
 80095b4:	719a      	strb	r2, [r3, #6]
	dacDevice->txBuffer[2] = 0x00;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	71da      	strb	r2, [r3, #7]

	MAX581x_WriteCommand(dacDevice);
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f7ff ff9d 	bl	80094fc <MAX581x_WriteCommand>
}
 80095c2:	bf00      	nop
 80095c4:	3708      	adds	r7, #8
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <MAX581x_Code>:

void MAX581x_Code(MAX581x_Handler_t *dacDevice, uint8_t dacSelector, uint16_t dacData)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b082      	sub	sp, #8
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	6078      	str	r0, [r7, #4]
 80095d2:	460b      	mov	r3, r1
 80095d4:	70fb      	strb	r3, [r7, #3]
 80095d6:	4613      	mov	r3, r2
 80095d8:	803b      	strh	r3, [r7, #0]
	dacDevice->txBuffer[0] = MAX581x_CMD_CODEn | dacSelector;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	78fa      	ldrb	r2, [r7, #3]
 80095de:	715a      	strb	r2, [r3, #5]
	dacDevice->txBuffer[1] = (uint8_t)((dacData >> MAX581x_RIGHT_SHIFT) & 0xFF);
 80095e0:	883b      	ldrh	r3, [r7, #0]
 80095e2:	091b      	lsrs	r3, r3, #4
 80095e4:	b29b      	uxth	r3, r3
 80095e6:	b2da      	uxtb	r2, r3
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	719a      	strb	r2, [r3, #6]
	dacDevice->txBuffer[2] = (uint8_t)((dacData << MAX581x_LEFT_SHIFT) & 0xF0);
 80095ec:	883b      	ldrh	r3, [r7, #0]
 80095ee:	b2db      	uxtb	r3, r3
 80095f0:	011b      	lsls	r3, r3, #4
 80095f2:	b2da      	uxtb	r2, r3
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	71da      	strb	r2, [r3, #7]

	MAX581x_WriteCommand(dacDevice);
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f7ff ff7f 	bl	80094fc <MAX581x_WriteCommand>
}
 80095fe:	bf00      	nop
 8009600:	3708      	adds	r7, #8
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <MAX581x_CodeLoad>:

	MAX581x_WriteCommand(dacDevice);
}

void MAX581x_CodeLoad(MAX581x_Handler_t *dacDevice, uint8_t dacSelector, uint16_t dacData)
{
 8009606:	b580      	push	{r7, lr}
 8009608:	b082      	sub	sp, #8
 800960a:	af00      	add	r7, sp, #0
 800960c:	6078      	str	r0, [r7, #4]
 800960e:	460b      	mov	r3, r1
 8009610:	70fb      	strb	r3, [r7, #3]
 8009612:	4613      	mov	r3, r2
 8009614:	803b      	strh	r3, [r7, #0]
	dacDevice->txBuffer[0] = MAX581x_CMD_CODEn_LOADn | dacSelector;
 8009616:	78fb      	ldrb	r3, [r7, #3]
 8009618:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800961c:	b2da      	uxtb	r2, r3
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	715a      	strb	r2, [r3, #5]
	dacDevice->txBuffer[1] = (uint8_t)((dacData >> MAX581x_RIGHT_SHIFT) & 0xFF);
 8009622:	883b      	ldrh	r3, [r7, #0]
 8009624:	091b      	lsrs	r3, r3, #4
 8009626:	b29b      	uxth	r3, r3
 8009628:	b2da      	uxtb	r2, r3
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	719a      	strb	r2, [r3, #6]
	dacDevice->txBuffer[2] = (uint8_t)((dacData << MAX581x_LEFT_SHIFT) & 0xF0);
 800962e:	883b      	ldrh	r3, [r7, #0]
 8009630:	b2db      	uxtb	r3, r3
 8009632:	011b      	lsls	r3, r3, #4
 8009634:	b2da      	uxtb	r2, r3
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	71da      	strb	r2, [r3, #7]

	MAX581x_WriteCommand(dacDevice);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f7ff ff5e 	bl	80094fc <MAX581x_WriteCommand>
}
 8009640:	bf00      	nop
 8009642:	3708      	adds	r7, #8
 8009644:	46bd      	mov	sp, r7
 8009646:	bd80      	pop	{r7, pc}

08009648 <PID_Init>:
 */

#include "pid.h"

void PID_Init(PID_Handler_t *pid, PID_Params_t params, PID_Status_t enable)
{
 8009648:	b084      	sub	sp, #16
 800964a:	b4b0      	push	{r4, r5, r7}
 800964c:	b083      	sub	sp, #12
 800964e:	af00      	add	r7, sp, #0
 8009650:	6078      	str	r0, [r7, #4]
 8009652:	f107 001c 	add.w	r0, r7, #28
 8009656:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	pid->params = params;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	461d      	mov	r5, r3
 800965e:	f107 041c 	add.w	r4, r7, #28
 8009662:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009664:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8009666:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800966a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	pid->enable = enable;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009674:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	pid->error = 0;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f04f 0200 	mov.w	r2, #0
 800967e:	621a      	str	r2, [r3, #32]
	pid->output = 0;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f04f 0200 	mov.w	r2, #0
 8009686:	625a      	str	r2, [r3, #36]	@ 0x24

	pid->lastMeasure = 0;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f04f 0200 	mov.w	r2, #0
 800968e:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->integral = 0;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	f04f 0200 	mov.w	r2, #0
 8009696:	62da      	str	r2, [r3, #44]	@ 0x2c

	pid->enable = enable;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800969e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
}
 80096a2:	bf00      	nop
 80096a4:	370c      	adds	r7, #12
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bcb0      	pop	{r4, r5, r7}
 80096aa:	b004      	add	sp, #16
 80096ac:	4770      	bx	lr

080096ae <PID_CloseLoop>:

void PID_CloseLoop(PID_Handler_t *pid, float reference, float measure)
{
 80096ae:	b480      	push	{r7}
 80096b0:	b087      	sub	sp, #28
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	60f8      	str	r0, [r7, #12]
 80096b6:	ed87 0a02 	vstr	s0, [r7, #8]
 80096ba:	edc7 0a01 	vstr	s1, [r7, #4]
	if(pid->enable != PID_STATUS_ENABLE)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d006      	beq.n	80096d6 <PID_CloseLoop+0x28>
	{
		pid->lastMeasure = measure;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	629a      	str	r2, [r3, #40]	@ 0x28
		pid->output = reference;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	68ba      	ldr	r2, [r7, #8]
 80096d2:	625a      	str	r2, [r3, #36]	@ 0x24
		return;
 80096d4:	e085      	b.n	80097e2 <PID_CloseLoop+0x134>
	}
	pid->ref = reference;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	61da      	str	r2, [r3, #28]
	pid->error = pid->ref - measure;
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	ed93 7a07 	vldr	s14, [r3, #28]
 80096e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80096e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	edc3 7a08 	vstr	s15, [r3, #32]

	pid->integral += pid->error * pid->params.Ki;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	edd3 6a08 	vldr	s13, [r3, #32]
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8009702:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009706:	ee77 7a27 	vadd.f32	s15, s14, s15
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	if (pid->integral > pid->params.integralMax)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	edd3 7a05 	vldr	s15, [r3, #20]
 800971c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009724:	dd04      	ble.n	8009730 <PID_CloseLoop+0x82>
	{
		pid->integral = pid->params.integralMax;
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	695a      	ldr	r2, [r3, #20]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800972e:	e014      	b.n	800975a <PID_CloseLoop+0xac>
	}
	else if (pid->integral < -pid->params.integralMax)
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	edd3 7a05 	vldr	s15, [r3, #20]
 800973c:	eef1 7a67 	vneg.f32	s15, s15
 8009740:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009748:	d507      	bpl.n	800975a <PID_CloseLoop+0xac>
	{
		pid->integral = -pid->params.integralMax;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	edd3 7a05 	vldr	s15, [r3, #20]
 8009750:	eef1 7a67 	vneg.f32	s15, s15
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	}
	
	float measDiff = measure - pid->lastMeasure;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8009760:	ed97 7a01 	vldr	s14, [r7, #4]
 8009764:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009768:	edc7 7a05 	vstr	s15, [r7, #20]
		
	pid->output = pid->error * pid->params.Kp + pid->integral + measDiff * pid->params.Kd;
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	ed93 7a08 	vldr	s14, [r3, #32]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	edd3 7a00 	vldr	s15, [r3]
 8009778:	ee27 7a27 	vmul.f32	s14, s14, s15
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8009782:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	edd3 6a02 	vldr	s13, [r3, #8]
 800978c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009790:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009794:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	if (pid->output > pid->params.outputMax)
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	edd3 7a03 	vldr	s15, [r3, #12]
 80097aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b2:	dd04      	ble.n	80097be <PID_CloseLoop+0x110>
	{
		pid->output = pid->params.outputMax;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	68da      	ldr	r2, [r3, #12]
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80097bc:	e00e      	b.n	80097dc <PID_CloseLoop+0x12e>
	}		
	else if (pid->output < pid->params.outputMin)
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80097ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80097ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097d2:	d503      	bpl.n	80097dc <PID_CloseLoop+0x12e>
	{
		pid->output = pid->params.outputMin;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	691a      	ldr	r2, [r3, #16]
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	625a      	str	r2, [r3, #36]	@ 0x24
	}

	pid->lastMeasure = measure;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	687a      	ldr	r2, [r7, #4]
 80097e0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80097e2:	371c      	adds	r7, #28
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <Board_LedToggle>:
	/* Include HAL or LL function */
	HAL_GPIO_WritePin(Led_GPIO, Led_Pin, GPIO_PIN_RESET);
}

void Board_LedToggle(GPIO_TypeDef* Led_GPIO, uint16_t Led_Pin)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b082      	sub	sp, #8
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	460b      	mov	r3, r1
 80097f6:	807b      	strh	r3, [r7, #2]
	/* Include HAL or LL function */
	HAL_GPIO_TogglePin(Led_GPIO, Led_Pin);
 80097f8:	887b      	ldrh	r3, [r7, #2]
 80097fa:	4619      	mov	r1, r3
 80097fc:	6878      	ldr	r0, [r7, #4]
 80097fe:	f7f9 fcb4 	bl	800316a <HAL_GPIO_TogglePin>
}
 8009802:	bf00      	nop
 8009804:	3708      	adds	r7, #8
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
	...

0800980c <Board_GetID>:

uint16_t Board_GetID()
{
 800980c:	b598      	push	{r3, r4, r7, lr}
 800980e:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(DS_GPIO_1, DS_PIN_1)|
 8009810:	2102      	movs	r1, #2
 8009812:	481d      	ldr	r0, [pc, #116]	@ (8009888 <Board_GetID+0x7c>)
 8009814:	f7f9 fc78 	bl	8003108 <HAL_GPIO_ReadPin>
 8009818:	4603      	mov	r3, r0
 800981a:	b21c      	sxth	r4, r3
	HAL_GPIO_ReadPin(DS_GPIO_2, DS_PIN_2) << 1|
 800981c:	2101      	movs	r1, #1
 800981e:	481a      	ldr	r0, [pc, #104]	@ (8009888 <Board_GetID+0x7c>)
 8009820:	f7f9 fc72 	bl	8003108 <HAL_GPIO_ReadPin>
 8009824:	4603      	mov	r3, r0
	return (HAL_GPIO_ReadPin(DS_GPIO_1, DS_PIN_1)|
 8009826:	b21b      	sxth	r3, r3
 8009828:	005b      	lsls	r3, r3, #1
 800982a:	b21b      	sxth	r3, r3
 800982c:	4323      	orrs	r3, r4
 800982e:	b21c      	sxth	r4, r3
	HAL_GPIO_ReadPin(DS_GPIO_3, DS_PIN_3) << 2|
 8009830:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009834:	4815      	ldr	r0, [pc, #84]	@ (800988c <Board_GetID+0x80>)
 8009836:	f7f9 fc67 	bl	8003108 <HAL_GPIO_ReadPin>
 800983a:	4603      	mov	r3, r0
	HAL_GPIO_ReadPin(DS_GPIO_2, DS_PIN_2) << 1|
 800983c:	b21b      	sxth	r3, r3
 800983e:	009b      	lsls	r3, r3, #2
 8009840:	b21b      	sxth	r3, r3
 8009842:	4323      	orrs	r3, r4
 8009844:	b21c      	sxth	r4, r3
	HAL_GPIO_ReadPin(DS_GPIO_4, DS_PIN_4) << 3|
 8009846:	2104      	movs	r1, #4
 8009848:	4811      	ldr	r0, [pc, #68]	@ (8009890 <Board_GetID+0x84>)
 800984a:	f7f9 fc5d 	bl	8003108 <HAL_GPIO_ReadPin>
 800984e:	4603      	mov	r3, r0
	HAL_GPIO_ReadPin(DS_GPIO_3, DS_PIN_3) << 2|
 8009850:	b21b      	sxth	r3, r3
 8009852:	00db      	lsls	r3, r3, #3
 8009854:	b21b      	sxth	r3, r3
 8009856:	4323      	orrs	r3, r4
 8009858:	b21c      	sxth	r4, r3
	HAL_GPIO_ReadPin(DS_GPIO_5, DS_PIN_5) << 4|
 800985a:	2110      	movs	r1, #16
 800985c:	480d      	ldr	r0, [pc, #52]	@ (8009894 <Board_GetID+0x88>)
 800985e:	f7f9 fc53 	bl	8003108 <HAL_GPIO_ReadPin>
 8009862:	4603      	mov	r3, r0
	HAL_GPIO_ReadPin(DS_GPIO_4, DS_PIN_4) << 3|
 8009864:	b21b      	sxth	r3, r3
 8009866:	011b      	lsls	r3, r3, #4
 8009868:	b21b      	sxth	r3, r3
 800986a:	4323      	orrs	r3, r4
 800986c:	b21c      	sxth	r4, r3
	HAL_GPIO_ReadPin(DS_GPIO_6, DS_PIN_6) << 5);
 800986e:	2110      	movs	r1, #16
 8009870:	4809      	ldr	r0, [pc, #36]	@ (8009898 <Board_GetID+0x8c>)
 8009872:	f7f9 fc49 	bl	8003108 <HAL_GPIO_ReadPin>
 8009876:	4603      	mov	r3, r0
	HAL_GPIO_ReadPin(DS_GPIO_5, DS_PIN_5) << 4|
 8009878:	b21b      	sxth	r3, r3
 800987a:	015b      	lsls	r3, r3, #5
 800987c:	b21b      	sxth	r3, r3
 800987e:	4323      	orrs	r3, r4
 8009880:	b21b      	sxth	r3, r3
 8009882:	b29b      	uxth	r3, r3
}
 8009884:	4618      	mov	r0, r3
 8009886:	bd98      	pop	{r3, r4, r7, pc}
 8009888:	40022400 	.word	0x40022400
 800988c:	40022000 	.word	0x40022000
 8009890:	40020400 	.word	0x40020400
 8009894:	40020800 	.word	0x40020800
 8009898:	40021c00 	.word	0x40021c00
 800989c:	00000000 	.word	0x00000000

080098a0 <Encoder_Update>:
 */

#include "encoder.h"

float Encoder_Update(Encoder_Handler_t *encoderDevice, float sampleTime)
{
 80098a0:	b480      	push	{r7}
 80098a2:	b087      	sub	sp, #28
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
 80098a8:	ed87 0a00 	vstr	s0, [r7]
	if(encoderDevice->enable != ENCODER_STATUS_ENABLE)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	7c1b      	ldrb	r3, [r3, #16]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d002      	beq.n	80098ba <Encoder_Update+0x1a>
		return 0;
 80098b4:	f04f 0300 	mov.w	r3, #0
 80098b8:	e03a      	b.n	8009930 <Encoder_Update+0x90>
	{
		speed = 0.0f;
	}
	*/
	/* TESTING */
	int16_t encPos = (int16_t)*encoderDevice->count;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	82fb      	strh	r3, [r7, #22]
	float encPosF = fabs((float)encPos) < 2.0f ? 0.0f : (float)encPos;
 80098c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80098c6:	ee07 3a90 	vmov	s15, r3
 80098ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098ce:	eef0 7ae7 	vabs.f32	s15, s15
 80098d2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80098d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80098da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098de:	d502      	bpl.n	80098e6 <Encoder_Update+0x46>
 80098e0:	eddf 7a1b 	vldr	s15, [pc, #108]	@ 8009950 <Encoder_Update+0xb0>
 80098e4:	e005      	b.n	80098f2 <Encoder_Update+0x52>
 80098e6:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80098ea:	ee07 3a90 	vmov	s15, r3
 80098ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80098f2:	edc7 7a04 	vstr	s15, [r7, #16]

	*encoderDevice->count = 0;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	2200      	movs	r2, #0
 80098fc:	601a      	str	r2, [r3, #0]
	float speed = encPosF * 2 * M_PI / (ENCODER_CPR * sampleTime);
 80098fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8009902:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009906:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800990a:	ed9f 6b0f 	vldr	d6, [pc, #60]	@ 8009948 <Encoder_Update+0xa8>
 800990e:	ee27 5b06 	vmul.f64	d5, d7, d6
 8009912:	edd7 7a00 	vldr	s15, [r7]
 8009916:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8009954 <Encoder_Update+0xb4>
 800991a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800991e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8009922:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8009926:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800992a:	edc7 7a03 	vstr	s15, [r7, #12]

	//return encPosF;
	return speed;
 800992e:	68fb      	ldr	r3, [r7, #12]
}
 8009930:	ee07 3a90 	vmov	s15, r3
 8009934:	eeb0 0a67 	vmov.f32	s0, s15
 8009938:	371c      	adds	r7, #28
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr
 8009942:	bf00      	nop
 8009944:	f3af 8000 	nop.w
 8009948:	54442d18 	.word	0x54442d18
 800994c:	400921fb 	.word	0x400921fb
 8009950:	00000000 	.word	0x00000000
 8009954:	46000000 	.word	0x46000000

08009958 <Motor_Init>:
 */

#include "motor.h"

void Motor_Init(Motor_Handler_t *motorDevice, uint8_t motorID, Motor_Status_t enable)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b082      	sub	sp, #8
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	460b      	mov	r3, r1
 8009962:	70fb      	strb	r3, [r7, #3]
 8009964:	4613      	mov	r3, r2
 8009966:	70bb      	strb	r3, [r7, #2]
	motorDevice->enable = enable;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	78ba      	ldrb	r2, [r7, #2]
 800996c:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	motorDevice->outputID = motorID;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	78fa      	ldrb	r2, [r7, #3]
 8009974:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
	motorDevice->refSpeed = 0;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f04f 0200 	mov.w	r2, #0
 800997e:	671a      	str	r2, [r3, #112]	@ 0x70
	motorDevice->measSpeed = 0;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	f04f 0200 	mov.w	r2, #0
 8009986:	675a      	str	r2, [r3, #116]	@ 0x74
	Motor_Enable(motorDevice, enable);
 8009988:	78bb      	ldrb	r3, [r7, #2]
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 f853 	bl	8009a38 <Motor_Enable>
}
 8009992:	bf00      	nop
 8009994:	3708      	adds	r7, #8
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
	...

0800999c <Motor_CLDrive>:

	Motor_SetVoltage(motorDevice, dacDevice, speed  * MOTOR_SPEED_CONV);
}

void Motor_CLDrive(Motor_Handler_t *motorDevice, MAX581x_Handler_t *dacDevice, float speed)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	ed87 0a01 	vstr	s0, [r7, #4]
  /*
  if (motorDevice->refSpeed == 0.0f) Motor_Enable(motorDevice, MOTOR_STATUS_DISABLE);
  else Motor_Enable(motorDevice, MOTOR_STATUS_ENABLE);
  */
	/* Apply PID */
	motorDevice->refSpeed = speed * SPEED_CNT_RATIO;
 80099aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80099ae:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8009a34 <Motor_CLDrive+0x98>
 80099b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	edc3 7a1c 	vstr	s15, [r3, #112]	@ 0x70
	motorDevice->measSpeed = Encoder_Update(&motorDevice->encoder, motorDevice->pid.params.sampleTime);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	edd3 7a06 	vldr	s15, [r3, #24]
 80099c8:	eeb0 0a67 	vmov.f32	s0, s15
 80099cc:	4610      	mov	r0, r2
 80099ce:	f7ff ff67 	bl	80098a0 <Encoder_Update>
 80099d2:	eef0 7a40 	vmov.f32	s15, s0
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	edc3 7a1d 	vstr	s15, [r3, #116]	@ 0x74
	PID_CloseLoop(&motorDevice->pid, motorDevice->refSpeed, motorDevice->measSpeed);
 80099dc:	68fa      	ldr	r2, [r7, #12]
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	edd3 7a1c 	vldr	s15, [r3, #112]	@ 0x70
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 80099ea:	eef0 0a47 	vmov.f32	s1, s14
 80099ee:	eeb0 0a67 	vmov.f32	s0, s15
 80099f2:	4610      	mov	r0, r2
 80099f4:	f7ff fe5b 	bl	80096ae <PID_CloseLoop>
	
	if(fabs(motorDevice->pid.output) < 4.0)	{
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80099fe:	eef0 7ae7 	vabs.f32	s15, s15
 8009a02:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8009a06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a0e:	d503      	bpl.n	8009a18 <Motor_CLDrive+0x7c>
		motorDevice->pid.output = 0.0;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f04f 0200 	mov.w	r2, #0
 8009a16:	625a      	str	r2, [r3, #36]	@ 0x24
	}

	Motor_SetVoltage(motorDevice, dacDevice, motorDevice->pid.output);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8009a1e:	eeb0 0a67 	vmov.f32	s0, s15
 8009a22:	68b9      	ldr	r1, [r7, #8]
 8009a24:	68f8      	ldr	r0, [r7, #12]
 8009a26:	f000 f84b 	bl	8009ac0 <Motor_SetVoltage>
}
 8009a2a:	bf00      	nop
 8009a2c:	3710      	adds	r7, #16
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}
 8009a32:	bf00      	nop
 8009a34:	3cdd82fd 	.word	0x3cdd82fd

08009a38 <Motor_Enable>:

void Motor_Enable(Motor_Handler_t *motorDevice, Motor_Status_t enable)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b082      	sub	sp, #8
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	460b      	mov	r3, r1
 8009a42:	70fb      	strb	r3, [r7, #3]
	motorDevice->enable = enable;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	78fa      	ldrb	r2, [r7, #3]
 8009a48:	f883 207a 	strb.w	r2, [r3, #122]	@ 0x7a
	if(enable == MOTOR_STATUS_DISABLE)
 8009a4c:	78fb      	ldrb	r3, [r7, #3]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d109      	bne.n	8009a66 <Motor_Enable+0x2e>
	{
		HAL_GPIO_WritePin(motorDevice->enablePin.GPIOx, motorDevice->enablePin.GPIO_Pin, GPIO_PIN_RESET);	
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009a5c:	2200      	movs	r2, #0
 8009a5e:	4619      	mov	r1, r3
 8009a60:	f7f9 fb6a 	bl	8003138 <HAL_GPIO_WritePin>
	}		
	else
	{
		HAL_GPIO_WritePin(motorDevice->enablePin.GPIOx, motorDevice->enablePin.GPIO_Pin, GPIO_PIN_SET);
	}		
}
 8009a64:	e008      	b.n	8009a78 <Motor_Enable+0x40>
		HAL_GPIO_WritePin(motorDevice->enablePin.GPIOx, motorDevice->enablePin.GPIO_Pin, GPIO_PIN_SET);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009a70:	2201      	movs	r2, #1
 8009a72:	4619      	mov	r1, r3
 8009a74:	f7f9 fb60 	bl	8003138 <HAL_GPIO_WritePin>
}
 8009a78:	bf00      	nop
 8009a7a:	3708      	adds	r7, #8
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <Motor_SetBrake>:

void Motor_SetBrake(Motor_Handler_t *motorDevice, uint8_t brake)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b082      	sub	sp, #8
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	460b      	mov	r3, r1
 8009a8a:	70fb      	strb	r3, [r7, #3]
	if(brake == MOTOR_BRAKE_ENABLE)
 8009a8c:	78fb      	ldrb	r3, [r7, #3]
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d109      	bne.n	8009aa6 <Motor_SetBrake+0x26>
	{
		HAL_GPIO_WritePin(motorDevice->brakePin.GPIOx, motorDevice->brakePin.GPIO_Pin, GPIO_PIN_RESET);	
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	4619      	mov	r1, r3
 8009aa0:	f7f9 fb4a 	bl	8003138 <HAL_GPIO_WritePin>
	}		
	else
	{
		HAL_GPIO_WritePin(motorDevice->brakePin.GPIOx, motorDevice->brakePin.GPIO_Pin, GPIO_PIN_SET);
	}	
}
 8009aa4:	e008      	b.n	8009ab8 <Motor_SetBrake+0x38>
		HAL_GPIO_WritePin(motorDevice->brakePin.GPIOx, motorDevice->brakePin.GPIO_Pin, GPIO_PIN_SET);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	f7f9 fb40 	bl	8003138 <HAL_GPIO_WritePin>
}
 8009ab8:	bf00      	nop
 8009aba:	3708      	adds	r7, #8
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <Motor_SetVoltage>:

void Motor_SetVoltage(Motor_Handler_t *motorDevice, MAX581x_Handler_t *dacDevice, float speed)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b084      	sub	sp, #16
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	ed87 0a01 	vstr	s0, [r7, #4]
	if(speed >= (float)0.0)
 8009ace:	edd7 7a01 	vldr	s15, [r7, #4]
 8009ad2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ada:	db1d      	blt.n	8009b18 <Motor_SetVoltage+0x58>
	{
		HAL_GPIO_WritePin(motorDevice->dirPin.GPIOx, motorDevice->dirPin.GPIO_Pin, GPIO_PIN_SET);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	4619      	mov	r1, r3
 8009aea:	f7f9 fb25 	bl	8003138 <HAL_GPIO_WritePin>
		motorDevice->voltage = (uint16_t)(speed);
 8009aee:	edd7 7a01 	vldr	s15, [r7, #4]
 8009af2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009af6:	ee17 3a90 	vmov	r3, s15
 8009afa:	b29a      	uxth	r2, r3
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
		MAX581x_CodeLoad(dacDevice, motorDevice->outputID, motorDevice->voltage);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f893 106c 	ldrb.w	r1, [r3, #108]	@ 0x6c
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8009b0e:	461a      	mov	r2, r3
 8009b10:	68b8      	ldr	r0, [r7, #8]
 8009b12:	f7ff fd78 	bl	8009606 <MAX581x_CodeLoad>
	{
		HAL_GPIO_WritePin(motorDevice->dirPin.GPIOx, motorDevice->dirPin.GPIO_Pin, GPIO_PIN_RESET);
		motorDevice->voltage = (uint16_t)(fabs(speed));
		MAX581x_CodeLoad(dacDevice, motorDevice->outputID, motorDevice->voltage);
	}	
}
 8009b16:	e01e      	b.n	8009b56 <Motor_SetVoltage+0x96>
		HAL_GPIO_WritePin(motorDevice->dirPin.GPIOx, motorDevice->dirPin.GPIO_Pin, GPIO_PIN_RESET);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	6dd8      	ldr	r0, [r3, #92]	@ 0x5c
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b22:	2200      	movs	r2, #0
 8009b24:	4619      	mov	r1, r3
 8009b26:	f7f9 fb07 	bl	8003138 <HAL_GPIO_WritePin>
		motorDevice->voltage = (uint16_t)(fabs(speed));
 8009b2a:	edd7 7a01 	vldr	s15, [r7, #4]
 8009b2e:	eef0 7ae7 	vabs.f32	s15, s15
 8009b32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b36:	ee17 3a90 	vmov	r3, s15
 8009b3a:	b29a      	uxth	r2, r3
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
		MAX581x_CodeLoad(dacDevice, motorDevice->outputID, motorDevice->voltage);
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f893 106c 	ldrb.w	r1, [r3, #108]	@ 0x6c
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f8b3 3078 	ldrh.w	r3, [r3, #120]	@ 0x78
 8009b4e:	461a      	mov	r2, r3
 8009b50:	68b8      	ldr	r0, [r7, #8]
 8009b52:	f7ff fd58 	bl	8009606 <MAX581x_CodeLoad>
}
 8009b56:	bf00      	nop
 8009b58:	3710      	adds	r7, #16
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <nRF24_CE_State>:
#include "nrf24.h"
#include <stdio.h>

void nRF24_CE_State(nRF24_Handler_t *device, GPIO_PinState state) {
 8009b5e:	b580      	push	{r7, lr}
 8009b60:	b082      	sub	sp, #8
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
 8009b66:	460b      	mov	r3, r1
 8009b68:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(device->ce_port, device->ce_pin, state);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6898      	ldr	r0, [r3, #8]
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	8a5b      	ldrh	r3, [r3, #18]
 8009b72:	78fa      	ldrb	r2, [r7, #3]
 8009b74:	4619      	mov	r1, r3
 8009b76:	f7f9 fadf 	bl	8003138 <HAL_GPIO_WritePin>
}
 8009b7a:	bf00      	nop
 8009b7c:	3708      	adds	r7, #8
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}

08009b82 <nRF24_CSN_State>:

void nRF24_CSN_State(nRF24_Handler_t *device, GPIO_PinState state) {
 8009b82:	b580      	push	{r7, lr}
 8009b84:	b082      	sub	sp, #8
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6078      	str	r0, [r7, #4]
 8009b8a:	460b      	mov	r3, r1
 8009b8c:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(device->csn_port, device->csn_pin, state);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6858      	ldr	r0, [r3, #4]
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	8a1b      	ldrh	r3, [r3, #16]
 8009b96:	78fa      	ldrb	r2, [r7, #3]
 8009b98:	4619      	mov	r1, r3
 8009b9a:	f7f9 facd 	bl	8003138 <HAL_GPIO_WritePin>
}
 8009b9e:	bf00      	nop
 8009ba0:	3708      	adds	r7, #8
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	bd80      	pop	{r7, pc}

08009ba6 <nRF24_HW_Init>:

/* TODO: create structure that store every GPIO ports and pins */
void nRF24_HW_Init(nRF24_Handler_t *device, SPI_HandleTypeDef *hspi,
                   GPIO_TypeDef *csn_port, uint16_t csn_pin,
                   GPIO_TypeDef *ce_port, uint16_t ce_pin) {
 8009ba6:	b580      	push	{r7, lr}
 8009ba8:	b084      	sub	sp, #16
 8009baa:	af00      	add	r7, sp, #0
 8009bac:	60f8      	str	r0, [r7, #12]
 8009bae:	60b9      	str	r1, [r7, #8]
 8009bb0:	607a      	str	r2, [r7, #4]
 8009bb2:	807b      	strh	r3, [r7, #2]
  /* Set SPI handler to device */
  device->hspi = hspi;                  
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	68ba      	ldr	r2, [r7, #8]
 8009bb8:	601a      	str	r2, [r3, #0]
  
  device->csn_port = csn_port;
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	605a      	str	r2, [r3, #4]
  device->csn_pin = csn_pin;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	887a      	ldrh	r2, [r7, #2]
 8009bc4:	821a      	strh	r2, [r3, #16]
  device->ce_port = ce_port;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	69ba      	ldr	r2, [r7, #24]
 8009bca:	609a      	str	r2, [r3, #8]
  device->ce_pin = ce_pin;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	8bba      	ldrh	r2, [r7, #28]
 8009bd0:	825a      	strh	r2, [r3, #18]

  nRF24_CSN_State(device, GPIO_PIN_SET);
 8009bd2:	2101      	movs	r1, #1
 8009bd4:	68f8      	ldr	r0, [r7, #12]
 8009bd6:	f7ff ffd4 	bl	8009b82 <nRF24_CSN_State>
  nRF24_CE_State(device, GPIO_PIN_RESET);
 8009bda:	2100      	movs	r1, #0
 8009bdc:	68f8      	ldr	r0, [r7, #12]
 8009bde:	f7ff ffbe 	bl	8009b5e <nRF24_CE_State>
}
 8009be2:	bf00      	nop
 8009be4:	3710      	adds	r7, #16
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}

08009bea <nRF24_LL_RW>:

uint8_t nRF24_LL_RW(nRF24_Handler_t *device, uint8_t data) {
 8009bea:	b580      	push	{r7, lr}
 8009bec:	b086      	sub	sp, #24
 8009bee:	af02      	add	r7, sp, #8
 8009bf0:	6078      	str	r0, [r7, #4]
 8009bf2:	460b      	mov	r3, r1
 8009bf4:	70fb      	strb	r3, [r7, #3]
  uint8_t rxData;
  HAL_SPI_TransmitReceive(device->hspi, &data, &rxData, 1, 10000);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6818      	ldr	r0, [r3, #0]
 8009bfa:	f107 020f 	add.w	r2, r7, #15
 8009bfe:	1cf9      	adds	r1, r7, #3
 8009c00:	f242 7310 	movw	r3, #10000	@ 0x2710
 8009c04:	9300      	str	r3, [sp, #0]
 8009c06:	2301      	movs	r3, #1
 8009c08:	f7fb fa71 	bl	80050ee <HAL_SPI_TransmitReceive>
  return rxData;
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	3710      	adds	r7, #16
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <nRF24_ReadReg>:

uint8_t nRF24_ReadReg(nRF24_Handler_t *device, uint8_t reg) {
 8009c16:	b580      	push	{r7, lr}
 8009c18:	b084      	sub	sp, #16
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
 8009c1e:	460b      	mov	r3, r1
 8009c20:	70fb      	strb	r3, [r7, #3]
  uint8_t value;

  nRF24_CSN_State(device, GPIO_PIN_RESET);
 8009c22:	2100      	movs	r1, #0
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f7ff ffac 	bl	8009b82 <nRF24_CSN_State>
  nRF24_LL_RW(device, reg & nRF24_MASK_REG_MAP);
 8009c2a:	78fb      	ldrb	r3, [r7, #3]
 8009c2c:	f003 031f 	and.w	r3, r3, #31
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	4619      	mov	r1, r3
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f7ff ffd8 	bl	8009bea <nRF24_LL_RW>
  value = nRF24_LL_RW(device, nRF24_CMD_NOP);
 8009c3a:	21ff      	movs	r1, #255	@ 0xff
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f7ff ffd4 	bl	8009bea <nRF24_LL_RW>
 8009c42:	4603      	mov	r3, r0
 8009c44:	73fb      	strb	r3, [r7, #15]
  nRF24_CSN_State(device, GPIO_PIN_SET);
 8009c46:	2101      	movs	r1, #1
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f7ff ff9a 	bl	8009b82 <nRF24_CSN_State>

  return value;
 8009c4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3710      	adds	r7, #16
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}

08009c58 <nRF24_WriteReg>:

void nRF24_WriteReg(nRF24_Handler_t *device, uint8_t reg, uint8_t value) {
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b082      	sub	sp, #8
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
 8009c60:	460b      	mov	r3, r1
 8009c62:	70fb      	strb	r3, [r7, #3]
 8009c64:	4613      	mov	r3, r2
 8009c66:	70bb      	strb	r3, [r7, #2]
  nRF24_CSN_State(device, GPIO_PIN_RESET);
 8009c68:	2100      	movs	r1, #0
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f7ff ff89 	bl	8009b82 <nRF24_CSN_State>
  if (reg < nRF24_CMD_W_REGISTER)
 8009c70:	78fb      	ldrb	r3, [r7, #3]
 8009c72:	2b1f      	cmp	r3, #31
 8009c74:	d812      	bhi.n	8009c9c <nRF24_WriteReg+0x44>
  {
    /* This is a register access */
    nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8009c76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009c7a:	f003 031f 	and.w	r3, r3, #31
 8009c7e:	b25b      	sxtb	r3, r3
 8009c80:	f043 0320 	orr.w	r3, r3, #32
 8009c84:	b25b      	sxtb	r3, r3
 8009c86:	b2db      	uxtb	r3, r3
 8009c88:	4619      	mov	r1, r3
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f7ff ffad 	bl	8009bea <nRF24_LL_RW>
    nRF24_LL_RW(device, value);
 8009c90:	78bb      	ldrb	r3, [r7, #2]
 8009c92:	4619      	mov	r1, r3
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f7ff ffa8 	bl	8009bea <nRF24_LL_RW>
 8009c9a:	e015      	b.n	8009cc8 <nRF24_WriteReg+0x70>
  }
  else
  {
    /* This is a single byte command or future command/register */
    nRF24_LL_RW(device, reg);
 8009c9c:	78fb      	ldrb	r3, [r7, #3]
 8009c9e:	4619      	mov	r1, r3
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f7ff ffa2 	bl	8009bea <nRF24_LL_RW>
    if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 8009ca6:	78fb      	ldrb	r3, [r7, #3]
 8009ca8:	2be1      	cmp	r3, #225	@ 0xe1
 8009caa:	d00d      	beq.n	8009cc8 <nRF24_WriteReg+0x70>
 8009cac:	78fb      	ldrb	r3, [r7, #3]
 8009cae:	2be2      	cmp	r3, #226	@ 0xe2
 8009cb0:	d00a      	beq.n	8009cc8 <nRF24_WriteReg+0x70>
 8009cb2:	78fb      	ldrb	r3, [r7, #3]
 8009cb4:	2be3      	cmp	r3, #227	@ 0xe3
 8009cb6:	d007      	beq.n	8009cc8 <nRF24_WriteReg+0x70>
      (reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP))
 8009cb8:	78fb      	ldrb	r3, [r7, #3]
 8009cba:	2bff      	cmp	r3, #255	@ 0xff
 8009cbc:	d004      	beq.n	8009cc8 <nRF24_WriteReg+0x70>
    {
      /* Send register value */
      nRF24_LL_RW(device, value);
 8009cbe:	78bb      	ldrb	r3, [r7, #2]
 8009cc0:	4619      	mov	r1, r3
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f7ff ff91 	bl	8009bea <nRF24_LL_RW>
    }
  }
  nRF24_CSN_State(device, GPIO_PIN_SET);
 8009cc8:	2101      	movs	r1, #1
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f7ff ff59 	bl	8009b82 <nRF24_CSN_State>
}
 8009cd0:	bf00      	nop
 8009cd2:	3708      	adds	r7, #8
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}

08009cd8 <nRF24_ReadMBReg>:

void nRF24_ReadMBReg(nRF24_Handler_t *device, uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8009cd8:	b590      	push	{r4, r7, lr}
 8009cda:	b085      	sub	sp, #20
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	60f8      	str	r0, [r7, #12]
 8009ce0:	607a      	str	r2, [r7, #4]
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	72fb      	strb	r3, [r7, #11]
 8009ce8:	4613      	mov	r3, r2
 8009cea:	72bb      	strb	r3, [r7, #10]
  nRF24_CSN_State(device, GPIO_PIN_RESET);
 8009cec:	2100      	movs	r1, #0
 8009cee:	68f8      	ldr	r0, [r7, #12]
 8009cf0:	f7ff ff47 	bl	8009b82 <nRF24_CSN_State>
  nRF24_LL_RW(device, reg);
 8009cf4:	7afb      	ldrb	r3, [r7, #11]
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	68f8      	ldr	r0, [r7, #12]
 8009cfa:	f7ff ff76 	bl	8009bea <nRF24_LL_RW>
  while (count--)
 8009cfe:	e008      	b.n	8009d12 <nRF24_ReadMBReg+0x3a>
  {
    *pBuf++ = nRF24_LL_RW(device, nRF24_CMD_NOP);
 8009d00:	687c      	ldr	r4, [r7, #4]
 8009d02:	1c63      	adds	r3, r4, #1
 8009d04:	607b      	str	r3, [r7, #4]
 8009d06:	21ff      	movs	r1, #255	@ 0xff
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f7ff ff6e 	bl	8009bea <nRF24_LL_RW>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	7023      	strb	r3, [r4, #0]
  while (count--)
 8009d12:	7abb      	ldrb	r3, [r7, #10]
 8009d14:	1e5a      	subs	r2, r3, #1
 8009d16:	72ba      	strb	r2, [r7, #10]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d1f1      	bne.n	8009d00 <nRF24_ReadMBReg+0x28>
  }
  nRF24_CSN_State(device, GPIO_PIN_SET);
 8009d1c:	2101      	movs	r1, #1
 8009d1e:	68f8      	ldr	r0, [r7, #12]
 8009d20:	f7ff ff2f 	bl	8009b82 <nRF24_CSN_State>
}
 8009d24:	bf00      	nop
 8009d26:	3714      	adds	r7, #20
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd90      	pop	{r4, r7, pc}

08009d2c <nRF24_WriteMBReg>:

void nRF24_WriteMBReg(nRF24_Handler_t *device, uint8_t reg, uint8_t *pBuf, uint8_t count) {
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	60f8      	str	r0, [r7, #12]
 8009d34:	607a      	str	r2, [r7, #4]
 8009d36:	461a      	mov	r2, r3
 8009d38:	460b      	mov	r3, r1
 8009d3a:	72fb      	strb	r3, [r7, #11]
 8009d3c:	4613      	mov	r3, r2
 8009d3e:	72bb      	strb	r3, [r7, #10]
  nRF24_CSN_State(device, GPIO_PIN_RESET);
 8009d40:	2100      	movs	r1, #0
 8009d42:	68f8      	ldr	r0, [r7, #12]
 8009d44:	f7ff ff1d 	bl	8009b82 <nRF24_CSN_State>
  nRF24_LL_RW(device, reg);
 8009d48:	7afb      	ldrb	r3, [r7, #11]
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	68f8      	ldr	r0, [r7, #12]
 8009d4e:	f7ff ff4c 	bl	8009bea <nRF24_LL_RW>
  while (count--)
 8009d52:	e007      	b.n	8009d64 <nRF24_WriteMBReg+0x38>
  {
    nRF24_LL_RW(device, *pBuf++);
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	1c5a      	adds	r2, r3, #1
 8009d58:	607a      	str	r2, [r7, #4]
 8009d5a:	781b      	ldrb	r3, [r3, #0]
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	68f8      	ldr	r0, [r7, #12]
 8009d60:	f7ff ff43 	bl	8009bea <nRF24_LL_RW>
  while (count--)
 8009d64:	7abb      	ldrb	r3, [r7, #10]
 8009d66:	1e5a      	subs	r2, r3, #1
 8009d68:	72ba      	strb	r2, [r7, #10]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1f2      	bne.n	8009d54 <nRF24_WriteMBReg+0x28>
  }
  nRF24_CSN_State(device, GPIO_PIN_SET);
 8009d6e:	2101      	movs	r1, #1
 8009d70:	68f8      	ldr	r0, [r7, #12]
 8009d72:	f7ff ff06 	bl	8009b82 <nRF24_CSN_State>
}
 8009d76:	bf00      	nop
 8009d78:	3710      	adds	r7, #16
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd80      	pop	{r7, pc}

08009d7e <nRF24_Init>:

void nRF24_Init(nRF24_Handler_t *device) {
 8009d7e:	b580      	push	{r7, lr}
 8009d80:	b082      	sub	sp, #8
 8009d82:	af00      	add	r7, sp, #0
 8009d84:	6078      	str	r0, [r7, #4]
  /* Write to registers their initial values */
  nRF24_WriteReg(device, nRF24_REG_CONFIG, 0x08);
 8009d86:	2208      	movs	r2, #8
 8009d88:	2100      	movs	r1, #0
 8009d8a:	6878      	ldr	r0, [r7, #4]
 8009d8c:	f7ff ff64 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_EN_AA, 0x3F);
 8009d90:	223f      	movs	r2, #63	@ 0x3f
 8009d92:	2101      	movs	r1, #1
 8009d94:	6878      	ldr	r0, [r7, #4]
 8009d96:	f7ff ff5f 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_EN_RXADDR, 0x03);
 8009d9a:	2203      	movs	r2, #3
 8009d9c:	2102      	movs	r1, #2
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f7ff ff5a 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_SETUP_AW, 0x03);
 8009da4:	2203      	movs	r2, #3
 8009da6:	2103      	movs	r1, #3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7ff ff55 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_SETUP_RETR, 0x03);
 8009dae:	2203      	movs	r2, #3
 8009db0:	2104      	movs	r1, #4
 8009db2:	6878      	ldr	r0, [r7, #4]
 8009db4:	f7ff ff50 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RF_CH, 0x02);
 8009db8:	2202      	movs	r2, #2
 8009dba:	2105      	movs	r1, #5
 8009dbc:	6878      	ldr	r0, [r7, #4]
 8009dbe:	f7ff ff4b 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RF_SETUP, 0x0E);
 8009dc2:	220e      	movs	r2, #14
 8009dc4:	2106      	movs	r1, #6
 8009dc6:	6878      	ldr	r0, [r7, #4]
 8009dc8:	f7ff ff46 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_STATUS, 0x00);
 8009dcc:	2200      	movs	r2, #0
 8009dce:	2107      	movs	r1, #7
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f7ff ff41 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P0, 0x00);
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	2111      	movs	r1, #17
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f7ff ff3c 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P1, 0x00);
 8009de0:	2200      	movs	r2, #0
 8009de2:	2112      	movs	r1, #18
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f7ff ff37 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P2, 0x00);
 8009dea:	2200      	movs	r2, #0
 8009dec:	2113      	movs	r1, #19
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f7ff ff32 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P3, 0x00);
 8009df4:	2200      	movs	r2, #0
 8009df6:	2114      	movs	r1, #20
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f7ff ff2d 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P4, 0x00);
 8009dfe:	2200      	movs	r2, #0
 8009e00:	2115      	movs	r1, #21
 8009e02:	6878      	ldr	r0, [r7, #4]
 8009e04:	f7ff ff28 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_RX_PW_P5, 0x00);
 8009e08:	2200      	movs	r2, #0
 8009e0a:	2116      	movs	r1, #22
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f7ff ff23 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_DYNPD, 0x00);
 8009e12:	2200      	movs	r2, #0
 8009e14:	211c      	movs	r1, #28
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f7ff ff1e 	bl	8009c58 <nRF24_WriteReg>
  nRF24_WriteReg(device, nRF24_REG_FEATURE, 0x00);
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	211d      	movs	r1, #29
 8009e20:	6878      	ldr	r0, [r7, #4]
 8009e22:	f7ff ff19 	bl	8009c58 <nRF24_WriteReg>

  /* Clear the FIFO's */
  nRF24_FlushRX(device);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 fa62 	bl	800a2f0 <nRF24_FlushRX>
  nRF24_FlushTX(device);
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	f000 fa52 	bl	800a2d6 <nRF24_FlushTX>

  /* Clear any pending interrupt flags */
  nRF24_ClearIRQFlags(device);
 8009e32:	6878      	ldr	r0, [r7, #4]
 8009e34:	f000 fa69 	bl	800a30a <nRF24_ClearIRQFlags>

  /* Deassert CSN pin (chip release) */
  nRF24_CSN_State(device, GPIO_PIN_SET);
 8009e38:	2101      	movs	r1, #1
 8009e3a:	6878      	ldr	r0, [r7, #4]
 8009e3c:	f7ff fea1 	bl	8009b82 <nRF24_CSN_State>
}
 8009e40:	bf00      	nop
 8009e42:	3708      	adds	r7, #8
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <nRF24_SetPowerMode>:
  }

  return 1;
}

void nRF24_SetPowerMode(nRF24_Handler_t *device, uint8_t mode) {
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b084      	sub	sp, #16
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	460b      	mov	r3, r1
 8009e52:	70fb      	strb	r3, [r7, #3]
  uint8_t reg;

  reg = nRF24_ReadReg(device, nRF24_REG_CONFIG);
 8009e54:	2100      	movs	r1, #0
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7ff fedd 	bl	8009c16 <nRF24_ReadReg>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	73fb      	strb	r3, [r7, #15]
  if (mode == nRF24_PWR_UP)
 8009e60:	78fb      	ldrb	r3, [r7, #3]
 8009e62:	2b02      	cmp	r3, #2
 8009e64:	d104      	bne.n	8009e70 <nRF24_SetPowerMode+0x28>
  {
    /* Set the PWR_UP bit of CONFIG register to wake the transceiver */
    /* It goes into Stanby-I mode with consumption about 26uA */
    reg |= nRF24_CONFIG_PWR_UP;
 8009e66:	7bfb      	ldrb	r3, [r7, #15]
 8009e68:	f043 0302 	orr.w	r3, r3, #2
 8009e6c:	73fb      	strb	r3, [r7, #15]
 8009e6e:	e003      	b.n	8009e78 <nRF24_SetPowerMode+0x30>
  } else {
    /* Clear the PWR_UP bit of CONFIG register to put the transceiver */
    /* into power down mode with consumption about 900nA */
    reg &= ~nRF24_CONFIG_PWR_UP;
 8009e70:	7bfb      	ldrb	r3, [r7, #15]
 8009e72:	f023 0302 	bic.w	r3, r3, #2
 8009e76:	73fb      	strb	r3, [r7, #15]
  }
  nRF24_WriteReg(device, nRF24_REG_CONFIG, reg);
 8009e78:	7bfb      	ldrb	r3, [r7, #15]
 8009e7a:	461a      	mov	r2, r3
 8009e7c:	2100      	movs	r1, #0
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f7ff feea 	bl	8009c58 <nRF24_WriteReg>
}
 8009e84:	bf00      	nop
 8009e86:	3710      	adds	r7, #16
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <nRF24_SetOperationalMode>:

void nRF24_SetOperationalMode(nRF24_Handler_t *device, uint8_t mode) {
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b084      	sub	sp, #16
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	460b      	mov	r3, r1
 8009e96:	70fb      	strb	r3, [r7, #3]
  uint8_t reg;

  /* Configure PRIM_RX bit of the CONFIG register */
  reg  = nRF24_ReadReg(device, nRF24_REG_CONFIG);
 8009e98:	2100      	movs	r1, #0
 8009e9a:	6878      	ldr	r0, [r7, #4]
 8009e9c:	f7ff febb 	bl	8009c16 <nRF24_ReadReg>
 8009ea0:	4603      	mov	r3, r0
 8009ea2:	73fb      	strb	r3, [r7, #15]
  reg &= ~nRF24_CONFIG_PRIM_RX;
 8009ea4:	7bfb      	ldrb	r3, [r7, #15]
 8009ea6:	f023 0301 	bic.w	r3, r3, #1
 8009eaa:	73fb      	strb	r3, [r7, #15]
  reg |= (mode & nRF24_CONFIG_PRIM_RX);
 8009eac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009eb0:	f003 0301 	and.w	r3, r3, #1
 8009eb4:	b25a      	sxtb	r2, r3
 8009eb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009eba:	4313      	orrs	r3, r2
 8009ebc:	b25b      	sxtb	r3, r3
 8009ebe:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_CONFIG, reg);
 8009ec0:	7bfb      	ldrb	r3, [r7, #15]
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	2100      	movs	r1, #0
 8009ec6:	6878      	ldr	r0, [r7, #4]
 8009ec8:	f7ff fec6 	bl	8009c58 <nRF24_WriteReg>
}
 8009ecc:	bf00      	nop
 8009ece:	3710      	adds	r7, #16
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd80      	pop	{r7, pc}

08009ed4 <nRF24_SetRFChannel>:
  reg &= ~nRF24_MASK_CRC;
  reg |= (scheme & nRF24_MASK_CRC);
  nRF24_WriteReg(device, nRF24_REG_CONFIG, reg);
}

void nRF24_SetRFChannel(nRF24_Handler_t *device, uint8_t channel) {
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	460b      	mov	r3, r1
 8009ede:	70fb      	strb	r3, [r7, #3]
  nRF24_WriteReg(device, nRF24_REG_RF_CH, channel);
 8009ee0:	78fb      	ldrb	r3, [r7, #3]
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	2105      	movs	r1, #5
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f7ff feb6 	bl	8009c58 <nRF24_WriteReg>
}
 8009eec:	bf00      	nop
 8009eee:	3708      	adds	r7, #8
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <nRF24_SetAddr>:

void nRF24_SetAddrWidth(nRF24_Handler_t *device, uint8_t addr_width) {
  nRF24_WriteReg(device, nRF24_REG_SETUP_AW, addr_width - 2);
}

void nRF24_SetAddr(nRF24_Handler_t *device, uint8_t pipe, uint8_t *addr) {
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b086      	sub	sp, #24
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	60f8      	str	r0, [r7, #12]
 8009efc:	460b      	mov	r3, r1
 8009efe:	607a      	str	r2, [r7, #4]
 8009f00:	72fb      	strb	r3, [r7, #11]
  uint8_t addr_width;

  /* RX_ADDR_Px register */
  switch (pipe)
 8009f02:	7afb      	ldrb	r3, [r7, #11]
 8009f04:	2b06      	cmp	r3, #6
 8009f06:	f200 813e 	bhi.w	800a186 <nRF24_SetAddr+0x292>
 8009f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8009f10 <nRF24_SetAddr+0x1c>)
 8009f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f10:	08009f2d 	.word	0x08009f2d
 8009f14:	08009f83 	.word	0x08009f83
 8009f18:	08009fd9 	.word	0x08009fd9
 8009f1c:	0800a02f 	.word	0x0800a02f
 8009f20:	0800a085 	.word	0x0800a085
 8009f24:	0800a0db 	.word	0x0800a0db
 8009f28:	0800a131 	.word	0x0800a131
  {
    case nRF24_PIPE0:
      /* Get address width */
      addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8009f2c:	2103      	movs	r1, #3
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f7ff fe71 	bl	8009c16 <nRF24_ReadReg>
 8009f34:	4603      	mov	r3, r0
 8009f36:	3301      	adds	r3, #1
 8009f38:	75fb      	strb	r3, [r7, #23]
      /* Write address in reverse order (LSByte first) */
      addr += addr_width;
 8009f3a:	7dfb      	ldrb	r3, [r7, #23]
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	4413      	add	r3, r2
 8009f40:	607b      	str	r3, [r7, #4]
      nRF24_CSN_State(device, GPIO_PIN_RESET);
 8009f42:	2100      	movs	r1, #0
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f7ff fe1c 	bl	8009b82 <nRF24_CSN_State>
      nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8009f4a:	7afb      	ldrb	r3, [r7, #11]
 8009f4c:	4a90      	ldr	r2, [pc, #576]	@ (800a190 <nRF24_SetAddr+0x29c>)
 8009f4e:	5cd3      	ldrb	r3, [r2, r3]
 8009f50:	f043 0320 	orr.w	r3, r3, #32
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	4619      	mov	r1, r3
 8009f58:	68f8      	ldr	r0, [r7, #12]
 8009f5a:	f7ff fe46 	bl	8009bea <nRF24_LL_RW>
      do {
        nRF24_LL_RW(device, *addr--);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	1e5a      	subs	r2, r3, #1
 8009f62:	607a      	str	r2, [r7, #4]
 8009f64:	781b      	ldrb	r3, [r3, #0]
 8009f66:	4619      	mov	r1, r3
 8009f68:	68f8      	ldr	r0, [r7, #12]
 8009f6a:	f7ff fe3e 	bl	8009bea <nRF24_LL_RW>
      } while (addr_width--);
 8009f6e:	7dfb      	ldrb	r3, [r7, #23]
 8009f70:	1e5a      	subs	r2, r3, #1
 8009f72:	75fa      	strb	r2, [r7, #23]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d1f2      	bne.n	8009f5e <nRF24_SetAddr+0x6a>
      nRF24_CSN_State(device, GPIO_PIN_SET);
 8009f78:	2101      	movs	r1, #1
 8009f7a:	68f8      	ldr	r0, [r7, #12]
 8009f7c:	f7ff fe01 	bl	8009b82 <nRF24_CSN_State>
      break;
 8009f80:	e102      	b.n	800a188 <nRF24_SetAddr+0x294>

    case nRF24_PIPE1:
      /* Get address width */
      addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8009f82:	2103      	movs	r1, #3
 8009f84:	68f8      	ldr	r0, [r7, #12]
 8009f86:	f7ff fe46 	bl	8009c16 <nRF24_ReadReg>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	75fb      	strb	r3, [r7, #23]
      /* Write address in reverse order (LSByte first) */
      addr += addr_width;
 8009f90:	7dfb      	ldrb	r3, [r7, #23]
 8009f92:	687a      	ldr	r2, [r7, #4]
 8009f94:	4413      	add	r3, r2
 8009f96:	607b      	str	r3, [r7, #4]
      nRF24_CSN_State(device, GPIO_PIN_RESET);
 8009f98:	2100      	movs	r1, #0
 8009f9a:	68f8      	ldr	r0, [r7, #12]
 8009f9c:	f7ff fdf1 	bl	8009b82 <nRF24_CSN_State>
      nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8009fa0:	7afb      	ldrb	r3, [r7, #11]
 8009fa2:	4a7b      	ldr	r2, [pc, #492]	@ (800a190 <nRF24_SetAddr+0x29c>)
 8009fa4:	5cd3      	ldrb	r3, [r2, r3]
 8009fa6:	f043 0320 	orr.w	r3, r3, #32
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	4619      	mov	r1, r3
 8009fae:	68f8      	ldr	r0, [r7, #12]
 8009fb0:	f7ff fe1b 	bl	8009bea <nRF24_LL_RW>
      do {
        nRF24_LL_RW(device, *addr--);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	1e5a      	subs	r2, r3, #1
 8009fb8:	607a      	str	r2, [r7, #4]
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	4619      	mov	r1, r3
 8009fbe:	68f8      	ldr	r0, [r7, #12]
 8009fc0:	f7ff fe13 	bl	8009bea <nRF24_LL_RW>
      } while (addr_width--);
 8009fc4:	7dfb      	ldrb	r3, [r7, #23]
 8009fc6:	1e5a      	subs	r2, r3, #1
 8009fc8:	75fa      	strb	r2, [r7, #23]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d1f2      	bne.n	8009fb4 <nRF24_SetAddr+0xc0>
      nRF24_CSN_State(device, GPIO_PIN_SET);
 8009fce:	2101      	movs	r1, #1
 8009fd0:	68f8      	ldr	r0, [r7, #12]
 8009fd2:	f7ff fdd6 	bl	8009b82 <nRF24_CSN_State>
      break;
 8009fd6:	e0d7      	b.n	800a188 <nRF24_SetAddr+0x294>

    case nRF24_PIPE2:
    	/* Get address width */
	  addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 8009fd8:	2103      	movs	r1, #3
 8009fda:	68f8      	ldr	r0, [r7, #12]
 8009fdc:	f7ff fe1b 	bl	8009c16 <nRF24_ReadReg>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	75fb      	strb	r3, [r7, #23]
	  /* Write address in reverse order (LSByte first) */
	  addr += addr_width;
 8009fe6:	7dfb      	ldrb	r3, [r7, #23]
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	4413      	add	r3, r2
 8009fec:	607b      	str	r3, [r7, #4]
	  nRF24_CSN_State(device, GPIO_PIN_RESET);
 8009fee:	2100      	movs	r1, #0
 8009ff0:	68f8      	ldr	r0, [r7, #12]
 8009ff2:	f7ff fdc6 	bl	8009b82 <nRF24_CSN_State>
	  nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 8009ff6:	7afb      	ldrb	r3, [r7, #11]
 8009ff8:	4a65      	ldr	r2, [pc, #404]	@ (800a190 <nRF24_SetAddr+0x29c>)
 8009ffa:	5cd3      	ldrb	r3, [r2, r3]
 8009ffc:	f043 0320 	orr.w	r3, r3, #32
 800a000:	b2db      	uxtb	r3, r3
 800a002:	4619      	mov	r1, r3
 800a004:	68f8      	ldr	r0, [r7, #12]
 800a006:	f7ff fdf0 	bl	8009bea <nRF24_LL_RW>
	  do {
		nRF24_LL_RW(device, *addr--);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	1e5a      	subs	r2, r3, #1
 800a00e:	607a      	str	r2, [r7, #4]
 800a010:	781b      	ldrb	r3, [r3, #0]
 800a012:	4619      	mov	r1, r3
 800a014:	68f8      	ldr	r0, [r7, #12]
 800a016:	f7ff fde8 	bl	8009bea <nRF24_LL_RW>
	  } while (addr_width--);
 800a01a:	7dfb      	ldrb	r3, [r7, #23]
 800a01c:	1e5a      	subs	r2, r3, #1
 800a01e:	75fa      	strb	r2, [r7, #23]
 800a020:	2b00      	cmp	r3, #0
 800a022:	d1f2      	bne.n	800a00a <nRF24_SetAddr+0x116>
	  nRF24_CSN_State(device, GPIO_PIN_SET);
 800a024:	2101      	movs	r1, #1
 800a026:	68f8      	ldr	r0, [r7, #12]
 800a028:	f7ff fdab 	bl	8009b82 <nRF24_CSN_State>
	  break;
 800a02c:	e0ac      	b.n	800a188 <nRF24_SetAddr+0x294>

    case nRF24_PIPE3:
    	/* Get address width */
	  addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 800a02e:	2103      	movs	r1, #3
 800a030:	68f8      	ldr	r0, [r7, #12]
 800a032:	f7ff fdf0 	bl	8009c16 <nRF24_ReadReg>
 800a036:	4603      	mov	r3, r0
 800a038:	3301      	adds	r3, #1
 800a03a:	75fb      	strb	r3, [r7, #23]
	  /* Write address in reverse order (LSByte first) */
	  addr += addr_width;
 800a03c:	7dfb      	ldrb	r3, [r7, #23]
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	4413      	add	r3, r2
 800a042:	607b      	str	r3, [r7, #4]
	  nRF24_CSN_State(device, GPIO_PIN_RESET);
 800a044:	2100      	movs	r1, #0
 800a046:	68f8      	ldr	r0, [r7, #12]
 800a048:	f7ff fd9b 	bl	8009b82 <nRF24_CSN_State>
	  nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 800a04c:	7afb      	ldrb	r3, [r7, #11]
 800a04e:	4a50      	ldr	r2, [pc, #320]	@ (800a190 <nRF24_SetAddr+0x29c>)
 800a050:	5cd3      	ldrb	r3, [r2, r3]
 800a052:	f043 0320 	orr.w	r3, r3, #32
 800a056:	b2db      	uxtb	r3, r3
 800a058:	4619      	mov	r1, r3
 800a05a:	68f8      	ldr	r0, [r7, #12]
 800a05c:	f7ff fdc5 	bl	8009bea <nRF24_LL_RW>
	  do {
		nRF24_LL_RW(device, *addr--);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	1e5a      	subs	r2, r3, #1
 800a064:	607a      	str	r2, [r7, #4]
 800a066:	781b      	ldrb	r3, [r3, #0]
 800a068:	4619      	mov	r1, r3
 800a06a:	68f8      	ldr	r0, [r7, #12]
 800a06c:	f7ff fdbd 	bl	8009bea <nRF24_LL_RW>
	  } while (addr_width--);
 800a070:	7dfb      	ldrb	r3, [r7, #23]
 800a072:	1e5a      	subs	r2, r3, #1
 800a074:	75fa      	strb	r2, [r7, #23]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1f2      	bne.n	800a060 <nRF24_SetAddr+0x16c>
	  nRF24_CSN_State(device, GPIO_PIN_SET);
 800a07a:	2101      	movs	r1, #1
 800a07c:	68f8      	ldr	r0, [r7, #12]
 800a07e:	f7ff fd80 	bl	8009b82 <nRF24_CSN_State>
	  break;
 800a082:	e081      	b.n	800a188 <nRF24_SetAddr+0x294>


    case nRF24_PIPE4:
    	/* Get address width */
	  addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 800a084:	2103      	movs	r1, #3
 800a086:	68f8      	ldr	r0, [r7, #12]
 800a088:	f7ff fdc5 	bl	8009c16 <nRF24_ReadReg>
 800a08c:	4603      	mov	r3, r0
 800a08e:	3301      	adds	r3, #1
 800a090:	75fb      	strb	r3, [r7, #23]
	  /* Write address in reverse order (LSByte first) */
	  addr += addr_width;
 800a092:	7dfb      	ldrb	r3, [r7, #23]
 800a094:	687a      	ldr	r2, [r7, #4]
 800a096:	4413      	add	r3, r2
 800a098:	607b      	str	r3, [r7, #4]
	  nRF24_CSN_State(device, GPIO_PIN_RESET);
 800a09a:	2100      	movs	r1, #0
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f7ff fd70 	bl	8009b82 <nRF24_CSN_State>
	  nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 800a0a2:	7afb      	ldrb	r3, [r7, #11]
 800a0a4:	4a3a      	ldr	r2, [pc, #232]	@ (800a190 <nRF24_SetAddr+0x29c>)
 800a0a6:	5cd3      	ldrb	r3, [r2, r3]
 800a0a8:	f043 0320 	orr.w	r3, r3, #32
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	4619      	mov	r1, r3
 800a0b0:	68f8      	ldr	r0, [r7, #12]
 800a0b2:	f7ff fd9a 	bl	8009bea <nRF24_LL_RW>
	  do {
		nRF24_LL_RW(device, *addr--);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	1e5a      	subs	r2, r3, #1
 800a0ba:	607a      	str	r2, [r7, #4]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	4619      	mov	r1, r3
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f7ff fd92 	bl	8009bea <nRF24_LL_RW>
	  } while (addr_width--);
 800a0c6:	7dfb      	ldrb	r3, [r7, #23]
 800a0c8:	1e5a      	subs	r2, r3, #1
 800a0ca:	75fa      	strb	r2, [r7, #23]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d1f2      	bne.n	800a0b6 <nRF24_SetAddr+0x1c2>
	  nRF24_CSN_State(device, GPIO_PIN_SET);
 800a0d0:	2101      	movs	r1, #1
 800a0d2:	68f8      	ldr	r0, [r7, #12]
 800a0d4:	f7ff fd55 	bl	8009b82 <nRF24_CSN_State>
	  break;
 800a0d8:	e056      	b.n	800a188 <nRF24_SetAddr+0x294>


    case nRF24_PIPE5:

    	/* Get address width */
	  addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 800a0da:	2103      	movs	r1, #3
 800a0dc:	68f8      	ldr	r0, [r7, #12]
 800a0de:	f7ff fd9a 	bl	8009c16 <nRF24_ReadReg>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	75fb      	strb	r3, [r7, #23]
	  /* Write address in reverse order (LSByte first) */
	  addr += addr_width;
 800a0e8:	7dfb      	ldrb	r3, [r7, #23]
 800a0ea:	687a      	ldr	r2, [r7, #4]
 800a0ec:	4413      	add	r3, r2
 800a0ee:	607b      	str	r3, [r7, #4]
	  nRF24_CSN_State(device, GPIO_PIN_RESET);
 800a0f0:	2100      	movs	r1, #0
 800a0f2:	68f8      	ldr	r0, [r7, #12]
 800a0f4:	f7ff fd45 	bl	8009b82 <nRF24_CSN_State>
	  nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 800a0f8:	7afb      	ldrb	r3, [r7, #11]
 800a0fa:	4a25      	ldr	r2, [pc, #148]	@ (800a190 <nRF24_SetAddr+0x29c>)
 800a0fc:	5cd3      	ldrb	r3, [r2, r3]
 800a0fe:	f043 0320 	orr.w	r3, r3, #32
 800a102:	b2db      	uxtb	r3, r3
 800a104:	4619      	mov	r1, r3
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f7ff fd6f 	bl	8009bea <nRF24_LL_RW>
	  do {
		nRF24_LL_RW(device, *addr--);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	1e5a      	subs	r2, r3, #1
 800a110:	607a      	str	r2, [r7, #4]
 800a112:	781b      	ldrb	r3, [r3, #0]
 800a114:	4619      	mov	r1, r3
 800a116:	68f8      	ldr	r0, [r7, #12]
 800a118:	f7ff fd67 	bl	8009bea <nRF24_LL_RW>
	  } while (addr_width--);
 800a11c:	7dfb      	ldrb	r3, [r7, #23]
 800a11e:	1e5a      	subs	r2, r3, #1
 800a120:	75fa      	strb	r2, [r7, #23]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d1f2      	bne.n	800a10c <nRF24_SetAddr+0x218>
	  nRF24_CSN_State(device, GPIO_PIN_SET);
 800a126:	2101      	movs	r1, #1
 800a128:	68f8      	ldr	r0, [r7, #12]
 800a12a:	f7ff fd2a 	bl	8009b82 <nRF24_CSN_State>
	  break;
 800a12e:	e02b      	b.n	800a188 <nRF24_SetAddr+0x294>


    case nRF24_PIPETX:
      //nRF24_WriteMBReg(device, nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, addr, 5);
      /* Get address width */
      addr_width = nRF24_ReadReg(device, nRF24_REG_SETUP_AW) + 1;
 800a130:	2103      	movs	r1, #3
 800a132:	68f8      	ldr	r0, [r7, #12]
 800a134:	f7ff fd6f 	bl	8009c16 <nRF24_ReadReg>
 800a138:	4603      	mov	r3, r0
 800a13a:	3301      	adds	r3, #1
 800a13c:	75fb      	strb	r3, [r7, #23]
      /* Write address in reverse order (LSByte first) */
      addr += addr_width;
 800a13e:	7dfb      	ldrb	r3, [r7, #23]
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	4413      	add	r3, r2
 800a144:	607b      	str	r3, [r7, #4]
      nRF24_CSN_State(device, GPIO_PIN_RESET);
 800a146:	2100      	movs	r1, #0
 800a148:	68f8      	ldr	r0, [r7, #12]
 800a14a:	f7ff fd1a 	bl	8009b82 <nRF24_CSN_State>
      nRF24_LL_RW(device, nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 800a14e:	7afb      	ldrb	r3, [r7, #11]
 800a150:	4a0f      	ldr	r2, [pc, #60]	@ (800a190 <nRF24_SetAddr+0x29c>)
 800a152:	5cd3      	ldrb	r3, [r2, r3]
 800a154:	f043 0320 	orr.w	r3, r3, #32
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	4619      	mov	r1, r3
 800a15c:	68f8      	ldr	r0, [r7, #12]
 800a15e:	f7ff fd44 	bl	8009bea <nRF24_LL_RW>
      do {
        nRF24_LL_RW(device, *addr--);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	1e5a      	subs	r2, r3, #1
 800a166:	607a      	str	r2, [r7, #4]
 800a168:	781b      	ldrb	r3, [r3, #0]
 800a16a:	4619      	mov	r1, r3
 800a16c:	68f8      	ldr	r0, [r7, #12]
 800a16e:	f7ff fd3c 	bl	8009bea <nRF24_LL_RW>
      } while (addr_width--);
 800a172:	7dfb      	ldrb	r3, [r7, #23]
 800a174:	1e5a      	subs	r2, r3, #1
 800a176:	75fa      	strb	r2, [r7, #23]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d1f2      	bne.n	800a162 <nRF24_SetAddr+0x26e>
      nRF24_CSN_State(device, GPIO_PIN_SET);
 800a17c:	2101      	movs	r1, #1
 800a17e:	68f8      	ldr	r0, [r7, #12]
 800a180:	f7ff fcff 	bl	8009b82 <nRF24_CSN_State>
      break;
 800a184:	e000      	b.n	800a188 <nRF24_SetAddr+0x294>
      break;
    default:
      /* Incorrect pipe number -> do nothing */
      break;
 800a186:	bf00      	nop
  }
}
 800a188:	bf00      	nop
 800a18a:	3718      	adds	r7, #24
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	0800a8f4 	.word	0x0800a8f4

0800a194 <nRF24_SetRXPipe>:
  reg &= ~nRF24_MASK_DATARATE;
  reg |= data_rate;
  nRF24_WriteReg(device, nRF24_REG_RF_SETUP, reg);
}

void nRF24_SetRXPipe(nRF24_Handler_t *device, uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
 800a19c:	4608      	mov	r0, r1
 800a19e:	4611      	mov	r1, r2
 800a1a0:	461a      	mov	r2, r3
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	70fb      	strb	r3, [r7, #3]
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	70bb      	strb	r3, [r7, #2]
 800a1aa:	4613      	mov	r3, r2
 800a1ac:	707b      	strb	r3, [r7, #1]
  uint8_t reg;

  /* Enable the specified pipe (EN_RXADDR register) */
  reg = (nRF24_ReadReg(device, nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 800a1ae:	2102      	movs	r1, #2
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	f7ff fd30 	bl	8009c16 <nRF24_ReadReg>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	b25a      	sxtb	r2, r3
 800a1ba:	78fb      	ldrb	r3, [r7, #3]
 800a1bc:	2101      	movs	r1, #1
 800a1be:	fa01 f303 	lsl.w	r3, r1, r3
 800a1c2:	b25b      	sxtb	r3, r3
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	b25b      	sxtb	r3, r3
 800a1c8:	b2db      	uxtb	r3, r3
 800a1ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a1ce:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_EN_RXADDR, reg);
 800a1d0:	7bfb      	ldrb	r3, [r7, #15]
 800a1d2:	461a      	mov	r2, r3
 800a1d4:	2102      	movs	r1, #2
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f7ff fd3e 	bl	8009c58 <nRF24_WriteReg>

  /* Set RX payload length (RX_PW_Px register) */
  nRF24_WriteReg(device, nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 800a1dc:	78fb      	ldrb	r3, [r7, #3]
 800a1de:	4a1a      	ldr	r2, [pc, #104]	@ (800a248 <nRF24_SetRXPipe+0xb4>)
 800a1e0:	5cd1      	ldrb	r1, [r2, r3]
 800a1e2:	787b      	ldrb	r3, [r7, #1]
 800a1e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	461a      	mov	r2, r3
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f7ff fd33 	bl	8009c58 <nRF24_WriteReg>

  /* Set auto acknowledgment for a specified pipe (EN_AA register) */
  reg = nRF24_ReadReg(device, nRF24_REG_EN_AA);
 800a1f2:	2101      	movs	r1, #1
 800a1f4:	6878      	ldr	r0, [r7, #4]
 800a1f6:	f7ff fd0e 	bl	8009c16 <nRF24_ReadReg>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	73fb      	strb	r3, [r7, #15]
  if (aa_state == nRF24_AA_ON)
 800a1fe:	78bb      	ldrb	r3, [r7, #2]
 800a200:	2b01      	cmp	r3, #1
 800a202:	d10a      	bne.n	800a21a <nRF24_SetRXPipe+0x86>
  {
    reg |=  (1 << pipe);
 800a204:	78fb      	ldrb	r3, [r7, #3]
 800a206:	2201      	movs	r2, #1
 800a208:	fa02 f303 	lsl.w	r3, r2, r3
 800a20c:	b25a      	sxtb	r2, r3
 800a20e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a212:	4313      	orrs	r3, r2
 800a214:	b25b      	sxtb	r3, r3
 800a216:	73fb      	strb	r3, [r7, #15]
 800a218:	e00b      	b.n	800a232 <nRF24_SetRXPipe+0x9e>
  } else {
    reg &= ~(1 << pipe);
 800a21a:	78fb      	ldrb	r3, [r7, #3]
 800a21c:	2201      	movs	r2, #1
 800a21e:	fa02 f303 	lsl.w	r3, r2, r3
 800a222:	b25b      	sxtb	r3, r3
 800a224:	43db      	mvns	r3, r3
 800a226:	b25a      	sxtb	r2, r3
 800a228:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a22c:	4013      	ands	r3, r2
 800a22e:	b25b      	sxtb	r3, r3
 800a230:	73fb      	strb	r3, [r7, #15]
  }
  nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
 800a232:	7bfb      	ldrb	r3, [r7, #15]
 800a234:	461a      	mov	r2, r3
 800a236:	2101      	movs	r1, #1
 800a238:	6878      	ldr	r0, [r7, #4]
 800a23a:	f7ff fd0d 	bl	8009c58 <nRF24_WriteReg>
}
 800a23e:	bf00      	nop
 800a240:	3710      	adds	r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}
 800a246:	bf00      	nop
 800a248:	0800a8ec 	.word	0x0800a8ec

0800a24c <nRF24_DisableAA>:
  reg  = nRF24_ReadReg(device, nRF24_REG_EN_AA);
  reg |= (1 << pipe);
  nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
}

void nRF24_DisableAA(nRF24_Handler_t *device, uint8_t pipe) {
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b084      	sub	sp, #16
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	460b      	mov	r3, r1
 800a256:	70fb      	strb	r3, [r7, #3]
  uint8_t reg;

  if (pipe > 5)
 800a258:	78fb      	ldrb	r3, [r7, #3]
 800a25a:	2b05      	cmp	r3, #5
 800a25c:	d905      	bls.n	800a26a <nRF24_DisableAA+0x1e>
  {
    /* Disable Auto-ACK for ALL pipes */
    nRF24_WriteReg(device, nRF24_REG_EN_AA, 0x00);
 800a25e:	2200      	movs	r2, #0
 800a260:	2101      	movs	r1, #1
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f7ff fcf8 	bl	8009c58 <nRF24_WriteReg>
    /* Clear bit in the EN_AA register */
    reg  = nRF24_ReadReg(device, nRF24_REG_EN_AA);
    reg &= ~(1 << pipe);
    nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
  }
}
 800a268:	e017      	b.n	800a29a <nRF24_DisableAA+0x4e>
    reg  = nRF24_ReadReg(device, nRF24_REG_EN_AA);
 800a26a:	2101      	movs	r1, #1
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7ff fcd2 	bl	8009c16 <nRF24_ReadReg>
 800a272:	4603      	mov	r3, r0
 800a274:	73fb      	strb	r3, [r7, #15]
    reg &= ~(1 << pipe);
 800a276:	78fb      	ldrb	r3, [r7, #3]
 800a278:	2201      	movs	r2, #1
 800a27a:	fa02 f303 	lsl.w	r3, r2, r3
 800a27e:	b25b      	sxtb	r3, r3
 800a280:	43db      	mvns	r3, r3
 800a282:	b25a      	sxtb	r2, r3
 800a284:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a288:	4013      	ands	r3, r2
 800a28a:	b25b      	sxtb	r3, r3
 800a28c:	73fb      	strb	r3, [r7, #15]
    nRF24_WriteReg(device, nRF24_REG_EN_AA, reg);
 800a28e:	7bfb      	ldrb	r3, [r7, #15]
 800a290:	461a      	mov	r2, r3
 800a292:	2101      	movs	r1, #1
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f7ff fcdf 	bl	8009c58 <nRF24_WriteReg>
}
 800a29a:	bf00      	nop
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}

0800a2a2 <nRF24_GetStatus>:

uint8_t nRF24_GetStatus(nRF24_Handler_t *device) {
 800a2a2:	b580      	push	{r7, lr}
 800a2a4:	b082      	sub	sp, #8
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
  return nRF24_ReadReg(device, nRF24_REG_STATUS);
 800a2aa:	2107      	movs	r1, #7
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f7ff fcb2 	bl	8009c16 <nRF24_ReadReg>
 800a2b2:	4603      	mov	r3, r0
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3708      	adds	r7, #8
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <nRF24_GetConfig>:

uint8_t nRF24_GetConfig(nRF24_Handler_t *device) {
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b082      	sub	sp, #8
 800a2c0:	af00      	add	r7, sp, #0
 800a2c2:	6078      	str	r0, [r7, #4]
  return nRF24_ReadReg(device, nRF24_REG_CONFIG);
 800a2c4:	2100      	movs	r1, #0
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f7ff fca5 	bl	8009c16 <nRF24_ReadReg>
 800a2cc:	4603      	mov	r3, r0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3708      	adds	r7, #8
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}

0800a2d6 <nRF24_FlushTX>:
  /* The PLOS counter is reset after write to RF_CH register */
  reg = nRF24_ReadReg(device, nRF24_REG_RF_CH);
  nRF24_WriteReg(device, nRF24_REG_RF_CH, reg);
}

void nRF24_FlushTX(nRF24_Handler_t *device) {
 800a2d6:	b580      	push	{r7, lr}
 800a2d8:	b082      	sub	sp, #8
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
  nRF24_WriteReg(device, nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 800a2de:	22ff      	movs	r2, #255	@ 0xff
 800a2e0:	21e1      	movs	r1, #225	@ 0xe1
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f7ff fcb8 	bl	8009c58 <nRF24_WriteReg>
}
 800a2e8:	bf00      	nop
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <nRF24_FlushRX>:

void nRF24_FlushRX(nRF24_Handler_t *device) {
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b082      	sub	sp, #8
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  nRF24_WriteReg(device, nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 800a2f8:	22ff      	movs	r2, #255	@ 0xff
 800a2fa:	21e2      	movs	r1, #226	@ 0xe2
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f7ff fcab 	bl	8009c58 <nRF24_WriteReg>
}
 800a302:	bf00      	nop
 800a304:	3708      	adds	r7, #8
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <nRF24_ClearIRQFlags>:

void nRF24_ClearIRQFlags(nRF24_Handler_t *device) {
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b084      	sub	sp, #16
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  uint8_t reg;

  /* Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register */
  reg  = nRF24_ReadReg(device, nRF24_REG_STATUS);
 800a312:	2107      	movs	r1, #7
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f7ff fc7e 	bl	8009c16 <nRF24_ReadReg>
 800a31a:	4603      	mov	r3, r0
 800a31c:	73fb      	strb	r3, [r7, #15]
  reg |= nRF24_MASK_STATUS_IRQ;
 800a31e:	7bfb      	ldrb	r3, [r7, #15]
 800a320:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800a324:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_STATUS, reg);
 800a326:	7bfb      	ldrb	r3, [r7, #15]
 800a328:	461a      	mov	r2, r3
 800a32a:	2107      	movs	r1, #7
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f7ff fc93 	bl	8009c58 <nRF24_WriteReg>
}
 800a332:	bf00      	nop
 800a334:	3710      	adds	r7, #16
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}

0800a33a <nRF24_ClearIRQFlagsTx>:

void nRF24_ClearIRQFlagsTx(nRF24_Handler_t *device) {
 800a33a:	b580      	push	{r7, lr}
 800a33c:	b084      	sub	sp, #16
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
  uint8_t reg;

  /* Clear TX_DS and MAX_RT bits of the STATUS register */
  reg  = nRF24_ReadReg(device, nRF24_REG_STATUS);
 800a342:	2107      	movs	r1, #7
 800a344:	6878      	ldr	r0, [r7, #4]
 800a346:	f7ff fc66 	bl	8009c16 <nRF24_ReadReg>
 800a34a:	4603      	mov	r3, r0
 800a34c:	73fb      	strb	r3, [r7, #15]
  reg |= nRF24_MASK_STATUS_IRQ_TX;
 800a34e:	7bfb      	ldrb	r3, [r7, #15]
 800a350:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800a354:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_STATUS, reg);
 800a356:	7bfb      	ldrb	r3, [r7, #15]
 800a358:	461a      	mov	r2, r3
 800a35a:	2107      	movs	r1, #7
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f7ff fc7b 	bl	8009c58 <nRF24_WriteReg>
}
 800a362:	bf00      	nop
 800a364:	3710      	adds	r7, #16
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <nRF24_ClearIRQFlagsRx>:

void nRF24_ClearIRQFlagsRx(nRF24_Handler_t *device) {
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b084      	sub	sp, #16
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
  uint8_t reg;

  /* Clear RX_DRbits of the STATUS register */
  reg  = nRF24_ReadReg(device, nRF24_REG_STATUS);
 800a372:	2107      	movs	r1, #7
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7ff fc4e 	bl	8009c16 <nRF24_ReadReg>
 800a37a:	4603      	mov	r3, r0
 800a37c:	73fb      	strb	r3, [r7, #15]
  reg |= nRF24_MASK_STATUS_IRQ_RX;
 800a37e:	7bfb      	ldrb	r3, [r7, #15]
 800a380:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a384:	73fb      	strb	r3, [r7, #15]
  nRF24_WriteReg(device, nRF24_REG_STATUS, reg);
 800a386:	7bfb      	ldrb	r3, [r7, #15]
 800a388:	461a      	mov	r2, r3
 800a38a:	2107      	movs	r1, #7
 800a38c:	6878      	ldr	r0, [r7, #4]
 800a38e:	f7ff fc63 	bl	8009c58 <nRF24_WriteReg>
}
 800a392:	bf00      	nop
 800a394:	3710      	adds	r7, #16
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}

0800a39a <nRF24_WritePayload>:

void nRF24_WritePayload(nRF24_Handler_t *device, uint8_t *pBuf, uint8_t length) {
 800a39a:	b580      	push	{r7, lr}
 800a39c:	b084      	sub	sp, #16
 800a39e:	af00      	add	r7, sp, #0
 800a3a0:	60f8      	str	r0, [r7, #12]
 800a3a2:	60b9      	str	r1, [r7, #8]
 800a3a4:	4613      	mov	r3, r2
 800a3a6:	71fb      	strb	r3, [r7, #7]
  nRF24_WriteMBReg(device, nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 800a3a8:	79fb      	ldrb	r3, [r7, #7]
 800a3aa:	68ba      	ldr	r2, [r7, #8]
 800a3ac:	21a0      	movs	r1, #160	@ 0xa0
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f7ff fcbc 	bl	8009d2c <nRF24_WriteMBReg>
}
 800a3b4:	bf00      	nop
 800a3b6:	3710      	adds	r7, #16
 800a3b8:	46bd      	mov	sp, r7
 800a3ba:	bd80      	pop	{r7, pc}

0800a3bc <nRF24_ReadPayload>:

nRF24_RXResult nRF24_ReadPayload(nRF24_Handler_t *device, uint8_t *pBuf, uint8_t *length) {
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b086      	sub	sp, #24
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	60f8      	str	r0, [r7, #12]
 800a3c4:	60b9      	str	r1, [r7, #8]
 800a3c6:	607a      	str	r2, [r7, #4]
  uint8_t pipe;

  /* Extract a payload pipe number from the STATUS register */
  pipe = (nRF24_ReadReg(device, nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 800a3c8:	2107      	movs	r1, #7
 800a3ca:	68f8      	ldr	r0, [r7, #12]
 800a3cc:	f7ff fc23 	bl	8009c16 <nRF24_ReadReg>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	105b      	asrs	r3, r3, #1
 800a3d4:	b2db      	uxtb	r3, r3
 800a3d6:	f003 0307 	and.w	r3, r3, #7
 800a3da:	75fb      	strb	r3, [r7, #23]

  /* RX FIFO empty? */
  if (pipe < 6)
 800a3dc:	7dfb      	ldrb	r3, [r7, #23]
 800a3de:	2b05      	cmp	r3, #5
 800a3e0:	d817      	bhi.n	800a412 <nRF24_ReadPayload+0x56>
  {
    /* Get payload length */
    *length = nRF24_ReadReg(device, nRF24_RX_PW_PIPE[pipe]);
 800a3e2:	7dfb      	ldrb	r3, [r7, #23]
 800a3e4:	4a0f      	ldr	r2, [pc, #60]	@ (800a424 <nRF24_ReadPayload+0x68>)
 800a3e6:	5cd3      	ldrb	r3, [r2, r3]
 800a3e8:	4619      	mov	r1, r3
 800a3ea:	68f8      	ldr	r0, [r7, #12]
 800a3ec:	f7ff fc13 	bl	8009c16 <nRF24_ReadReg>
 800a3f0:	4603      	mov	r3, r0
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	701a      	strb	r2, [r3, #0]

    /* Read a payload from the RX FIFO */
    if (*length)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	781b      	ldrb	r3, [r3, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d006      	beq.n	800a40e <nRF24_ReadPayload+0x52>
    {
      nRF24_ReadMBReg(device, nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	68ba      	ldr	r2, [r7, #8]
 800a406:	2161      	movs	r1, #97	@ 0x61
 800a408:	68f8      	ldr	r0, [r7, #12]
 800a40a:	f7ff fc65 	bl	8009cd8 <nRF24_ReadMBReg>
    }

    return ((nRF24_RXResult)pipe);
 800a40e:	7dfb      	ldrb	r3, [r7, #23]
 800a410:	e003      	b.n	800a41a <nRF24_ReadPayload+0x5e>
  }

  /* The RX FIFO is empty */
  *length = 0;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	701a      	strb	r2, [r3, #0]

  return nRF24_RX_EMPTY;
 800a418:	23ff      	movs	r3, #255	@ 0xff
}
 800a41a:	4618      	mov	r0, r3
 800a41c:	3718      	adds	r7, #24
 800a41e:	46bd      	mov	sp, r7
 800a420:	bd80      	pop	{r7, pc}
 800a422:	bf00      	nop
 800a424:	0800a8ec 	.word	0x0800a8ec

0800a428 <VL6180X_Read8>:
    @brief  I2C low level interfacing
*/
/**************************************************************************/

// Read 1 byte from the VL6180X at 'address'
uint8_t VL6180X_Read8(VL6180X_Handler_t* device, uint16_t command) {
 800a428:	b580      	push	{r7, lr}
 800a42a:	b086      	sub	sp, #24
 800a42c:	af02      	add	r7, sp, #8
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	807b      	strh	r3, [r7, #2]
  device->txBuffer[0] = (uint8_t)(command >> 8);
 800a434:	887b      	ldrh	r3, [r7, #2]
 800a436:	0a1b      	lsrs	r3, r3, #8
 800a438:	b29b      	uxth	r3, r3
 800a43a:	b2da      	uxtb	r2, r3
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	725a      	strb	r2, [r3, #9]
  device->txBuffer[1] = (uint8_t)(command & 0xFF);
 800a440:	887b      	ldrh	r3, [r7, #2]
 800a442:	b2da      	uxtb	r2, r3
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	729a      	strb	r2, [r3, #10]
  uint8_t send_address = device->i2cAddress << 1;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	791b      	ldrb	r3, [r3, #4]
 800a44c:	005b      	lsls	r3, r3, #1
 800a44e:	73fb      	strb	r3, [r7, #15]

  HAL_I2C_Master_Transmit(device->i2cHandler, send_address, device->txBuffer, 2, 1000);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6818      	ldr	r0, [r3, #0]
 800a454:	7bfb      	ldrb	r3, [r7, #15]
 800a456:	b299      	uxth	r1, r3
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f103 0209 	add.w	r2, r3, #9
 800a45e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a462:	9300      	str	r3, [sp, #0]
 800a464:	2302      	movs	r3, #2
 800a466:	f7f8 ff2b 	bl	80032c0 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(device->i2cHandler, send_address, device->rxBuffer, 1, 1000);
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6818      	ldr	r0, [r3, #0]
 800a46e:	7bfb      	ldrb	r3, [r7, #15]
 800a470:	b299      	uxth	r1, r3
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	1d5a      	adds	r2, r3, #5
 800a476:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a47a:	9300      	str	r3, [sp, #0]
 800a47c:	2301      	movs	r3, #1
 800a47e:	f7f9 f813 	bl	80034a8 <HAL_I2C_Master_Receive>
  return device->rxBuffer[0];
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	795b      	ldrb	r3, [r3, #5]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <VL6180X_Write8>:
  HAL_I2C_Master_Receive(device->i2cHandler, send_address, device->rxBuffer, 2, 1000);
  return ((uint16_t)(device->rxBuffer[0]) << 8) | ((uint16_t)(device->rxBuffer[1]));
}

// write 1 byte
void VL6180X_Write8(VL6180X_Handler_t* device, uint16_t command, uint8_t data) {
 800a48e:	b580      	push	{r7, lr}
 800a490:	b086      	sub	sp, #24
 800a492:	af02      	add	r7, sp, #8
 800a494:	6078      	str	r0, [r7, #4]
 800a496:	460b      	mov	r3, r1
 800a498:	807b      	strh	r3, [r7, #2]
 800a49a:	4613      	mov	r3, r2
 800a49c:	707b      	strb	r3, [r7, #1]
  device->txBuffer[0] = (uint8_t)(command >> 8);
 800a49e:	887b      	ldrh	r3, [r7, #2]
 800a4a0:	0a1b      	lsrs	r3, r3, #8
 800a4a2:	b29b      	uxth	r3, r3
 800a4a4:	b2da      	uxtb	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	725a      	strb	r2, [r3, #9]
  device->txBuffer[1] = (uint8_t)(command & 0xFF);
 800a4aa:	887b      	ldrh	r3, [r7, #2]
 800a4ac:	b2da      	uxtb	r2, r3
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	729a      	strb	r2, [r3, #10]
  uint8_t send_address = device->i2cAddress << 1;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	791b      	ldrb	r3, [r3, #4]
 800a4b6:	005b      	lsls	r3, r3, #1
 800a4b8:	73fb      	strb	r3, [r7, #15]

  device->txBuffer[2] = data;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	787a      	ldrb	r2, [r7, #1]
 800a4be:	72da      	strb	r2, [r3, #11]
  HAL_I2C_Master_Transmit(device->i2cHandler, send_address, device->txBuffer, 3, 1000);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6818      	ldr	r0, [r3, #0]
 800a4c4:	7bfb      	ldrb	r3, [r7, #15]
 800a4c6:	b299      	uxth	r1, r3
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f103 0209 	add.w	r2, r3, #9
 800a4ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a4d2:	9300      	str	r3, [sp, #0]
 800a4d4:	2303      	movs	r3, #3
 800a4d6:	f7f8 fef3 	bl	80032c0 <HAL_I2C_Master_Transmit>
}
 800a4da:	bf00      	nop
 800a4dc:	3710      	adds	r7, #16
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	bd80      	pop	{r7, pc}

0800a4e2 <VL6180X_Init>:
  uint8_t send_address = device->i2cAddress << 1;

  HAL_I2C_Master_Transmit(device->i2cHandler, send_address, device->txBuffer, 4, 1000);
}

bool VL6180X_Init(VL6180X_Handler_t *device, I2C_HandleTypeDef *i2cHandler, uint8_t i2cAddress) {
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b084      	sub	sp, #16
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	60f8      	str	r0, [r7, #12]
 800a4ea:	60b9      	str	r1, [r7, #8]
 800a4ec:	4613      	mov	r3, r2
 800a4ee:	71fb      	strb	r3, [r7, #7]
  device->i2cHandler = i2cHandler;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	68ba      	ldr	r2, [r7, #8]
 800a4f4:	601a      	str	r2, [r3, #0]
  device->i2cAddress = i2cAddress;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	79fa      	ldrb	r2, [r7, #7]
 800a4fa:	711a      	strb	r2, [r3, #4]

  if (VL6180X_Read8(device, VL6180X_REG_IDENTIFICATION_MODEL_ID) != 0xB4) {
 800a4fc:	2100      	movs	r1, #0
 800a4fe:	68f8      	ldr	r0, [r7, #12]
 800a500:	f7ff ff92 	bl	800a428 <VL6180X_Read8>
 800a504:	4603      	mov	r3, r0
 800a506:	2bb4      	cmp	r3, #180	@ 0xb4
 800a508:	d001      	beq.n	800a50e <VL6180X_Init+0x2c>
    return false;
 800a50a:	2300      	movs	r3, #0
 800a50c:	e011      	b.n	800a532 <VL6180X_Init+0x50>
  }

  if (VL6180X_Read8(device, VL6180X_REG_SYSTEM_FRESH_OUT_OF_RESET) & 0x01) {
 800a50e:	2116      	movs	r1, #22
 800a510:	68f8      	ldr	r0, [r7, #12]
 800a512:	f7ff ff89 	bl	800a428 <VL6180X_Read8>
 800a516:	4603      	mov	r3, r0
 800a518:	f003 0301 	and.w	r3, r3, #1
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d007      	beq.n	800a530 <VL6180X_Init+0x4e>
    VL6180X_LoadSettings(device);
 800a520:	68f8      	ldr	r0, [r7, #12]
 800a522:	f000 f80a 	bl	800a53a <VL6180X_LoadSettings>
    VL6180X_Write8(device, VL6180X_REG_SYSTEM_FRESH_OUT_OF_RESET, 0x00);
 800a526:	2200      	movs	r2, #0
 800a528:	2116      	movs	r1, #22
 800a52a:	68f8      	ldr	r0, [r7, #12]
 800a52c:	f7ff ffaf 	bl	800a48e <VL6180X_Write8>
  }

  return true;
 800a530:	2301      	movs	r3, #1
}
 800a532:	4618      	mov	r0, r3
 800a534:	3710      	adds	r7, #16
 800a536:	46bd      	mov	sp, r7
 800a538:	bd80      	pop	{r7, pc}

0800a53a <VL6180X_LoadSettings>:
/*!
    @brief  Load the settings for proximity/distance ranging
*/
/**************************************************************************/

void VL6180X_LoadSettings(VL6180X_Handler_t *device) {
 800a53a:	b580      	push	{r7, lr}
 800a53c:	b082      	sub	sp, #8
 800a53e:	af00      	add	r7, sp, #0
 800a540:	6078      	str	r0, [r7, #4]
  // load settings!

  // private settings from page 24 of app note
  VL6180X_Write8(device, 0x0207, 0x01);
 800a542:	2201      	movs	r2, #1
 800a544:	f240 2107 	movw	r1, #519	@ 0x207
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f7ff ffa0 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x0208, 0x01);
 800a54e:	2201      	movs	r2, #1
 800a550:	f44f 7102 	mov.w	r1, #520	@ 0x208
 800a554:	6878      	ldr	r0, [r7, #4]
 800a556:	f7ff ff9a 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x0096, 0x00);
 800a55a:	2200      	movs	r2, #0
 800a55c:	2196      	movs	r1, #150	@ 0x96
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f7ff ff95 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x0097, 0xfd);
 800a564:	22fd      	movs	r2, #253	@ 0xfd
 800a566:	2197      	movs	r1, #151	@ 0x97
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f7ff ff90 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00e3, 0x00);
 800a56e:	2200      	movs	r2, #0
 800a570:	21e3      	movs	r1, #227	@ 0xe3
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f7ff ff8b 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00e4, 0x04);
 800a578:	2204      	movs	r2, #4
 800a57a:	21e4      	movs	r1, #228	@ 0xe4
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f7ff ff86 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00e5, 0x02);
 800a582:	2202      	movs	r2, #2
 800a584:	21e5      	movs	r1, #229	@ 0xe5
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f7ff ff81 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00e6, 0x01);
 800a58c:	2201      	movs	r2, #1
 800a58e:	21e6      	movs	r1, #230	@ 0xe6
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f7ff ff7c 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00e7, 0x03);
 800a596:	2203      	movs	r2, #3
 800a598:	21e7      	movs	r1, #231	@ 0xe7
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f7ff ff77 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00f5, 0x02);
 800a5a0:	2202      	movs	r2, #2
 800a5a2:	21f5      	movs	r1, #245	@ 0xf5
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f7ff ff72 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00d9, 0x05);
 800a5aa:	2205      	movs	r2, #5
 800a5ac:	21d9      	movs	r1, #217	@ 0xd9
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f7ff ff6d 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00db, 0xce);
 800a5b4:	22ce      	movs	r2, #206	@ 0xce
 800a5b6:	21db      	movs	r1, #219	@ 0xdb
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f7ff ff68 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00dc, 0x03);
 800a5be:	2203      	movs	r2, #3
 800a5c0:	21dc      	movs	r1, #220	@ 0xdc
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f7ff ff63 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00dd, 0xf8);
 800a5c8:	22f8      	movs	r2, #248	@ 0xf8
 800a5ca:	21dd      	movs	r1, #221	@ 0xdd
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f7ff ff5e 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x009f, 0x00);
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	219f      	movs	r1, #159	@ 0x9f
 800a5d6:	6878      	ldr	r0, [r7, #4]
 800a5d8:	f7ff ff59 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00a3, 0x3c);
 800a5dc:	223c      	movs	r2, #60	@ 0x3c
 800a5de:	21a3      	movs	r1, #163	@ 0xa3
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f7ff ff54 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00b7, 0x00);
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	21b7      	movs	r1, #183	@ 0xb7
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f7ff ff4f 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00bb, 0x3c);
 800a5f0:	223c      	movs	r2, #60	@ 0x3c
 800a5f2:	21bb      	movs	r1, #187	@ 0xbb
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f7ff ff4a 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00b2, 0x09);
 800a5fa:	2209      	movs	r2, #9
 800a5fc:	21b2      	movs	r1, #178	@ 0xb2
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f7ff ff45 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00ca, 0x09);
 800a604:	2209      	movs	r2, #9
 800a606:	21ca      	movs	r1, #202	@ 0xca
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f7ff ff40 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x0198, 0x01);
 800a60e:	2201      	movs	r2, #1
 800a610:	f44f 71cc 	mov.w	r1, #408	@ 0x198
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f7ff ff3a 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x01b0, 0x17);
 800a61a:	2217      	movs	r2, #23
 800a61c:	f44f 71d8 	mov.w	r1, #432	@ 0x1b0
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f7ff ff34 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x01ad, 0x00);
 800a626:	2200      	movs	r2, #0
 800a628:	f240 11ad 	movw	r1, #429	@ 0x1ad
 800a62c:	6878      	ldr	r0, [r7, #4]
 800a62e:	f7ff ff2e 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x00ff, 0x05);
 800a632:	2205      	movs	r2, #5
 800a634:	21ff      	movs	r1, #255	@ 0xff
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f7ff ff29 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x0100, 0x05);
 800a63c:	2205      	movs	r2, #5
 800a63e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f7ff ff23 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x0199, 0x05);
 800a648:	2205      	movs	r2, #5
 800a64a:	f240 1199 	movw	r1, #409	@ 0x199
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f7ff ff1d 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x01a6, 0x1b);
 800a654:	221b      	movs	r2, #27
 800a656:	f44f 71d3 	mov.w	r1, #422	@ 0x1a6
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f7ff ff17 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x01ac, 0x3e);
 800a660:	223e      	movs	r2, #62	@ 0x3e
 800a662:	f44f 71d6 	mov.w	r1, #428	@ 0x1ac
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f7ff ff11 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x01a7, 0x1f);
 800a66c:	221f      	movs	r2, #31
 800a66e:	f240 11a7 	movw	r1, #423	@ 0x1a7
 800a672:	6878      	ldr	r0, [r7, #4]
 800a674:	f7ff ff0b 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x0030, 0x00);
 800a678:	2200      	movs	r2, #0
 800a67a:	2130      	movs	r1, #48	@ 0x30
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7ff ff06 	bl	800a48e <VL6180X_Write8>

  // Recommended : Public registers - See data sheet for more detail
  VL6180X_Write8(device, 0x0011, 0x10); // Enables polling for 'New Sample ready'
 800a682:	2210      	movs	r2, #16
 800a684:	2111      	movs	r1, #17
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f7ff ff01 	bl	800a48e <VL6180X_Write8>
                        // when measurement completes
  VL6180X_Write8(device, 0x010a, 0x30); // Set the averaging sample period
 800a68c:	2230      	movs	r2, #48	@ 0x30
 800a68e:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f7ff fefb 	bl	800a48e <VL6180X_Write8>
                        // (compromise between lower noise and
                        // increased execution time)
  VL6180X_Write8(device, 0x003f, 0x46); // Sets the light and dark gain (upper
 800a698:	2246      	movs	r2, #70	@ 0x46
 800a69a:	213f      	movs	r1, #63	@ 0x3f
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f7ff fef6 	bl	800a48e <VL6180X_Write8>
                        // nibble). Dark gain should not be
                        // changed.
  VL6180X_Write8(device, 0x0031, 0xFF); // sets the # of range measurements after
 800a6a2:	22ff      	movs	r2, #255	@ 0xff
 800a6a4:	2131      	movs	r1, #49	@ 0x31
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7ff fef1 	bl	800a48e <VL6180X_Write8>
                        // which auto calibration of system is
                        // performed
  VL6180X_Write8(device, 0x0041, 0x63); // Set ALS integration time to 100ms
 800a6ac:	2263      	movs	r2, #99	@ 0x63
 800a6ae:	2141      	movs	r1, #65	@ 0x41
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f7ff feec 	bl	800a48e <VL6180X_Write8>
  VL6180X_Write8(device, 0x002e, 0x01); // perform a single temperature calibration
 800a6b6:	2201      	movs	r2, #1
 800a6b8:	212e      	movs	r1, #46	@ 0x2e
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f7ff fee7 	bl	800a48e <VL6180X_Write8>
                        // of the ranging sensor

  // Optional: Public registers - See data sheet for more detail
  VL6180X_Write8(device, SYSRANGE__INTERMEASUREMENT_PERIOD, 0x09);
 800a6c0:	2209      	movs	r2, #9
 800a6c2:	211b      	movs	r1, #27
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f7ff fee2 	bl	800a48e <VL6180X_Write8>
                        // Set default ranging inter-measurement
                        // period to 100ms
  VL6180X_Write8(device, 0x003e, 0x31); // Set default ALS inter-measurement period
 800a6ca:	2231      	movs	r2, #49	@ 0x31
 800a6cc:	213e      	movs	r1, #62	@ 0x3e
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f7ff fedd 	bl	800a48e <VL6180X_Write8>
                        // to 500ms
  VL6180X_Write8(device, 0x0014, 0x24); // Configures interrupt on 'New Sample
 800a6d4:	2224      	movs	r2, #36	@ 0x24
 800a6d6:	2114      	movs	r1, #20
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f7ff fed8 	bl	800a48e <VL6180X_Write8>
                        // Ready threshold event'
}
 800a6de:	bf00      	nop
 800a6e0:	3708      	adds	r7, #8
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <VL6180X_ReadRange>:
   readRangeStatus} to before using the return value!
    @return Distance in millimeters if valid
*/
/**************************************************************************/

uint8_t VL6180X_ReadRange(VL6180X_Handler_t *device) {
 800a6e6:	b580      	push	{r7, lr}
 800a6e8:	b084      	sub	sp, #16
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
  // wait for device to be ready for range measurement
  while (!(VL6180X_Read8(device, VL6180X_REG_RESULT_RANGE_STATUS) & 0x01));
 800a6ee:	bf00      	nop
 800a6f0:	214d      	movs	r1, #77	@ 0x4d
 800a6f2:	6878      	ldr	r0, [r7, #4]
 800a6f4:	f7ff fe98 	bl	800a428 <VL6180X_Read8>
 800a6f8:	4603      	mov	r3, r0
 800a6fa:	f003 0301 	and.w	r3, r3, #1
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d0f6      	beq.n	800a6f0 <VL6180X_ReadRange+0xa>

  // Start a range measurement
  VL6180X_Write8(device, VL6180X_REG_SYSRANGE_START, 0x01);
 800a702:	2201      	movs	r2, #1
 800a704:	2118      	movs	r1, #24
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f7ff fec1 	bl	800a48e <VL6180X_Write8>

  // Poll until bit 2 is set
  while (!(VL6180X_Read8(device, VL6180X_REG_RESULT_INTERRUPT_STATUS_GPIO) & 0x04));
 800a70c:	bf00      	nop
 800a70e:	214f      	movs	r1, #79	@ 0x4f
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	f7ff fe89 	bl	800a428 <VL6180X_Read8>
 800a716:	4603      	mov	r3, r0
 800a718:	f003 0304 	and.w	r3, r3, #4
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d0f6      	beq.n	800a70e <VL6180X_ReadRange+0x28>

  // read range in mm
  uint8_t range = VL6180X_Read8(device, VL6180X_REG_RESULT_RANGE_VAL);
 800a720:	2162      	movs	r1, #98	@ 0x62
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f7ff fe80 	bl	800a428 <VL6180X_Read8>
 800a728:	4603      	mov	r3, r0
 800a72a:	73fb      	strb	r3, [r7, #15]

  // clear interrupt
  VL6180X_Write8(device, VL6180X_REG_SYSTEM_INTERRUPT_CLEAR, 0x07);
 800a72c:	2207      	movs	r2, #7
 800a72e:	2115      	movs	r1, #21
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f7ff feac 	bl	800a48e <VL6180X_Write8>

  return range;
 800a736:	7bfb      	ldrb	r3, [r7, #15]
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3710      	adds	r7, #16
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <memset>:
 800a740:	4402      	add	r2, r0
 800a742:	4603      	mov	r3, r0
 800a744:	4293      	cmp	r3, r2
 800a746:	d100      	bne.n	800a74a <memset+0xa>
 800a748:	4770      	bx	lr
 800a74a:	f803 1b01 	strb.w	r1, [r3], #1
 800a74e:	e7f9      	b.n	800a744 <memset+0x4>

0800a750 <__errno>:
 800a750:	4b01      	ldr	r3, [pc, #4]	@ (800a758 <__errno+0x8>)
 800a752:	6818      	ldr	r0, [r3, #0]
 800a754:	4770      	bx	lr
 800a756:	bf00      	nop
 800a758:	20000040 	.word	0x20000040

0800a75c <__libc_init_array>:
 800a75c:	b570      	push	{r4, r5, r6, lr}
 800a75e:	4d0d      	ldr	r5, [pc, #52]	@ (800a794 <__libc_init_array+0x38>)
 800a760:	4c0d      	ldr	r4, [pc, #52]	@ (800a798 <__libc_init_array+0x3c>)
 800a762:	1b64      	subs	r4, r4, r5
 800a764:	10a4      	asrs	r4, r4, #2
 800a766:	2600      	movs	r6, #0
 800a768:	42a6      	cmp	r6, r4
 800a76a:	d109      	bne.n	800a780 <__libc_init_array+0x24>
 800a76c:	4d0b      	ldr	r5, [pc, #44]	@ (800a79c <__libc_init_array+0x40>)
 800a76e:	4c0c      	ldr	r4, [pc, #48]	@ (800a7a0 <__libc_init_array+0x44>)
 800a770:	f000 f84a 	bl	800a808 <_init>
 800a774:	1b64      	subs	r4, r4, r5
 800a776:	10a4      	asrs	r4, r4, #2
 800a778:	2600      	movs	r6, #0
 800a77a:	42a6      	cmp	r6, r4
 800a77c:	d105      	bne.n	800a78a <__libc_init_array+0x2e>
 800a77e:	bd70      	pop	{r4, r5, r6, pc}
 800a780:	f855 3b04 	ldr.w	r3, [r5], #4
 800a784:	4798      	blx	r3
 800a786:	3601      	adds	r6, #1
 800a788:	e7ee      	b.n	800a768 <__libc_init_array+0xc>
 800a78a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a78e:	4798      	blx	r3
 800a790:	3601      	adds	r6, #1
 800a792:	e7f2      	b.n	800a77a <__libc_init_array+0x1e>
 800a794:	0800a904 	.word	0x0800a904
 800a798:	0800a904 	.word	0x0800a904
 800a79c:	0800a904 	.word	0x0800a904
 800a7a0:	0800a908 	.word	0x0800a908

0800a7a4 <memcpy>:
 800a7a4:	440a      	add	r2, r1
 800a7a6:	4291      	cmp	r1, r2
 800a7a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800a7ac:	d100      	bne.n	800a7b0 <memcpy+0xc>
 800a7ae:	4770      	bx	lr
 800a7b0:	b510      	push	{r4, lr}
 800a7b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a7b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a7ba:	4291      	cmp	r1, r2
 800a7bc:	d1f9      	bne.n	800a7b2 <memcpy+0xe>
 800a7be:	bd10      	pop	{r4, pc}

0800a7c0 <sqrt>:
 800a7c0:	b508      	push	{r3, lr}
 800a7c2:	ed2d 8b04 	vpush	{d8-d9}
 800a7c6:	eeb0 8b40 	vmov.f64	d8, d0
 800a7ca:	f000 f819 	bl	800a800 <__ieee754_sqrt>
 800a7ce:	eeb4 8b48 	vcmp.f64	d8, d8
 800a7d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7d6:	d60c      	bvs.n	800a7f2 <sqrt+0x32>
 800a7d8:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 800a7f8 <sqrt+0x38>
 800a7dc:	eeb4 8bc9 	vcmpe.f64	d8, d9
 800a7e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7e4:	d505      	bpl.n	800a7f2 <sqrt+0x32>
 800a7e6:	f7ff ffb3 	bl	800a750 <__errno>
 800a7ea:	ee89 0b09 	vdiv.f64	d0, d9, d9
 800a7ee:	2321      	movs	r3, #33	@ 0x21
 800a7f0:	6003      	str	r3, [r0, #0]
 800a7f2:	ecbd 8b04 	vpop	{d8-d9}
 800a7f6:	bd08      	pop	{r3, pc}
	...

0800a800 <__ieee754_sqrt>:
 800a800:	eeb1 0bc0 	vsqrt.f64	d0, d0
 800a804:	4770      	bx	lr
	...

0800a808 <_init>:
 800a808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a80a:	bf00      	nop
 800a80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a80e:	bc08      	pop	{r3}
 800a810:	469e      	mov	lr, r3
 800a812:	4770      	bx	lr

0800a814 <_fini>:
 800a814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a816:	bf00      	nop
 800a818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a81a:	bc08      	pop	{r3}
 800a81c:	469e      	mov	lr, r3
 800a81e:	4770      	bx	lr
