ARM GAS  /tmp/ccGfZAND.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"gpio.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_GPIO_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_GPIO_Init:
  26              	.LFB144:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/ccGfZAND.s 			page 2


  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins
  36:Core/Src/gpio.c ****      PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
  37:Core/Src/gpio.c ****      PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
  38:Core/Src/gpio.c ****      PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
  39:Core/Src/gpio.c ****      PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
  40:Core/Src/gpio.c **** */
  41:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  42:Core/Src/gpio.c **** {
  28              		.loc 1 42 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 20
  35              		.cfi_offset 4, -20
  36              		.cfi_offset 5, -16
  37              		.cfi_offset 6, -12
  38              		.cfi_offset 7, -8
  39              		.cfi_offset 14, -4
  40 0002 8BB0     		sub	sp, sp, #44
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 64
  43:Core/Src/gpio.c **** 
  44:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 44 3 view .LVU1
  44              		.loc 1 44 20 is_stmt 0 view .LVU2
  45 0004 0024     		movs	r4, #0
  46 0006 0594     		str	r4, [sp, #20]
  47 0008 0694     		str	r4, [sp, #24]
  48 000a 0794     		str	r4, [sp, #28]
  49 000c 0894     		str	r4, [sp, #32]
  50 000e 0994     		str	r4, [sp, #36]
  45:Core/Src/gpio.c **** 
  46:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  51              		.loc 1 47 3 is_stmt 1 view .LVU3
  52              	.LBB2:
  53              		.loc 1 47 3 view .LVU4
  54              		.loc 1 47 3 view .LVU5
  55 0010 334B     		ldr	r3, .L3
  56 0012 D3F8E020 		ldr	r2, [r3, #224]
  57 0016 42F00102 		orr	r2, r2, #1
  58 001a C3F8E020 		str	r2, [r3, #224]
  59              		.loc 1 47 3 view .LVU6
  60 001e D3F8E020 		ldr	r2, [r3, #224]
  61 0022 02F00102 		and	r2, r2, #1
  62 0026 0192     		str	r2, [sp, #4]
  63              		.loc 1 47 3 view .LVU7
  64 0028 019A     		ldr	r2, [sp, #4]
  65              	.LBE2:
  66              		.loc 1 47 3 view .LVU8
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  67              		.loc 1 48 3 view .LVU9
ARM GAS  /tmp/ccGfZAND.s 			page 3


  68              	.LBB3:
  69              		.loc 1 48 3 view .LVU10
  70              		.loc 1 48 3 view .LVU11
  71 002a D3F8E020 		ldr	r2, [r3, #224]
  72 002e 42F00402 		orr	r2, r2, #4
  73 0032 C3F8E020 		str	r2, [r3, #224]
  74              		.loc 1 48 3 view .LVU12
  75 0036 D3F8E020 		ldr	r2, [r3, #224]
  76 003a 02F00402 		and	r2, r2, #4
  77 003e 0292     		str	r2, [sp, #8]
  78              		.loc 1 48 3 view .LVU13
  79 0040 029A     		ldr	r2, [sp, #8]
  80              	.LBE3:
  81              		.loc 1 48 3 view .LVU14
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOI_CLK_ENABLE();
  82              		.loc 1 49 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 49 3 view .LVU16
  85              		.loc 1 49 3 view .LVU17
  86 0042 D3F8E020 		ldr	r2, [r3, #224]
  87 0046 42F48072 		orr	r2, r2, #256
  88 004a C3F8E020 		str	r2, [r3, #224]
  89              		.loc 1 49 3 view .LVU18
  90 004e D3F8E020 		ldr	r2, [r3, #224]
  91 0052 02F48072 		and	r2, r2, #256
  92 0056 0392     		str	r2, [sp, #12]
  93              		.loc 1 49 3 view .LVU19
  94 0058 039A     		ldr	r2, [sp, #12]
  95              	.LBE4:
  96              		.loc 1 49 3 view .LVU20
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 50 3 view .LVU21
  98              	.LBB5:
  99              		.loc 1 50 3 view .LVU22
 100              		.loc 1 50 3 view .LVU23
 101 005a D3F8E020 		ldr	r2, [r3, #224]
 102 005e 42F08002 		orr	r2, r2, #128
 103 0062 C3F8E020 		str	r2, [r3, #224]
 104              		.loc 1 50 3 view .LVU24
 105 0066 D3F8E030 		ldr	r3, [r3, #224]
 106 006a 03F08003 		and	r3, r3, #128
 107 006e 0493     		str	r3, [sp, #16]
 108              		.loc 1 50 3 view .LVU25
 109 0070 049B     		ldr	r3, [sp, #16]
 110              	.LBE5:
 111              		.loc 1 50 3 view .LVU26
  51:Core/Src/gpio.c **** 
  52:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  53:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 112              		.loc 1 53 3 view .LVU27
 113 0072 1C4F     		ldr	r7, .L3+4
 114 0074 2246     		mov	r2, r4
 115 0076 4FF40041 		mov	r1, #32768
 116 007a 3846     		mov	r0, r7
 117 007c FFF7FEFF 		bl	HAL_GPIO_WritePin
 118              	.LVL0:
  54:Core/Src/gpio.c **** 
ARM GAS  /tmp/ccGfZAND.s 			page 4


  55:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  56:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOI, GPIO_PIN_8, GPIO_PIN_RESET);
 119              		.loc 1 56 3 view .LVU28
 120 0080 194E     		ldr	r6, .L3+8
 121 0082 2246     		mov	r2, r4
 122 0084 4FF48071 		mov	r1, #256
 123 0088 3046     		mov	r0, r6
 124 008a FFF7FEFF 		bl	HAL_GPIO_WritePin
 125              	.LVL1:
  57:Core/Src/gpio.c **** 
  58:Core/Src/gpio.c ****   /*Configure GPIO pin : PC15 */
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_15;
 126              		.loc 1 59 3 view .LVU29
 127              		.loc 1 59 23 is_stmt 0 view .LVU30
 128 008e 4FF40043 		mov	r3, #32768
 129 0092 0593     		str	r3, [sp, #20]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 130              		.loc 1 60 3 is_stmt 1 view .LVU31
 131              		.loc 1 60 24 is_stmt 0 view .LVU32
 132 0094 0125     		movs	r5, #1
 133 0096 0695     		str	r5, [sp, #24]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 134              		.loc 1 61 3 is_stmt 1 view .LVU33
 135              		.loc 1 61 24 is_stmt 0 view .LVU34
 136 0098 0794     		str	r4, [sp, #28]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 137              		.loc 1 62 3 is_stmt 1 view .LVU35
 138              		.loc 1 62 25 is_stmt 0 view .LVU36
 139 009a 0894     		str	r4, [sp, #32]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 140              		.loc 1 63 3 is_stmt 1 view .LVU37
 141 009c 05A9     		add	r1, sp, #20
 142 009e 3846     		mov	r0, r7
 143 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 144              	.LVL2:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pin : PI8 */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8;
 145              		.loc 1 66 3 view .LVU38
 146              		.loc 1 66 23 is_stmt 0 view .LVU39
 147 00a4 4FF48073 		mov	r3, #256
 148 00a8 0593     		str	r3, [sp, #20]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 149              		.loc 1 67 3 is_stmt 1 view .LVU40
 150              		.loc 1 67 24 is_stmt 0 view .LVU41
 151 00aa 0695     		str	r5, [sp, #24]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 68 3 is_stmt 1 view .LVU42
 153              		.loc 1 68 24 is_stmt 0 view .LVU43
 154 00ac 0794     		str	r4, [sp, #28]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 155              		.loc 1 69 3 is_stmt 1 view .LVU44
 156              		.loc 1 69 25 is_stmt 0 view .LVU45
 157 00ae 0894     		str	r4, [sp, #32]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 158              		.loc 1 70 3 is_stmt 1 view .LVU46
 159 00b0 05A9     		add	r1, sp, #20
ARM GAS  /tmp/ccGfZAND.s 			page 5


 160 00b2 3046     		mov	r0, r6
 161 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL3:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = key_Pin;
 163              		.loc 1 73 3 view .LVU47
 164              		.loc 1 73 23 is_stmt 0 view .LVU48
 165 00b8 1023     		movs	r3, #16
 166 00ba 0593     		str	r3, [sp, #20]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 167              		.loc 1 74 3 is_stmt 1 view .LVU49
 168              		.loc 1 74 24 is_stmt 0 view .LVU50
 169 00bc 4FF40413 		mov	r3, #2162688
 170 00c0 0693     		str	r3, [sp, #24]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 171              		.loc 1 75 3 is_stmt 1 view .LVU51
 172              		.loc 1 75 24 is_stmt 0 view .LVU52
 173 00c2 0795     		str	r5, [sp, #28]
  76:Core/Src/gpio.c ****   HAL_GPIO_Init(key_GPIO_Port, &GPIO_InitStruct);
 174              		.loc 1 76 3 is_stmt 1 view .LVU53
 175 00c4 05A9     		add	r1, sp, #20
 176 00c6 0948     		ldr	r0, .L3+12
 177 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 178              	.LVL4:
  77:Core/Src/gpio.c **** 
  78:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  79:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);
 179              		.loc 1 79 3 view .LVU54
 180 00cc 2246     		mov	r2, r4
 181 00ce 0321     		movs	r1, #3
 182 00d0 0A20     		movs	r0, #10
 183 00d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 184              	.LVL5:
  80:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 185              		.loc 1 80 3 view .LVU55
 186 00d6 0A20     		movs	r0, #10
 187 00d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 188              	.LVL6:
  81:Core/Src/gpio.c **** 
  82:Core/Src/gpio.c **** }
 189              		.loc 1 82 1 is_stmt 0 view .LVU56
 190 00dc 0BB0     		add	sp, sp, #44
 191              	.LCFI2:
 192              		.cfi_def_cfa_offset 20
 193              		@ sp needed
 194 00de F0BD     		pop	{r4, r5, r6, r7, pc}
 195              	.L4:
 196              		.align	2
 197              	.L3:
 198 00e0 00440258 		.word	1476543488
 199 00e4 00080258 		.word	1476528128
 200 00e8 00200258 		.word	1476534272
 201 00ec 001C0258 		.word	1476533248
 202              		.cfi_endproc
 203              	.LFE144:
 205              		.text
ARM GAS  /tmp/ccGfZAND.s 			page 6


 206              	.Letext0:
 207              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 208              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 209              		.file 4 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 210              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
ARM GAS  /tmp/ccGfZAND.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccGfZAND.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccGfZAND.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccGfZAND.s:198    .text.MX_GPIO_Init:00000000000000e0 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
