Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu Apr 20 10:44:57 2017
| Host         : Scott-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.544        0.000                      0                 1622        0.018        0.000                      0                 1622        4.020        0.000                       0                  1292  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
sysclk_clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk_clock        5.544        0.000                      0                 1622        0.018        0.000                      0                 1622        4.020        0.000                       0                  1292  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk_clock
  To Clock:  sysclk_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.866ns (45.143%)  route 2.268ns (54.857%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.648     5.333    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/aclk
    SLICE_X76Y113        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_fdre_C_Q)         0.478     5.811 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=27, routed)          2.075     7.886    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/subtract_add
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.295     8.181 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.181    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/xor_rnd1[4]
    SLICE_X74Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.694 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.694    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_10
    SLICE_X74Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.811    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_14
    SLICE_X74Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.928    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_18
    SLICE_X74Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.045    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_22
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.274 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/CO[2]
                         net (fo=1, routed)           0.193     9.467    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/carry_25
    SLICE_X75Y108        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.534    15.034    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/aclk
    SLICE_X75Y108        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.265    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X75Y108        FDRE (Setup_fdre_C_D)       -0.253    15.011    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 1.047ns (25.964%)  route 2.986ns (74.036%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.635     5.320    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/aclk
    SLICE_X80Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.798 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.811     6.609    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[3][1]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.295     6.904 f  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_4/O
                         net (fo=10, routed)          0.855     7.758    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I5_O)        0.124     7.882 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[6]_i_2/O
                         net (fo=3, routed)           0.586     8.468    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[6]_i_2_n_0
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.150     8.618 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=2, routed)           0.734     9.353    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/opt_has_pipe.first_q_reg[5][4]
    SLICE_X75Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.527    15.027    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X75Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.265    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y117        FDRE (Setup_fdre_C_D)       -0.264    14.993    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.010ns (23.712%)  route 3.249ns (76.288%))
  Logic Levels:           4  (LUT3=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.339ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.654     5.339    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/aclk
    SLICE_X71Y114        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y114        FDRE (Prop_fdre_C_Q)         0.456     5.795 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=58, routed)          2.441     8.236    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK_n_65
    SLICE_X69Y105        LUT5 (Prop_lut5_I2_O)        0.124     8.360 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/i___2/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3/O
                         net (fo=1, routed)           0.808     9.168    fmac/U0/i_synth/FMA_OP.OP/addsub/add/i___2/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_3_n_0
    SLICE_X69Y104        LUT3 (Prop_lut3_I0_O)        0.124     9.292 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/i___2/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     9.292    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_13[2]
    SLICE_X69Y104        MUXF7 (Prop_muxf7_I0_O)      0.212     9.504 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.504    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X69Y104        MUXF8 (Prop_muxf8_I1_O)      0.094     9.598 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=1, routed)           0.000     9.598    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/zero_det_unreg[2]_7[0]
    SLICE_X69Y104        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.541    15.041    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/aclk
    SLICE_X69Y104        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.265    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X69Y104        FDRE (Setup_fdre_C_D)        0.064    15.335    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.047ns (26.803%)  route 2.859ns (73.197%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.635     5.320    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/aclk
    SLICE_X80Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.798 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.811     6.609    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[3][1]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.295     6.904 f  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_4/O
                         net (fo=10, routed)          0.855     7.758    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I5_O)        0.124     7.882 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[6]_i_2/O
                         net (fo=3, routed)           0.586     8.468    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[6]_i_2_n_0
    SLICE_X78Y118        LUT4 (Prop_lut4_I3_O)        0.150     8.618 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[4]_i_1/O
                         net (fo=2, routed)           0.608     9.226    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/opt_has_pipe.first_q_reg[5][4]
    SLICE_X75Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.527    15.027    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X75Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica/C
                         clock pessimism              0.265    15.292    
                         clock uncertainty           -0.035    15.257    
    SLICE_X75Y117        FDRE (Setup_fdre_C_D)       -0.245    15.012    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/B_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.730ns (18.843%)  route 3.144ns (81.157%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.652     5.337    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/B_ZERO_DELAY/i_pipe/aclk
    SLICE_X71Y115        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/B_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.456     5.793 f  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/B_ZERO_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=5, routed)           0.793     6.586    fmac/U0/i_synth/FMA_OP.OP/addsub/add/b_zero_del
    SLICE_X67Y115        LUT5 (Prop_lut5_I1_O)        0.124     6.710 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/i___6/opt_has_pipe.first_q[47]_i_2/O
                         net (fo=97, routed)          1.767     8.477    fmac/U0/i_synth/FMA_OP.OP/addsub/add/b_largest
    SLICE_X64Y108        LUT5 (Prop_lut5_I4_O)        0.150     8.627 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/i___6/opt_has_pipe.first_q[1]_i_1/O
                         net (fo=1, routed)           0.584     9.211    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
    SLICE_X66Y108        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.540    15.040    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X66Y108        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.265    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X66Y108        FDRE (Setup_fdre_C_D)       -0.248    15.022    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.788ns (20.365%)  route 3.081ns (79.635%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.635     5.320    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X80Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518     5.838 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=5, routed)           0.965     6.803    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X79Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.927 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=10, routed)          1.167     8.094    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X80Y118        LUT5 (Prop_lut5_I3_O)        0.146     8.240 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[1]_i_1/O
                         net (fo=2, routed)           0.949     9.189    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/opt_has_pipe.first_q_reg[5][1]
    SLICE_X73Y114        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.533    15.033    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X73Y114        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[1]_lopt_replica/C
                         clock pessimism              0.265    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X73Y114        FDRE (Setup_fdre_C_D)       -0.247    15.016    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.021ns (25.441%)  route 2.992ns (74.559%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.635     5.320    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/aclk
    SLICE_X80Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.478     5.798 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=3, routed)           0.811     6.609    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[3][1]
    SLICE_X79Y117        LUT6 (Prop_lut6_I5_O)        0.295     6.904 f  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_4/O
                         net (fo=10, routed)          0.855     7.758    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I5_O)        0.124     7.882 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[6]_i_2/O
                         net (fo=3, routed)           0.586     8.468    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[6]_i_2_n_0
    SLICE_X78Y118        LUT5 (Prop_lut5_I0_O)        0.124     8.592 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[5]_i_1/O
                         net (fo=2, routed)           0.741     9.333    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/opt_has_pipe.first_q_reg[5][5]
    SLICE_X74Y116        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.528    15.028    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X74Y116        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[5]_lopt_replica/C
                         clock pessimism              0.265    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X74Y116        FDRE (Setup_fdre_C_D)       -0.031    15.227    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.227    
                         arrival time                          -9.333    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.890ns (22.715%)  route 3.028ns (77.285%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.635     5.320    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X80Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y117        FDRE (Prop_fdre_C_Q)         0.518     5.838 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=5, routed)           0.965     6.803    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X79Y117        LUT6 (Prop_lut6_I2_O)        0.124     6.927 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_NE.FLOW_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_3/O
                         net (fo=10, routed)          0.549     7.477    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0
    SLICE_X79Y118        LUT6 (Prop_lut6_I2_O)        0.124     7.601 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, routed)           0.642     8.243    fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_2_n_0
    SLICE_X78Y118        LUT6 (Prop_lut6_I1_O)        0.124     8.367 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/EXP/conv_exp.downsize_exp/FLOW_REQ.EXP_RND_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[7]_i_1/O
                         net (fo=2, routed)           0.871     9.238    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/opt_has_pipe.first_q_reg[5][7]
    SLICE_X74Y116        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.528    15.028    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X74Y116        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]_lopt_replica/C
                         clock pessimism              0.265    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X74Y116        FDRE (Setup_fdre_C_D)       -0.028    15.230    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.exp_op_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 1.960ns (48.580%)  route 2.075ns (51.420%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.648     5.333    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/aclk
    SLICE_X76Y113        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y113        FDRE (Prop_fdre_C_Q)         0.478     5.811 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/SUB_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]/Q
                         net (fo=27, routed)          2.075     7.886    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/subtract_add
    SLICE_X74Y104        LUT6 (Prop_lut6_I4_O)        0.295     8.181 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000     8.181    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/xor_rnd1[4]
    SLICE_X74Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.694 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.694    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_10
    SLICE_X74Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.811 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.811    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_14
    SLICE_X74Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.928 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[14].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.928    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_18
    SLICE_X74Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.045 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[18].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     9.045    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/carry_22
    SLICE_X74Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.368 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/CHAIN_GEN[22].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.368    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/D[23]
    SLICE_X74Y108        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.534    15.034    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/aclk
    SLICE_X74Y108        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.265    15.299    
                         clock uncertainty           -0.035    15.264    
    SLICE_X74Y108        FDRE (Setup_fdre_C_D)        0.109    15.373    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                          -9.368    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk_clock rise@10.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.269ns (35.171%)  route 2.339ns (64.829%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.643     5.328    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/aclk
    SLICE_X78Y107        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.456     5.784 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/LZE/ENCODE[1].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=18, routed)          1.984     7.768    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/D[1]
    SLICE_X82Y111        LUT6 (Prop_lut6_I3_O)        0.124     7.892 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/CHAIN_GEN[6].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     7.892    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/opt_has_pipe.first_q_reg[20]
    SLICE_X82Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.424 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[6].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.424    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/carry_10
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.581 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CHAIN_GEN[10].C_MUX.CARRY_MUX_CARRY4/CO[1]
                         net (fo=1, routed)           0.356     8.936    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/carry_12
    SLICE_X82Y112        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        1.515    15.015    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/aclk
    SLICE_X82Y112        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.265    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X82Y112        FDRE (Setup_fdre_C_D)       -0.298    14.947    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.947    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[14]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.161%)  route 0.210ns (59.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.562     1.507    fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/aclk
    SLICE_X83Y112        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141     1.648 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND2/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.210     1.858    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/round_mant[14]
    SLICE_X86Y111        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[14]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.834     2.027    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X86Y111        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[14]_lopt_replica/C
                         clock pessimism             -0.253     1.774    
    SLICE_X86Y111        FDRE (Hold_fdre_C_D)         0.066     1.840    fmac/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[14]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.573     1.518    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X71Y113        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.141     1.659 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=1, routed)           0.101     1.760    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[23]
    SLICE_X72Y112        SRL16E                                       r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.844     2.037    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X72Y112        SRL16E                                       r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/CLK
                         clock pessimism             -0.503     1.534    
    SLICE_X72Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.717    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_b/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.570     1.515    fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_b/i_pipe/aclk
    SLICE_X71Y118        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_b/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_b/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=1, routed)           0.056     1.712    fmac/U0/i_synth/FMA_OP.OP/special_case_b[1]
    SLICE_X70Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.757 r  fmac/U0/i_synth/FMA_OP.OP/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    fmac/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/D[0]
    SLICE_X70Y118        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.839     2.032    fmac/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/aclk
    SLICE_X70Y118        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.504     1.528    
    SLICE_X70Y118        FDRE (Hold_fdre_C_D)         0.120     1.648    fmac/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.576     1.521    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X67Y110        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.116     1.778    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[9]
    SLICE_X70Y110        SRL16E                                       r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.846     2.039    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X70Y110        SRL16E                                       r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2/CLK
                         clock pessimism             -0.482     1.557    
    SLICE_X70Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.666    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][9]_srl2
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.577     1.522    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X73Y105        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.063     1.726    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK_n_140
    SLICE_X72Y105        LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/i___2/opt_has_pipe.first_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.771    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]_0[6]
    SLICE_X72Y105        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.848     2.041    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X72Y105        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C
                         clock pessimism             -0.506     1.535    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.121     1.656    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_c/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/specials_c_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.571     1.516    fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_c/i_pipe/aclk
    SLICE_X73Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_c/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDRE (Prop_fdre_C_Q)         0.141     1.657 f  fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_c/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]/Q
                         net (fo=3, routed)           0.064     1.721    fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_c/i_pipe/special_case_c[1]
    SLICE_X72Y117        LUT2 (Prop_lut2_I1_O)        0.045     1.766 r  fmac/U0/i_synth/FMA_OP.OP/special_detect/specialcase_delay_balance_c/i_pipe/opt_has_pipe.first_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.766    fmac/U0/i_synth/FMA_OP.OP/specials_c_delay/i_pipe/D[2]
    SLICE_X72Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/specials_c_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.840     2.033    fmac/U0/i_synth/FMA_OP.OP/specials_c_delay/i_pipe/aclk
    SLICE_X72Y117        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/specials_c_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.504     1.529    
    SLICE_X72Y117        FDRE (Hold_fdre_C_D)         0.121     1.650    fmac/U0/i_synth/FMA_OP.OP/specials_c_delay/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.577     1.522    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X73Y105        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y105        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.065     1.728    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK_n_140
    SLICE_X72Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/i___2/opt_has_pipe.first_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[45]_0[2]
    SLICE_X72Y105        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.848     2.041    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X72Y105        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.506     1.535    
    SLICE_X72Y105        FDRE (Hold_fdre_C_D)         0.121     1.656    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.576     1.521    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X67Y110        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y110        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.116     1.778    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[8]
    SLICE_X70Y110        SRL16E                                       r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.846     2.039    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X70Y110        SRL16E                                       r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2/CLK
                         clock pessimism             -0.482     1.557    
    SLICE_X70Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.659    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.577     1.522    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X71Y103        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y103        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/Q
                         net (fo=1, routed)           0.056     1.719    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][7]
    SLICE_X71Y103        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.848     2.041    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X71Y103        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]/C
                         clock pessimism             -0.519     1.522    
    SLICE_X71Y103        FDRE (Hold_fdre_C_D)         0.076     1.598    fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk_clock rise@0.000ns - sysclk_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.571     1.516    fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/aclk
    SLICE_X69Y118        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y118        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.056     1.713    fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/first_q[7]
    SLICE_X69Y118        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk_clock rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=1291, routed)        0.840     2.033    fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/aclk
    SLICE_X69Y118        FDRE                                         r  fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                         clock pessimism             -0.517     1.516    
    SLICE_X69Y118        FDRE (Hold_fdre_C_D)         0.075     1.591    fmac/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y45    fmac/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X3Y44    fmac/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X64Y106  fmac/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y105  fmac/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X67Y103  fmac/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X67Y106  fmac/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y107  fmac/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X66Y107  fmac/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X68Y106  fmac/U0/i_synth/FMA_OP.OP/addsub/add/A0_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][16]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][17]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][21]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][22]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X72Y112  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][23]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y112  fmac/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y112  fmac/U0/i_synth/FMA_OP.OP/c_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y108  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y110  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y110  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y110  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y110  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y110  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y110  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y108  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y108  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X70Y108  fmac/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]_srl2/CLK



